#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 12 20:02:12 2022
# Process ID: 1848
# Current directory: D:/my_cpu/_Sun_example_22/xpr
# Command line: vivado.exe D:\my_cpu\_Sun_example_22\xpr\project_1.xpr
# Log file: D:/my_cpu/_Sun_example_22/xpr/vivado.log
# Journal file: D:/my_cpu/_Sun_example_22/xpr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/my_cpu/_Sun_example_22/xpr/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/my_cpu/xpr' since last save.
WARNING: [Project 1-312] File not found as 'D:/my_cpu/_Sun_example_22/kernel/supervisor_v2.01/kernel/kernel_mod.coe'; using path 'D:/my_cpu/kernel/supervisor_v2.01/kernel/kernel_mod.coe' instead.
WARNING: [Project 1-312] File not found as 'D:/my_cpu/_Sun_example_22/simu/kernel_simu.coe'; using path 'D:/my_cpu/simu/kernel_simu.coe' instead.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/my_cpu/Senior_term1/my_cpu_liuchang_1030/22.coe', nor could it be found using path 'D:/Senior_term1/my_cpu_liuchang_1030/22.coe'.
WARNING: [Project 1-312] File not found as 'D:/my_cpu/_Sun_example_22/lab2/lab2/out/lab2.coe'; using path 'D:/my_cpu/lab2/lab2/out/lab2.coe' instead.
WARNING: [Project 1-312] File not found as 'D:/my_cpu/_Sun_example_22/constraint/nexys_pin.xdc'; using path 'D:/my_cpu/constraint/nexys_pin.xdc' instead.
WARNING: [Project 1-312] File not found as 'D:/my_cpu/_Sun_example_22/simu/tb.sv'; using path 'D:/my_cpu/simu/tb.sv' instead.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg', nor could it be found using path 'D:/my_cpu/xpr/tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/my_cpu/_Sun_example_22/kernel/supervisor_v2.01/kernel/kernel_mod.coe'; using path 'D:/my_cpu/kernel/supervisor_v2.01/kernel/kernel_mod.coe' instead.
WARNING: [Project 1-312] File not found as 'D:/my_cpu/_Sun_example_22/simu/kernel_simu.coe'; using path 'D:/my_cpu/simu/kernel_simu.coe' instead.
WARNING: [Project 1-312] File not found as 'D:/my_cpu/_Sun_example_22/lab2/lab2/out/lab2.coe'; using path 'D:/my_cpu/lab2/lab2/out/lab2.coe' instead.
WARNING: [Project 1-312] File not found as 'D:/my_cpu/_Sun_example_22/constraint/nexys_pin.xdc'; using path 'D:/my_cpu/constraint/nexys_pin.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 947.160 ; gain = 288.016
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/my_cpu/Senior_term1/my_cpu_liuchang_1030/22.coe] -no_script -reset -force -quiet
remove_files  D:/my_cpu/Senior_term1/my_cpu_liuchang_1030/22.coe
export_ip_user_files -of_objects  [get_files d:/my_cpu/_Sun_example_22/lab2/lab2/out/lab2.coe] -no_script -reset -force -quiet
remove_files  d:/my_cpu/_Sun_example_22/lab2/lab2/out/lab2.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/my_cpu/lab3_22inst/out/lab3.coe' provided. It will be converted relative to IP Instance files '../../../../../../lab3_22inst/out/lab3.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/my_cpu/lab3_22inst/out/lab3.coe' provided. It will be converted relative to IP Instance files '../../../../../../lab3_22inst/out/lab3.coe'
set_property -dict [list CONFIG.Write_Depth_A {7000} CONFIG.Coe_File {D:/my_cpu/lab3_22inst/out/lab3.coe}] [get_ips kernel_code]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/my_cpu/lab3_22inst/out/lab3.coe' provided. It will be converted relative to IP Instance files '../../../../../../lab3_22inst/out/lab3.coe'
generate_target Simulation [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_code'...
export_ip_user_files -of_objects [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_code.mif'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab3.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_mod.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_simu.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_data
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_data
INFO: [VRFC 10-311] analyzing module user_data_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module user_data_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module user_data_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module user_data_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module user_data_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module user_data_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_code
INFO: [VRFC 10-311] analyzing module user_code_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module user_code_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module user_code_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module user_code_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module user_code_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module user_code_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/sim/kernel_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/async.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bram_kernel_code.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_kernel_code
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bram_kernel_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_kernel_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bram_user_code.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_user_code
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bram_user_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_user_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_addr_dec_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_addr_dec_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_arbiter_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_arbiter_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_cpu_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_cpu_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_mux_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_mux_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_slave_mux_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_slave_mux_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_sum_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_sum_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/define.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/mips_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/reg_exemem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/reg_idexe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/reg_ifid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/reg_memwb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stage_exe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_exe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stage_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stage_if.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stage_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stall.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/thinpad_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/uart_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/uart_sum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sum
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1103.152 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xelab -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 14. Module async_transmitter(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 192. Module BaudTickGen(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 75. Module async_receiver(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 192. Module BaudTickGen(ClkFrequency=50000000,Baud=9600,Oversampling=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_abb_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.bus_cpu_bram
Compiling module xil_defaultlib.bus_mux_custom
Compiling module xil_defaultlib.bus_addr_dec_custom
Compiling module xil_defaultlib.bus_arbiter_custom
Compiling module xil_defaultlib.bus_slave_mux_custom
Compiling module xil_defaultlib.bus_sum_custom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.kernel_code
Compiling module xil_defaultlib.bram_kernel_code
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.user_code_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.user_code_blk_mem_gen_prim_width
Compiling module xil_defaultlib.user_code_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.user_code_blk_mem_gen_top
Compiling module xil_defaultlib.user_code_blk_mem_gen_v8_4_4_syn...
Compiling module xil_defaultlib.user_code_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.user_code
Compiling module xil_defaultlib.bram_user_code
Compiling module xil_defaultlib.user_data_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.user_data_blk_mem_gen_prim_width
Compiling module xil_defaultlib.user_data_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.user_data_blk_mem_gen_top
Compiling module xil_defaultlib.user_data_blk_mem_gen_v8_4_4_syn...
Compiling module xil_defaultlib.user_data_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.user_data
Compiling module xil_defaultlib.bram_user_data
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_generic_...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_top
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_v8_4_4_s...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.kernel_data
Compiling module xil_defaultlib.bram_kernel_data
Compiling module xil_defaultlib.uart_ctrl
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.uart_sum
Compiling module xil_defaultlib.bus_top
Compiling module xil_defaultlib.stage_if
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.stage_id
Compiling module xil_defaultlib.idexe
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.stage_exe
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.stage_mem
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.mycpu
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 12 20:05:42 2022. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 12 20:05:42 2022...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.152 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_cpu.u_mycpu.bus_sys_custom0.u_bram_kernel_code.u_kernel_code.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1135.641 ; gain = 32.488
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1137.840 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_code.mif'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab3.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_mod.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_simu.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/async.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bram_kernel_code.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_kernel_code
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bram_kernel_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_kernel_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bram_user_code.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_user_code
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bram_user_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_user_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_addr_dec_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_addr_dec_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_arbiter_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_arbiter_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_cpu_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_cpu_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_mux_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_mux_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_slave_mux_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_slave_mux_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_sum_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_sum_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/define.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/mips_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/reg_exemem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/reg_idexe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/reg_ifid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/reg_memwb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stage_exe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_exe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stage_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stage_if.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stage_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stall.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/thinpad_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/uart_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/uart_sum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/simu/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xelab -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 14. Module async_transmitter(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 192. Module BaudTickGen(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 75. Module async_receiver(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 192. Module BaudTickGen(ClkFrequency=50000000,Baud=9600,Oversampling=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_abb_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.bus_cpu_bram
Compiling module xil_defaultlib.bus_mux_custom
Compiling module xil_defaultlib.bus_addr_dec_custom
Compiling module xil_defaultlib.bus_arbiter_custom
Compiling module xil_defaultlib.bus_slave_mux_custom
Compiling module xil_defaultlib.bus_sum_custom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.kernel_code
Compiling module xil_defaultlib.bram_kernel_code
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.user_code_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.user_code_blk_mem_gen_prim_width
Compiling module xil_defaultlib.user_code_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.user_code_blk_mem_gen_top
Compiling module xil_defaultlib.user_code_blk_mem_gen_v8_4_4_syn...
Compiling module xil_defaultlib.user_code_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.user_code
Compiling module xil_defaultlib.bram_user_code
Compiling module xil_defaultlib.user_data_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.user_data_blk_mem_gen_prim_width
Compiling module xil_defaultlib.user_data_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.user_data_blk_mem_gen_top
Compiling module xil_defaultlib.user_data_blk_mem_gen_v8_4_4_syn...
Compiling module xil_defaultlib.user_data_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.user_data
Compiling module xil_defaultlib.bram_user_data
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_generic_...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_top
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_v8_4_4_s...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.kernel_data
Compiling module xil_defaultlib.bram_kernel_data
Compiling module xil_defaultlib.uart_ctrl
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.uart_sum
Compiling module xil_defaultlib.bus_top
Compiling module xil_defaultlib.stage_if
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.stage_id
Compiling module xil_defaultlib.idexe
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.stage_exe
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.stage_mem
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.mycpu
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/my_cpu/simu/tb.sv" Line 66. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 12 20:18:04 2022. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 12 20:18:04 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1137.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1137.840 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.u_cpu.u_mycpu.bus_sys_custom0.u_bram_kernel_code.u_kernel_code.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1137.840 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1137.840 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_code.mif'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab3.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_mod.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_simu.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xelab -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.simu_top.u_mycpu.bus_sys_custom0.u_bram_kernel_code.u_kernel_code.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1137.840 ; gain = 0.000
run all
==============================================================
Test begin!
        [  10000 ns] Test is running, debug_wb_pc = 0x80005c90
        [  20000 ns] Test is running, debug_wb_pc = 0x80005e7c
        [  30000 ns] Test is running, debug_wb_pc = 0x80006068
        [  40000 ns] Test is running, debug_wb_pc = 0x8000625c
        [  50000 ns] Test is running, debug_wb_pc = 0x80006448
        [  60000 ns] Test is running, debug_wb_pc = 0x80006634
        [  70000 ns] Test is running, debug_wb_pc = 0x8000013c
        [  80000 ns] Test is running, debug_wb_pc = 0x80000330
        [  90000 ns] Test is running, debug_wb_pc = 0x8000051c
        [ 100000 ns] Test is running, debug_wb_pc = 0x80000708
        [ 110000 ns] Test is running, debug_wb_pc = 0x800008f4
        [ 120000 ns] Test is running, debug_wb_pc = 0x80000ae8
        [ 130000 ns] Test is running, debug_wb_pc = 0x80000cd4
        [ 140000 ns] Test is running, debug_wb_pc = 0x80000ec0
        [ 150000 ns] Test is running, debug_wb_pc = 0x800010ac
        [ 160000 ns] Test is running, debug_wb_pc = 0x800012dc
        [ 170000 ns] Test is running, debug_wb_pc = 0x800015e8
        [ 180000 ns] Test is running, debug_wb_pc = 0x800018f4
        [ 190000 ns] Test is running, debug_wb_pc = 0x80001b8c
        [ 200000 ns] Test is running, debug_wb_pc = 0x80001e28
        [ 210000 ns] Test is running, debug_wb_pc = 0x80002094
        [ 220000 ns] Test is running, debug_wb_pc = 0x80002300
        [ 230000 ns] Test is running, debug_wb_pc = 0x800025c8
--------------------------------------------------------------
[ 233027 ns] Error!!!
    reference: PC = 0x8000267c, wb_rf_wnum = 0x02, wb_rf_wdata = 0x40200000
    mycpu    : PC = 0x800026bc, wb_rf_wnum = 0x15, wb_rf_wdata = 0x40200000
--------------------------------------------------------------
$finish called at time : 233067 ns : File "D:/my_cpu/simu/tb.sv" Line 121
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1146.395 ; gain = 8.555
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_code.mif'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab3.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_mod.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_simu.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xelab -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.simu_top.u_mycpu.bus_sys_custom0.u_bram_kernel_code.u_kernel_code.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1146.395 ; gain = 0.000
run all
==============================================================
Test begin!
        [  10000 ns] Test is running, debug_wb_pc = 0x80005c90
        [  20000 ns] Test is running, debug_wb_pc = 0x80005e7c
        [  30000 ns] Test is running, debug_wb_pc = 0x80006068
        [  40000 ns] Test is running, debug_wb_pc = 0x8000625c
        [  50000 ns] Test is running, debug_wb_pc = 0x80006448
        [  60000 ns] Test is running, debug_wb_pc = 0x80006634
        [  70000 ns] Test is running, debug_wb_pc = 0x8000013c
        [  80000 ns] Test is running, debug_wb_pc = 0x80000330
        [  90000 ns] Test is running, debug_wb_pc = 0x8000051c
        [ 100000 ns] Test is running, debug_wb_pc = 0x80000708
        [ 110000 ns] Test is running, debug_wb_pc = 0x800008f4
        [ 120000 ns] Test is running, debug_wb_pc = 0x80000ae8
        [ 130000 ns] Test is running, debug_wb_pc = 0x80000cd4
        [ 140000 ns] Test is running, debug_wb_pc = 0x80000ec0
        [ 150000 ns] Test is running, debug_wb_pc = 0x800010ac
        [ 160000 ns] Test is running, debug_wb_pc = 0x800012dc
        [ 170000 ns] Test is running, debug_wb_pc = 0x800015e8
        [ 180000 ns] Test is running, debug_wb_pc = 0x800018f4
        [ 190000 ns] Test is running, debug_wb_pc = 0x80001b8c
        [ 200000 ns] Test is running, debug_wb_pc = 0x80001e28
        [ 210000 ns] Test is running, debug_wb_pc = 0x80002094
        [ 220000 ns] Test is running, debug_wb_pc = 0x80002300
        [ 230000 ns] Test is running, debug_wb_pc = 0x800025c8
--------------------------------------------------------------
[ 233027 ns] Error!!!
    reference: PC = 0x8000267c, wb_rf_wnum = 0x02, wb_rf_wdata = 0x40200000
    mycpu    : PC = 0x800026bc, wb_rf_wnum = 0x15, wb_rf_wdata = 0x40200000
--------------------------------------------------------------
$finish called at time : 233067 ns : File "D:/my_cpu/simu/tb.sv" Line 121
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/my_cpu/lab3_22inst/out/lab3.coe' provided. It will be converted relative to IP Instance files '../../../../../../lab3_22inst/out/lab3.coe'
set_property -dict [list CONFIG.Coe_File {D:/my_cpu/lab3_22inst/out/lab3.coe}] [get_ips kernel_code]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/my_cpu/lab3_22inst/out/lab3.coe' provided. It will be converted relative to IP Instance files '../../../../../../lab3_22inst/out/lab3.coe'
generate_target Simulation [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_code'...
export_ip_user_files -of_objects [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_code.mif'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab3.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_mod.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_simu.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_data
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module kernel_data_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_data
INFO: [VRFC 10-311] analyzing module user_data_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module user_data_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module user_data_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module user_data_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module user_data_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module user_data_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_code
INFO: [VRFC 10-311] analyzing module user_code_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module user_code_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module user_code_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module user_code_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module user_code_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module user_code_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/sim/kernel_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example_pll_example_clk_wiz
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xelab -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 14. Module async_transmitter(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 192. Module BaudTickGen(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 75. Module async_receiver(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 192. Module BaudTickGen(ClkFrequency=50000000,Baud=9600,Oversampling=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_abb_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.bus_cpu_bram
Compiling module xil_defaultlib.bus_mux_custom
Compiling module xil_defaultlib.bus_addr_dec_custom
Compiling module xil_defaultlib.bus_arbiter_custom
Compiling module xil_defaultlib.bus_slave_mux_custom
Compiling module xil_defaultlib.bus_sum_custom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.kernel_code
Compiling module xil_defaultlib.bram_kernel_code
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.user_code_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.user_code_blk_mem_gen_prim_width
Compiling module xil_defaultlib.user_code_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.user_code_blk_mem_gen_top
Compiling module xil_defaultlib.user_code_blk_mem_gen_v8_4_4_syn...
Compiling module xil_defaultlib.user_code_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.user_code
Compiling module xil_defaultlib.bram_user_code
Compiling module xil_defaultlib.user_data_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.user_data_blk_mem_gen_prim_width
Compiling module xil_defaultlib.user_data_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.user_data_blk_mem_gen_top
Compiling module xil_defaultlib.user_data_blk_mem_gen_v8_4_4_syn...
Compiling module xil_defaultlib.user_data_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.user_data
Compiling module xil_defaultlib.bram_user_data
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_generic_...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_top
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_v8_4_4_s...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.kernel_data
Compiling module xil_defaultlib.bram_kernel_data
Compiling module xil_defaultlib.uart_ctrl
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.uart_sum
Compiling module xil_defaultlib.bus_top
Compiling module xil_defaultlib.stage_if
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.stage_id
Compiling module xil_defaultlib.idexe
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.stage_exe
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.stage_mem
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.mycpu
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/my_cpu/simu/tb.sv" Line 66. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1146.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.simu_top.u_mycpu.bus_sys_custom0.u_bram_kernel_code.u_kernel_code.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 1146.395 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2547 ns] Error!!!
    reference: PC = 0x80005b1c, wb_rf_wnum = 0x08, wb_rf_wdata = 0x1ade0000
    mycpu    : PC = 0x80005b2c, wb_rf_wnum = 0x08, wb_rf_wdata = 0x1ade0000
--------------------------------------------------------------
$finish called at time : 2587 ns : File "D:/my_cpu/simu/tb.sv" Line 121
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_code.mif'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab3.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_mod.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_simu.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xelab -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 14. Module async_transmitter(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 192. Module BaudTickGen(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 75. Module async_receiver(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 192. Module BaudTickGen(ClkFrequency=50000000,Baud=9600,Oversampling=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_abb_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.pll_example_pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.bus_cpu_bram
Compiling module xil_defaultlib.bus_mux_custom
Compiling module xil_defaultlib.bus_addr_dec_custom
Compiling module xil_defaultlib.bus_arbiter_custom
Compiling module xil_defaultlib.bus_slave_mux_custom
Compiling module xil_defaultlib.bus_sum_custom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.kernel_code
Compiling module xil_defaultlib.bram_kernel_code
Compiling module unisims_ver.GND
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.user_code_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.user_code_blk_mem_gen_prim_width
Compiling module xil_defaultlib.user_code_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.user_code_blk_mem_gen_top
Compiling module xil_defaultlib.user_code_blk_mem_gen_v8_4_4_syn...
Compiling module xil_defaultlib.user_code_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.user_code
Compiling module xil_defaultlib.bram_user_code
Compiling module xil_defaultlib.user_data_blk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.user_data_blk_mem_gen_prim_width
Compiling module xil_defaultlib.user_data_blk_mem_gen_generic_cs...
Compiling module xil_defaultlib.user_data_blk_mem_gen_top
Compiling module xil_defaultlib.user_data_blk_mem_gen_v8_4_4_syn...
Compiling module xil_defaultlib.user_data_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.user_data
Compiling module xil_defaultlib.bram_user_data
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_generic_...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_top
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_v8_4_4_s...
Compiling module xil_defaultlib.kernel_data_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.kernel_data
Compiling module xil_defaultlib.bram_kernel_data
Compiling module xil_defaultlib.uart_ctrl
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.uart_sum
Compiling module xil_defaultlib.bus_top
Compiling module xil_defaultlib.stage_if
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.stage_id
Compiling module xil_defaultlib.idexe
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.stage_exe
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.stage_mem
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.mycpu
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/my_cpu/simu/tb.sv" Line 66. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1146.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.simu_top.u_mycpu.bus_sys_custom0.u_bram_kernel_code.u_kernel_code.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1146.395 ; gain = 0.000
run all
==============================================================
Test begin!
        [  10000 ns] Test is running, debug_wb_pc = 0x80005ca0
        [  20000 ns] Test is running, debug_wb_pc = 0x80005e8c
        [  30000 ns] Test is running, debug_wb_pc = 0x80006078
        [  40000 ns] Test is running, debug_wb_pc = 0x8000626c
        [  50000 ns] Test is running, debug_wb_pc = 0x80006458
        [  60000 ns] Test is running, debug_wb_pc = 0x80006644
        [  70000 ns] Test is running, debug_wb_pc = 0x8000013c
        [  80000 ns] Test is running, debug_wb_pc = 0x80000330
        [  90000 ns] Test is running, debug_wb_pc = 0x8000051c
        [ 100000 ns] Test is running, debug_wb_pc = 0x80000708
        [ 110000 ns] Test is running, debug_wb_pc = 0x800008f4
        [ 120000 ns] Test is running, debug_wb_pc = 0x80000ae8
        [ 130000 ns] Test is running, debug_wb_pc = 0x80000cd4
        [ 140000 ns] Test is running, debug_wb_pc = 0x80000ec0
        [ 150000 ns] Test is running, debug_wb_pc = 0x800010ac
        [ 160000 ns] Test is running, debug_wb_pc = 0x800012dc
        [ 170000 ns] Test is running, debug_wb_pc = 0x800015e8
        [ 180000 ns] Test is running, debug_wb_pc = 0x800018f4
        [ 190000 ns] Test is running, debug_wb_pc = 0x80001b8c
        [ 200000 ns] Test is running, debug_wb_pc = 0x80001e28
        [ 210000 ns] Test is running, debug_wb_pc = 0x80002094
        [ 220000 ns] Test is running, debug_wb_pc = 0x80002300
        [ 230000 ns] Test is running, debug_wb_pc = 0x8000259c
        [ 240000 ns] Test is running, debug_wb_pc = 0x80002830
        [ 250000 ns] Test is running, debug_wb_pc = 0x80002ad4
        [ 260000 ns] Test is running, debug_wb_pc = 0x80002da8
        [ 270000 ns] Test is running, debug_wb_pc = 0x8000302c
        [ 280000 ns] Test is running, debug_wb_pc = 0x800032a8
        [ 290000 ns] Test is running, debug_wb_pc = 0x80003520
        [ 300000 ns] Test is running, debug_wb_pc = 0x80003798
        [ 310000 ns] Test is running, debug_wb_pc = 0x80003a0c
        [ 320000 ns] Test is running, debug_wb_pc = 0x80003c58
        [ 330000 ns] Test is running, debug_wb_pc = 0x80003eac
        [ 340000 ns] Test is running, debug_wb_pc = 0x80004110
        [ 350000 ns] Test is running, debug_wb_pc = 0x8000437c
        [ 360000 ns] Test is running, debug_wb_pc = 0x800045e8
        [ 370000 ns] Test is running, debug_wb_pc = 0x8000484c
blk_mem_gen_v8_4_4 WARNING: Address 1c9e is outside range for A Write
blk_mem_gen_v8_4_4 WARNING: Address 1c9e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 1c9e is outside range for A Write
blk_mem_gen_v8_4_4 WARNING: Address 1c9e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 1c9e is outside range for A Write
blk_mem_gen_v8_4_4 WARNING: Address 1c9e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 1c9f is outside range for A Write
blk_mem_gen_v8_4_4 WARNING: Address 1c9f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 1c9f is outside range for A Write
blk_mem_gen_v8_4_4 WARNING: Address 1c9f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 1c9f is outside range for A Write
blk_mem_gen_v8_4_4 WARNING: Address 1c9f is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 1c9c is outside range for A Write
blk_mem_gen_v8_4_4 WARNING: Address 1c9c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 1c9c is outside range for A Write
blk_mem_gen_v8_4_4 WARNING: Address 1c9c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 1c9c is outside range for A Write
blk_mem_gen_v8_4_4 WARNING: Address 1c9c is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 1c9e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 1c9e is outside range for A Read
blk_mem_gen_v8_4_4 WARNING: Address 1c9e is outside range for A Read
--------------------------------------------------------------
[ 378067 ns] Error!!!
    reference: PC = 0x800049c4, wb_rf_wnum = 0x02, wb_rf_wdata = 0xffffffbc
    mycpu    : PC = 0x800049c4, wb_rf_wnum = 0x02, wb_rf_wdata = 0xxxxxxxxx
--------------------------------------------------------------
$finish called at time : 378107 ns : File "D:/my_cpu/simu/tb.sv" Line 121
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1147.918 ; gain = 1.523
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\my_cpu\simu\tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\my_cpu\_Sun_example_22\code\bram_user_code.sv:]
set_property part xc7a200tfbg676-2 [current_project]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [IP_Flow 19-2162] IP 'pll_example' is locked:
* Current project part 'xc7a200tfbg676-2' and the part 'xc7a100tcsg324-1' used to customize the IP 'pll_example' do not match.
WARNING: [IP_Flow 19-2162] IP 'kernel_code' is locked:
* Current project part 'xc7a200tfbg676-2' and the part 'xc7a100tcsg324-1' used to customize the IP 'kernel_code' do not match.
WARNING: [IP_Flow 19-2162] IP 'user_data' is locked:
* Current project part 'xc7a200tfbg676-2' and the part 'xc7a100tcsg324-1' used to customize the IP 'user_data' do not match.
WARNING: [IP_Flow 19-2162] IP 'kernel_data' is locked:
* Current project part 'xc7a200tfbg676-2' and the part 'xc7a100tcsg324-1' used to customize the IP 'kernel_data' do not match.
WARNING: [IP_Flow 19-2162] IP 'user_code' is locked:
* Current project part 'xc7a200tfbg676-2' and the part 'xc7a100tcsg324-1' used to customize the IP 'user_code' do not match.
ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -no_script -reset -force -quiet
remove_files  -fileset kernel_code D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_code_synth_1

INFO: [Project 1-386] Moving file 'D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci' from fileset 'kernel_code' to fileset 'sources_1'.
file delete -force D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code
export_ip_user_files -of_objects  [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci] -no_script -reset -force -quiet
remove_files  -fileset kernel_data D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1

INFO: [Project 1-386] Moving file 'D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci' from fileset 'kernel_data' to fileset 'sources_1'.
file delete -force D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data
export_ip_user_files -of_objects  [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -reset -force -quiet
remove_files  -fileset pll_example D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/my_cpu/_Sun_example_22/xpr/project_1.runs/pll_example_synth_1

INFO: [Project 1-386] Moving file 'D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci' from fileset 'pll_example' to fileset 'sources_1'.
file delete -force D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example
export_ip_user_files -of_objects  [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci] -no_script -reset -force -quiet
remove_files  -fileset user_code D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_code_synth_1

INFO: [Project 1-386] Moving file 'D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci' from fileset 'user_code' to fileset 'sources_1'.
file delete -force D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code
export_ip_user_files -of_objects  [get_files D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci] -no_script -reset -force -quiet
remove_files  -fileset user_data D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1

INFO: [Project 1-386] Moving file 'D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci' from fileset 'user_data' to fileset 'sources_1'.
file delete -force D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/my_cpu/lab3_22inst/out/lab3.coe' provided. It will be converted relative to IP Instance files '../../../../../../lab3_22inst/out/lab3.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name kernel_code -dir d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {kernel_code} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {260000} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/my_cpu/lab3_22inst/out/lab3.coe} CONFIG.Use_RSTA_Pin {false} CONFIG.EN_SAFETY_CKT {false}] [get_ips kernel_code]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'kernel_code' to 'kernel_code' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/my_cpu/lab3_22inst/out/lab3.coe' provided. It will be converted relative to IP Instance files '../../../../../../lab3_22inst/out/lab3.coe'
generate_target {instantiation_template} [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'kernel_code'...
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name kernel_data -dir d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {kernel_data} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.EN_SAFETY_CKT {false}] [get_ips kernel_data]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'kernel_data' to 'kernel_data' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'kernel_data'...
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name user_code -dir d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {user_code} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.EN_SAFETY_CKT {false}] [get_ips user_code]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'user_code' to 'user_code' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'user_code'...
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name user_data -dir d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {user_data} CONFIG.Enable_32bit_Address {true} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.EN_SAFETY_CKT {false}] [get_ips user_data]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'user_data' to 'user_data' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'user_data'...
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name pll_example -dir d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pll_example} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_RESET {false} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips pll_example]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pll_example' to 'pll_example' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_example'...
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target all [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_data'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_data'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'kernel_data'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'kernel_data'...
export_ip_user_files -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset kernel_data
set_property top kernel_data [get_fileset kernel_data]
move_files -fileset [get_fileset kernel_data] [get_files -of_objects [get_fileset sources_1] d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data.xci]
generate_target all [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'user_data'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'user_data'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'user_data'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'user_data'...
export_ip_user_files -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset user_data
set_property top user_data [get_fileset user_data]
move_files -fileset [get_fileset user_data] [get_files -of_objects [get_fileset sources_1] d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data.xci]
generate_target all [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'user_code'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'user_code'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'user_code'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'user_code'...
export_ip_user_files -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset user_code
set_property top user_code [get_fileset user_code]
move_files -fileset [get_fileset user_code] [get_files -of_objects [get_fileset sources_1] d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/user_code.xci]
generate_target all [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_code'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_code'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'kernel_code'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'kernel_code'...
export_ip_user_files -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset kernel_code
set_property top kernel_code [get_fileset kernel_code]
move_files -fileset [get_fileset kernel_code] [get_files -of_objects [get_fileset sources_1] d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code.xci]
generate_target all [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_example'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_example'...
export_ip_user_files -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci] -directory D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files -ipstatic_source_dir D:/my_cpu/_Sun_example_22/xpr/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/modelsim} {questa=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/questa} {riviera=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/riviera} {activehdl=D:/my_cpu/_Sun_example_22/xpr/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset pll_example
set_property top pll_example [get_fileset pll_example]
move_files -fileset [get_fileset pll_example] [get_files -of_objects [get_fileset sources_1] d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xci]
launch_run {kernel_data_synth_1 user_data_synth_1 user_code_synth_1 kernel_code_synth_1 pll_example_synth_1}
[Mon Dec 12 20:40:35 2022] Launched kernel_data_synth_1, user_data_synth_1, user_code_synth_1, kernel_code_synth_1, pll_example_synth_1...
Run output will be captured here:
kernel_data_synth_1: D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/runme.log
user_data_synth_1: D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/runme.log
user_code_synth_1: D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_code_synth_1/runme.log
kernel_code_synth_1: D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_code_synth_1/runme.log
pll_example_synth_1: D:/my_cpu/_Sun_example_22/xpr/project_1.runs/pll_example_synth_1/runme.log
wait_on_run kernel_data_synth_1

[Mon Dec 12 20:40:36 2022] Waiting for kernel_data_synth_1 to finish...
[Mon Dec 12 20:40:41 2022] Waiting for kernel_data_synth_1 to finish...
[Mon Dec 12 20:40:46 2022] Waiting for kernel_data_synth_1 to finish...
[Mon Dec 12 20:40:51 2022] Waiting for kernel_data_synth_1 to finish...
[Mon Dec 12 20:41:01 2022] Waiting for kernel_data_synth_1 to finish...
[Mon Dec 12 20:41:11 2022] Waiting for kernel_data_synth_1 to finish...
[Mon Dec 12 20:41:21 2022] Waiting for kernel_data_synth_1 to finish...
[Mon Dec 12 20:41:31 2022] Waiting for kernel_data_synth_1 to finish...
[Mon Dec 12 20:41:52 2022] Waiting for kernel_data_synth_1 to finish...

*** Running vivado
    with args -log kernel_data.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_data.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kernel_data.tcl -notrace
Command: synth_design -top kernel_data -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.375 ; gain = 239.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_data' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: kernel_data.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'kernel_data' (11#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1332.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT3     |     6|
|2     |LUT6     |    32|
|3     |RAMB36E1 |    16|
|4     |FDRE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+------------------------------------------+------+
|      |Instance                                                      |Module                                    |Cells |
+------+--------------------------------------------------------------+------------------------------------------+------+
|1     |top                                                           |                                          |    56|
|2     |  U0                                                          |blk_mem_gen_v8_4_4                        |    56|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_4_synth                  |    56|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                           |    56|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr                  |    56|
|6     |          \has_mux_a.A                                        |blk_mem_gen_mux                           |    36|
|7     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                    |     1|
|8     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper                  |     1|
|9     |          \ramloop[10].ram.r                                  |blk_mem_gen_prim_width__parameterized9    |     2|
|10    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized9  |     2|
|11    |          \ramloop[11].ram.r                                  |blk_mem_gen_prim_width__parameterized10   |     1|
|12    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|13    |          \ramloop[12].ram.r                                  |blk_mem_gen_prim_width__parameterized11   |     1|
|14    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|15    |          \ramloop[13].ram.r                                  |blk_mem_gen_prim_width__parameterized12   |     1|
|16    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|17    |          \ramloop[14].ram.r                                  |blk_mem_gen_prim_width__parameterized13   |     1|
|18    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|19    |          \ramloop[15].ram.r                                  |blk_mem_gen_prim_width__parameterized14   |     2|
|20    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized14 |     2|
|21    |          \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0    |     1|
|22    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|23    |          \ramloop[2].ram.r                                   |blk_mem_gen_prim_width__parameterized1    |     1|
|24    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|25    |          \ramloop[3].ram.r                                   |blk_mem_gen_prim_width__parameterized2    |     1|
|26    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|27    |          \ramloop[4].ram.r                                   |blk_mem_gen_prim_width__parameterized3    |     1|
|28    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|29    |          \ramloop[5].ram.r                                   |blk_mem_gen_prim_width__parameterized4    |     1|
|30    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|31    |          \ramloop[6].ram.r                                   |blk_mem_gen_prim_width__parameterized5    |     1|
|32    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|33    |          \ramloop[7].ram.r                                   |blk_mem_gen_prim_width__parameterized6    |     1|
|34    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|35    |          \ramloop[8].ram.r                                   |blk_mem_gen_prim_width__parameterized7    |     2|
|36    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized7  |     2|
|37    |          \ramloop[9].ram.r                                   |blk_mem_gen_prim_width__parameterized8    |     2|
|38    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized8  |     2|
+------+--------------------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 242 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1332.336 ; gain = 540.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1332.336 ; gain = 863.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/kernel_data.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kernel_data, cache-ID = cda61bf18f5a5720
INFO: [Coretcl 2-1174] Renamed 37 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/kernel_data.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_data_utilization_synth.rpt -pb kernel_data_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:41:52 2022...
[Mon Dec 12 20:41:57 2022] kernel_data_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:21 . Memory (MB): peak = 1884.172 ; gain = 0.000
wait_on_run kernel_data_synth_1
wait_on_run user_data_synth_1

[Mon Dec 12 20:41:57 2022] Waiting for kernel_data_synth_1 to finish...

*** Running vivado
    with args -log kernel_data.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_data.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kernel_data.tcl -notrace
Command: synth_design -top kernel_data -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.375 ; gain = 239.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_data' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: kernel_data.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'kernel_data' (11#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1332.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT3     |     6|
|2     |LUT6     |    32|
|3     |RAMB36E1 |    16|
|4     |FDRE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+------------------------------------------+------+
|      |Instance                                                      |Module                                    |Cells |
+------+--------------------------------------------------------------+------------------------------------------+------+
|1     |top                                                           |                                          |    56|
|2     |  U0                                                          |blk_mem_gen_v8_4_4                        |    56|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_4_synth                  |    56|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                           |    56|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr                  |    56|
|6     |          \has_mux_a.A                                        |blk_mem_gen_mux                           |    36|
|7     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                    |     1|
|8     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper                  |     1|
|9     |          \ramloop[10].ram.r                                  |blk_mem_gen_prim_width__parameterized9    |     2|
|10    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized9  |     2|
|11    |          \ramloop[11].ram.r                                  |blk_mem_gen_prim_width__parameterized10   |     1|
|12    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|13    |          \ramloop[12].ram.r                                  |blk_mem_gen_prim_width__parameterized11   |     1|
|14    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|15    |          \ramloop[13].ram.r                                  |blk_mem_gen_prim_width__parameterized12   |     1|
|16    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|17    |          \ramloop[14].ram.r                                  |blk_mem_gen_prim_width__parameterized13   |     1|
|18    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|19    |          \ramloop[15].ram.r                                  |blk_mem_gen_prim_width__parameterized14   |     2|
|20    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized14 |     2|
|21    |          \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0    |     1|
|22    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|23    |          \ramloop[2].ram.r                                   |blk_mem_gen_prim_width__parameterized1    |     1|
|24    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|25    |          \ramloop[3].ram.r                                   |blk_mem_gen_prim_width__parameterized2    |     1|
|26    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|27    |          \ramloop[4].ram.r                                   |blk_mem_gen_prim_width__parameterized3    |     1|
|28    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|29    |          \ramloop[5].ram.r                                   |blk_mem_gen_prim_width__parameterized4    |     1|
|30    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|31    |          \ramloop[6].ram.r                                   |blk_mem_gen_prim_width__parameterized5    |     1|
|32    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|33    |          \ramloop[7].ram.r                                   |blk_mem_gen_prim_width__parameterized6    |     1|
|34    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|35    |          \ramloop[8].ram.r                                   |blk_mem_gen_prim_width__parameterized7    |     2|
|36    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized7  |     2|
|37    |          \ramloop[9].ram.r                                   |blk_mem_gen_prim_width__parameterized8    |     2|
|38    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized8  |     2|
+------+--------------------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 242 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1332.336 ; gain = 540.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1332.336 ; gain = 863.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/kernel_data.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kernel_data, cache-ID = cda61bf18f5a5720
INFO: [Coretcl 2-1174] Renamed 37 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/kernel_data.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_data_utilization_synth.rpt -pb kernel_data_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:41:52 2022...
[Mon Dec 12 20:41:57 2022] kernel_data_synth_1 finished
[Mon Dec 12 20:41:57 2022] Waiting for user_data_synth_1 to finish...
[Mon Dec 12 20:42:02 2022] Waiting for user_data_synth_1 to finish...
[Mon Dec 12 20:42:07 2022] Waiting for user_data_synth_1 to finish...
[Mon Dec 12 20:42:12 2022] Waiting for user_data_synth_1 to finish...
[Mon Dec 12 20:42:22 2022] Waiting for user_data_synth_1 to finish...
[Mon Dec 12 20:42:32 2022] Waiting for user_data_synth_1 to finish...
[Mon Dec 12 20:42:42 2022] Waiting for user_data_synth_1 to finish...
[Mon Dec 12 20:42:52 2022] Waiting for user_data_synth_1 to finish...

*** Running vivado
    with args -log user_data.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source user_data.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source user_data.tcl -notrace
Command: synth_design -top user_data -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.227 ; gain = 240.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'user_data' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/synth/user_data.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: user_data.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.96495 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/synth/user_data.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'user_data' (9#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/synth/user_data.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1325.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+-------------------------+------+
|      |Instance                                                      |Module                   |Cells |
+------+--------------------------------------------------------------+-------------------------+------+
|1     |top                                                           |                         |     1|
|2     |  U0                                                          |blk_mem_gen_v8_4_4       |     1|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_4_synth |     1|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top          |     1|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr |     1|
|6     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width   |     1|
|7     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper |     1|
+------+--------------------------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 246 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1325.398 ; gain = 534.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1325.398 ; gain = 858.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1325.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/user_data.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP user_data, cache-ID = 9dfc3cb0ac0772c9
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/user_data.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file user_data_utilization_synth.rpt -pb user_data_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:43:05 2022...
[Mon Dec 12 20:43:07 2022] user_data_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:10 . Memory (MB): peak = 1884.172 ; gain = 0.000
wait_on_run kernel_data_synth_1
wait_on_run user_data_synth_1
wait_on_run user_code_synth_1

[Mon Dec 12 20:43:07 2022] Waiting for kernel_data_synth_1 to finish...

*** Running vivado
    with args -log kernel_data.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_data.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kernel_data.tcl -notrace
Command: synth_design -top kernel_data -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.375 ; gain = 239.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_data' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: kernel_data.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'kernel_data' (11#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1332.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT3     |     6|
|2     |LUT6     |    32|
|3     |RAMB36E1 |    16|
|4     |FDRE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+------------------------------------------+------+
|      |Instance                                                      |Module                                    |Cells |
+------+--------------------------------------------------------------+------------------------------------------+------+
|1     |top                                                           |                                          |    56|
|2     |  U0                                                          |blk_mem_gen_v8_4_4                        |    56|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_4_synth                  |    56|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                           |    56|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr                  |    56|
|6     |          \has_mux_a.A                                        |blk_mem_gen_mux                           |    36|
|7     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                    |     1|
|8     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper                  |     1|
|9     |          \ramloop[10].ram.r                                  |blk_mem_gen_prim_width__parameterized9    |     2|
|10    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized9  |     2|
|11    |          \ramloop[11].ram.r                                  |blk_mem_gen_prim_width__parameterized10   |     1|
|12    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|13    |          \ramloop[12].ram.r                                  |blk_mem_gen_prim_width__parameterized11   |     1|
|14    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|15    |          \ramloop[13].ram.r                                  |blk_mem_gen_prim_width__parameterized12   |     1|
|16    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|17    |          \ramloop[14].ram.r                                  |blk_mem_gen_prim_width__parameterized13   |     1|
|18    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|19    |          \ramloop[15].ram.r                                  |blk_mem_gen_prim_width__parameterized14   |     2|
|20    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized14 |     2|
|21    |          \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0    |     1|
|22    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|23    |          \ramloop[2].ram.r                                   |blk_mem_gen_prim_width__parameterized1    |     1|
|24    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|25    |          \ramloop[3].ram.r                                   |blk_mem_gen_prim_width__parameterized2    |     1|
|26    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|27    |          \ramloop[4].ram.r                                   |blk_mem_gen_prim_width__parameterized3    |     1|
|28    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|29    |          \ramloop[5].ram.r                                   |blk_mem_gen_prim_width__parameterized4    |     1|
|30    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|31    |          \ramloop[6].ram.r                                   |blk_mem_gen_prim_width__parameterized5    |     1|
|32    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|33    |          \ramloop[7].ram.r                                   |blk_mem_gen_prim_width__parameterized6    |     1|
|34    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|35    |          \ramloop[8].ram.r                                   |blk_mem_gen_prim_width__parameterized7    |     2|
|36    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized7  |     2|
|37    |          \ramloop[9].ram.r                                   |blk_mem_gen_prim_width__parameterized8    |     2|
|38    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized8  |     2|
+------+--------------------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 242 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1332.336 ; gain = 540.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1332.336 ; gain = 863.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/kernel_data.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kernel_data, cache-ID = cda61bf18f5a5720
INFO: [Coretcl 2-1174] Renamed 37 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/kernel_data.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_data_utilization_synth.rpt -pb kernel_data_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:41:52 2022...
[Mon Dec 12 20:43:07 2022] kernel_data_synth_1 finished
[Mon Dec 12 20:43:07 2022] Waiting for user_data_synth_1 to finish...

*** Running vivado
    with args -log user_data.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source user_data.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source user_data.tcl -notrace
Command: synth_design -top user_data -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.227 ; gain = 240.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'user_data' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/synth/user_data.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: user_data.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.96495 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/synth/user_data.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'user_data' (9#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/synth/user_data.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1325.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+-------------------------+------+
|      |Instance                                                      |Module                   |Cells |
+------+--------------------------------------------------------------+-------------------------+------+
|1     |top                                                           |                         |     1|
|2     |  U0                                                          |blk_mem_gen_v8_4_4       |     1|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_4_synth |     1|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top          |     1|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr |     1|
|6     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width   |     1|
|7     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper |     1|
+------+--------------------------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 246 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1325.398 ; gain = 534.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1325.398 ; gain = 858.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1325.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/user_data.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP user_data, cache-ID = 9dfc3cb0ac0772c9
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/user_data.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file user_data_utilization_synth.rpt -pb user_data_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:43:05 2022...
[Mon Dec 12 20:43:07 2022] user_data_synth_1 finished
[Mon Dec 12 20:43:07 2022] Waiting for user_code_synth_1 to finish...
[Mon Dec 12 20:43:12 2022] Waiting for user_code_synth_1 to finish...
[Mon Dec 12 20:43:17 2022] Waiting for user_code_synth_1 to finish...

*** Running vivado
    with args -log user_code.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source user_code.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source user_code.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP user_code, cache-ID = 9dfc3cb0ac0772c9.
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:43:14 2022...
[Mon Dec 12 20:43:17 2022] user_code_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1884.172 ; gain = 0.000
wait_on_run kernel_data_synth_1
wait_on_run user_data_synth_1
wait_on_run user_code_synth_1
wait_on_run kernel_code_synth_1

[Mon Dec 12 20:43:18 2022] Waiting for kernel_data_synth_1 to finish...

*** Running vivado
    with args -log kernel_data.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_data.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kernel_data.tcl -notrace
Command: synth_design -top kernel_data -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.375 ; gain = 239.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_data' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: kernel_data.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'kernel_data' (11#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1332.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT3     |     6|
|2     |LUT6     |    32|
|3     |RAMB36E1 |    16|
|4     |FDRE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+------------------------------------------+------+
|      |Instance                                                      |Module                                    |Cells |
+------+--------------------------------------------------------------+------------------------------------------+------+
|1     |top                                                           |                                          |    56|
|2     |  U0                                                          |blk_mem_gen_v8_4_4                        |    56|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_4_synth                  |    56|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                           |    56|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr                  |    56|
|6     |          \has_mux_a.A                                        |blk_mem_gen_mux                           |    36|
|7     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                    |     1|
|8     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper                  |     1|
|9     |          \ramloop[10].ram.r                                  |blk_mem_gen_prim_width__parameterized9    |     2|
|10    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized9  |     2|
|11    |          \ramloop[11].ram.r                                  |blk_mem_gen_prim_width__parameterized10   |     1|
|12    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|13    |          \ramloop[12].ram.r                                  |blk_mem_gen_prim_width__parameterized11   |     1|
|14    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|15    |          \ramloop[13].ram.r                                  |blk_mem_gen_prim_width__parameterized12   |     1|
|16    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|17    |          \ramloop[14].ram.r                                  |blk_mem_gen_prim_width__parameterized13   |     1|
|18    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|19    |          \ramloop[15].ram.r                                  |blk_mem_gen_prim_width__parameterized14   |     2|
|20    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized14 |     2|
|21    |          \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0    |     1|
|22    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|23    |          \ramloop[2].ram.r                                   |blk_mem_gen_prim_width__parameterized1    |     1|
|24    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|25    |          \ramloop[3].ram.r                                   |blk_mem_gen_prim_width__parameterized2    |     1|
|26    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|27    |          \ramloop[4].ram.r                                   |blk_mem_gen_prim_width__parameterized3    |     1|
|28    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|29    |          \ramloop[5].ram.r                                   |blk_mem_gen_prim_width__parameterized4    |     1|
|30    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|31    |          \ramloop[6].ram.r                                   |blk_mem_gen_prim_width__parameterized5    |     1|
|32    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|33    |          \ramloop[7].ram.r                                   |blk_mem_gen_prim_width__parameterized6    |     1|
|34    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|35    |          \ramloop[8].ram.r                                   |blk_mem_gen_prim_width__parameterized7    |     2|
|36    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized7  |     2|
|37    |          \ramloop[9].ram.r                                   |blk_mem_gen_prim_width__parameterized8    |     2|
|38    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized8  |     2|
+------+--------------------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 242 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1332.336 ; gain = 540.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1332.336 ; gain = 863.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/kernel_data.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kernel_data, cache-ID = cda61bf18f5a5720
INFO: [Coretcl 2-1174] Renamed 37 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/kernel_data.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_data_utilization_synth.rpt -pb kernel_data_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:41:52 2022...
[Mon Dec 12 20:43:18 2022] kernel_data_synth_1 finished
[Mon Dec 12 20:43:18 2022] Waiting for user_data_synth_1 to finish...

*** Running vivado
    with args -log user_data.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source user_data.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source user_data.tcl -notrace
Command: synth_design -top user_data -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.227 ; gain = 240.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'user_data' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/synth/user_data.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: user_data.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.96495 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/synth/user_data.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'user_data' (9#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/synth/user_data.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1325.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+-------------------------+------+
|      |Instance                                                      |Module                   |Cells |
+------+--------------------------------------------------------------+-------------------------+------+
|1     |top                                                           |                         |     1|
|2     |  U0                                                          |blk_mem_gen_v8_4_4       |     1|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_4_synth |     1|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top          |     1|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr |     1|
|6     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width   |     1|
|7     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper |     1|
+------+--------------------------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 246 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1325.398 ; gain = 534.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1325.398 ; gain = 858.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1325.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/user_data.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP user_data, cache-ID = 9dfc3cb0ac0772c9
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/user_data.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file user_data_utilization_synth.rpt -pb user_data_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:43:05 2022...
[Mon Dec 12 20:43:18 2022] user_data_synth_1 finished
[Mon Dec 12 20:43:18 2022] Waiting for user_code_synth_1 to finish...

*** Running vivado
    with args -log user_code.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source user_code.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source user_code.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP user_code, cache-ID = 9dfc3cb0ac0772c9.
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:43:14 2022...
[Mon Dec 12 20:43:18 2022] user_code_synth_1 finished
[Mon Dec 12 20:43:18 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:43:23 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:43:28 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:43:33 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:43:43 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:43:53 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:44:03 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:44:13 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:44:33 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:44:53 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:45:13 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:45:33 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:46:14 2022] Waiting for kernel_code_synth_1 to finish...
[Mon Dec 12 20:46:54 2022] Waiting for kernel_code_synth_1 to finish...

*** Running vivado
    with args -log kernel_code.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_code.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kernel_code.tcl -notrace
Command: synth_design -top kernel_code -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1031.359 ; gain = 240.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_code' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/synth/kernel_code.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: kernel_code.mif - type: string 
	Parameter C_INIT_FILE bound to: kernel_code.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 260000 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 260000 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 260000 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 260000 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 254 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.157808 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/synth/kernel_code.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'kernel_code' (11#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/synth/kernel_code.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.274 . Memory (MB): peak = 2513.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_code_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_code_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2513.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.368 . Memory (MB): peak = 2513.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:39 ; elapsed = 00:02:44 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:39 ; elapsed = 00:02:44 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_code_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:39 ; elapsed = 00:02:44 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:46 ; elapsed = 00:02:51 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:02:58 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:00 ; elapsed = 00:03:06 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:01 ; elapsed = 00:03:06 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:01 ; elapsed = 00:03:07 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:05 ; elapsed = 00:03:11 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:05 ; elapsed = 00:03:11 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |    33|
|2     |LUT4       |    29|
|3     |LUT5       |    71|
|4     |LUT6       |   545|
|5     |MUXF7      |   229|
|6     |MUXF8      |    92|
|7     |RAMB36E1   |     1|
|8     |RAMB36E1_1 |     1|
|9     |RAMB36E1_2 |   244|
|10    |RAMB36E1_3 |     2|
|11    |RAMB36E1_4 |     1|
|12    |RAMB36E1_5 |     1|
|13    |RAMB36E1_6 |     1|
|14    |RAMB36E1_7 |     1|
|15    |RAMB36E1_8 |     1|
|16    |RAMB36E1_9 |     1|
|17    |FDRE       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                      |Module                                          |Cells |
+------+--------------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                           |                                                |  1267|
|2     |  U0                                                          |blk_mem_gen_v8_4_4                              |  1267|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_4_synth                        |  1267|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                                 |  1267|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr                        |  1267|
|6     |          \has_mux_a.A                                        |blk_mem_gen_mux                                 |   945|
|7     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                          |     1|
|8     |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init                   |     1|
|9     |          \ramloop[100].ram.r                                 |blk_mem_gen_prim_width__parameterized99         |     1|
|10    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized99  |     1|
|11    |          \ramloop[101].ram.r                                 |blk_mem_gen_prim_width__parameterized100        |     1|
|12    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized100 |     1|
|13    |          \ramloop[102].ram.r                                 |blk_mem_gen_prim_width__parameterized101        |     1|
|14    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized101 |     1|
|15    |          \ramloop[103].ram.r                                 |blk_mem_gen_prim_width__parameterized102        |     1|
|16    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized102 |     1|
|17    |          \ramloop[104].ram.r                                 |blk_mem_gen_prim_width__parameterized103        |     1|
|18    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized103 |     1|
|19    |          \ramloop[105].ram.r                                 |blk_mem_gen_prim_width__parameterized104        |     1|
|20    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized104 |     1|
|21    |          \ramloop[106].ram.r                                 |blk_mem_gen_prim_width__parameterized105        |     1|
|22    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized105 |     1|
|23    |          \ramloop[107].ram.r                                 |blk_mem_gen_prim_width__parameterized106        |     1|
|24    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized106 |     1|
|25    |          \ramloop[108].ram.r                                 |blk_mem_gen_prim_width__parameterized107        |     1|
|26    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized107 |     1|
|27    |          \ramloop[109].ram.r                                 |blk_mem_gen_prim_width__parameterized108        |     1|
|28    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized108 |     1|
|29    |          \ramloop[10].ram.r                                  |blk_mem_gen_prim_width__parameterized9          |     1|
|30    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized9   |     1|
|31    |          \ramloop[110].ram.r                                 |blk_mem_gen_prim_width__parameterized109        |     1|
|32    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized109 |     1|
|33    |          \ramloop[111].ram.r                                 |blk_mem_gen_prim_width__parameterized110        |     1|
|34    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized110 |     1|
|35    |          \ramloop[112].ram.r                                 |blk_mem_gen_prim_width__parameterized111        |     1|
|36    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized111 |     1|
|37    |          \ramloop[113].ram.r                                 |blk_mem_gen_prim_width__parameterized112        |     1|
|38    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized112 |     1|
|39    |          \ramloop[114].ram.r                                 |blk_mem_gen_prim_width__parameterized113        |     1|
|40    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized113 |     1|
|41    |          \ramloop[115].ram.r                                 |blk_mem_gen_prim_width__parameterized114        |     1|
|42    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized114 |     1|
|43    |          \ramloop[116].ram.r                                 |blk_mem_gen_prim_width__parameterized115        |     1|
|44    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized115 |     1|
|45    |          \ramloop[117].ram.r                                 |blk_mem_gen_prim_width__parameterized116        |     1|
|46    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized116 |     1|
|47    |          \ramloop[118].ram.r                                 |blk_mem_gen_prim_width__parameterized117        |     1|
|48    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized117 |     1|
|49    |          \ramloop[119].ram.r                                 |blk_mem_gen_prim_width__parameterized118        |     1|
|50    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized118 |     1|
|51    |          \ramloop[11].ram.r                                  |blk_mem_gen_prim_width__parameterized10         |     1|
|52    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized10  |     1|
|53    |          \ramloop[120].ram.r                                 |blk_mem_gen_prim_width__parameterized119        |     1|
|54    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized119 |     1|
|55    |          \ramloop[121].ram.r                                 |blk_mem_gen_prim_width__parameterized120        |     1|
|56    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized120 |     1|
|57    |          \ramloop[122].ram.r                                 |blk_mem_gen_prim_width__parameterized121        |     1|
|58    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized121 |     1|
|59    |          \ramloop[123].ram.r                                 |blk_mem_gen_prim_width__parameterized122        |     1|
|60    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized122 |     1|
|61    |          \ramloop[124].ram.r                                 |blk_mem_gen_prim_width__parameterized123        |     1|
|62    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized123 |     1|
|63    |          \ramloop[125].ram.r                                 |blk_mem_gen_prim_width__parameterized124        |     1|
|64    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized124 |     1|
|65    |          \ramloop[126].ram.r                                 |blk_mem_gen_prim_width__parameterized125        |     1|
|66    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized125 |     1|
|67    |          \ramloop[127].ram.r                                 |blk_mem_gen_prim_width__parameterized126        |     3|
|68    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized126 |     3|
|69    |          \ramloop[128].ram.r                                 |blk_mem_gen_prim_width__parameterized127        |     2|
|70    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized127 |     2|
|71    |          \ramloop[129].ram.r                                 |blk_mem_gen_prim_width__parameterized128        |     2|
|72    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized128 |     2|
|73    |          \ramloop[12].ram.r                                  |blk_mem_gen_prim_width__parameterized11         |     1|
|74    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized11  |     1|
|75    |          \ramloop[130].ram.r                                 |blk_mem_gen_prim_width__parameterized129        |     2|
|76    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized129 |     2|
|77    |          \ramloop[131].ram.r                                 |blk_mem_gen_prim_width__parameterized130        |     2|
|78    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized130 |     2|
|79    |          \ramloop[132].ram.r                                 |blk_mem_gen_prim_width__parameterized131        |     2|
|80    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized131 |     2|
|81    |          \ramloop[133].ram.r                                 |blk_mem_gen_prim_width__parameterized132        |     2|
|82    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized132 |     2|
|83    |          \ramloop[134].ram.r                                 |blk_mem_gen_prim_width__parameterized133        |     2|
|84    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized133 |     2|
|85    |          \ramloop[135].ram.r                                 |blk_mem_gen_prim_width__parameterized134        |     2|
|86    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized134 |     2|
|87    |          \ramloop[136].ram.r                                 |blk_mem_gen_prim_width__parameterized135        |     2|
|88    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized135 |     2|
|89    |          \ramloop[137].ram.r                                 |blk_mem_gen_prim_width__parameterized136        |     2|
|90    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized136 |     2|
|91    |          \ramloop[138].ram.r                                 |blk_mem_gen_prim_width__parameterized137        |     3|
|92    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized137 |     3|
|93    |          \ramloop[139].ram.r                                 |blk_mem_gen_prim_width__parameterized138        |     2|
|94    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized138 |     2|
|95    |          \ramloop[13].ram.r                                  |blk_mem_gen_prim_width__parameterized12         |     1|
|96    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized12  |     1|
|97    |          \ramloop[140].ram.r                                 |blk_mem_gen_prim_width__parameterized139        |     2|
|98    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized139 |     2|
|99    |          \ramloop[141].ram.r                                 |blk_mem_gen_prim_width__parameterized140        |     2|
|100   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized140 |     2|
|101   |          \ramloop[142].ram.r                                 |blk_mem_gen_prim_width__parameterized141        |     2|
|102   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized141 |     2|
|103   |          \ramloop[143].ram.r                                 |blk_mem_gen_prim_width__parameterized142        |     2|
|104   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized142 |     2|
|105   |          \ramloop[144].ram.r                                 |blk_mem_gen_prim_width__parameterized143        |     2|
|106   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized143 |     2|
|107   |          \ramloop[145].ram.r                                 |blk_mem_gen_prim_width__parameterized144        |     2|
|108   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized144 |     2|
|109   |          \ramloop[146].ram.r                                 |blk_mem_gen_prim_width__parameterized145        |     2|
|110   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized145 |     2|
|111   |          \ramloop[147].ram.r                                 |blk_mem_gen_prim_width__parameterized146        |     2|
|112   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized146 |     2|
|113   |          \ramloop[148].ram.r                                 |blk_mem_gen_prim_width__parameterized147        |     2|
|114   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized147 |     2|
|115   |          \ramloop[149].ram.r                                 |blk_mem_gen_prim_width__parameterized148        |     2|
|116   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized148 |     2|
|117   |          \ramloop[14].ram.r                                  |blk_mem_gen_prim_width__parameterized13         |     1|
|118   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized13  |     1|
|119   |          \ramloop[150].ram.r                                 |blk_mem_gen_prim_width__parameterized149        |     2|
|120   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized149 |     2|
|121   |          \ramloop[151].ram.r                                 |blk_mem_gen_prim_width__parameterized150        |     2|
|122   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized150 |     2|
|123   |          \ramloop[152].ram.r                                 |blk_mem_gen_prim_width__parameterized151        |     2|
|124   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized151 |     2|
|125   |          \ramloop[153].ram.r                                 |blk_mem_gen_prim_width__parameterized152        |     2|
|126   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized152 |     2|
|127   |          \ramloop[154].ram.r                                 |blk_mem_gen_prim_width__parameterized153        |     2|
|128   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized153 |     2|
|129   |          \ramloop[155].ram.r                                 |blk_mem_gen_prim_width__parameterized154        |     2|
|130   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized154 |     2|
|131   |          \ramloop[156].ram.r                                 |blk_mem_gen_prim_width__parameterized155        |     2|
|132   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized155 |     2|
|133   |          \ramloop[157].ram.r                                 |blk_mem_gen_prim_width__parameterized156        |     2|
|134   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized156 |     2|
|135   |          \ramloop[158].ram.r                                 |blk_mem_gen_prim_width__parameterized157        |     2|
|136   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized157 |     2|
|137   |          \ramloop[159].ram.r                                 |blk_mem_gen_prim_width__parameterized158        |     3|
|138   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized158 |     3|
|139   |          \ramloop[15].ram.r                                  |blk_mem_gen_prim_width__parameterized14         |     1|
|140   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized14  |     1|
|141   |          \ramloop[160].ram.r                                 |blk_mem_gen_prim_width__parameterized159        |     2|
|142   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized159 |     2|
|143   |          \ramloop[161].ram.r                                 |blk_mem_gen_prim_width__parameterized160        |     2|
|144   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized160 |     2|
|145   |          \ramloop[162].ram.r                                 |blk_mem_gen_prim_width__parameterized161        |     2|
|146   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized161 |     2|
|147   |          \ramloop[163].ram.r                                 |blk_mem_gen_prim_width__parameterized162        |     2|
|148   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized162 |     2|
|149   |          \ramloop[164].ram.r                                 |blk_mem_gen_prim_width__parameterized163        |     2|
|150   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized163 |     2|
|151   |          \ramloop[165].ram.r                                 |blk_mem_gen_prim_width__parameterized164        |     2|
|152   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized164 |     2|
|153   |          \ramloop[166].ram.r                                 |blk_mem_gen_prim_width__parameterized165        |     2|
|154   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized165 |     2|
|155   |          \ramloop[167].ram.r                                 |blk_mem_gen_prim_width__parameterized166        |     2|
|156   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized166 |     2|
|157   |          \ramloop[168].ram.r                                 |blk_mem_gen_prim_width__parameterized167        |     2|
|158   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized167 |     2|
|159   |          \ramloop[169].ram.r                                 |blk_mem_gen_prim_width__parameterized168        |     2|
|160   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized168 |     2|
|161   |          \ramloop[16].ram.r                                  |blk_mem_gen_prim_width__parameterized15         |     1|
|162   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized15  |     1|
|163   |          \ramloop[170].ram.r                                 |blk_mem_gen_prim_width__parameterized169        |     3|
|164   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized169 |     3|
|165   |          \ramloop[171].ram.r                                 |blk_mem_gen_prim_width__parameterized170        |     2|
|166   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized170 |     2|
|167   |          \ramloop[172].ram.r                                 |blk_mem_gen_prim_width__parameterized171        |     2|
|168   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized171 |     2|
|169   |          \ramloop[173].ram.r                                 |blk_mem_gen_prim_width__parameterized172        |     2|
|170   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized172 |     2|
|171   |          \ramloop[174].ram.r                                 |blk_mem_gen_prim_width__parameterized173        |     2|
|172   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized173 |     2|
|173   |          \ramloop[175].ram.r                                 |blk_mem_gen_prim_width__parameterized174        |     2|
|174   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized174 |     2|
|175   |          \ramloop[176].ram.r                                 |blk_mem_gen_prim_width__parameterized175        |     2|
|176   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized175 |     2|
|177   |          \ramloop[177].ram.r                                 |blk_mem_gen_prim_width__parameterized176        |     2|
|178   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized176 |     2|
|179   |          \ramloop[178].ram.r                                 |blk_mem_gen_prim_width__parameterized177        |     2|
|180   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized177 |     2|
|181   |          \ramloop[179].ram.r                                 |blk_mem_gen_prim_width__parameterized178        |     2|
|182   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized178 |     2|
|183   |          \ramloop[17].ram.r                                  |blk_mem_gen_prim_width__parameterized16         |     1|
|184   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized16  |     1|
|185   |          \ramloop[180].ram.r                                 |blk_mem_gen_prim_width__parameterized179        |     2|
|186   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized179 |     2|
|187   |          \ramloop[181].ram.r                                 |blk_mem_gen_prim_width__parameterized180        |     2|
|188   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized180 |     2|
|189   |          \ramloop[182].ram.r                                 |blk_mem_gen_prim_width__parameterized181        |     2|
|190   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized181 |     2|
|191   |          \ramloop[183].ram.r                                 |blk_mem_gen_prim_width__parameterized182        |     2|
|192   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized182 |     2|
|193   |          \ramloop[184].ram.r                                 |blk_mem_gen_prim_width__parameterized183        |     2|
|194   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized183 |     2|
|195   |          \ramloop[185].ram.r                                 |blk_mem_gen_prim_width__parameterized184        |     2|
|196   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized184 |     2|
|197   |          \ramloop[186].ram.r                                 |blk_mem_gen_prim_width__parameterized185        |     2|
|198   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized185 |     2|
|199   |          \ramloop[187].ram.r                                 |blk_mem_gen_prim_width__parameterized186        |     2|
|200   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized186 |     2|
|201   |          \ramloop[188].ram.r                                 |blk_mem_gen_prim_width__parameterized187        |     2|
|202   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized187 |     2|
|203   |          \ramloop[189].ram.r                                 |blk_mem_gen_prim_width__parameterized188        |     2|
|204   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized188 |     2|
|205   |          \ramloop[18].ram.r                                  |blk_mem_gen_prim_width__parameterized17         |     1|
|206   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized17  |     1|
|207   |          \ramloop[190].ram.r                                 |blk_mem_gen_prim_width__parameterized189        |     2|
|208   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized189 |     2|
|209   |          \ramloop[191].ram.r                                 |blk_mem_gen_prim_width__parameterized190        |     1|
|210   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized190 |     1|
|211   |          \ramloop[192].ram.r                                 |blk_mem_gen_prim_width__parameterized191        |     1|
|212   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized191 |     1|
|213   |          \ramloop[193].ram.r                                 |blk_mem_gen_prim_width__parameterized192        |     1|
|214   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized192 |     1|
|215   |          \ramloop[194].ram.r                                 |blk_mem_gen_prim_width__parameterized193        |     1|
|216   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized193 |     1|
|217   |          \ramloop[195].ram.r                                 |blk_mem_gen_prim_width__parameterized194        |     1|
|218   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized194 |     1|
|219   |          \ramloop[196].ram.r                                 |blk_mem_gen_prim_width__parameterized195        |     1|
|220   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized195 |     1|
|221   |          \ramloop[197].ram.r                                 |blk_mem_gen_prim_width__parameterized196        |     1|
|222   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized196 |     1|
|223   |          \ramloop[198].ram.r                                 |blk_mem_gen_prim_width__parameterized197        |     1|
|224   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized197 |     1|
|225   |          \ramloop[199].ram.r                                 |blk_mem_gen_prim_width__parameterized198        |     1|
|226   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized198 |     1|
|227   |          \ramloop[19].ram.r                                  |blk_mem_gen_prim_width__parameterized18         |     1|
|228   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized18  |     1|
|229   |          \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0          |     1|
|230   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized0   |     1|
|231   |          \ramloop[200].ram.r                                 |blk_mem_gen_prim_width__parameterized199        |     1|
|232   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized199 |     1|
|233   |          \ramloop[201].ram.r                                 |blk_mem_gen_prim_width__parameterized200        |     1|
|234   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized200 |     1|
|235   |          \ramloop[202].ram.r                                 |blk_mem_gen_prim_width__parameterized201        |     1|
|236   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized201 |     1|
|237   |          \ramloop[203].ram.r                                 |blk_mem_gen_prim_width__parameterized202        |     1|
|238   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized202 |     1|
|239   |          \ramloop[204].ram.r                                 |blk_mem_gen_prim_width__parameterized203        |     1|
|240   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized203 |     1|
|241   |          \ramloop[205].ram.r                                 |blk_mem_gen_prim_width__parameterized204        |     1|
|242   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized204 |     1|
|243   |          \ramloop[206].ram.r                                 |blk_mem_gen_prim_width__parameterized205        |     1|
|244   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized205 |     1|
|245   |          \ramloop[207].ram.r                                 |blk_mem_gen_prim_width__parameterized206        |     1|
|246   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized206 |     1|
|247   |          \ramloop[208].ram.r                                 |blk_mem_gen_prim_width__parameterized207        |     1|
|248   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized207 |     1|
|249   |          \ramloop[209].ram.r                                 |blk_mem_gen_prim_width__parameterized208        |     1|
|250   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized208 |     1|
|251   |          \ramloop[20].ram.r                                  |blk_mem_gen_prim_width__parameterized19         |     1|
|252   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized19  |     1|
|253   |          \ramloop[210].ram.r                                 |blk_mem_gen_prim_width__parameterized209        |     1|
|254   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized209 |     1|
|255   |          \ramloop[211].ram.r                                 |blk_mem_gen_prim_width__parameterized210        |     1|
|256   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized210 |     1|
|257   |          \ramloop[212].ram.r                                 |blk_mem_gen_prim_width__parameterized211        |     1|
|258   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized211 |     1|
|259   |          \ramloop[213].ram.r                                 |blk_mem_gen_prim_width__parameterized212        |     1|
|260   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized212 |     1|
|261   |          \ramloop[214].ram.r                                 |blk_mem_gen_prim_width__parameterized213        |     1|
|262   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized213 |     1|
|263   |          \ramloop[215].ram.r                                 |blk_mem_gen_prim_width__parameterized214        |     1|
|264   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized214 |     1|
|265   |          \ramloop[216].ram.r                                 |blk_mem_gen_prim_width__parameterized215        |     1|
|266   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized215 |     1|
|267   |          \ramloop[217].ram.r                                 |blk_mem_gen_prim_width__parameterized216        |     1|
|268   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized216 |     1|
|269   |          \ramloop[218].ram.r                                 |blk_mem_gen_prim_width__parameterized217        |     1|
|270   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized217 |     1|
|271   |          \ramloop[219].ram.r                                 |blk_mem_gen_prim_width__parameterized218        |     1|
|272   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized218 |     1|
|273   |          \ramloop[21].ram.r                                  |blk_mem_gen_prim_width__parameterized20         |     1|
|274   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized20  |     1|
|275   |          \ramloop[220].ram.r                                 |blk_mem_gen_prim_width__parameterized219        |     1|
|276   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized219 |     1|
|277   |          \ramloop[221].ram.r                                 |blk_mem_gen_prim_width__parameterized220        |     1|
|278   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized220 |     1|
|279   |          \ramloop[222].ram.r                                 |blk_mem_gen_prim_width__parameterized221        |     1|
|280   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized221 |     1|
|281   |          \ramloop[223].ram.r                                 |blk_mem_gen_prim_width__parameterized222        |     1|
|282   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized222 |     1|
|283   |          \ramloop[224].ram.r                                 |blk_mem_gen_prim_width__parameterized223        |     1|
|284   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized223 |     1|
|285   |          \ramloop[225].ram.r                                 |blk_mem_gen_prim_width__parameterized224        |     1|
|286   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized224 |     1|
|287   |          \ramloop[226].ram.r                                 |blk_mem_gen_prim_width__parameterized225        |     1|
|288   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized225 |     1|
|289   |          \ramloop[227].ram.r                                 |blk_mem_gen_prim_width__parameterized226        |     1|
|290   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized226 |     1|
|291   |          \ramloop[228].ram.r                                 |blk_mem_gen_prim_width__parameterized227        |     1|
|292   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized227 |     1|
|293   |          \ramloop[229].ram.r                                 |blk_mem_gen_prim_width__parameterized228        |     1|
|294   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized228 |     1|
|295   |          \ramloop[22].ram.r                                  |blk_mem_gen_prim_width__parameterized21         |     1|
|296   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized21  |     1|
|297   |          \ramloop[230].ram.r                                 |blk_mem_gen_prim_width__parameterized229        |     1|
|298   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized229 |     1|
|299   |          \ramloop[231].ram.r                                 |blk_mem_gen_prim_width__parameterized230        |     1|
|300   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized230 |     1|
|301   |          \ramloop[232].ram.r                                 |blk_mem_gen_prim_width__parameterized231        |     1|
|302   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized231 |     1|
|303   |          \ramloop[233].ram.r                                 |blk_mem_gen_prim_width__parameterized232        |     1|
|304   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized232 |     1|
|305   |          \ramloop[234].ram.r                                 |blk_mem_gen_prim_width__parameterized233        |     1|
|306   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized233 |     1|
|307   |          \ramloop[235].ram.r                                 |blk_mem_gen_prim_width__parameterized234        |     1|
|308   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized234 |     1|
|309   |          \ramloop[236].ram.r                                 |blk_mem_gen_prim_width__parameterized235        |     1|
|310   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized235 |     1|
|311   |          \ramloop[237].ram.r                                 |blk_mem_gen_prim_width__parameterized236        |     1|
|312   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized236 |     1|
|313   |          \ramloop[238].ram.r                                 |blk_mem_gen_prim_width__parameterized237        |     1|
|314   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized237 |     1|
|315   |          \ramloop[239].ram.r                                 |blk_mem_gen_prim_width__parameterized238        |     1|
|316   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized238 |     1|
|317   |          \ramloop[23].ram.r                                  |blk_mem_gen_prim_width__parameterized22         |     1|
|318   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized22  |     1|
|319   |          \ramloop[240].ram.r                                 |blk_mem_gen_prim_width__parameterized239        |     1|
|320   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized239 |     1|
|321   |          \ramloop[241].ram.r                                 |blk_mem_gen_prim_width__parameterized240        |     1|
|322   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized240 |     1|
|323   |          \ramloop[242].ram.r                                 |blk_mem_gen_prim_width__parameterized241        |     1|
|324   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized241 |     1|
|325   |          \ramloop[243].ram.r                                 |blk_mem_gen_prim_width__parameterized242        |     1|
|326   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized242 |     1|
|327   |          \ramloop[244].ram.r                                 |blk_mem_gen_prim_width__parameterized243        |     1|
|328   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized243 |     1|
|329   |          \ramloop[245].ram.r                                 |blk_mem_gen_prim_width__parameterized244        |     1|
|330   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized244 |     1|
|331   |          \ramloop[246].ram.r                                 |blk_mem_gen_prim_width__parameterized245        |     1|
|332   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized245 |     1|
|333   |          \ramloop[247].ram.r                                 |blk_mem_gen_prim_width__parameterized246        |     1|
|334   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized246 |     1|
|335   |          \ramloop[248].ram.r                                 |blk_mem_gen_prim_width__parameterized247        |     1|
|336   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized247 |     1|
|337   |          \ramloop[249].ram.r                                 |blk_mem_gen_prim_width__parameterized248        |     1|
|338   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized248 |     1|
|339   |          \ramloop[24].ram.r                                  |blk_mem_gen_prim_width__parameterized23         |     1|
|340   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized23  |     1|
|341   |          \ramloop[250].ram.r                                 |blk_mem_gen_prim_width__parameterized249        |     1|
|342   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized249 |     1|
|343   |          \ramloop[251].ram.r                                 |blk_mem_gen_prim_width__parameterized250        |     1|
|344   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized250 |     1|
|345   |          \ramloop[252].ram.r                                 |blk_mem_gen_prim_width__parameterized251        |     1|
|346   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized251 |     1|
|347   |          \ramloop[253].ram.r                                 |blk_mem_gen_prim_width__parameterized252        |     1|
|348   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized252 |     1|
|349   |          \ramloop[25].ram.r                                  |blk_mem_gen_prim_width__parameterized24         |     1|
|350   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized24  |     1|
|351   |          \ramloop[26].ram.r                                  |blk_mem_gen_prim_width__parameterized25         |     1|
|352   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized25  |     1|
|353   |          \ramloop[27].ram.r                                  |blk_mem_gen_prim_width__parameterized26         |     1|
|354   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized26  |     1|
|355   |          \ramloop[28].ram.r                                  |blk_mem_gen_prim_width__parameterized27         |     1|
|356   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized27  |     1|
|357   |          \ramloop[29].ram.r                                  |blk_mem_gen_prim_width__parameterized28         |     1|
|358   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized28  |     1|
|359   |          \ramloop[2].ram.r                                   |blk_mem_gen_prim_width__parameterized1          |     1|
|360   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized1   |     1|
|361   |          \ramloop[30].ram.r                                  |blk_mem_gen_prim_width__parameterized29         |     1|
|362   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized29  |     1|
|363   |          \ramloop[31].ram.r                                  |blk_mem_gen_prim_width__parameterized30         |     1|
|364   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized30  |     1|
|365   |          \ramloop[32].ram.r                                  |blk_mem_gen_prim_width__parameterized31         |     1|
|366   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized31  |     1|
|367   |          \ramloop[33].ram.r                                  |blk_mem_gen_prim_width__parameterized32         |     1|
|368   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized32  |     1|
|369   |          \ramloop[34].ram.r                                  |blk_mem_gen_prim_width__parameterized33         |     1|
|370   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized33  |     1|
|371   |          \ramloop[35].ram.r                                  |blk_mem_gen_prim_width__parameterized34         |     1|
|372   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized34  |     1|
|373   |          \ramloop[36].ram.r                                  |blk_mem_gen_prim_width__parameterized35         |     1|
|374   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized35  |     1|
|375   |          \ramloop[37].ram.r                                  |blk_mem_gen_prim_width__parameterized36         |     1|
|376   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized36  |     1|
|377   |          \ramloop[38].ram.r                                  |blk_mem_gen_prim_width__parameterized37         |     1|
|378   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized37  |     1|
|379   |          \ramloop[39].ram.r                                  |blk_mem_gen_prim_width__parameterized38         |     1|
|380   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized38  |     1|
|381   |          \ramloop[3].ram.r                                   |blk_mem_gen_prim_width__parameterized2          |     1|
|382   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized2   |     1|
|383   |          \ramloop[40].ram.r                                  |blk_mem_gen_prim_width__parameterized39         |     1|
|384   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized39  |     1|
|385   |          \ramloop[41].ram.r                                  |blk_mem_gen_prim_width__parameterized40         |     1|
|386   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized40  |     1|
|387   |          \ramloop[42].ram.r                                  |blk_mem_gen_prim_width__parameterized41         |     1|
|388   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized41  |     1|
|389   |          \ramloop[43].ram.r                                  |blk_mem_gen_prim_width__parameterized42         |     1|
|390   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized42  |     1|
|391   |          \ramloop[44].ram.r                                  |blk_mem_gen_prim_width__parameterized43         |     1|
|392   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized43  |     1|
|393   |          \ramloop[45].ram.r                                  |blk_mem_gen_prim_width__parameterized44         |     1|
|394   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized44  |     1|
|395   |          \ramloop[46].ram.r                                  |blk_mem_gen_prim_width__parameterized45         |     1|
|396   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized45  |     1|
|397   |          \ramloop[47].ram.r                                  |blk_mem_gen_prim_width__parameterized46         |     1|
|398   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized46  |     1|
|399   |          \ramloop[48].ram.r                                  |blk_mem_gen_prim_width__parameterized47         |     1|
|400   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized47  |     1|
|401   |          \ramloop[49].ram.r                                  |blk_mem_gen_prim_width__parameterized48         |     1|
|402   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized48  |     1|
|403   |          \ramloop[4].ram.r                                   |blk_mem_gen_prim_width__parameterized3          |     1|
|404   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized3   |     1|
|405   |          \ramloop[50].ram.r                                  |blk_mem_gen_prim_width__parameterized49         |     1|
|406   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized49  |     1|
|407   |          \ramloop[51].ram.r                                  |blk_mem_gen_prim_width__parameterized50         |     1|
|408   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized50  |     1|
|409   |          \ramloop[52].ram.r                                  |blk_mem_gen_prim_width__parameterized51         |     1|
|410   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized51  |     1|
|411   |          \ramloop[53].ram.r                                  |blk_mem_gen_prim_width__parameterized52         |     1|
|412   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized52  |     1|
|413   |          \ramloop[54].ram.r                                  |blk_mem_gen_prim_width__parameterized53         |     1|
|414   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized53  |     1|
|415   |          \ramloop[55].ram.r                                  |blk_mem_gen_prim_width__parameterized54         |     1|
|416   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized54  |     1|
|417   |          \ramloop[56].ram.r                                  |blk_mem_gen_prim_width__parameterized55         |     1|
|418   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized55  |     1|
|419   |          \ramloop[57].ram.r                                  |blk_mem_gen_prim_width__parameterized56         |     1|
|420   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized56  |     1|
|421   |          \ramloop[58].ram.r                                  |blk_mem_gen_prim_width__parameterized57         |     1|
|422   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized57  |     1|
|423   |          \ramloop[59].ram.r                                  |blk_mem_gen_prim_width__parameterized58         |     1|
|424   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized58  |     1|
|425   |          \ramloop[5].ram.r                                   |blk_mem_gen_prim_width__parameterized4          |     1|
|426   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized4   |     1|
|427   |          \ramloop[60].ram.r                                  |blk_mem_gen_prim_width__parameterized59         |     1|
|428   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized59  |     1|
|429   |          \ramloop[61].ram.r                                  |blk_mem_gen_prim_width__parameterized60         |     1|
|430   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized60  |     1|
|431   |          \ramloop[62].ram.r                                  |blk_mem_gen_prim_width__parameterized61         |     1|
|432   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized61  |     1|
|433   |          \ramloop[63].ram.r                                  |blk_mem_gen_prim_width__parameterized62         |     1|
|434   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized62  |     1|
|435   |          \ramloop[64].ram.r                                  |blk_mem_gen_prim_width__parameterized63         |     1|
|436   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized63  |     1|
|437   |          \ramloop[65].ram.r                                  |blk_mem_gen_prim_width__parameterized64         |     1|
|438   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized64  |     1|
|439   |          \ramloop[66].ram.r                                  |blk_mem_gen_prim_width__parameterized65         |     1|
|440   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized65  |     1|
|441   |          \ramloop[67].ram.r                                  |blk_mem_gen_prim_width__parameterized66         |     1|
|442   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized66  |     1|
|443   |          \ramloop[68].ram.r                                  |blk_mem_gen_prim_width__parameterized67         |     1|
|444   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized67  |     1|
|445   |          \ramloop[69].ram.r                                  |blk_mem_gen_prim_width__parameterized68         |     1|
|446   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized68  |     1|
|447   |          \ramloop[6].ram.r                                   |blk_mem_gen_prim_width__parameterized5          |     1|
|448   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized5   |     1|
|449   |          \ramloop[70].ram.r                                  |blk_mem_gen_prim_width__parameterized69         |     1|
|450   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized69  |     1|
|451   |          \ramloop[71].ram.r                                  |blk_mem_gen_prim_width__parameterized70         |     1|
|452   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized70  |     1|
|453   |          \ramloop[72].ram.r                                  |blk_mem_gen_prim_width__parameterized71         |     1|
|454   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized71  |     1|
|455   |          \ramloop[73].ram.r                                  |blk_mem_gen_prim_width__parameterized72         |     1|
|456   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized72  |     1|
|457   |          \ramloop[74].ram.r                                  |blk_mem_gen_prim_width__parameterized73         |     1|
|458   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized73  |     1|
|459   |          \ramloop[75].ram.r                                  |blk_mem_gen_prim_width__parameterized74         |     1|
|460   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized74  |     1|
|461   |          \ramloop[76].ram.r                                  |blk_mem_gen_prim_width__parameterized75         |     1|
|462   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized75  |     1|
|463   |          \ramloop[77].ram.r                                  |blk_mem_gen_prim_width__parameterized76         |     1|
|464   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized76  |     1|
|465   |          \ramloop[78].ram.r                                  |blk_mem_gen_prim_width__parameterized77         |     1|
|466   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized77  |     1|
|467   |          \ramloop[79].ram.r                                  |blk_mem_gen_prim_width__parameterized78         |     1|
|468   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized78  |     1|
|469   |          \ramloop[7].ram.r                                   |blk_mem_gen_prim_width__parameterized6          |     1|
|470   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized6   |     1|
|471   |          \ramloop[80].ram.r                                  |blk_mem_gen_prim_width__parameterized79         |     1|
|472   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized79  |     1|
|473   |          \ramloop[81].ram.r                                  |blk_mem_gen_prim_width__parameterized80         |     1|
|474   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized80  |     1|
|475   |          \ramloop[82].ram.r                                  |blk_mem_gen_prim_width__parameterized81         |     1|
|476   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized81  |     1|
|477   |          \ramloop[83].ram.r                                  |blk_mem_gen_prim_width__parameterized82         |     1|
|478   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized82  |     1|
|479   |          \ramloop[84].ram.r                                  |blk_mem_gen_prim_width__parameterized83         |     1|
|480   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized83  |     1|
|481   |          \ramloop[85].ram.r                                  |blk_mem_gen_prim_width__parameterized84         |     1|
|482   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized84  |     1|
|483   |          \ramloop[86].ram.r                                  |blk_mem_gen_prim_width__parameterized85         |     1|
|484   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized85  |     1|
|485   |          \ramloop[87].ram.r                                  |blk_mem_gen_prim_width__parameterized86         |     1|
|486   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized86  |     1|
|487   |          \ramloop[88].ram.r                                  |blk_mem_gen_prim_width__parameterized87         |     1|
|488   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized87  |     1|
|489   |          \ramloop[89].ram.r                                  |blk_mem_gen_prim_width__parameterized88         |     1|
|490   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized88  |     1|
|491   |          \ramloop[8].ram.r                                   |blk_mem_gen_prim_width__parameterized7          |     1|
|492   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized7   |     1|
|493   |          \ramloop[90].ram.r                                  |blk_mem_gen_prim_width__parameterized89         |     1|
|494   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized89  |     1|
|495   |          \ramloop[91].ram.r                                  |blk_mem_gen_prim_width__parameterized90         |     1|
|496   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized90  |     1|
|497   |          \ramloop[92].ram.r                                  |blk_mem_gen_prim_width__parameterized91         |     1|
|498   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized91  |     1|
|499   |          \ramloop[93].ram.r                                  |blk_mem_gen_prim_width__parameterized92         |     1|
|500   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized92  |     1|
|501   |          \ramloop[94].ram.r                                  |blk_mem_gen_prim_width__parameterized93         |     1|
|502   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized93  |     1|
|503   |          \ramloop[95].ram.r                                  |blk_mem_gen_prim_width__parameterized94         |     1|
|504   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized94  |     1|
|505   |          \ramloop[96].ram.r                                  |blk_mem_gen_prim_width__parameterized95         |     1|
|506   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized95  |     1|
|507   |          \ramloop[97].ram.r                                  |blk_mem_gen_prim_width__parameterized96         |     1|
|508   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized96  |     1|
|509   |          \ramloop[98].ram.r                                  |blk_mem_gen_prim_width__parameterized97         |     1|
|510   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized97  |     1|
|511   |          \ramloop[99].ram.r                                  |blk_mem_gen_prim_width__parameterized98         |     1|
|512   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized98  |     1|
|513   |          \ramloop[9].ram.r                                   |blk_mem_gen_prim_width__parameterized8          |     1|
|514   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized8   |     1|
+------+--------------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 291 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:03:04 . Memory (MB): peak = 2513.238 ; gain = 1722.723
Synthesis Optimization Complete : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 2513.238 ; gain = 1722.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2513.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 575 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2513.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:14 ; elapsed = 00:03:22 . Memory (MB): peak = 2513.238 ; gain = 2044.617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2513.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_code_synth_1/kernel_code.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kernel_code, cache-ID = c2a02e0affacb4fe
INFO: [Coretcl 2-1174] Renamed 513 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2513.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_code_synth_1/kernel_code.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_code_utilization_synth.rpt -pb kernel_code_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:46:49 2022...
[Mon Dec 12 20:46:54 2022] kernel_code_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:03:36 . Memory (MB): peak = 1884.172 ; gain = 0.000
wait_on_run kernel_data_synth_1
wait_on_run user_data_synth_1
wait_on_run user_code_synth_1
wait_on_run kernel_code_synth_1
wait_on_run pll_example_synth_1

[Mon Dec 12 20:46:54 2022] Waiting for kernel_data_synth_1 to finish...

*** Running vivado
    with args -log kernel_data.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_data.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kernel_data.tcl -notrace
Command: synth_design -top kernel_data -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.375 ; gain = 239.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_data' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: kernel_data.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'kernel_data' (11#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/synth/kernel_data.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized14 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized13 has unconnected port DOUTB[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/kernel_data_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1332.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT3     |     6|
|2     |LUT6     |    32|
|3     |RAMB36E1 |    16|
|4     |FDRE     |     2|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+------------------------------------------+------+
|      |Instance                                                      |Module                                    |Cells |
+------+--------------------------------------------------------------+------------------------------------------+------+
|1     |top                                                           |                                          |    56|
|2     |  U0                                                          |blk_mem_gen_v8_4_4                        |    56|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_4_synth                  |    56|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                           |    56|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr                  |    56|
|6     |          \has_mux_a.A                                        |blk_mem_gen_mux                           |    36|
|7     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                    |     1|
|8     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper                  |     1|
|9     |          \ramloop[10].ram.r                                  |blk_mem_gen_prim_width__parameterized9    |     2|
|10    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized9  |     2|
|11    |          \ramloop[11].ram.r                                  |blk_mem_gen_prim_width__parameterized10   |     1|
|12    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized10 |     1|
|13    |          \ramloop[12].ram.r                                  |blk_mem_gen_prim_width__parameterized11   |     1|
|14    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized11 |     1|
|15    |          \ramloop[13].ram.r                                  |blk_mem_gen_prim_width__parameterized12   |     1|
|16    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized12 |     1|
|17    |          \ramloop[14].ram.r                                  |blk_mem_gen_prim_width__parameterized13   |     1|
|18    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized13 |     1|
|19    |          \ramloop[15].ram.r                                  |blk_mem_gen_prim_width__parameterized14   |     2|
|20    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized14 |     2|
|21    |          \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0    |     1|
|22    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0  |     1|
|23    |          \ramloop[2].ram.r                                   |blk_mem_gen_prim_width__parameterized1    |     1|
|24    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized1  |     1|
|25    |          \ramloop[3].ram.r                                   |blk_mem_gen_prim_width__parameterized2    |     1|
|26    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized2  |     1|
|27    |          \ramloop[4].ram.r                                   |blk_mem_gen_prim_width__parameterized3    |     1|
|28    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized3  |     1|
|29    |          \ramloop[5].ram.r                                   |blk_mem_gen_prim_width__parameterized4    |     1|
|30    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized4  |     1|
|31    |          \ramloop[6].ram.r                                   |blk_mem_gen_prim_width__parameterized5    |     1|
|32    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized5  |     1|
|33    |          \ramloop[7].ram.r                                   |blk_mem_gen_prim_width__parameterized6    |     1|
|34    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized6  |     1|
|35    |          \ramloop[8].ram.r                                   |blk_mem_gen_prim_width__parameterized7    |     2|
|36    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized7  |     2|
|37    |          \ramloop[9].ram.r                                   |blk_mem_gen_prim_width__parameterized8    |     2|
|38    |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized8  |     2|
+------+--------------------------------------------------------------+------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 242 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1332.336 ; gain = 540.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1332.336 ; gain = 540.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1332.336 ; gain = 863.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1332.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/kernel_data.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kernel_data, cache-ID = cda61bf18f5a5720
INFO: [Coretcl 2-1174] Renamed 37 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_data_synth_1/kernel_data.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_data_utilization_synth.rpt -pb kernel_data_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:41:52 2022...
[Mon Dec 12 20:46:54 2022] kernel_data_synth_1 finished
[Mon Dec 12 20:46:54 2022] Waiting for user_data_synth_1 to finish...

*** Running vivado
    with args -log user_data.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source user_data.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source user_data.tcl -notrace
Command: synth_design -top user_data -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1031.227 ; gain = 240.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'user_data' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/synth/user_data.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: user_data.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.96495 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/synth/user_data.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'user_data' (9#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/synth/user_data.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DOUTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port DBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port ADDRB[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/user_data_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1325.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+-------------------------+------+
|      |Instance                                                      |Module                   |Cells |
+------+--------------------------------------------------------------+-------------------------+------+
|1     |top                                                           |                         |     1|
|2     |  U0                                                          |blk_mem_gen_v8_4_4       |     1|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_4_synth |     1|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top          |     1|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr |     1|
|6     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width   |     1|
|7     |            \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper |     1|
+------+--------------------------------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 246 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1325.398 ; gain = 534.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1325.398 ; gain = 534.953
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 1325.398 ; gain = 858.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1325.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/user_data.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP user_data, cache-ID = 9dfc3cb0ac0772c9
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1325.398 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/user_data_synth_1/user_data.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file user_data_utilization_synth.rpt -pb user_data_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:43:05 2022...
[Mon Dec 12 20:46:54 2022] user_data_synth_1 finished
[Mon Dec 12 20:46:54 2022] Waiting for user_code_synth_1 to finish...

*** Running vivado
    with args -log user_code.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source user_code.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source user_code.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP user_code, cache-ID = 9dfc3cb0ac0772c9.
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:43:14 2022...
[Mon Dec 12 20:46:54 2022] user_code_synth_1 finished
[Mon Dec 12 20:46:54 2022] Waiting for kernel_code_synth_1 to finish...

*** Running vivado
    with args -log kernel_code.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_code.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kernel_code.tcl -notrace
Command: synth_design -top kernel_code -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1031.359 ; gain = 240.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_code' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/synth/kernel_code.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: kernel_code.mif - type: string 
	Parameter C_INIT_FILE bound to: kernel_code.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 260000 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 260000 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 260000 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 260000 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 254 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.157808 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/synth/kernel_code.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'kernel_code' (11#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/synth/kernel_code.vhd:70]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[0]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized252 has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init__parameterized251 has unconnected port ADDRB[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.274 . Memory (MB): peak = 2513.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/kernel_code_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_code_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_code_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2513.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.368 . Memory (MB): peak = 2513.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:39 ; elapsed = 00:02:44 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:39 ; elapsed = 00:02:44 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_code_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:39 ; elapsed = 00:02:44 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:46 ; elapsed = 00:02:51 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:02:58 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:00 ; elapsed = 00:03:06 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:01 ; elapsed = 00:03:06 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:01 ; elapsed = 00:03:07 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:05 ; elapsed = 00:03:11 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:05 ; elapsed = 00:03:11 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |    33|
|2     |LUT4       |    29|
|3     |LUT5       |    71|
|4     |LUT6       |   545|
|5     |MUXF7      |   229|
|6     |MUXF8      |    92|
|7     |RAMB36E1   |     1|
|8     |RAMB36E1_1 |     1|
|9     |RAMB36E1_2 |   244|
|10    |RAMB36E1_3 |     2|
|11    |RAMB36E1_4 |     1|
|12    |RAMB36E1_5 |     1|
|13    |RAMB36E1_6 |     1|
|14    |RAMB36E1_7 |     1|
|15    |RAMB36E1_8 |     1|
|16    |RAMB36E1_9 |     1|
|17    |FDRE       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+------------------------------------------------+------+
|      |Instance                                                      |Module                                          |Cells |
+------+--------------------------------------------------------------+------------------------------------------------+------+
|1     |top                                                           |                                                |  1267|
|2     |  U0                                                          |blk_mem_gen_v8_4_4                              |  1267|
|3     |    inst_blk_mem_gen                                          |blk_mem_gen_v8_4_4_synth                        |  1267|
|4     |      \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                                 |  1267|
|5     |        \valid.cstr                                           |blk_mem_gen_generic_cstr                        |  1267|
|6     |          \has_mux_a.A                                        |blk_mem_gen_mux                                 |   945|
|7     |          \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                          |     1|
|8     |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init                   |     1|
|9     |          \ramloop[100].ram.r                                 |blk_mem_gen_prim_width__parameterized99         |     1|
|10    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized99  |     1|
|11    |          \ramloop[101].ram.r                                 |blk_mem_gen_prim_width__parameterized100        |     1|
|12    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized100 |     1|
|13    |          \ramloop[102].ram.r                                 |blk_mem_gen_prim_width__parameterized101        |     1|
|14    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized101 |     1|
|15    |          \ramloop[103].ram.r                                 |blk_mem_gen_prim_width__parameterized102        |     1|
|16    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized102 |     1|
|17    |          \ramloop[104].ram.r                                 |blk_mem_gen_prim_width__parameterized103        |     1|
|18    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized103 |     1|
|19    |          \ramloop[105].ram.r                                 |blk_mem_gen_prim_width__parameterized104        |     1|
|20    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized104 |     1|
|21    |          \ramloop[106].ram.r                                 |blk_mem_gen_prim_width__parameterized105        |     1|
|22    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized105 |     1|
|23    |          \ramloop[107].ram.r                                 |blk_mem_gen_prim_width__parameterized106        |     1|
|24    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized106 |     1|
|25    |          \ramloop[108].ram.r                                 |blk_mem_gen_prim_width__parameterized107        |     1|
|26    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized107 |     1|
|27    |          \ramloop[109].ram.r                                 |blk_mem_gen_prim_width__parameterized108        |     1|
|28    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized108 |     1|
|29    |          \ramloop[10].ram.r                                  |blk_mem_gen_prim_width__parameterized9          |     1|
|30    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized9   |     1|
|31    |          \ramloop[110].ram.r                                 |blk_mem_gen_prim_width__parameterized109        |     1|
|32    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized109 |     1|
|33    |          \ramloop[111].ram.r                                 |blk_mem_gen_prim_width__parameterized110        |     1|
|34    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized110 |     1|
|35    |          \ramloop[112].ram.r                                 |blk_mem_gen_prim_width__parameterized111        |     1|
|36    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized111 |     1|
|37    |          \ramloop[113].ram.r                                 |blk_mem_gen_prim_width__parameterized112        |     1|
|38    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized112 |     1|
|39    |          \ramloop[114].ram.r                                 |blk_mem_gen_prim_width__parameterized113        |     1|
|40    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized113 |     1|
|41    |          \ramloop[115].ram.r                                 |blk_mem_gen_prim_width__parameterized114        |     1|
|42    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized114 |     1|
|43    |          \ramloop[116].ram.r                                 |blk_mem_gen_prim_width__parameterized115        |     1|
|44    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized115 |     1|
|45    |          \ramloop[117].ram.r                                 |blk_mem_gen_prim_width__parameterized116        |     1|
|46    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized116 |     1|
|47    |          \ramloop[118].ram.r                                 |blk_mem_gen_prim_width__parameterized117        |     1|
|48    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized117 |     1|
|49    |          \ramloop[119].ram.r                                 |blk_mem_gen_prim_width__parameterized118        |     1|
|50    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized118 |     1|
|51    |          \ramloop[11].ram.r                                  |blk_mem_gen_prim_width__parameterized10         |     1|
|52    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized10  |     1|
|53    |          \ramloop[120].ram.r                                 |blk_mem_gen_prim_width__parameterized119        |     1|
|54    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized119 |     1|
|55    |          \ramloop[121].ram.r                                 |blk_mem_gen_prim_width__parameterized120        |     1|
|56    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized120 |     1|
|57    |          \ramloop[122].ram.r                                 |blk_mem_gen_prim_width__parameterized121        |     1|
|58    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized121 |     1|
|59    |          \ramloop[123].ram.r                                 |blk_mem_gen_prim_width__parameterized122        |     1|
|60    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized122 |     1|
|61    |          \ramloop[124].ram.r                                 |blk_mem_gen_prim_width__parameterized123        |     1|
|62    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized123 |     1|
|63    |          \ramloop[125].ram.r                                 |blk_mem_gen_prim_width__parameterized124        |     1|
|64    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized124 |     1|
|65    |          \ramloop[126].ram.r                                 |blk_mem_gen_prim_width__parameterized125        |     1|
|66    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized125 |     1|
|67    |          \ramloop[127].ram.r                                 |blk_mem_gen_prim_width__parameterized126        |     3|
|68    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized126 |     3|
|69    |          \ramloop[128].ram.r                                 |blk_mem_gen_prim_width__parameterized127        |     2|
|70    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized127 |     2|
|71    |          \ramloop[129].ram.r                                 |blk_mem_gen_prim_width__parameterized128        |     2|
|72    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized128 |     2|
|73    |          \ramloop[12].ram.r                                  |blk_mem_gen_prim_width__parameterized11         |     1|
|74    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized11  |     1|
|75    |          \ramloop[130].ram.r                                 |blk_mem_gen_prim_width__parameterized129        |     2|
|76    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized129 |     2|
|77    |          \ramloop[131].ram.r                                 |blk_mem_gen_prim_width__parameterized130        |     2|
|78    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized130 |     2|
|79    |          \ramloop[132].ram.r                                 |blk_mem_gen_prim_width__parameterized131        |     2|
|80    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized131 |     2|
|81    |          \ramloop[133].ram.r                                 |blk_mem_gen_prim_width__parameterized132        |     2|
|82    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized132 |     2|
|83    |          \ramloop[134].ram.r                                 |blk_mem_gen_prim_width__parameterized133        |     2|
|84    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized133 |     2|
|85    |          \ramloop[135].ram.r                                 |blk_mem_gen_prim_width__parameterized134        |     2|
|86    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized134 |     2|
|87    |          \ramloop[136].ram.r                                 |blk_mem_gen_prim_width__parameterized135        |     2|
|88    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized135 |     2|
|89    |          \ramloop[137].ram.r                                 |blk_mem_gen_prim_width__parameterized136        |     2|
|90    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized136 |     2|
|91    |          \ramloop[138].ram.r                                 |blk_mem_gen_prim_width__parameterized137        |     3|
|92    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized137 |     3|
|93    |          \ramloop[139].ram.r                                 |blk_mem_gen_prim_width__parameterized138        |     2|
|94    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized138 |     2|
|95    |          \ramloop[13].ram.r                                  |blk_mem_gen_prim_width__parameterized12         |     1|
|96    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized12  |     1|
|97    |          \ramloop[140].ram.r                                 |blk_mem_gen_prim_width__parameterized139        |     2|
|98    |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized139 |     2|
|99    |          \ramloop[141].ram.r                                 |blk_mem_gen_prim_width__parameterized140        |     2|
|100   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized140 |     2|
|101   |          \ramloop[142].ram.r                                 |blk_mem_gen_prim_width__parameterized141        |     2|
|102   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized141 |     2|
|103   |          \ramloop[143].ram.r                                 |blk_mem_gen_prim_width__parameterized142        |     2|
|104   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized142 |     2|
|105   |          \ramloop[144].ram.r                                 |blk_mem_gen_prim_width__parameterized143        |     2|
|106   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized143 |     2|
|107   |          \ramloop[145].ram.r                                 |blk_mem_gen_prim_width__parameterized144        |     2|
|108   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized144 |     2|
|109   |          \ramloop[146].ram.r                                 |blk_mem_gen_prim_width__parameterized145        |     2|
|110   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized145 |     2|
|111   |          \ramloop[147].ram.r                                 |blk_mem_gen_prim_width__parameterized146        |     2|
|112   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized146 |     2|
|113   |          \ramloop[148].ram.r                                 |blk_mem_gen_prim_width__parameterized147        |     2|
|114   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized147 |     2|
|115   |          \ramloop[149].ram.r                                 |blk_mem_gen_prim_width__parameterized148        |     2|
|116   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized148 |     2|
|117   |          \ramloop[14].ram.r                                  |blk_mem_gen_prim_width__parameterized13         |     1|
|118   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized13  |     1|
|119   |          \ramloop[150].ram.r                                 |blk_mem_gen_prim_width__parameterized149        |     2|
|120   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized149 |     2|
|121   |          \ramloop[151].ram.r                                 |blk_mem_gen_prim_width__parameterized150        |     2|
|122   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized150 |     2|
|123   |          \ramloop[152].ram.r                                 |blk_mem_gen_prim_width__parameterized151        |     2|
|124   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized151 |     2|
|125   |          \ramloop[153].ram.r                                 |blk_mem_gen_prim_width__parameterized152        |     2|
|126   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized152 |     2|
|127   |          \ramloop[154].ram.r                                 |blk_mem_gen_prim_width__parameterized153        |     2|
|128   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized153 |     2|
|129   |          \ramloop[155].ram.r                                 |blk_mem_gen_prim_width__parameterized154        |     2|
|130   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized154 |     2|
|131   |          \ramloop[156].ram.r                                 |blk_mem_gen_prim_width__parameterized155        |     2|
|132   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized155 |     2|
|133   |          \ramloop[157].ram.r                                 |blk_mem_gen_prim_width__parameterized156        |     2|
|134   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized156 |     2|
|135   |          \ramloop[158].ram.r                                 |blk_mem_gen_prim_width__parameterized157        |     2|
|136   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized157 |     2|
|137   |          \ramloop[159].ram.r                                 |blk_mem_gen_prim_width__parameterized158        |     3|
|138   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized158 |     3|
|139   |          \ramloop[15].ram.r                                  |blk_mem_gen_prim_width__parameterized14         |     1|
|140   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized14  |     1|
|141   |          \ramloop[160].ram.r                                 |blk_mem_gen_prim_width__parameterized159        |     2|
|142   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized159 |     2|
|143   |          \ramloop[161].ram.r                                 |blk_mem_gen_prim_width__parameterized160        |     2|
|144   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized160 |     2|
|145   |          \ramloop[162].ram.r                                 |blk_mem_gen_prim_width__parameterized161        |     2|
|146   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized161 |     2|
|147   |          \ramloop[163].ram.r                                 |blk_mem_gen_prim_width__parameterized162        |     2|
|148   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized162 |     2|
|149   |          \ramloop[164].ram.r                                 |blk_mem_gen_prim_width__parameterized163        |     2|
|150   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized163 |     2|
|151   |          \ramloop[165].ram.r                                 |blk_mem_gen_prim_width__parameterized164        |     2|
|152   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized164 |     2|
|153   |          \ramloop[166].ram.r                                 |blk_mem_gen_prim_width__parameterized165        |     2|
|154   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized165 |     2|
|155   |          \ramloop[167].ram.r                                 |blk_mem_gen_prim_width__parameterized166        |     2|
|156   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized166 |     2|
|157   |          \ramloop[168].ram.r                                 |blk_mem_gen_prim_width__parameterized167        |     2|
|158   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized167 |     2|
|159   |          \ramloop[169].ram.r                                 |blk_mem_gen_prim_width__parameterized168        |     2|
|160   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized168 |     2|
|161   |          \ramloop[16].ram.r                                  |blk_mem_gen_prim_width__parameterized15         |     1|
|162   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized15  |     1|
|163   |          \ramloop[170].ram.r                                 |blk_mem_gen_prim_width__parameterized169        |     3|
|164   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized169 |     3|
|165   |          \ramloop[171].ram.r                                 |blk_mem_gen_prim_width__parameterized170        |     2|
|166   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized170 |     2|
|167   |          \ramloop[172].ram.r                                 |blk_mem_gen_prim_width__parameterized171        |     2|
|168   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized171 |     2|
|169   |          \ramloop[173].ram.r                                 |blk_mem_gen_prim_width__parameterized172        |     2|
|170   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized172 |     2|
|171   |          \ramloop[174].ram.r                                 |blk_mem_gen_prim_width__parameterized173        |     2|
|172   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized173 |     2|
|173   |          \ramloop[175].ram.r                                 |blk_mem_gen_prim_width__parameterized174        |     2|
|174   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized174 |     2|
|175   |          \ramloop[176].ram.r                                 |blk_mem_gen_prim_width__parameterized175        |     2|
|176   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized175 |     2|
|177   |          \ramloop[177].ram.r                                 |blk_mem_gen_prim_width__parameterized176        |     2|
|178   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized176 |     2|
|179   |          \ramloop[178].ram.r                                 |blk_mem_gen_prim_width__parameterized177        |     2|
|180   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized177 |     2|
|181   |          \ramloop[179].ram.r                                 |blk_mem_gen_prim_width__parameterized178        |     2|
|182   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized178 |     2|
|183   |          \ramloop[17].ram.r                                  |blk_mem_gen_prim_width__parameterized16         |     1|
|184   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized16  |     1|
|185   |          \ramloop[180].ram.r                                 |blk_mem_gen_prim_width__parameterized179        |     2|
|186   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized179 |     2|
|187   |          \ramloop[181].ram.r                                 |blk_mem_gen_prim_width__parameterized180        |     2|
|188   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized180 |     2|
|189   |          \ramloop[182].ram.r                                 |blk_mem_gen_prim_width__parameterized181        |     2|
|190   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized181 |     2|
|191   |          \ramloop[183].ram.r                                 |blk_mem_gen_prim_width__parameterized182        |     2|
|192   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized182 |     2|
|193   |          \ramloop[184].ram.r                                 |blk_mem_gen_prim_width__parameterized183        |     2|
|194   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized183 |     2|
|195   |          \ramloop[185].ram.r                                 |blk_mem_gen_prim_width__parameterized184        |     2|
|196   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized184 |     2|
|197   |          \ramloop[186].ram.r                                 |blk_mem_gen_prim_width__parameterized185        |     2|
|198   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized185 |     2|
|199   |          \ramloop[187].ram.r                                 |blk_mem_gen_prim_width__parameterized186        |     2|
|200   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized186 |     2|
|201   |          \ramloop[188].ram.r                                 |blk_mem_gen_prim_width__parameterized187        |     2|
|202   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized187 |     2|
|203   |          \ramloop[189].ram.r                                 |blk_mem_gen_prim_width__parameterized188        |     2|
|204   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized188 |     2|
|205   |          \ramloop[18].ram.r                                  |blk_mem_gen_prim_width__parameterized17         |     1|
|206   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized17  |     1|
|207   |          \ramloop[190].ram.r                                 |blk_mem_gen_prim_width__parameterized189        |     2|
|208   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized189 |     2|
|209   |          \ramloop[191].ram.r                                 |blk_mem_gen_prim_width__parameterized190        |     1|
|210   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized190 |     1|
|211   |          \ramloop[192].ram.r                                 |blk_mem_gen_prim_width__parameterized191        |     1|
|212   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized191 |     1|
|213   |          \ramloop[193].ram.r                                 |blk_mem_gen_prim_width__parameterized192        |     1|
|214   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized192 |     1|
|215   |          \ramloop[194].ram.r                                 |blk_mem_gen_prim_width__parameterized193        |     1|
|216   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized193 |     1|
|217   |          \ramloop[195].ram.r                                 |blk_mem_gen_prim_width__parameterized194        |     1|
|218   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized194 |     1|
|219   |          \ramloop[196].ram.r                                 |blk_mem_gen_prim_width__parameterized195        |     1|
|220   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized195 |     1|
|221   |          \ramloop[197].ram.r                                 |blk_mem_gen_prim_width__parameterized196        |     1|
|222   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized196 |     1|
|223   |          \ramloop[198].ram.r                                 |blk_mem_gen_prim_width__parameterized197        |     1|
|224   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized197 |     1|
|225   |          \ramloop[199].ram.r                                 |blk_mem_gen_prim_width__parameterized198        |     1|
|226   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized198 |     1|
|227   |          \ramloop[19].ram.r                                  |blk_mem_gen_prim_width__parameterized18         |     1|
|228   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized18  |     1|
|229   |          \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0          |     1|
|230   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized0   |     1|
|231   |          \ramloop[200].ram.r                                 |blk_mem_gen_prim_width__parameterized199        |     1|
|232   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized199 |     1|
|233   |          \ramloop[201].ram.r                                 |blk_mem_gen_prim_width__parameterized200        |     1|
|234   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized200 |     1|
|235   |          \ramloop[202].ram.r                                 |blk_mem_gen_prim_width__parameterized201        |     1|
|236   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized201 |     1|
|237   |          \ramloop[203].ram.r                                 |blk_mem_gen_prim_width__parameterized202        |     1|
|238   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized202 |     1|
|239   |          \ramloop[204].ram.r                                 |blk_mem_gen_prim_width__parameterized203        |     1|
|240   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized203 |     1|
|241   |          \ramloop[205].ram.r                                 |blk_mem_gen_prim_width__parameterized204        |     1|
|242   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized204 |     1|
|243   |          \ramloop[206].ram.r                                 |blk_mem_gen_prim_width__parameterized205        |     1|
|244   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized205 |     1|
|245   |          \ramloop[207].ram.r                                 |blk_mem_gen_prim_width__parameterized206        |     1|
|246   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized206 |     1|
|247   |          \ramloop[208].ram.r                                 |blk_mem_gen_prim_width__parameterized207        |     1|
|248   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized207 |     1|
|249   |          \ramloop[209].ram.r                                 |blk_mem_gen_prim_width__parameterized208        |     1|
|250   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized208 |     1|
|251   |          \ramloop[20].ram.r                                  |blk_mem_gen_prim_width__parameterized19         |     1|
|252   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized19  |     1|
|253   |          \ramloop[210].ram.r                                 |blk_mem_gen_prim_width__parameterized209        |     1|
|254   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized209 |     1|
|255   |          \ramloop[211].ram.r                                 |blk_mem_gen_prim_width__parameterized210        |     1|
|256   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized210 |     1|
|257   |          \ramloop[212].ram.r                                 |blk_mem_gen_prim_width__parameterized211        |     1|
|258   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized211 |     1|
|259   |          \ramloop[213].ram.r                                 |blk_mem_gen_prim_width__parameterized212        |     1|
|260   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized212 |     1|
|261   |          \ramloop[214].ram.r                                 |blk_mem_gen_prim_width__parameterized213        |     1|
|262   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized213 |     1|
|263   |          \ramloop[215].ram.r                                 |blk_mem_gen_prim_width__parameterized214        |     1|
|264   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized214 |     1|
|265   |          \ramloop[216].ram.r                                 |blk_mem_gen_prim_width__parameterized215        |     1|
|266   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized215 |     1|
|267   |          \ramloop[217].ram.r                                 |blk_mem_gen_prim_width__parameterized216        |     1|
|268   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized216 |     1|
|269   |          \ramloop[218].ram.r                                 |blk_mem_gen_prim_width__parameterized217        |     1|
|270   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized217 |     1|
|271   |          \ramloop[219].ram.r                                 |blk_mem_gen_prim_width__parameterized218        |     1|
|272   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized218 |     1|
|273   |          \ramloop[21].ram.r                                  |blk_mem_gen_prim_width__parameterized20         |     1|
|274   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized20  |     1|
|275   |          \ramloop[220].ram.r                                 |blk_mem_gen_prim_width__parameterized219        |     1|
|276   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized219 |     1|
|277   |          \ramloop[221].ram.r                                 |blk_mem_gen_prim_width__parameterized220        |     1|
|278   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized220 |     1|
|279   |          \ramloop[222].ram.r                                 |blk_mem_gen_prim_width__parameterized221        |     1|
|280   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized221 |     1|
|281   |          \ramloop[223].ram.r                                 |blk_mem_gen_prim_width__parameterized222        |     1|
|282   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized222 |     1|
|283   |          \ramloop[224].ram.r                                 |blk_mem_gen_prim_width__parameterized223        |     1|
|284   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized223 |     1|
|285   |          \ramloop[225].ram.r                                 |blk_mem_gen_prim_width__parameterized224        |     1|
|286   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized224 |     1|
|287   |          \ramloop[226].ram.r                                 |blk_mem_gen_prim_width__parameterized225        |     1|
|288   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized225 |     1|
|289   |          \ramloop[227].ram.r                                 |blk_mem_gen_prim_width__parameterized226        |     1|
|290   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized226 |     1|
|291   |          \ramloop[228].ram.r                                 |blk_mem_gen_prim_width__parameterized227        |     1|
|292   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized227 |     1|
|293   |          \ramloop[229].ram.r                                 |blk_mem_gen_prim_width__parameterized228        |     1|
|294   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized228 |     1|
|295   |          \ramloop[22].ram.r                                  |blk_mem_gen_prim_width__parameterized21         |     1|
|296   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized21  |     1|
|297   |          \ramloop[230].ram.r                                 |blk_mem_gen_prim_width__parameterized229        |     1|
|298   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized229 |     1|
|299   |          \ramloop[231].ram.r                                 |blk_mem_gen_prim_width__parameterized230        |     1|
|300   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized230 |     1|
|301   |          \ramloop[232].ram.r                                 |blk_mem_gen_prim_width__parameterized231        |     1|
|302   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized231 |     1|
|303   |          \ramloop[233].ram.r                                 |blk_mem_gen_prim_width__parameterized232        |     1|
|304   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized232 |     1|
|305   |          \ramloop[234].ram.r                                 |blk_mem_gen_prim_width__parameterized233        |     1|
|306   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized233 |     1|
|307   |          \ramloop[235].ram.r                                 |blk_mem_gen_prim_width__parameterized234        |     1|
|308   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized234 |     1|
|309   |          \ramloop[236].ram.r                                 |blk_mem_gen_prim_width__parameterized235        |     1|
|310   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized235 |     1|
|311   |          \ramloop[237].ram.r                                 |blk_mem_gen_prim_width__parameterized236        |     1|
|312   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized236 |     1|
|313   |          \ramloop[238].ram.r                                 |blk_mem_gen_prim_width__parameterized237        |     1|
|314   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized237 |     1|
|315   |          \ramloop[239].ram.r                                 |blk_mem_gen_prim_width__parameterized238        |     1|
|316   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized238 |     1|
|317   |          \ramloop[23].ram.r                                  |blk_mem_gen_prim_width__parameterized22         |     1|
|318   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized22  |     1|
|319   |          \ramloop[240].ram.r                                 |blk_mem_gen_prim_width__parameterized239        |     1|
|320   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized239 |     1|
|321   |          \ramloop[241].ram.r                                 |blk_mem_gen_prim_width__parameterized240        |     1|
|322   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized240 |     1|
|323   |          \ramloop[242].ram.r                                 |blk_mem_gen_prim_width__parameterized241        |     1|
|324   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized241 |     1|
|325   |          \ramloop[243].ram.r                                 |blk_mem_gen_prim_width__parameterized242        |     1|
|326   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized242 |     1|
|327   |          \ramloop[244].ram.r                                 |blk_mem_gen_prim_width__parameterized243        |     1|
|328   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized243 |     1|
|329   |          \ramloop[245].ram.r                                 |blk_mem_gen_prim_width__parameterized244        |     1|
|330   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized244 |     1|
|331   |          \ramloop[246].ram.r                                 |blk_mem_gen_prim_width__parameterized245        |     1|
|332   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized245 |     1|
|333   |          \ramloop[247].ram.r                                 |blk_mem_gen_prim_width__parameterized246        |     1|
|334   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized246 |     1|
|335   |          \ramloop[248].ram.r                                 |blk_mem_gen_prim_width__parameterized247        |     1|
|336   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized247 |     1|
|337   |          \ramloop[249].ram.r                                 |blk_mem_gen_prim_width__parameterized248        |     1|
|338   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized248 |     1|
|339   |          \ramloop[24].ram.r                                  |blk_mem_gen_prim_width__parameterized23         |     1|
|340   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized23  |     1|
|341   |          \ramloop[250].ram.r                                 |blk_mem_gen_prim_width__parameterized249        |     1|
|342   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized249 |     1|
|343   |          \ramloop[251].ram.r                                 |blk_mem_gen_prim_width__parameterized250        |     1|
|344   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized250 |     1|
|345   |          \ramloop[252].ram.r                                 |blk_mem_gen_prim_width__parameterized251        |     1|
|346   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized251 |     1|
|347   |          \ramloop[253].ram.r                                 |blk_mem_gen_prim_width__parameterized252        |     1|
|348   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized252 |     1|
|349   |          \ramloop[25].ram.r                                  |blk_mem_gen_prim_width__parameterized24         |     1|
|350   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized24  |     1|
|351   |          \ramloop[26].ram.r                                  |blk_mem_gen_prim_width__parameterized25         |     1|
|352   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized25  |     1|
|353   |          \ramloop[27].ram.r                                  |blk_mem_gen_prim_width__parameterized26         |     1|
|354   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized26  |     1|
|355   |          \ramloop[28].ram.r                                  |blk_mem_gen_prim_width__parameterized27         |     1|
|356   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized27  |     1|
|357   |          \ramloop[29].ram.r                                  |blk_mem_gen_prim_width__parameterized28         |     1|
|358   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized28  |     1|
|359   |          \ramloop[2].ram.r                                   |blk_mem_gen_prim_width__parameterized1          |     1|
|360   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized1   |     1|
|361   |          \ramloop[30].ram.r                                  |blk_mem_gen_prim_width__parameterized29         |     1|
|362   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized29  |     1|
|363   |          \ramloop[31].ram.r                                  |blk_mem_gen_prim_width__parameterized30         |     1|
|364   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized30  |     1|
|365   |          \ramloop[32].ram.r                                  |blk_mem_gen_prim_width__parameterized31         |     1|
|366   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized31  |     1|
|367   |          \ramloop[33].ram.r                                  |blk_mem_gen_prim_width__parameterized32         |     1|
|368   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized32  |     1|
|369   |          \ramloop[34].ram.r                                  |blk_mem_gen_prim_width__parameterized33         |     1|
|370   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized33  |     1|
|371   |          \ramloop[35].ram.r                                  |blk_mem_gen_prim_width__parameterized34         |     1|
|372   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized34  |     1|
|373   |          \ramloop[36].ram.r                                  |blk_mem_gen_prim_width__parameterized35         |     1|
|374   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized35  |     1|
|375   |          \ramloop[37].ram.r                                  |blk_mem_gen_prim_width__parameterized36         |     1|
|376   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized36  |     1|
|377   |          \ramloop[38].ram.r                                  |blk_mem_gen_prim_width__parameterized37         |     1|
|378   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized37  |     1|
|379   |          \ramloop[39].ram.r                                  |blk_mem_gen_prim_width__parameterized38         |     1|
|380   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized38  |     1|
|381   |          \ramloop[3].ram.r                                   |blk_mem_gen_prim_width__parameterized2          |     1|
|382   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized2   |     1|
|383   |          \ramloop[40].ram.r                                  |blk_mem_gen_prim_width__parameterized39         |     1|
|384   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized39  |     1|
|385   |          \ramloop[41].ram.r                                  |blk_mem_gen_prim_width__parameterized40         |     1|
|386   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized40  |     1|
|387   |          \ramloop[42].ram.r                                  |blk_mem_gen_prim_width__parameterized41         |     1|
|388   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized41  |     1|
|389   |          \ramloop[43].ram.r                                  |blk_mem_gen_prim_width__parameterized42         |     1|
|390   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized42  |     1|
|391   |          \ramloop[44].ram.r                                  |blk_mem_gen_prim_width__parameterized43         |     1|
|392   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized43  |     1|
|393   |          \ramloop[45].ram.r                                  |blk_mem_gen_prim_width__parameterized44         |     1|
|394   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized44  |     1|
|395   |          \ramloop[46].ram.r                                  |blk_mem_gen_prim_width__parameterized45         |     1|
|396   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized45  |     1|
|397   |          \ramloop[47].ram.r                                  |blk_mem_gen_prim_width__parameterized46         |     1|
|398   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized46  |     1|
|399   |          \ramloop[48].ram.r                                  |blk_mem_gen_prim_width__parameterized47         |     1|
|400   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized47  |     1|
|401   |          \ramloop[49].ram.r                                  |blk_mem_gen_prim_width__parameterized48         |     1|
|402   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized48  |     1|
|403   |          \ramloop[4].ram.r                                   |blk_mem_gen_prim_width__parameterized3          |     1|
|404   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized3   |     1|
|405   |          \ramloop[50].ram.r                                  |blk_mem_gen_prim_width__parameterized49         |     1|
|406   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized49  |     1|
|407   |          \ramloop[51].ram.r                                  |blk_mem_gen_prim_width__parameterized50         |     1|
|408   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized50  |     1|
|409   |          \ramloop[52].ram.r                                  |blk_mem_gen_prim_width__parameterized51         |     1|
|410   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized51  |     1|
|411   |          \ramloop[53].ram.r                                  |blk_mem_gen_prim_width__parameterized52         |     1|
|412   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized52  |     1|
|413   |          \ramloop[54].ram.r                                  |blk_mem_gen_prim_width__parameterized53         |     1|
|414   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized53  |     1|
|415   |          \ramloop[55].ram.r                                  |blk_mem_gen_prim_width__parameterized54         |     1|
|416   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized54  |     1|
|417   |          \ramloop[56].ram.r                                  |blk_mem_gen_prim_width__parameterized55         |     1|
|418   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized55  |     1|
|419   |          \ramloop[57].ram.r                                  |blk_mem_gen_prim_width__parameterized56         |     1|
|420   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized56  |     1|
|421   |          \ramloop[58].ram.r                                  |blk_mem_gen_prim_width__parameterized57         |     1|
|422   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized57  |     1|
|423   |          \ramloop[59].ram.r                                  |blk_mem_gen_prim_width__parameterized58         |     1|
|424   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized58  |     1|
|425   |          \ramloop[5].ram.r                                   |blk_mem_gen_prim_width__parameterized4          |     1|
|426   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized4   |     1|
|427   |          \ramloop[60].ram.r                                  |blk_mem_gen_prim_width__parameterized59         |     1|
|428   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized59  |     1|
|429   |          \ramloop[61].ram.r                                  |blk_mem_gen_prim_width__parameterized60         |     1|
|430   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized60  |     1|
|431   |          \ramloop[62].ram.r                                  |blk_mem_gen_prim_width__parameterized61         |     1|
|432   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized61  |     1|
|433   |          \ramloop[63].ram.r                                  |blk_mem_gen_prim_width__parameterized62         |     1|
|434   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized62  |     1|
|435   |          \ramloop[64].ram.r                                  |blk_mem_gen_prim_width__parameterized63         |     1|
|436   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized63  |     1|
|437   |          \ramloop[65].ram.r                                  |blk_mem_gen_prim_width__parameterized64         |     1|
|438   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized64  |     1|
|439   |          \ramloop[66].ram.r                                  |blk_mem_gen_prim_width__parameterized65         |     1|
|440   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized65  |     1|
|441   |          \ramloop[67].ram.r                                  |blk_mem_gen_prim_width__parameterized66         |     1|
|442   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized66  |     1|
|443   |          \ramloop[68].ram.r                                  |blk_mem_gen_prim_width__parameterized67         |     1|
|444   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized67  |     1|
|445   |          \ramloop[69].ram.r                                  |blk_mem_gen_prim_width__parameterized68         |     1|
|446   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized68  |     1|
|447   |          \ramloop[6].ram.r                                   |blk_mem_gen_prim_width__parameterized5          |     1|
|448   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized5   |     1|
|449   |          \ramloop[70].ram.r                                  |blk_mem_gen_prim_width__parameterized69         |     1|
|450   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized69  |     1|
|451   |          \ramloop[71].ram.r                                  |blk_mem_gen_prim_width__parameterized70         |     1|
|452   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized70  |     1|
|453   |          \ramloop[72].ram.r                                  |blk_mem_gen_prim_width__parameterized71         |     1|
|454   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized71  |     1|
|455   |          \ramloop[73].ram.r                                  |blk_mem_gen_prim_width__parameterized72         |     1|
|456   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized72  |     1|
|457   |          \ramloop[74].ram.r                                  |blk_mem_gen_prim_width__parameterized73         |     1|
|458   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized73  |     1|
|459   |          \ramloop[75].ram.r                                  |blk_mem_gen_prim_width__parameterized74         |     1|
|460   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized74  |     1|
|461   |          \ramloop[76].ram.r                                  |blk_mem_gen_prim_width__parameterized75         |     1|
|462   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized75  |     1|
|463   |          \ramloop[77].ram.r                                  |blk_mem_gen_prim_width__parameterized76         |     1|
|464   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized76  |     1|
|465   |          \ramloop[78].ram.r                                  |blk_mem_gen_prim_width__parameterized77         |     1|
|466   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized77  |     1|
|467   |          \ramloop[79].ram.r                                  |blk_mem_gen_prim_width__parameterized78         |     1|
|468   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized78  |     1|
|469   |          \ramloop[7].ram.r                                   |blk_mem_gen_prim_width__parameterized6          |     1|
|470   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized6   |     1|
|471   |          \ramloop[80].ram.r                                  |blk_mem_gen_prim_width__parameterized79         |     1|
|472   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized79  |     1|
|473   |          \ramloop[81].ram.r                                  |blk_mem_gen_prim_width__parameterized80         |     1|
|474   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized80  |     1|
|475   |          \ramloop[82].ram.r                                  |blk_mem_gen_prim_width__parameterized81         |     1|
|476   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized81  |     1|
|477   |          \ramloop[83].ram.r                                  |blk_mem_gen_prim_width__parameterized82         |     1|
|478   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized82  |     1|
|479   |          \ramloop[84].ram.r                                  |blk_mem_gen_prim_width__parameterized83         |     1|
|480   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized83  |     1|
|481   |          \ramloop[85].ram.r                                  |blk_mem_gen_prim_width__parameterized84         |     1|
|482   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized84  |     1|
|483   |          \ramloop[86].ram.r                                  |blk_mem_gen_prim_width__parameterized85         |     1|
|484   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized85  |     1|
|485   |          \ramloop[87].ram.r                                  |blk_mem_gen_prim_width__parameterized86         |     1|
|486   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized86  |     1|
|487   |          \ramloop[88].ram.r                                  |blk_mem_gen_prim_width__parameterized87         |     1|
|488   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized87  |     1|
|489   |          \ramloop[89].ram.r                                  |blk_mem_gen_prim_width__parameterized88         |     1|
|490   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized88  |     1|
|491   |          \ramloop[8].ram.r                                   |blk_mem_gen_prim_width__parameterized7          |     1|
|492   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized7   |     1|
|493   |          \ramloop[90].ram.r                                  |blk_mem_gen_prim_width__parameterized89         |     1|
|494   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized89  |     1|
|495   |          \ramloop[91].ram.r                                  |blk_mem_gen_prim_width__parameterized90         |     1|
|496   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized90  |     1|
|497   |          \ramloop[92].ram.r                                  |blk_mem_gen_prim_width__parameterized91         |     1|
|498   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized91  |     1|
|499   |          \ramloop[93].ram.r                                  |blk_mem_gen_prim_width__parameterized92         |     1|
|500   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized92  |     1|
|501   |          \ramloop[94].ram.r                                  |blk_mem_gen_prim_width__parameterized93         |     1|
|502   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized93  |     1|
|503   |          \ramloop[95].ram.r                                  |blk_mem_gen_prim_width__parameterized94         |     1|
|504   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized94  |     1|
|505   |          \ramloop[96].ram.r                                  |blk_mem_gen_prim_width__parameterized95         |     1|
|506   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized95  |     1|
|507   |          \ramloop[97].ram.r                                  |blk_mem_gen_prim_width__parameterized96         |     1|
|508   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized96  |     1|
|509   |          \ramloop[98].ram.r                                  |blk_mem_gen_prim_width__parameterized97         |     1|
|510   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized97  |     1|
|511   |          \ramloop[99].ram.r                                  |blk_mem_gen_prim_width__parameterized98         |     1|
|512   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized98  |     1|
|513   |          \ramloop[9].ram.r                                   |blk_mem_gen_prim_width__parameterized8          |     1|
|514   |            \prim_init.ram                                    |blk_mem_gen_prim_wrapper_init__parameterized8   |     1|
+------+--------------------------------------------------------------+------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 2513.238 ; gain = 1722.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 291 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:03:04 . Memory (MB): peak = 2513.238 ; gain = 1722.723
Synthesis Optimization Complete : Time (s): cpu = 00:03:06 ; elapsed = 00:03:12 . Memory (MB): peak = 2513.238 ; gain = 1722.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2513.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 575 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2513.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:14 ; elapsed = 00:03:22 . Memory (MB): peak = 2513.238 ; gain = 2044.617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2513.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_code_synth_1/kernel_code.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kernel_code, cache-ID = c2a02e0affacb4fe
INFO: [Coretcl 2-1174] Renamed 513 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2513.238 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/kernel_code_synth_1/kernel_code.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_code_utilization_synth.rpt -pb kernel_code_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:46:49 2022...
[Mon Dec 12 20:46:54 2022] kernel_code_synth_1 finished
[Mon Dec 12 20:46:54 2022] Waiting for pll_example_synth_1 to finish...
[Mon Dec 12 20:46:59 2022] Waiting for pll_example_synth_1 to finish...
[Mon Dec 12 20:47:04 2022] Waiting for pll_example_synth_1 to finish...
[Mon Dec 12 20:47:09 2022] Waiting for pll_example_synth_1 to finish...
[Mon Dec 12 20:47:19 2022] Waiting for pll_example_synth_1 to finish...
[Mon Dec 12 20:47:29 2022] Waiting for pll_example_synth_1 to finish...

*** Running vivado
    with args -log pll_example.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pll_example.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source pll_example.tcl -notrace
Command: synth_design -top pll_example -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17128 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1031.281 ; gain = 238.840
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pll_example' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.v:70]
INFO: [Synth 8-6157] synthesizing module 'pll_example_clk_wiz' [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:32937]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:39940]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [F:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'pll_example_clk_wiz' (4#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'pll_example' (5#1) [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.180 ; gain = 315.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.180 ; gain = 315.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.180 ; gain = 315.738
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1108.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'inst'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'inst'
Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'inst'
Finished Parsing XDC File [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pll_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pll_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/pll_example_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/my_cpu/_Sun_example_22/xpr/project_1.runs/pll_example_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1121.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1121.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.094 ; gain = 328.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.094 ; gain = 328.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/my_cpu/_Sun_example_22/xpr/project_1.runs/pll_example_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.094 ; gain = 328.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.094 ; gain = 328.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1121.094 ; gain = 328.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1157.312 ; gain = 364.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1157.312 ; gain = 364.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1166.891 ; gain = 374.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1182.691 ; gain = 390.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1182.691 ; gain = 390.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1182.691 ; gain = 390.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1182.691 ; gain = 390.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1182.691 ; gain = 390.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1182.691 ; gain = 390.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |     4|
|2     |  inst   |pll_example_clk_wiz |     4|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1182.691 ; gain = 390.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1182.691 ; gain = 377.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1182.691 ; gain = 390.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1182.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1192.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1192.117 ; gain = 720.484
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1192.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/pll_example_synth_1/pll_example.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pll_example, cache-ID = 2f3dbea806f7def4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1192.117 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/my_cpu/_Sun_example_22/xpr/project_1.runs/pll_example_synth_1/pll_example.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pll_example_utilization_synth.rpt -pb pll_example_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 20:47:31 2022...
[Mon Dec 12 20:47:34 2022] pll_example_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 1884.172 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab3.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_code.mif'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_mod.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/kernel_simu.coe'
INFO: [SIM-utils-43] Exported 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim/lab2.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_data/sim/kernel_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_data/sim/user_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/user_code/sim/user_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/kernel_code/sim/kernel_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/my_cpu/_Sun_example_22/xpr/project_1.srcs/sources_1/ip/pll_example/pll_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/async.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bram_kernel_code.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_kernel_code
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bram_kernel_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_kernel_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bram_user_code.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_user_code
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bram_user_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_user_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_addr_dec_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_addr_dec_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_arbiter_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_arbiter_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_cpu_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_cpu_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_mux_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_mux_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_slave_mux_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_slave_mux_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_sum_custom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_sum_custom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/bus_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/define.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/mips_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/reg_exemem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/reg_idexe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/reg_ifid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/reg_memwb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stage_exe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_exe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stage_id.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_id
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stage_if.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_if
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stage_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/stall.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stall
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/thinpad_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/uart_ctrl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_ctrl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/_Sun_example_22/code/uart_sum.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_cpu/simu/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
"xelab -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 12ad87d3d76a4f19b0e3ed6702dc72b7 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 14. Module async_transmitter(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 192. Module BaudTickGen(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 75. Module async_receiver(ClkFrequency=50000000,Baud=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/my_cpu/_Sun_example_22/code/async.sv" Line 192. Module BaudTickGen(ClkFrequency=50000000,Baud=9600,Oversampling=8) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mips_abb_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.bus_cpu_bram
Compiling module xil_defaultlib.bus_mux_custom
Compiling module xil_defaultlib.bus_addr_dec_custom
Compiling module xil_defaultlib.bus_arbiter_custom
Compiling module xil_defaultlib.bus_slave_mux_custom
Compiling module xil_defaultlib.bus_sum_custom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.kernel_code
Compiling module xil_defaultlib.bram_kernel_code
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.user_code
Compiling module xil_defaultlib.bram_user_code
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.user_data
Compiling module xil_defaultlib.bram_user_data
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.kernel_data
Compiling module xil_defaultlib.bram_kernel_data
Compiling module xil_defaultlib.uart_ctrl
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=5...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=5000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=5000...
Compiling module xil_defaultlib.uart_sum
Compiling module xil_defaultlib.bus_top
Compiling module xil_defaultlib.stage_if
Compiling module xil_defaultlib.ifid
Compiling module xil_defaultlib.stage_id
Compiling module xil_defaultlib.idexe
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.stage_exe
Compiling module xil_defaultlib.exemem
Compiling module xil_defaultlib.stage_mem
Compiling module xil_defaultlib.memwb
Compiling module xil_defaultlib.stall
Compiling module xil_defaultlib.mycpu
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/my_cpu/simu/tb.sv" Line 66. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1884.172 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/my_cpu/_Sun_example_22/xpr/tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/my_cpu/_Sun_example_22/xpr/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.simu_top.u_mycpu.bus_sys_custom0.u_bram_kernel_code.u_kernel_code.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.simu_top.u_mycpu.bus_sys_custom0.u_bram_user_code.u_user_code.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.simu_top.u_mycpu.bus_sys_custom0.u_bram_user_data.u_user_data.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.simu_top.u_mycpu.bus_sys_custom0.u_bram_kernel_data.u_kernel_data.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1884.172 ; gain = 0.000
run all
==============================================================
Test begin!
        [  10000 ns] Test is running, debug_wb_pc = 0x80005ca0
        [  20000 ns] Test is running, debug_wb_pc = 0x80005e8c
        [  30000 ns] Test is running, debug_wb_pc = 0x80006078
        [  40000 ns] Test is running, debug_wb_pc = 0x8000626c
        [  50000 ns] Test is running, debug_wb_pc = 0x80006458
        [  60000 ns] Test is running, debug_wb_pc = 0x80006644
        [  70000 ns] Test is running, debug_wb_pc = 0x8000013c
        [  80000 ns] Test is running, debug_wb_pc = 0x80000330
        [  90000 ns] Test is running, debug_wb_pc = 0x8000051c
        [ 100000 ns] Test is running, debug_wb_pc = 0x80000708
        [ 110000 ns] Test is running, debug_wb_pc = 0x800008f4
        [ 120000 ns] Test is running, debug_wb_pc = 0x80000ae8
        [ 130000 ns] Test is running, debug_wb_pc = 0x80000cd4
        [ 140000 ns] Test is running, debug_wb_pc = 0x80000ec0
        [ 150000 ns] Test is running, debug_wb_pc = 0x800010ac
        [ 160000 ns] Test is running, debug_wb_pc = 0x800012dc
        [ 170000 ns] Test is running, debug_wb_pc = 0x800015e8
        [ 180000 ns] Test is running, debug_wb_pc = 0x800018f4
        [ 190000 ns] Test is running, debug_wb_pc = 0x80001b8c
        [ 200000 ns] Test is running, debug_wb_pc = 0x80001e28
        [ 210000 ns] Test is running, debug_wb_pc = 0x80002094
        [ 220000 ns] Test is running, debug_wb_pc = 0x80002300
        [ 230000 ns] Test is running, debug_wb_pc = 0x8000259c
        [ 240000 ns] Test is running, debug_wb_pc = 0x80002830
        [ 250000 ns] Test is running, debug_wb_pc = 0x80002ad4
        [ 260000 ns] Test is running, debug_wb_pc = 0x80002da8
        [ 270000 ns] Test is running, debug_wb_pc = 0x8000302c
        [ 280000 ns] Test is running, debug_wb_pc = 0x800032a8
        [ 290000 ns] Test is running, debug_wb_pc = 0x80003520
        [ 300000 ns] Test is running, debug_wb_pc = 0x80003798
        [ 310000 ns] Test is running, debug_wb_pc = 0x80003a0c
        [ 320000 ns] Test is running, debug_wb_pc = 0x80003c58
        [ 330000 ns] Test is running, debug_wb_pc = 0x80003eac
        [ 340000 ns] Test is running, debug_wb_pc = 0x80004110
        [ 350000 ns] Test is running, debug_wb_pc = 0x8000437c
        [ 360000 ns] Test is running, debug_wb_pc = 0x800045e8
        [ 370000 ns] Test is running, debug_wb_pc = 0x8000484c
        [ 380000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 390000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 400000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 410000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 420000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 430000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 440000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 450000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 460000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 470000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 480000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 490000 ns] Test is running, debug_wb_pc = 0x00000000
        [ 500000 ns] Test is running, debug_wb_pc = 0x00000000
==============================================================
Test end!
----PASS!!!
$finish called at time : 505505 ns : File "D:/my_cpu/simu/tb.sv" Line 160
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1884.172 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 21:34:52 2022...
