Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 01:31:44 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[1]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[1]/QN (DFFR_X2)                            0.5025     0.5025 r
  U935/ZN (INV_X8)                                      0.0766     0.5791 f
  U626/ZN (XNOR2_X2)                                    0.2518     0.8309 f
  U625/ZN (XNOR2_X2)                                    0.2943     1.1252 f
  U836/ZN (XNOR2_X2)                                    0.2624     1.3876 f
  U845/ZN (NAND3_X2)                                    0.2562     1.6437 r
  U1252/ZN (NAND3_X2)                                   0.0850     1.7288 f
  U1253/ZN (NAND2_X2)                                   0.1444     1.8732 r
  U1254/ZN (INV_X4)                                     0.0354     1.9086 f
  U1257/ZN (AOI21_X2)                                   0.1445     2.0531 r
  dut_sram_write_data_reg[8]/D (DFF_X2)                 0.0000     2.0531 r
  data arrival time                                                2.0531

  clock clk (rise edge)                                 2.1600     2.1600
  clock network delay (ideal)                           0.0000     2.1600
  clock uncertainty                                    -0.0500     2.1100
  dut_sram_write_data_reg[8]/CK (DFF_X2)                0.0000     2.1100 r
  library setup time                                   -0.2297     1.8803
  data required time                                               1.8803
  --------------------------------------------------------------------------
  data required time                                               1.8803
  data arrival time                                               -2.0531
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.1728


1
