Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon May 21 15:22:12 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1805161751) to (Rev. 1805211519)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mem_hw_0_0'. These changes may impact your design.


-Upgraded port 'in_r_TDATA' width 32 differs from original width 64

-Upgraded port 'in_r_TKEEP' width 4 differs from original width 8

-Upgraded port 'in_r_TSTRB' width 4 differs from original width 8

-Upgraded port 'out_r_TDATA' width 32 differs from original width 64

-Upgraded port 'out_r_TKEEP' width 4 differs from original width 8

-Upgraded port 'out_r_TSTRB' width 4 differs from original width 8

-Upgraded port 's_axi_CONTROL_BUS_ARADDR' width 12 differs from original width 13

-Upgraded port 's_axi_CONTROL_BUS_AWADDR' width 12 differs from original width 13







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed May 16 17:53:19 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1805161519) to (Rev. 1805161751)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mem_hw_0_0'. These changes may impact your design.


-Upgraded port order differs after port 'out_r_TKEEP'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed May 16 15:21:24 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1805151542) to (Rev. 1805161519)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue May 15 15:44:34 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1805151510) to (Rev. 1805151542)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue May 15 15:11:38 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1805141810) to (Rev. 1805151510)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mem_hw_0_0'. These changes may impact your design.


-Upgraded port 's_axi_CONTROL_BUS_ARADDR' width 13 differs from original width 16

-Upgraded port 's_axi_CONTROL_BUS_AWADDR' width 13 differs from original width 16







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon May 14 18:11:30 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1805111638) to (Rev. 1805141810)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mem_hw_0_0'. These changes may impact your design.


-Upgraded port 's_axi_CONTROL_BUS_ARADDR' width 16 differs from original width 13

-Upgraded port 's_axi_CONTROL_BUS_AWADDR' width 16 differs from original width 13







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri May 11 16:43:48 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1805091711) to (Rev. 1805111638)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri May 11 16:11:37 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_rst_ps7_0_100M_0'

1. Summary
----------

SUCCESS in the conversion of design_1_rst_ps7_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri May 11 16:11:37 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of design_1_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed May  9 17:12:33 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1805091659) to (Rev. 1805091711)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_mem_hw_0_0'. These changes may impact your design.


-Upgraded port 'in_r_TDEST' width 1 differs from original width 5

-Upgraded port 'in_r_TID' width 1 differs from original width 5

-Upgraded port 'in_r_TUSER' width 1 differs from original width 4

-Upgraded port 'out_r_TDEST' width 1 differs from original width 5

-Upgraded port 'out_r_TID' width 1 differs from original width 5

-Upgraded port 'out_r_TUSER' width 1 differs from original width 4







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed May  9 17:00:45 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1805091536) to (Rev. 1805091659)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed May  9 15:37:09 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1805091454) to (Rev. 1805091536)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed May  9 14:55:31 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1805091406) to (Rev. 1805091454)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed May  9 14:07:24 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_hw_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_hw_0_0 (xilinx.com:hls:mem_hw:1.0) from (Rev. 1805091014) to (Rev. 1805091406)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon May  7 16:47:41 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_write_hw_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_write_hw_0_0 (xilinx.com:hls:mem_write_hw:1.0) from (Rev. 1805041705) to (Rev. 1805071641)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon May  7 16:47:41 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_read_hw_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_read_hw_0_0 (xilinx.com:hls:mem_read_hw:1.0) from (Rev. 1805041706) to (Rev. 1805071646)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri May  4 17:08:05 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_write_hw_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_write_hw_0_0 (xilinx.com:hls:mem_write_hw:1.0) from (Rev. 1805041247) to (Rev. 1805041705)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri May  4 17:08:05 2018
| Host         : alex-HP-Compaq-Elite-8300-CMT running 64-bit Ubuntu 16.04.4 LTS
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_mem_read_hw_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_mem_read_hw_0_0 (xilinx.com:hls:mem_read_hw:1.0) from (Rev. 1805041239) to (Rev. 1805041706)

