LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY reg10bhlb IS
PORT(	rst, ck: IN STD_LOGIC;
		e: IN STD_LOGIC_VECTOR(9 DOWNTO 0);
		s: OUT STD_LOGIC_VECTOR(9 DOWNTO 0));
		
ARCHITECTURE behavioral OF reg10bhlb IS
BEGIN
s <= "0000000000" WHEN (rst = '0');
s <= e WHEN (ck = '1');
END behavioral;