<profile>

<section name = "Vivado HLS Report for 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s'" level="0">
<item name = "Date">Wed Apr 10 16:33:36 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu5ev-sfvc784-2LV-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.657 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3847, 3847, 19.235 us, 19.235 us, 3847, 3847, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">3845, 3845, 3, 1, 1, 3844, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 706, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 260, -</column>
<column name="Memory">0, -, 256, 256, -</column>
<column name="Multiplexer">-, -, -, 189, -</column>
<column name="Register">-, -, 367, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="myproject_axi_mux_42_32_1_1_U84">myproject_axi_mux_42_32_1_1, 0, 0, 0, 65, 0</column>
<column name="myproject_axi_mux_42_32_1_1_U85">myproject_axi_mux_42_32_1_1, 0, 0, 0, 65, 0</column>
<column name="myproject_axi_mux_42_32_1_1_U86">myproject_axi_mux_42_32_1_1, 0, 0, 0, 65, 0</column>
<column name="myproject_axi_mux_42_32_1_1_U87">myproject_axi_mux_42_32_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buffer_Array_V_2_0_0_U">pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi, 0, 64, 64, 0, 62, 6, 1, 372</column>
<column name="line_buffer_Array_V_2_0_1_U">pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi, 0, 64, 64, 0, 62, 6, 1, 372</column>
<column name="line_buffer_Array_V_2_0_2_U">pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi, 0, 64, 64, 0, 62, 6, 1, 372</column>
<column name="line_buffer_Array_V_2_0_3_U">pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_bhbi, 0, 64, 64, 0, 62, 6, 1, 372</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln220_fu_704_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln222_fu_716_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln225_fu_654_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln227_fu_666_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln241_fu_272_p2">+, 0, 0, 19, 12, 1</column>
<column name="and_ln191_3_fu_460_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln191_4_fu_466_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln191_fu_454_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_242">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_267">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_271">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_748">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op152">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op19">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1496_12_fu_510_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_13_fu_765_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_14_fu_554_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_15_fu_836_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_16_fu_598_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_17_fu_907_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_18_fu_636_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_19_fu_642_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_1_fu_548_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_20_fu_978_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_2_fu_592_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_fu_504_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln191_4_fu_428_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln191_5_fu_438_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln191_6_fu_448_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln191_fu_418_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln212_fu_648_p2">icmp, 0, 0, 20, 32, 6</column>
<column name="icmp_ln216_fu_698_p2">icmp, 0, 0, 20, 32, 6</column>
<column name="icmp_ln241_fu_266_p2">icmp, 0, 0, 13, 12, 9</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln222_fu_722_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln227_fu_672_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln65_17_fu_760_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_19_fu_819_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_21_fu_831_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_22_fu_753_p3">select, 0, 0, 3, 1, 2</column>
<column name="select_ln65_23_fu_890_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_25_fu_902_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_26_fu_824_p3">select, 0, 0, 3, 1, 2</column>
<column name="select_ln65_27_fu_961_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_29_fu_973_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln65_30_fu_895_p3">select, 0, 0, 3, 1, 2</column>
<column name="select_ln65_32_fu_966_p3">select, 0, 0, 3, 1, 2</column>
<column name="select_ln65_fu_748_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_31_fu_782_p5">select, 0, 0, 2, 1, 2</column>
<column name="tmp_32_fu_853_p5">select, 0, 0, 2, 1, 2</column>
<column name="tmp_33_fu_924_p5">select, 0, 0, 2, 1, 2</column>
<column name="tmp_34_fu_995_p5">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter2_storemerge_i_i_reg_255">15, 3, 32, 96</column>
<column name="ap_sig_allocacmp_sY_1_load">9, 2, 32, 64</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_244">9, 2, 12, 24</column>
<column name="pX_1">9, 2, 32, 64</column>
<column name="pY_1">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="sX_1">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln191_4_reg_1035">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_storemerge_i_i_reg_255">32, 0, 32, 0</column>
<column name="ap_phi_reg_pp0_iter2_storemerge_i_i_reg_255">32, 0, 32, 0</column>
<column name="icmp_ln1496_12_reg_1069">1, 0, 1, 0</column>
<column name="icmp_ln1496_14_reg_1105">1, 0, 1, 0</column>
<column name="icmp_ln1496_16_reg_1141">1, 0, 1, 0</column>
<column name="icmp_ln1496_18_reg_1171">1, 0, 1, 0</column>
<column name="icmp_ln1496_19_reg_1177">1, 0, 1, 0</column>
<column name="icmp_ln1496_1_reg_1099">1, 0, 1, 0</column>
<column name="icmp_ln1496_2_reg_1135">1, 0, 1, 0</column>
<column name="icmp_ln1496_reg_1063">1, 0, 1, 0</column>
<column name="icmp_ln212_reg_1183">1, 0, 1, 0</column>
<column name="icmp_ln241_reg_1026">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_244">12, 0, 12, 0</column>
<column name="kernel_data_V_2_12">6, 0, 6, 0</column>
<column name="kernel_data_V_2_13">6, 0, 6, 0</column>
<column name="kernel_data_V_2_14">6, 0, 6, 0</column>
<column name="kernel_data_V_2_15">6, 0, 6, 0</column>
<column name="kernel_data_V_2_4">6, 0, 6, 0</column>
<column name="kernel_data_V_2_5">6, 0, 6, 0</column>
<column name="kernel_data_V_2_6">6, 0, 6, 0</column>
<column name="kernel_data_V_2_7">6, 0, 6, 0</column>
<column name="pX_1">32, 0, 32, 0</column>
<column name="pY_1">32, 0, 32, 0</column>
<column name="pool_window_0_V_11_reg_1111">6, 0, 16, 10</column>
<column name="pool_window_0_V_13_reg_1147">6, 0, 16, 10</column>
<column name="pool_window_0_V_9_reg_1075">6, 0, 16, 10</column>
<column name="pool_window_0_V_reg_1039">6, 0, 16, 10</column>
<column name="pool_window_1_V_11_reg_1117">6, 0, 16, 10</column>
<column name="pool_window_1_V_13_reg_1153">6, 0, 16, 10</column>
<column name="pool_window_1_V_9_reg_1081">6, 0, 16, 10</column>
<column name="pool_window_1_V_reg_1045">6, 0, 16, 10</column>
<column name="pool_window_2_V_11_reg_1123">6, 0, 16, 10</column>
<column name="pool_window_2_V_13_reg_1159">6, 0, 16, 10</column>
<column name="pool_window_2_V_9_reg_1087">6, 0, 16, 10</column>
<column name="pool_window_2_V_reg_1051">6, 0, 16, 10</column>
<column name="pool_window_3_V_11_reg_1129">6, 0, 16, 10</column>
<column name="pool_window_3_V_13_reg_1165">6, 0, 16, 10</column>
<column name="pool_window_3_V_9_reg_1093">6, 0, 16, 10</column>
<column name="pool_window_3_V_reg_1057">6, 0, 16, 10</column>
<column name="sX_1">32, 0, 32, 0</column>
<column name="sY_1">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_ufixed,4u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_ufixed,4u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_ufixed,4u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_ufixed,4u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_ufixed,4u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_ufixed,4u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_ufixed,4u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_ufixed,4u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_ufixed,4u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array&lt;ap_ufixed,4u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,4u&gt;,config5&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 6, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 6, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 6, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 6, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 16, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
</table>
</item>
</section>
</profile>
