// Seed: 1267672503
module module_0 (
    input uwire id_0,
    input wor id_1,
    output wor id_2,
    input tri1 id_3,
    output wand id_4,
    input supply0 id_5,
    output wor id_6,
    output wire id_7,
    input wor id_8,
    input supply0 id_9
);
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output supply0 id_2,
    input wor id_3,
    output wand id_4,
    output wor id_5,
    output supply0 id_6
);
  assign id_2 = id_0 - 1;
  assign id_4 = id_1 == 1'b0 + 1;
  assign id_5 = 1 + id_0;
  assign id_5 = "" <= id_1 / id_1;
  module_0(
      id_3, id_1, id_6, id_0, id_5, id_0, id_5, id_4, id_0, id_1
  );
endmodule
