// Seed: 3420797738
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    output supply0 id_6,
    output supply0 id_7,
    input tri id_8,
    output supply0 id_9,
    input wor id_10
);
  logic id_12;
  ;
endmodule
module module_1 #(
    parameter id_29 = 32'd98,
    parameter id_4  = 32'd90,
    parameter id_7  = 32'd39
) (
    input  wand id_0,
    output tri0 id_1,
    input  wor  id_2
    , _id_7,
    input  tri  id_3,
    input  tri0 _id_4
    , id_8,
    input  tri  id_5
);
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  _id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ;
  logic id_70;
  logic [id_4 : -1  !=?  1] id_71;
  ;
  logic id_72;
  logic [1 'b0 : id_29] id_73 = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_0,
      id_3,
      id_5,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_5
  );
  assign id_72 = id_27;
  logic [-1 : id_7] id_74;
endmodule
