Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jun 13 14:42:54 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/feedforward_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------------+
|      Characteristics      |                                        Path #1                                        |
+---------------------------+---------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                |
| Path Delay                | 7.158                                                                                 |
| Logic Delay               | 2.235(32%)                                                                            |
| Net Delay                 | 4.923(68%)                                                                            |
| Clock Skew                | -0.049                                                                                |
| Slack                     | 2.852                                                                                 |
| Clock Uncertainty         | 0.035                                                                                 |
| Clock Relationship        | Timed                                                                                 |
| Clock Delay Group         | Same Clock                                                                            |
| Logic Levels              | 8                                                                                     |
| Routes                    | NA                                                                                    |
| Logical Path              | FDRE/C-(2)-LUT3-(78)-LUT6-(1)-LUT6-(1)-LUT6-(10)-LUT6-(1)-CARRY4-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                                |
| End Point Clock           | ap_clk                                                                                |
| DSP Block                 | None                                                                                  |
| RAM Registers             | None-None                                                                             |
| IO Crossings              | 0                                                                                     |
| Config Crossings          | 0                                                                                     |
| SLR Crossings             | 0                                                                                     |
| PBlocks                   | 0                                                                                     |
| High Fanout               | 78                                                                                    |
| Dont Touch                | 0                                                                                     |
| Mark Debug                | 0                                                                                     |
| Start Point Pin Primitive | FDRE/C                                                                                |
| End Point Pin Primitive   | FDRE/D                                                                                |
| Start Point Pin           | x_1_fu_1686_reg[5]/C                                                                  |
| End Point Pin             | icmp_ln20_reg_4952_reg[0]/D                                                           |
+---------------------------+---------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+-----+----+-----+----+----+----+----+
| End Point Clock | Requirement | 0 |  1  |  2  |  3 |  4  |  5 |  6 |  7 |  8 |
+-----------------+-------------+---+-----+-----+----+-----+----+----+----+----+
| ap_clk          | 10.000ns    | 7 | 494 | 180 | 97 | 106 | 39 | 36 | 30 | 11 |
+-----------------+-------------+---+-----+-----+----+-----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


