
Qflow static timing analysis logfile appended on Mon Feb 24 13:02:44 IST 2025
Converting qrouter output to vesta delay format
Running rc2dly -r cordic.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d cordic.dly
Converting qrouter output to SPEF delay format
Running rc2dly -D : -r cordic.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d cordic.spef
Converting qrouter output to SDF delay format
Running rc2dly -r cordic.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d cordic.sdf
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d cordic.dly --long cordic.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "cordic"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
Verilog netlist read:  Processed 267 lines.
Number of paths analyzed:  64

Top 20 maximum delay paths:
Path DFFSR_16/CLK to DFFSR_32/D delay 2938.57 ps
      0.7 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    614.5 ps     _74__15_:  DFFSR_16/Q -> NAND3X1_7/A
   1087.5 ps         _51_: NAND3X1_7/Y ->  NOR3X1_7/C
   1251.4 ps         _62_:  NOR3X1_7/Y -> NAND3X1_9/C
   1579.6 ps         _63_: NAND3X1_9/Y ->  NOR3X1_2/C
   1732.2 ps         _72_:  NOR3X1_2/Y -> NAND3X1_2/C
   2057.7 ps          _3_: NAND3X1_2/Y ->  NOR3X1_4/C
   2209.4 ps         _12_:  NOR3X1_4/Y -> NAND3X1_4/C
   2471.7 ps         _13_: NAND3X1_4/Y -> OAI21X1_4/B
   2622.5 ps         _14_: OAI21X1_4/Y -> NAND2X1_5/A
   2732.1 ps      _0__15_: NAND2X1_5/Y ->  DFFSR_32/D

   clock skew at destination = 9.26422
   setup at destination = 197.202

Path DFFSR_16/CLK to DFFSR_31/D delay 2843.73 ps
      0.7 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    614.5 ps     _74__15_:  DFFSR_16/Q -> NAND3X1_7/A
   1087.5 ps         _51_: NAND3X1_7/Y ->  NOR3X1_7/C
   1251.4 ps         _62_:  NOR3X1_7/Y -> NAND3X1_9/C
   1579.6 ps         _63_: NAND3X1_9/Y ->  NOR3X1_2/C
   1732.2 ps         _72_:  NOR3X1_2/Y -> NAND3X1_2/C
   2057.7 ps          _3_: NAND3X1_2/Y ->  NOR3X1_4/C
   2209.4 ps         _12_:  NOR3X1_4/Y -> NAND3X1_4/C
   2471.7 ps         _13_: NAND3X1_4/Y -> XNOR2X1_4/A
   2636.9 ps      _0__14_: XNOR2X1_4/Y ->  DFFSR_31/D

   clock skew at destination = 9.26422
   setup at destination = 197.567

Path DFFSR_16/CLK to DFFSR_30/D delay 2830.53 ps
      0.7 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    614.5 ps     _74__15_:  DFFSR_16/Q -> NAND3X1_7/A
   1087.5 ps         _51_: NAND3X1_7/Y ->  NOR3X1_7/C
   1251.4 ps         _62_:  NOR3X1_7/Y -> NAND3X1_9/C
   1579.6 ps         _63_: NAND3X1_9/Y ->  NOR3X1_2/C
   1732.2 ps         _72_:  NOR3X1_2/Y -> NAND3X1_2/C
   2057.7 ps          _3_: NAND3X1_2/Y ->  NOR3X1_4/C
   2209.4 ps         _12_:  NOR3X1_4/Y -> NAND3X1_4/C
   2471.4 ps         _13_: NAND3X1_4/Y -> NAND2X1_4/A
   2619.7 ps      _0__13_: NAND2X1_4/Y ->  DFFSR_30/D

   clock skew at destination = 9.26422
   setup at destination = 201.569

Path DFFSR_16/CLK to DFFSR_29/D delay 2680.78 ps
      0.7 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    614.7 ps     _74__15_:  DFFSR_16/Q ->  INVX1_16/A
    875.8 ps         _52_:  INVX1_16/Y ->  NOR3X1_6/C
   1010.9 ps         _57_:  NOR3X1_6/Y -> NAND3X1_8/C
   1331.0 ps         _58_: NAND3X1_8/Y ->  NOR3X1_1/C
   1483.6 ps         _67_:  NOR3X1_1/Y -> NAND3X1_1/C
   1810.3 ps         _68_: NAND3X1_1/Y ->  NOR3X1_3/C
   1962.1 ps          _7_:  NOR3X1_3/Y -> NAND3X1_3/C
   2287.6 ps          _8_: NAND3X1_3/Y -> XNOR2X1_3/A
   2473.9 ps      _0__12_: XNOR2X1_3/Y ->  DFFSR_29/D

   clock skew at destination = 9.26422
   setup at destination = 197.623

Path DFFSR_32/CLK to DFFSR_16/D delay 2680.22 ps
      0.3 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    484.9 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    735.7 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    818.7 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    978.5 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1231.3 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1484.1 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1762.5 ps         _35_:   AND2X2_4/Y -> NAND2X1_12/B
   1975.4 ps         _44_: NAND2X1_12/Y ->  NOR2X1_12/B
   2168.4 ps         _47_:  NOR2X1_12/Y -> NAND2X1_14/B
   2344.5 ps         _48_: NAND2X1_14/Y -> XNOR2X1_11/A
   2484.3 ps      _1__15_: XNOR2X1_11/Y ->   DFFSR_16/D

   clock skew at destination = -3.3899
   setup at destination = 199.296

Path DFFSR_16/CLK to DFFSR_28/D delay 2634.77 ps
      0.7 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    614.7 ps     _74__15_:  DFFSR_16/Q ->  INVX1_16/A
    875.8 ps         _52_:  INVX1_16/Y ->  NOR3X1_6/C
   1010.9 ps         _57_:  NOR3X1_6/Y -> NAND3X1_8/C
   1331.0 ps         _58_: NAND3X1_8/Y ->  NOR3X1_1/C
   1483.6 ps         _67_:  NOR3X1_1/Y -> NAND3X1_1/C
   1810.3 ps         _68_: NAND3X1_1/Y ->  NOR3X1_3/C
   1962.1 ps          _7_:  NOR3X1_3/Y -> NAND3X1_3/C
   2287.5 ps          _8_: NAND3X1_3/Y -> NAND2X1_3/B
   2428.8 ps      _0__11_: NAND2X1_3/Y ->  DFFSR_28/D

   clock skew at destination = 2.6581
   setup at destination = 203.364

Path DFFSR_32/CLK to DFFSR_15/D delay 2523.02 ps
      0.3 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    484.9 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    735.7 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    818.7 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    978.5 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1231.3 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1484.1 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1762.5 ps         _35_:   AND2X2_4/Y -> NAND2X1_12/B
   1975.4 ps         _44_: NAND2X1_12/Y ->  NOR2X1_12/B
   2168.4 ps         _47_:  NOR2X1_12/Y ->   XOR2X1_5/A
   2322.1 ps      _1__14_:   XOR2X1_5/Y ->   DFFSR_15/D

   clock skew at destination = 3.33876
   setup at destination = 197.555

Path DFFSR_32/CLK to DFFSR_12/D delay 2479.2 ps
      0.3 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    484.9 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    735.7 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    818.7 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    978.5 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1231.3 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1484.1 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1762.8 ps         _35_:   AND2X2_4/Y -> NAND2X1_11/B
   1975.1 ps         _39_: NAND2X1_11/Y ->  NOR2X1_11/B
   2133.6 ps         _41_:  NOR2X1_11/Y ->   XOR2X1_4/A
   2278.3 ps      _1__11_:   XOR2X1_4/Y ->   DFFSR_12/D

   clock skew at destination = 3.33876
   setup at destination = 197.514

Path DFFSR_16/CLK to DFFSR_27/D delay 2445.67 ps
      0.7 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    614.5 ps     _74__15_:  DFFSR_16/Q -> NAND3X1_7/A
   1087.5 ps         _51_: NAND3X1_7/Y ->  NOR3X1_7/C
   1251.4 ps         _62_:  NOR3X1_7/Y -> NAND3X1_9/C
   1579.6 ps         _63_: NAND3X1_9/Y ->  NOR3X1_2/C
   1732.2 ps         _72_:  NOR3X1_2/Y -> NAND3X1_2/C
   2057.5 ps          _3_: NAND3X1_2/Y -> XNOR2X1_2/A
   2243.7 ps      _0__10_: XNOR2X1_2/Y ->  DFFSR_27/D

   clock skew at destination = 2.6581
   setup at destination = 199.304

Path DFFSR_16/CLK to DFFSR_26/D delay 2438.27 ps
      0.7 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    614.5 ps     _74__15_:  DFFSR_16/Q -> NAND3X1_7/A
   1087.5 ps         _51_: NAND3X1_7/Y ->  NOR3X1_7/C
   1251.4 ps         _62_:  NOR3X1_7/Y -> NAND3X1_9/C
   1579.6 ps         _63_: NAND3X1_9/Y ->  NOR3X1_2/C
   1732.2 ps         _72_:  NOR3X1_2/Y -> NAND3X1_2/C
   2057.5 ps          _3_: NAND3X1_2/Y -> NAND2X1_2/A
   2229.7 ps       _0__9_: NAND2X1_2/Y ->  DFFSR_26/D

   clock skew at destination = 2.6581
   setup at destination = 205.92

Path DFFSR_32/CLK to DFFSR_11/D delay 2327.65 ps
      0.3 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    484.9 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    735.7 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    818.7 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    978.5 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1231.3 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1484.1 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1762.8 ps         _35_:   AND2X2_4/Y -> NAND2X1_11/B
   1975.1 ps         _39_: NAND2X1_11/Y ->  XNOR2X1_8/A
   2126.8 ps      _1__10_:  XNOR2X1_8/Y ->   DFFSR_11/D

   clock skew at destination = 3.33876
   setup at destination = 197.529

Path DFFSR_32/CLK to DFFSR_13/D delay 2322.87 ps
      0.3 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    484.9 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    735.7 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    818.7 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    978.5 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1231.3 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1484.1 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1762.5 ps         _35_:   AND2X2_4/Y -> NAND2X1_12/B
   1975.4 ps         _44_: NAND2X1_12/Y ->  XNOR2X1_9/A
   2127.0 ps      _1__12_:  XNOR2X1_9/Y ->   DFFSR_13/D

   clock skew at destination = -3.27359
   setup at destination = 199.136

Path DFFSR_32/CLK to DFFSR_8/D delay 2320.72 ps
      0.3 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_32/CLK
    484.9 ps     _73__15_:  DFFSR_32/Q ->  AND2X2_1/A
    735.7 ps         _19_:  AND2X2_1/Y -> NAND2X1_6/B
    818.7 ps         _21_: NAND2X1_6/Y ->   INVX1_9/A
    978.5 ps         _22_:   INVX1_9/Y ->  AND2X2_2/A
   1231.3 ps         _24_:  AND2X2_2/Y ->  AND2X2_3/A
   1484.3 ps         _26_:  AND2X2_3/Y ->  INVX1_10/A
   1588.5 ps         _27_:  INVX1_10/Y ->  NOR2X1_7/B
   1794.6 ps         _29_:  NOR2X1_7/Y -> NAND2X1_8/B
   1983.6 ps         _31_: NAND2X1_8/Y -> XNOR2X1_5/A
   2124.9 ps       _1__7_: XNOR2X1_5/Y ->   DFFSR_8/D

   clock skew at destination = -3.27359
   setup at destination = 199.129

Path DFFSR_32/CLK to DFFSR_14/D delay 2280 ps
      0.3 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    484.9 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    735.7 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    818.7 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    978.5 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1231.3 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1484.1 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1761.9 ps         _35_:   AND2X2_4/Y ->  NAND3X1_6/C
   1940.5 ps         _45_:  NAND3X1_6/Y -> XNOR2X1_10/A
   2079.0 ps      _1__13_: XNOR2X1_10/Y ->   DFFSR_14/D

   clock skew at destination = 3.33876
   setup at destination = 197.664

Path DFFSR_32/CLK to DFFSR_10/D delay 2270.26 ps
      0.3 ps  clk_bF_buf0:  CLKBUF1_5/Y ->   DFFSR_32/CLK
    484.9 ps     _73__15_:   DFFSR_32/Q ->   AND2X2_1/A
    735.7 ps         _19_:   AND2X2_1/Y ->  NAND2X1_6/B
    818.7 ps         _21_:  NAND2X1_6/Y ->    INVX1_9/A
    978.5 ps         _22_:    INVX1_9/Y ->   AND2X2_2/A
   1231.3 ps         _24_:   AND2X2_2/Y ->   AND2X2_3/A
   1484.1 ps         _26_:   AND2X2_3/Y ->   AND2X2_4/A
   1762.8 ps         _35_:   AND2X2_4/Y -> NAND2X1_10/B
   1930.5 ps         _36_: NAND2X1_10/Y ->  XNOR2X1_7/A
   2069.3 ps       _1__9_:  XNOR2X1_7/Y ->   DFFSR_10/D

   clock skew at destination = 3.33876
   setup at destination = 197.653

Path DFFSR_16/CLK to DFFSR_25/D delay 2197.77 ps
      0.7 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    614.7 ps     _74__15_:  DFFSR_16/Q ->  INVX1_16/A
    875.8 ps         _52_:  INVX1_16/Y ->  NOR3X1_6/C
   1010.9 ps         _57_:  NOR3X1_6/Y -> NAND3X1_8/C
   1331.0 ps         _58_: NAND3X1_8/Y ->  NOR3X1_1/C
   1483.6 ps         _67_:  NOR3X1_1/Y -> NAND3X1_1/C
   1810.3 ps         _68_: NAND3X1_1/Y -> XNOR2X1_1/A
   1995.9 ps       _0__8_: XNOR2X1_1/Y ->  DFFSR_25/D

   clock skew at destination = 2.6581
   setup at destination = 199.218

Path DFFSR_16/CLK to DFFSR_24/D delay 2157.22 ps
      0.7 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK
    614.7 ps     _74__15_:  DFFSR_16/Q ->  INVX1_16/A
    875.8 ps         _52_:  INVX1_16/Y ->  NOR3X1_6/C
   1010.9 ps         _57_:  NOR3X1_6/Y -> NAND3X1_8/C
   1331.0 ps         _58_: NAND3X1_8/Y ->  NOR3X1_1/C
   1483.6 ps         _67_:  NOR3X1_1/Y -> NAND3X1_1/C
   1809.6 ps         _68_: NAND3X1_1/Y -> NAND2X1_1/B
   1951.1 ps       _0__7_: NAND2X1_1/Y ->  DFFSR_24/D

   clock skew at destination = 2.6581
   setup at destination = 203.441

Path DFFSR_32/CLK to DFFSR_7/D delay 2154.3 ps
      0.3 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_32/CLK
    484.9 ps     _73__15_:  DFFSR_32/Q ->  AND2X2_1/A
    735.7 ps         _19_:  AND2X2_1/Y -> NAND2X1_6/B
    818.7 ps         _21_: NAND2X1_6/Y ->   INVX1_9/A
    978.5 ps         _22_:   INVX1_9/Y ->  AND2X2_2/A
   1231.3 ps         _24_:  AND2X2_2/Y ->  AND2X2_3/A
   1484.3 ps         _26_:  AND2X2_3/Y ->  INVX1_10/A
   1588.5 ps         _27_:  INVX1_10/Y ->  NOR2X1_7/B
   1794.6 ps         _29_:  NOR2X1_7/Y ->  XOR2X1_3/A
   1958.3 ps       _1__6_:  XOR2X1_3/Y ->   DFFSR_7/D

   clock skew at destination = -3.27359
   setup at destination = 199.258

Path DFFSR_32/CLK to DFFSR_9/D delay 2108.2 ps
      0.3 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_32/CLK
    484.9 ps     _73__15_:  DFFSR_32/Q ->  AND2X2_1/A
    735.7 ps         _19_:  AND2X2_1/Y -> NAND2X1_6/B
    818.7 ps         _21_: NAND2X1_6/Y ->   INVX1_9/A
    978.5 ps         _22_:   INVX1_9/Y ->  AND2X2_2/A
   1231.3 ps         _24_:  AND2X2_2/Y ->  AND2X2_3/A
   1484.1 ps         _26_:  AND2X2_3/Y ->  AND2X2_4/A
   1762.9 ps         _35_:  AND2X2_4/Y -> XNOR2X1_6/A
   1907.4 ps       _1__8_: XNOR2X1_6/Y ->   DFFSR_9/D

   clock skew at destination = 3.33876
   setup at destination = 197.464

Path DFFSR_32/CLK to DFFSR_6/D delay 2088.13 ps
      0.3 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_32/CLK
    484.9 ps     _73__15_:  DFFSR_32/Q ->  AND2X2_1/A
    735.7 ps         _19_:  AND2X2_1/Y -> NAND2X1_6/B
    818.7 ps         _21_: NAND2X1_6/Y ->   INVX1_9/A
    978.5 ps         _22_:   INVX1_9/Y ->  AND2X2_2/A
   1231.3 ps         _24_:  AND2X2_2/Y ->  AND2X2_3/A
   1484.3 ps         _26_:  AND2X2_3/Y ->  INVX1_10/A
   1588.5 ps         _27_:  INVX1_10/Y ->  NOR2X1_7/B
   1794.5 ps         _29_:  NOR2X1_7/Y ->  NOR2X1_8/B
   1888.3 ps       _1__5_:  NOR2X1_8/Y ->   DFFSR_6/D

   clock skew at destination = -3.27359
   setup at destination = 203.121

Computed maximum clock frequency (zero margin) = 340.302 MHz
-----------------------------------------

Number of paths analyzed:  64

Top 20 minimum delay paths:
Path DFFSR_9/CLK to output pin sine[8] delay 514.32 ps
      0.3 ps  clk_bF_buf1: CLKBUF1_4/Y ->  DFFSR_9/CLK
    400.2 ps      _74__8_:   DFFSR_9/Q -> BUFX2_25/A
    514.3 ps      sine[8]:  BUFX2_25/Y -> sine[8]

Path DFFSR_3/CLK to output pin sine[2] delay 534.503 ps
      0.5 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_3/CLK
    417.1 ps      _74__2_:   DFFSR_3/Q -> BUFX2_19/A
    534.5 ps      sine[2]:  BUFX2_19/Y -> sine[2]

Path DFFSR_6/CLK to output pin sine[5] delay 536.247 ps
      1.1 ps  clk_bF_buf4: CLKBUF1_1/Y ->  DFFSR_6/CLK
    418.7 ps      _74__5_:   DFFSR_6/Q -> BUFX2_22/A
    536.2 ps      sine[5]:  BUFX2_22/Y -> sine[5]

Path DFFSR_1/CLK to output pin sine[0] delay 536.361 ps
      0.8 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_1/CLK
    418.6 ps      _74__0_:   DFFSR_1/Q -> BUFX2_17/A
    536.4 ps      sine[0]:  BUFX2_17/Y -> sine[0]

Path DFFSR_2/CLK to output pin sine[1] delay 536.595 ps
      1.3 ps  clk_bF_buf4: CLKBUF1_1/Y ->  DFFSR_2/CLK
    418.2 ps      _74__1_:   DFFSR_2/Q -> BUFX2_18/A
    536.6 ps      sine[1]:  BUFX2_18/Y -> sine[1]

Path DFFSR_18/CLK to output pin cosine[1] delay 586.087 ps
      0.2 ps  clk_bF_buf2: CLKBUF1_3/Y -> DFFSR_18/CLK
    460.7 ps      _73__1_:  DFFSR_18/Q ->  BUFX2_2/A
    586.1 ps    cosine[1]:   BUFX2_2/Y -> cosine[1]

Path DFFSR_20/CLK to output pin cosine[3] delay 586.378 ps
      0.9 ps  clk_bF_buf2: CLKBUF1_3/Y -> DFFSR_20/CLK
    460.8 ps      _73__3_:  DFFSR_20/Q ->  BUFX2_4/A
    586.4 ps    cosine[3]:   BUFX2_4/Y -> cosine[3]

Path DFFSR_22/CLK to output pin cosine[5] delay 586.455 ps
      1.1 ps  clk_bF_buf2: CLKBUF1_3/Y -> DFFSR_22/CLK
    460.9 ps      _73__5_:  DFFSR_22/Q ->  BUFX2_6/A
    586.5 ps    cosine[5]:   BUFX2_6/Y -> cosine[5]

Path DFFSR_24/CLK to output pin cosine[7] delay 586.467 ps
      0.7 ps  clk_bF_buf3: CLKBUF1_2/Y -> DFFSR_24/CLK
    461.3 ps      _73__7_:  DFFSR_24/Q ->  BUFX2_8/A
    586.5 ps    cosine[7]:   BUFX2_8/Y -> cosine[7]

Path DFFSR_26/CLK to output pin cosine[9] delay 586.672 ps
      0.8 ps  clk_bF_buf3: CLKBUF1_2/Y -> DFFSR_26/CLK
    461.1 ps      _73__9_:  DFFSR_26/Q -> BUFX2_10/A
    586.7 ps    cosine[9]:  BUFX2_10/Y -> cosine[9]

Path DFFSR_30/CLK to output pin cosine[13] delay 586.79 ps
      0.8 ps  clk_bF_buf0: CLKBUF1_5/Y -> DFFSR_30/CLK
    461.3 ps     _73__13_:  DFFSR_30/Q -> BUFX2_14/A
    586.8 ps   cosine[13]:  BUFX2_14/Y -> cosine[13]

Path DFFSR_28/CLK to output pin cosine[11] delay 586.804 ps
      0.9 ps  clk_bF_buf3: CLKBUF1_2/Y -> DFFSR_28/CLK
    461.1 ps     _73__11_:  DFFSR_28/Q -> BUFX2_12/A
    586.8 ps   cosine[11]:  BUFX2_12/Y -> cosine[11]

Path DFFSR_1/CLK to DFFSR_1/D delay 587.1 ps
      0.8 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_1/CLK
    418.8 ps      _74__0_:   DFFSR_1/Q -> NOR2X1_1/B
    513.8 ps         _20_:  NOR2X1_1/Y -> NOR2X1_2/A
    591.9 ps       _1__0_:  NOR2X1_2/Y ->  DFFSR_1/D

   clock skew at destination = 0
   hold at destination = -4.84765

Path DFFSR_3/CLK to DFFSR_3/D delay 588.244 ps
      0.5 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_3/CLK
    417.0 ps      _74__2_:   DFFSR_3/Q -> NOR2X1_5/A
    515.0 ps         _25_:  NOR2X1_5/Y -> NOR2X1_6/A
    593.0 ps       _1__2_:  NOR2X1_6/Y ->  DFFSR_3/D

   clock skew at destination = 0
   hold at destination = -4.75089

Path DFFSR_2/CLK to DFFSR_2/D delay 589.601 ps
      1.3 ps  clk_bF_buf4: CLKBUF1_1/Y ->  DFFSR_2/CLK
    418.2 ps      _74__1_:   DFFSR_2/Q -> NOR2X1_3/A
    516.4 ps         _23_:  NOR2X1_3/Y -> NOR2X1_4/A
    594.3 ps       _1__1_:  NOR2X1_4/Y ->  DFFSR_2/D

   clock skew at destination = 0
   hold at destination = -4.74705

Path DFFSR_6/CLK to DFFSR_6/D delay 590.028 ps
      1.1 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_6/CLK
    418.7 ps      _74__5_:   DFFSR_6/Q -> AOI21X1_1/C
    516.8 ps         _30_: AOI21X1_1/Y ->  NOR2X1_8/A
    594.6 ps       _1__5_:  NOR2X1_8/Y ->   DFFSR_6/D

   clock skew at destination = 0
   hold at destination = -4.56106

Path DFFSR_10/CLK to output pin sine[9] delay 593.942 ps
      0.3 ps  clk_bF_buf1: CLKBUF1_4/Y -> DFFSR_10/CLK
    467.2 ps      _74__9_:  DFFSR_10/Q -> BUFX2_26/A
    593.9 ps      sine[9]:  BUFX2_26/Y -> sine[9]

Path DFFSR_12/CLK to output pin sine[11] delay 603.788 ps
      0.5 ps  clk_bF_buf1: CLKBUF1_4/Y -> DFFSR_12/CLK
    475.5 ps     _74__11_:  DFFSR_12/Q -> BUFX2_28/A
    603.8 ps     sine[11]:  BUFX2_28/Y -> sine[11]

Path DFFSR_8/CLK to output pin sine[7] delay 604.391 ps
      0.7 ps  clk_bF_buf4: CLKBUF1_1/Y ->  DFFSR_8/CLK
    476.1 ps      _74__7_:   DFFSR_8/Q -> BUFX2_24/A
    604.4 ps      sine[7]:  BUFX2_24/Y -> sine[7]

Path DFFSR_14/CLK to output pin sine[13] delay 604.393 ps
      0.4 ps  clk_bF_buf1: CLKBUF1_4/Y -> DFFSR_14/CLK
    476.0 ps     _74__13_:  DFFSR_14/Q -> BUFX2_30/A
    604.4 ps     sine[13]:  BUFX2_30/Y -> sine[13]

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  64

Top 20 maximum delay paths:
Path input pin clk to DFFSR_2/CLK delay 575.955 ps
      3.7 ps          clk:             -> CLKBUF1_1/A
    219.9 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_2/CLK

   setup at destination = 356.072

Path input pin clk to DFFSR_5/CLK delay 575.948 ps
      3.7 ps          clk:             -> CLKBUF1_1/A
    219.9 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_5/CLK

   setup at destination = 356.072

Path input pin clk to DFFSR_4/CLK delay 575.878 ps
      3.7 ps          clk:             -> CLKBUF1_1/A
    219.8 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_4/CLK

   setup at destination = 356.072

Path input pin clk to DFFSR_6/CLK delay 575.69 ps
      3.7 ps          clk:             -> CLKBUF1_1/A
    219.6 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_6/CLK

   setup at destination = 356.072

Path input pin clk to DFFSR_28/CLK delay 575.63 ps
      3.5 ps          clk:             -> CLKBUF1_2/A
    219.5 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_28/CLK

   setup at destination = 356.106

Path input pin clk to DFFSR_7/CLK delay 575.59 ps
      3.7 ps          clk:             -> CLKBUF1_1/A
    219.5 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_7/CLK

   setup at destination = 356.072

Path input pin clk to DFFSR_23/CLK delay 575.579 ps
      3.5 ps          clk:             -> CLKBUF1_2/A
    219.5 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_23/CLK

   setup at destination = 356.106

Path input pin clk to DFFSR_25/CLK delay 575.556 ps
      3.5 ps          clk:             -> CLKBUF1_2/A
    219.4 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_25/CLK

   setup at destination = 356.106

Path input pin clk to DFFSR_26/CLK delay 575.547 ps
      3.5 ps          clk:             -> CLKBUF1_2/A
    219.4 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_26/CLK

   setup at destination = 356.106

Path input pin clk to DFFSR_16/CLK delay 575.462 ps
      3.5 ps          clk:             -> CLKBUF1_2/A
    219.4 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_16/CLK

   setup at destination = 356.106

Path input pin clk to DFFSR_24/CLK delay 575.405 ps
      3.5 ps          clk:             -> CLKBUF1_2/A
    219.3 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_24/CLK

   setup at destination = 356.106

Path input pin clk to DFFSR_8/CLK delay 575.323 ps
      3.7 ps          clk:             -> CLKBUF1_1/A
    219.3 ps  clk_bF_buf4: CLKBUF1_1/Y ->   DFFSR_8/CLK

   setup at destination = 356.072

Path input pin clk to DFFSR_27/CLK delay 575.142 ps
      3.5 ps          clk:             -> CLKBUF1_2/A
    219.0 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_27/CLK

   setup at destination = 356.106

Path input pin clk to DFFSR_13/CLK delay 575.118 ps
      3.7 ps          clk:             -> CLKBUF1_1/A
    219.0 ps  clk_bF_buf4: CLKBUF1_1/Y ->  DFFSR_13/CLK

   setup at destination = 356.072

Path input pin clk to DFFSR_17/CLK delay 568.093 ps
      1.6 ps          clk:             -> CLKBUF1_3/A
    213.9 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_17/CLK

   setup at destination = 354.221

Path input pin clk to DFFSR_22/CLK delay 568.017 ps
      1.6 ps          clk:             -> CLKBUF1_3/A
    213.8 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_22/CLK

   setup at destination = 354.221

Path input pin clk to DFFSR_20/CLK delay 567.848 ps
      1.6 ps          clk:             -> CLKBUF1_3/A
    213.6 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_20/CLK

   setup at destination = 354.221

Path input pin clk to DFFSR_21/CLK delay 567.651 ps
      1.6 ps          clk:             -> CLKBUF1_3/A
    213.4 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_21/CLK

   setup at destination = 354.221

Path input pin clk to DFFSR_29/CLK delay 567.589 ps
      3.6 ps          clk:             -> CLKBUF1_5/A
    213.4 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_29/CLK

   setup at destination = 354.178

Path input pin clk to DFFSR_1/CLK delay 567.555 ps
      3.6 ps          clk:             -> CLKBUF1_5/A
    213.4 ps  clk_bF_buf0: CLKBUF1_5/Y ->   DFFSR_1/CLK

   setup at destination = 354.178

-----------------------------------------

Number of paths analyzed:  64

Top 20 minimum delay paths:
Path input pin clk to DFFSR_11/CLK delay 231.467 ps
      2.8 ps          clk:             -> CLKBUF1_4/A
    209.5 ps  clk_bF_buf1: CLKBUF1_4/Y ->  DFFSR_11/CLK

   hold at destination = 21.9486

Path input pin clk to DFFSR_9/CLK delay 231.484 ps
      2.8 ps          clk:             -> CLKBUF1_4/A
    209.5 ps  clk_bF_buf1: CLKBUF1_4/Y ->   DFFSR_9/CLK

   hold at destination = 21.9486

Path input pin clk to DFFSR_15/CLK delay 231.499 ps
      2.8 ps          clk:             -> CLKBUF1_4/A
    209.6 ps  clk_bF_buf1: CLKBUF1_4/Y ->  DFFSR_15/CLK

   hold at destination = 21.9486

Path input pin clk to DFFSR_10/CLK delay 231.51 ps
      2.8 ps          clk:             -> CLKBUF1_4/A
    209.6 ps  clk_bF_buf1: CLKBUF1_4/Y ->  DFFSR_10/CLK

   hold at destination = 21.9486

Path input pin clk to DFFSR_31/CLK delay 231.572 ps
      3.6 ps          clk:             -> CLKBUF1_5/A
    209.6 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_31/CLK

   hold at destination = 21.9493

Path input pin clk to DFFSR_32/CLK delay 231.579 ps
      3.6 ps          clk:             -> CLKBUF1_5/A
    209.6 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_32/CLK

   hold at destination = 21.9493

Path input pin clk to DFFSR_14/CLK delay 231.615 ps
      2.8 ps          clk:             -> CLKBUF1_4/A
    209.7 ps  clk_bF_buf1: CLKBUF1_4/Y ->  DFFSR_14/CLK

   hold at destination = 21.9486

Path input pin clk to DFFSR_18/CLK delay 231.656 ps
      1.6 ps          clk:             -> CLKBUF1_3/A
    209.7 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_18/CLK

   hold at destination = 21.9502

Path input pin clk to DFFSR_12/CLK delay 231.657 ps
      2.8 ps          clk:             -> CLKBUF1_4/A
    209.7 ps  clk_bF_buf1: CLKBUF1_4/Y ->  DFFSR_12/CLK

   hold at destination = 21.9486

Path input pin clk to DFFSR_3/CLK delay 231.854 ps
      3.6 ps          clk:             -> CLKBUF1_5/A
    209.9 ps  clk_bF_buf0: CLKBUF1_5/Y ->   DFFSR_3/CLK

   hold at destination = 21.9493

Path input pin clk to DFFSR_19/CLK delay 232.007 ps
      1.6 ps          clk:             -> CLKBUF1_3/A
    210.1 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_19/CLK

   hold at destination = 21.9502

Path input pin clk to DFFSR_30/CLK delay 232.083 ps
      3.6 ps          clk:             -> CLKBUF1_5/A
    210.1 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_30/CLK

   hold at destination = 21.9493

Path input pin clk to DFFSR_1/CLK delay 232.11 ps
      3.6 ps          clk:             -> CLKBUF1_5/A
    210.2 ps  clk_bF_buf0: CLKBUF1_5/Y ->   DFFSR_1/CLK

   hold at destination = 21.9493

Path input pin clk to DFFSR_29/CLK delay 232.144 ps
      3.6 ps          clk:             -> CLKBUF1_5/A
    210.2 ps  clk_bF_buf0: CLKBUF1_5/Y ->  DFFSR_29/CLK

   hold at destination = 21.9493

Path input pin clk to DFFSR_21/CLK delay 232.177 ps
      1.6 ps          clk:             -> CLKBUF1_3/A
    210.2 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_21/CLK

   hold at destination = 21.9502

Path input pin clk to DFFSR_20/CLK delay 232.374 ps
      1.6 ps          clk:             -> CLKBUF1_3/A
    210.4 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_20/CLK

   hold at destination = 21.9502

Path input pin clk to DFFSR_22/CLK delay 232.543 ps
      1.6 ps          clk:             -> CLKBUF1_3/A
    210.6 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_22/CLK

   hold at destination = 21.9502

Path input pin clk to DFFSR_17/CLK delay 232.619 ps
      1.6 ps          clk:             -> CLKBUF1_3/A
    210.7 ps  clk_bF_buf2: CLKBUF1_3/Y ->  DFFSR_17/CLK

   hold at destination = 21.9502

Path input pin clk to DFFSR_13/CLK delay 238.365 ps
      3.7 ps          clk:             -> CLKBUF1_1/A
    216.4 ps  clk_bF_buf4: CLKBUF1_1/Y ->  DFFSR_13/CLK

   hold at destination = 21.9882

Path input pin clk to DFFSR_27/CLK delay 238.366 ps
      3.5 ps          clk:             -> CLKBUF1_2/A
    216.4 ps  clk_bF_buf3: CLKBUF1_2/Y ->  DFFSR_27/CLK

   hold at destination = 21.9889

-----------------------------------------

