m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/prj/sim/behav
T_opt
!s110 1696744842
V8CaS^kFN;LiA_JL:o]cU01
04 20 4 work tb_hdmi_colorbar_top fast 0
04 7 4 usim GTP_GRS fast 0
=1-047c1648650d-6522458a-ba-2cf0
o-quiet -auto_acc_if_foreign -work work -L work -L usim -L adc -L ddrc -L ddrphy -L hsst_e2 -L iolhr_dft -L ipal_e1 -L pciegen2 +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vasyn_rst_syn
Z2 !s110 1696744840
!i10b 1
!s100 EOOCgTnZalXCJkaCUU5382
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IGo7DmRdP3iZ8gK[n]TX_A3
R0
w1662023934
8E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/asyn_rst_syn.v
FE:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/asyn_rst_syn.v
!i122 0
L0 23 29
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1696744840.000000
Z7 !s107 E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/sim/tb_hdmi_colorbar_top.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/video_driver.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/video_display.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/serializer_10_to_1.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/hdmi_colorbar_top.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/dvi_transmitter_top.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/dvi_encoder.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/asyn_rst_syn.v|
Z8 !s90 -reportprogress|300|-work|work|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/asyn_rst_syn.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/dvi_encoder.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/dvi_transmitter_top.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/hdmi_colorbar_top.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/serializer_10_to_1.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/video_display.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/video_driver.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v|E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/sim/tb_hdmi_colorbar_top.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vclk_wiz_0
R2
!i10b 1
!s100 kGR_<YgZ;AhfK>5j1Okz02
R3
Iz_KBS[kaF7TzhIlGkJSa;1
R0
w1696587756
8E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v
FE:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v
!i122 0
L0 18 263
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R1
vdvi_encoder
R2
!i10b 1
!s100 CXOen;k;7So;ine24YMkZ2
R3
IeK;iSBnG5znJ]0AYSW`<90
R0
w1662023961
8E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/dvi_encoder.v
FE:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/dvi_encoder.v
!i122 0
L0 21 134
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R1
vdvi_transmitter_top
R2
!i10b 1
!s100 jSYWz_Ha8a_kaCfGi9k8e1
R3
Ind`NHWmg[9AjbG>7liOXB1
R0
w1696732997
8E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/dvi_transmitter_top.v
FE:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/dvi_transmitter_top.v
!i122 0
L0 24 107
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R1
vhdmi_colorbar_top
R2
!i10b 1
!s100 h@Wl3IBIAe4aNVN8SbZac3
R3
IVR9Z;Z>bB9CA1FXaVUV??2
R0
w1696590103
8E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/hdmi_colorbar_top.v
FE:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/hdmi_colorbar_top.v
!i122 0
L0 23 82
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R1
vserializer_10_to_1
R2
!i10b 1
!s100 MG]X>9XGR[ame4Y1o:?1m3
R3
I`lLegWPaoO3>TK2?hX?ba3
R0
w1694598371
8E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/serializer_10_to_1.v
FE:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/serializer_10_to_1.v
!i122 0
L0 25 113
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R1
vtb_hdmi_colorbar_top
R2
!i10b 1
!s100 9Rl3z1F=EZYTjQl?6Pgdb3
R3
IhglVId_3];ZM53KU:g:?A2
R0
w1696732738
8E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/sim/tb_hdmi_colorbar_top.v
FE:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/sim/tb_hdmi_colorbar_top.v
!i122 0
L0 3 35
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R1
vvideo_display
R2
!i10b 1
!s100 2_cJ8b:X84TR6@zzT5Lci2
R3
IK<I8Z6AQEee61aJe78_hB1
R0
w1696589938
8E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/video_display.v
FE:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/video_display.v
!i122 0
L0 23 42
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R1
vvideo_driver
R2
!i10b 1
!s100 UAJEISIadjnl8o_e2]MQH3
R3
IX=I:5Rahz[zgGfACG=ZjO2
R0
w1696590245
8E:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/video_driver.v
FE:/Document/FPGA/PGL/PGL50G/Test program/hdmi_colorbar/rtl/video_driver.v
!i122 0
L0 24 117
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R1
