#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1286435a0 .scope module, "testbench" "testbench" 2 89;
 .timescale -9 -11;
P_0x128665220 .param/l "DATA_W" 0 2 93, +C4<000000000000000000000000000010000>;
P_0x128665260 .param/l "FRAC_W" 0 2 92, +C4<00000000000000000000000000001010>;
P_0x1286652a0 .param/l "INST_W" 0 2 90, +C4<00000000000000000000000000000100>;
P_0x1286652e0 .param/l "INT_W" 0 2 91, +C4<00000000000000000000000000000110>;
v0x128679c90_0 .net "busy", 0 0, v0x128678b30_0;  1 drivers
v0x128679d40_0 .net "clk", 0 0, v0x128679890_0;  1 drivers
v0x128679e10_0 .var/i "errors", 31 0;
v0x128679ea0 .array "golden_data", 39 0, 15 0;
v0x128679f40_0 .var/i "i", 31 0;
v0x12867a030_0 .var "idata_a", 15 0;
v0x12867a0d0_0 .var "idata_b", 15 0;
v0x12867a180_0 .var "in_valid", 0 0;
v0x12867a230 .array "input_data", 39 0, 35 0;
v0x12867a340_0 .var/i "input_end", 31 0;
v0x12867a3e0_0 .var "inst", 3 0;
v0x12867a4a0_0 .var/i "j", 31 0;
v0x12867a530_0 .var/i "k", 31 0;
v0x12867a5c0_0 .net "odata", 15 0, v0x128678bd0_0;  1 drivers
v0x12867a670 .array "out_ram", 39 0, 15 0;
v0x12867a700_0 .net "out_valid", 0 0, v0x128678e60_0;  1 drivers
v0x12867a7b0_0 .var/i "output_end", 31 0;
v0x12867a950_0 .net "rst_n", 0 0, v0x1286799d0_0;  1 drivers
v0x12867aa20_0 .var/i "total_errors", 31 0;
v0x12867aab0 .array "valid_seq", 59 0, 0 0;
E_0x12862c0e0 .event anyedge, v0x12867a340_0, v0x12867a7b0_0;
E_0x128607ba0 .event negedge, v0x128677ea0_0;
E_0x12862d390 .event posedge, v0x128677ea0_0;
E_0x12862c530 .event anyedge, v0x1286781f0_0;
S_0x128650cb0 .scope module, "u_alu" "alu" 2 130, 3 1 0, S_0x1286435a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_in_valid";
    .port_info 3 /OUTPUT 1 "o_busy";
    .port_info 4 /INPUT 4 "i_inst";
    .port_info 5 /INPUT 16 "i_data_a";
    .port_info 6 /INPUT 16 "i_data_b";
    .port_info 7 /OUTPUT 1 "o_out_valid";
    .port_info 8 /OUTPUT 16 "o_data";
P_0x12880f000 .param/l "ADD" 1 3 20, C4<0000>;
P_0x12880f040 .param/l "CLZ" 1 3 27, C4<0111>;
P_0x12880f080 .param/l "CNT_W" 1 3 34, +C4<00000000000000000000000000000100>;
P_0x12880f0c0 .param/l "DATA_W" 0 3 5, +C4<000000000000000000000000000010000>;
P_0x12880f100 .param/l "FINAL_TRANS_COUNT" 1 3 33, +C4<00000000000000000000000000001000>;
P_0x12880f140 .param/l "FRAC_W" 0 3 4, +C4<00000000000000000000000000001010>;
P_0x12880f180 .param/l "GRAY" 1 3 24, C4<0100>;
P_0x12880f1c0 .param/l "INST_W" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x12880f200 .param/l "INT_W" 0 3 3, +C4<00000000000000000000000000000110>;
P_0x12880f240 .param/l "LRCW" 1 3 25, C4<0101>;
P_0x12880f280 .param/l "MAC" 1 3 22, C4<0010>;
P_0x12880f2c0 .param/l "MAX_VAL" 1 3 31, C4<0111111111111111>;
P_0x12880f300 .param/l "MIN_VAL" 1 3 32, C4<1000000000000000>;
P_0x12880f340 .param/l "RM4" 1 3 28, C4<1000>;
P_0x12880f380 .param/l "ROT" 1 3 26, C4<0110>;
P_0x12880f3c0 .param/l "SIN" 1 3 23, C4<0011>;
P_0x12880f400 .param/l "SUB" 1 3 21, C4<0001>;
P_0x12880f440 .param/l "TRANS" 1 3 29, C4<1001>;
L_0x12867ac20 .functor AND 1, L_0x12867ab40, v0x128678290_0, C4<1>, C4<1>;
L_0x12867b110 .functor OR 1, L_0x12867adb0, L_0x12867afd0, C4<0>, C4<0>;
L_0x12867b360 .functor AND 1, L_0x12867b110, L_0x12867b220, C4<1>, C4<1>;
L_0x12867bb10 .functor AND 1, L_0x12867b990, v0x12867a180_0, C4<1>, C4<1>;
L_0x12867bbc0 .functor AND 1, L_0x12867bb10, L_0x12867b620, C4<1>, C4<1>;
L_0x12867bdc0 .functor AND 1, L_0x12867bbc0, L_0x12867bce0, C4<1>, C4<1>;
L_0x12867c0e0 .functor OR 1, L_0x12867b360, L_0x12867c040, C4<0>, C4<0>;
L_0x12867c1d0 .functor AND 1, L_0x12867bf30, L_0x12867c0e0, C4<1>, C4<1>;
L_0x12867c4c0 .functor AND 1, L_0x12867c2c0, L_0x12867c420, C4<1>, C4<1>;
L_0x12867c600 .functor AND 1, L_0x12867c4c0, v0x128678b30_0, C4<1>, C4<1>;
L_0x12867c6f0 .functor OR 1, L_0x12867c600, L_0x12867c1d0, C4<0>, C4<0>;
L_0x12867d250 .functor XNOR 1, L_0x12867d000, L_0x12867d0a0, C4<0>, C4<0>;
L_0x12867d460 .functor XOR 1, L_0x12867d620, L_0x12867d7f0, C4<0>, C4<0>;
L_0x12867d940 .functor AND 1, L_0x12867d460, L_0x12867d250, C4<1>, C4<1>;
L_0x12867f0f0 .functor XOR 1, L_0x12867ed30, L_0x12867edd0, C4<0>, C4<0>;
L_0x12867efd0 .functor BUFZ 16, L_0x12867dad0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x12867f080 .functor AND 1, L_0x12867f510, v0x12867a180_0, C4<1>, C4<1>;
L_0x12867f360 .functor AND 1, L_0x12867f080, L_0x12867f680, C4<1>, C4<1>;
L_0x12867f720 .functor AND 1, L_0x12867f8e0, v0x12867a180_0, C4<1>, C4<1>;
L_0x12867f850 .functor AND 1, L_0x12867f720, L_0x12867fbf0, C4<1>, C4<1>;
L_0x12867f980 .functor AND 1, L_0x12867b870, v0x128678b30_0, C4<1>, C4<1>;
L_0x12867ff50 .functor OR 1, L_0x12867fcd0, L_0x12867f980, C4<0>, C4<0>;
L_0x12867fb80 .functor AND 1, L_0x12867f850, L_0x12867ff50, C4<1>, C4<1>;
L_0x128680180 .functor AND 1, L_0x12867fa70, v0x128678b30_0, C4<1>, C4<1>;
L_0x12867fd70 .functor AND 1, L_0x128680330, L_0x12867b870, C4<1>, C4<1>;
L_0x128680040 .functor AND 1, L_0x12867fd70, L_0x12867feb0, C4<1>, C4<1>;
L_0x128680640 .functor OR 1, L_0x128680180, L_0x128680040, C4<0>, C4<0>;
L_0x130088010 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x128673b20_0 .net/2u *"_ivl_0", 3 0, L_0x130088010;  1 drivers
v0x128673bd0_0 .net *"_ivl_100", 16 0, L_0x12867d2c0;  1 drivers
L_0x1300883b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128673c80_0 .net *"_ivl_103", 0 0, L_0x1300883b8;  1 drivers
v0x128673d40_0 .net *"_ivl_104", 16 0, L_0x12867d3a0;  1 drivers
L_0x130088400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128673df0_0 .net *"_ivl_107", 0 0, L_0x130088400;  1 drivers
v0x128673ee0_0 .net *"_ivl_11", 4 0, L_0x12867aed0;  1 drivers
v0x128673f90_0 .net *"_ivl_111", 0 0, L_0x12867d620;  1 drivers
v0x128674040_0 .net *"_ivl_113", 0 0, L_0x12867d7f0;  1 drivers
v0x1286740f0_0 .net *"_ivl_114", 0 0, L_0x12867d460;  1 drivers
v0x128674200_0 .net *"_ivl_119", 0 0, L_0x12867d9f0;  1 drivers
L_0x130088058 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x1286742a0_0 .net/2u *"_ivl_12", 4 0, L_0x130088058;  1 drivers
v0x128674350_0 .net *"_ivl_121", 15 0, L_0x12867dbd0;  1 drivers
L_0x130088448 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128674400_0 .net/2u *"_ivl_122", 15 0, L_0x130088448;  1 drivers
L_0x130088490 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x1286744b0_0 .net/2u *"_ivl_124", 15 0, L_0x130088490;  1 drivers
v0x128674560_0 .net *"_ivl_126", 15 0, L_0x12867dd70;  1 drivers
v0x128674610_0 .net *"_ivl_135", 0 0, L_0x12867e120;  1 drivers
v0x1286746c0_0 .net *"_ivl_139", 0 0, L_0x12867e370;  1 drivers
v0x128674850_0 .net *"_ivl_14", 0 0, L_0x12867afd0;  1 drivers
v0x1286748e0_0 .net *"_ivl_142", 16 0, L_0x12867e550;  1 drivers
L_0x1300884d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128674980_0 .net *"_ivl_145", 0 0, L_0x1300884d8;  1 drivers
v0x128674a30_0 .net *"_ivl_146", 16 0, L_0x12867e450;  1 drivers
L_0x130088520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128674ae0_0 .net *"_ivl_149", 0 0, L_0x130088520;  1 drivers
v0x128674b90_0 .net *"_ivl_151", 16 0, L_0x12867e7c0;  1 drivers
v0x128674c40_0 .net *"_ivl_154", 7 0, L_0x12867e630;  1 drivers
L_0x130088568 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x128674cf0_0 .net *"_ivl_156", 8 0, L_0x130088568;  1 drivers
v0x128674da0_0 .net *"_ivl_159", 15 0, L_0x12867e8e0;  1 drivers
L_0x1300885b0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128674e50_0 .net/2u *"_ivl_160", 14 0, L_0x1300885b0;  1 drivers
v0x128674f00_0 .net *"_ivl_163", 0 0, L_0x12867ec90;  1 drivers
v0x128674fb0_0 .net *"_ivl_164", 15 0, L_0x12867eb20;  1 drivers
v0x128675060_0 .net *"_ivl_169", 0 0, L_0x12867ed30;  1 drivers
v0x128675110_0 .net *"_ivl_17", 0 0, L_0x12867b110;  1 drivers
v0x1286751b0_0 .net *"_ivl_171", 0 0, L_0x12867edd0;  1 drivers
v0x128675260_0 .net *"_ivl_172", 0 0, L_0x12867f0f0;  1 drivers
v0x128674770_0 .net *"_ivl_175", 15 0, L_0x12867f220;  1 drivers
L_0x1300880a0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x1286754f0_0 .net/2u *"_ivl_18", 3 0, L_0x1300880a0;  1 drivers
v0x128675580_0 .net *"_ivl_181", 0 0, L_0x12867f510;  1 drivers
v0x128675610_0 .net *"_ivl_183", 0 0, L_0x12867f080;  1 drivers
L_0x1300885f8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x1286756b0_0 .net/2u *"_ivl_184", 3 0, L_0x1300885f8;  1 drivers
v0x128675760_0 .net *"_ivl_186", 0 0, L_0x12867f680;  1 drivers
v0x128675800_0 .net *"_ivl_193", 0 0, L_0x12867f8e0;  1 drivers
v0x1286758a0_0 .net *"_ivl_195", 0 0, L_0x12867f720;  1 drivers
L_0x130088640 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x128675940_0 .net/2u *"_ivl_196", 3 0, L_0x130088640;  1 drivers
v0x1286759f0_0 .net *"_ivl_198", 0 0, L_0x12867fbf0;  1 drivers
v0x128675a90_0 .net *"_ivl_2", 0 0, L_0x12867ab40;  1 drivers
v0x128675b30_0 .net *"_ivl_20", 0 0, L_0x12867b220;  1 drivers
v0x128675bd0_0 .net *"_ivl_201", 0 0, L_0x12867f850;  1 drivers
v0x128675c70_0 .net *"_ivl_203", 0 0, L_0x12867fcd0;  1 drivers
v0x128675d10_0 .net *"_ivl_205", 0 0, L_0x12867f980;  1 drivers
v0x128675db0_0 .net *"_ivl_207", 0 0, L_0x12867ff50;  1 drivers
L_0x130088688 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x128675e50_0 .net/2u *"_ivl_210", 3 0, L_0x130088688;  1 drivers
v0x128675f00_0 .net *"_ivl_212", 0 0, L_0x12867fa70;  1 drivers
v0x128675fa0_0 .net *"_ivl_215", 0 0, L_0x128680180;  1 drivers
L_0x1300886d0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x128676040_0 .net/2u *"_ivl_216", 3 0, L_0x1300886d0;  1 drivers
v0x1286760f0_0 .net *"_ivl_218", 0 0, L_0x128680330;  1 drivers
v0x128676190_0 .net *"_ivl_221", 0 0, L_0x12867fd70;  1 drivers
v0x128676230_0 .net *"_ivl_223", 0 0, L_0x12867feb0;  1 drivers
v0x1286762d0_0 .net *"_ivl_225", 0 0, L_0x128680040;  1 drivers
v0x128676370_0 .net *"_ivl_24", 31 0, L_0x12867b450;  1 drivers
L_0x1300880e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128676420_0 .net *"_ivl_27", 27 0, L_0x1300880e8;  1 drivers
L_0x130088130 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x1286764d0_0 .net/2u *"_ivl_28", 31 0, L_0x130088130;  1 drivers
v0x128676580_0 .net *"_ivl_32", 31 0, L_0x12867b740;  1 drivers
L_0x130088178 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128676630_0 .net *"_ivl_35", 27 0, L_0x130088178;  1 drivers
L_0x1300881c0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1286766e0_0 .net/2u *"_ivl_36", 31 0, L_0x1300881c0;  1 drivers
L_0x130088208 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x128676790_0 .net/2u *"_ivl_40", 3 0, L_0x130088208;  1 drivers
v0x128676840_0 .net *"_ivl_42", 0 0, L_0x12867b990;  1 drivers
v0x128675300_0 .net *"_ivl_45", 0 0, L_0x12867bb10;  1 drivers
v0x1286753a0_0 .net *"_ivl_47", 0 0, L_0x12867bbc0;  1 drivers
v0x128675440_0 .net *"_ivl_49", 0 0, L_0x12867bce0;  1 drivers
L_0x130088250 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x1286768d0_0 .net/2u *"_ivl_52", 3 0, L_0x130088250;  1 drivers
v0x128676970_0 .net *"_ivl_54", 0 0, L_0x12867bf30;  1 drivers
v0x128676a10_0 .net *"_ivl_57", 0 0, L_0x12867c040;  1 drivers
v0x128676ab0_0 .net *"_ivl_59", 0 0, L_0x12867c0e0;  1 drivers
L_0x130088298 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x128676b50_0 .net/2u *"_ivl_62", 3 0, L_0x130088298;  1 drivers
v0x128676c00_0 .net *"_ivl_64", 0 0, L_0x12867c2c0;  1 drivers
v0x128676ca0_0 .net *"_ivl_67", 0 0, L_0x12867c420;  1 drivers
v0x128676d40_0 .net *"_ivl_69", 0 0, L_0x12867c4c0;  1 drivers
v0x128676de0_0 .net *"_ivl_7", 3 0, L_0x12867acd0;  1 drivers
L_0x1300882e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x128676e90_0 .net/2u *"_ivl_74", 3 0, L_0x1300882e0;  1 drivers
v0x128676f40_0 .net *"_ivl_76", 0 0, L_0x12867c820;  1 drivers
v0x128676fe0_0 .net *"_ivl_8", 0 0, L_0x12867adb0;  1 drivers
L_0x130088328 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x128677080_0 .net/2u *"_ivl_80", 3 0, L_0x130088328;  1 drivers
v0x128677130_0 .net *"_ivl_82", 0 0, L_0x12867ca70;  1 drivers
v0x1286771d0_0 .net *"_ivl_85", 15 0, L_0x12867cbf0;  1 drivers
L_0x130088370 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x128677280_0 .net/2u *"_ivl_86", 3 0, L_0x130088370;  1 drivers
v0x128677330_0 .net *"_ivl_88", 0 0, L_0x12867cc90;  1 drivers
v0x1286773d0_0 .net *"_ivl_90", 15 0, L_0x12867cb50;  1 drivers
v0x128677480_0 .var "a_reg", 15 0;
v0x128677530_0 .net "a_sign", 0 0, L_0x12867d000;  1 drivers
v0x1286775d0_0 .var "ab_reg", 15 0;
v0x128677680_0 .net "ab_reg_in", 15 0, L_0x12867f2c0;  1 drivers
v0x128677730_0 .net "add_in_a", 15 0, L_0x12867c9d0;  1 drivers
v0x1286777e0_0 .net "add_in_b", 15 0, L_0x12867cea0;  1 drivers
v0x128677890_0 .net "add_out", 15 0, L_0x12867dad0;  1 drivers
v0x128677940_0 .var "b_reg", 15 0;
v0x1286779f0_0 .net "b_sign", 0 0, L_0x12867d0a0;  1 drivers
v0x128677a90_0 .net "comp_i_data_a", 15 0, L_0x12867df20;  1 drivers
v0x128677b40_0 .net "comp_i_data_b", 15 0, L_0x12867de10;  1 drivers
v0x128677bf0_0 .var "data_acc", 15 0;
v0x128677ca0_0 .net "data_acc_in", 15 0, L_0x12867efd0;  1 drivers
v0x128677d50_0 .net "data_acc_update", 0 0, L_0x12867ac20;  1 drivers
v0x128677df0_0 .var "gray_out", 15 0;
v0x128677ea0_0 .net "i_clk", 0 0, v0x128679890_0;  alias, 1 drivers
v0x128677f40_0 .net/s "i_data_a", 15 0, v0x12867a030_0;  1 drivers
v0x128677ff0_0 .net/s "i_data_b", 15 0, v0x12867a0d0_0;  1 drivers
v0x1286780a0_0 .net "i_in_valid", 0 0, v0x12867a180_0;  1 drivers
v0x128678140_0 .net "i_inst", 3 0, v0x12867a3e0_0;  1 drivers
v0x1286781f0_0 .net "i_rst_n", 0 0, v0x1286799d0_0;  alias, 1 drivers
v0x128678290_0 .var "in_valid_reg", 0 0;
v0x128678330_0 .var "inst_reg_1", 3 0;
v0x1286783e0_0 .var "inst_reg_2", 3 0;
v0x128678490_0 .net "is_final_rot_count", 0 0, L_0x12867b360;  1 drivers
v0x128678530_0 .net "is_final_trans_count", 0 0, L_0x12867b870;  1 drivers
v0x1286785d0_0 .net "is_finalm1_trans_count", 0 0, L_0x12867b620;  1 drivers
v0x128678670_0 .net "lrcw_out", 15 0, L_0x12867f410;  1 drivers
v0x128678720_0 .var "matrix_flat", 127 0;
v0x1286787d0_0 .net "matrix_out_update", 0 0, L_0x128680640;  1 drivers
v0x128678870_0 .net "mult_full", 16 0, L_0x12867ea40;  1 drivers
v0x128678920_0 .net "mult_in_a", 15 0, L_0x12867e000;  1 drivers
v0x1286789d0_0 .net "mult_in_b", 15 0, L_0x12867e1c0;  1 drivers
v0x128678a80_0 .net "mult_out_round", 15 0, L_0x12867ebc0;  1 drivers
v0x128678b30_0 .var "o_busy", 0 0;
v0x128678bd0_0 .var "o_data", 15 0;
v0x128678c80_0 .net "o_data_update", 0 0, L_0x12867c6f0;  1 drivers
v0x128678d20_0 .net "o_data_update_rot", 0 0, L_0x12867c1d0;  1 drivers
v0x128678dc0_0 .net "o_data_update_trans", 0 0, L_0x12867c600;  1 drivers
v0x128678e60_0 .var "o_out_valid", 0 0;
v0x128678f00_0 .net "overflow", 0 0, L_0x12867d940;  1 drivers
v0x128678fa0_0 .var "rm4_out", 15 0;
v0x128679050_0 .var "rot_count", 3 0;
v0x128679100_0 .var "rot_out", 15 0;
v0x1286791b0_0 .net "rot_start", 0 0, L_0x12867f360;  1 drivers
v0x128679250_0 .net "sign_eq", 0 0, L_0x12867d250;  1 drivers
v0x1286792f0_0 .net "sum", 16 0, L_0x12867d180;  1 drivers
v0x1286793a0_0 .var "trans_count", 3 0;
v0x128679450_0 .var "trans_out", 15 0;
v0x128679500_0 .net "trans_ready", 0 0, L_0x12867bdc0;  1 drivers
v0x1286795a0_0 .net "trans_start", 0 0, L_0x12867fb80;  1 drivers
E_0x128609790/0 .event negedge, v0x1286781f0_0;
E_0x128609790/1 .event posedge, v0x128677ea0_0;
E_0x128609790 .event/or E_0x128609790/0, E_0x128609790/1;
E_0x12860bac0 .event anyedge, v0x128678720_0;
E_0x12860bd50 .event anyedge, v0x128677480_0, v0x128677940_0;
E_0x12860dd20 .event anyedge, v0x128677480_0;
L_0x12867ab40 .cmp/eq 4, v0x128678330_0, L_0x130088010;
L_0x12867acd0 .part v0x128677940_0, 0, 4;
L_0x12867adb0 .cmp/eq 4, v0x128679050_0, L_0x12867acd0;
L_0x12867aed0 .part v0x128677940_0, 0, 5;
L_0x12867afd0 .cmp/eq 5, L_0x12867aed0, L_0x130088058;
L_0x12867b220 .cmp/eq 4, v0x128678330_0, L_0x1300880a0;
L_0x12867b450 .concat [ 4 28 0 0], v0x1286793a0_0, L_0x1300880e8;
L_0x12867b620 .cmp/eq 32, L_0x12867b450, L_0x130088130;
L_0x12867b740 .concat [ 4 28 0 0], v0x1286793a0_0, L_0x130088178;
L_0x12867b870 .cmp/eq 32, L_0x12867b740, L_0x1300881c0;
L_0x12867b990 .cmp/eq 4, v0x12867a3e0_0, L_0x130088208;
L_0x12867bce0 .reduce/nor v0x128678b30_0;
L_0x12867bf30 .cmp/eq 4, v0x128678330_0, L_0x130088250;
L_0x12867c040 .reduce/nor v0x128678b30_0;
L_0x12867c2c0 .cmp/eq 4, v0x1286783e0_0, L_0x130088298;
L_0x12867c420 .reduce/nor L_0x12867b870;
L_0x12867c820 .cmp/eq 4, v0x128678330_0, L_0x1300882e0;
L_0x12867c9d0 .functor MUXZ 16, v0x128677480_0, v0x128677bf0_0, L_0x12867c820, C4<>;
L_0x12867ca70 .cmp/eq 4, v0x128678330_0, L_0x130088328;
L_0x12867cbf0 .ufunc/vec4 TD_testbench.u_alu.twos_complement, 16, v0x128677940_0 (v0x1286739c0_0) S_0x128673800;
L_0x12867cc90 .cmp/eq 4, v0x128678330_0, L_0x130088370;
L_0x12867cb50 .functor MUXZ 16, v0x128677940_0, v0x1286775d0_0, L_0x12867cc90, C4<>;
L_0x12867cea0 .functor MUXZ 16, L_0x12867cb50, L_0x12867cbf0, L_0x12867ca70, C4<>;
L_0x12867d000 .part L_0x12867c9d0, 15, 1;
L_0x12867d0a0 .part L_0x12867cea0, 15, 1;
L_0x12867d2c0 .concat [ 16 1 0 0], L_0x12867c9d0, L_0x1300883b8;
L_0x12867d3a0 .concat [ 16 1 0 0], L_0x12867cea0, L_0x130088400;
L_0x12867d180 .arith/sum 17, L_0x12867d2c0, L_0x12867d3a0;
L_0x12867d620 .part L_0x12867d180, 16, 1;
L_0x12867d7f0 .part L_0x12867d180, 15, 1;
L_0x12867d9f0 .reduce/nor L_0x12867d940;
L_0x12867dbd0 .part L_0x12867d180, 0, 16;
L_0x12867dd70 .functor MUXZ 16, L_0x130088490, L_0x130088448, L_0x12867d000, C4<>;
L_0x12867dad0 .functor MUXZ 16, L_0x12867dd70, L_0x12867dbd0, L_0x12867d9f0, C4<>;
L_0x12867df20 .ufunc/vec4 TD_testbench.u_alu.twos_complement, 16, v0x12867a030_0 (v0x1286739c0_0) S_0x128673800;
L_0x12867de10 .ufunc/vec4 TD_testbench.u_alu.twos_complement, 16, v0x12867a0d0_0 (v0x1286739c0_0) S_0x128673800;
L_0x12867e120 .part v0x12867a030_0, 15, 1;
L_0x12867e000 .functor MUXZ 16, v0x12867a030_0, L_0x12867df20, L_0x12867e120, C4<>;
L_0x12867e370 .part v0x12867a0d0_0, 15, 1;
L_0x12867e1c0 .functor MUXZ 16, v0x12867a0d0_0, L_0x12867de10, L_0x12867e370, C4<>;
L_0x12867e550 .concat [ 16 1 0 0], L_0x12867e000, L_0x1300884d8;
L_0x12867e450 .concat [ 16 1 0 0], L_0x12867e1c0, L_0x130088520;
L_0x12867e7c0 .arith/mult 17, L_0x12867e550, L_0x12867e450;
L_0x12867e630 .part L_0x12867e7c0, 9, 8;
L_0x12867ea40 .concat [ 8 9 0 0], L_0x12867e630, L_0x130088568;
L_0x12867e8e0 .part L_0x12867ea40, 1, 16;
L_0x12867ec90 .part L_0x12867ea40, 0, 1;
L_0x12867eb20 .concat [ 1 15 0 0], L_0x12867ec90, L_0x1300885b0;
L_0x12867ebc0 .arith/sum 16, L_0x12867e8e0, L_0x12867eb20;
L_0x12867ed30 .part v0x12867a030_0, 15, 1;
L_0x12867edd0 .part v0x12867a0d0_0, 15, 1;
L_0x12867f220 .ufunc/vec4 TD_testbench.u_alu.twos_complement, 16, L_0x12867ebc0 (v0x1286739c0_0) S_0x128673800;
L_0x12867f2c0 .functor MUXZ 16, L_0x12867ebc0, L_0x12867f220, L_0x12867f0f0, C4<>;
L_0x12867f510 .reduce/nor v0x128678b30_0;
L_0x12867f680 .cmp/eq 4, v0x12867a3e0_0, L_0x1300885f8;
L_0x12867f410 .ufunc/vec4 TD_testbench.u_alu.grp16, 16, v0x128677480_0, v0x128677940_0 (v0x128673460_0, v0x128673500_0) S_0x128672f50;
L_0x12867f8e0 .reduce/nor v0x128678b30_0;
L_0x12867fbf0 .cmp/eq 4, v0x12867a3e0_0, L_0x130088640;
L_0x12867fcd0 .reduce/nor L_0x12867b870;
L_0x12867fa70 .cmp/eq 4, v0x1286783e0_0, L_0x130088688;
L_0x128680330 .cmp/eq 4, v0x128678330_0, L_0x1300886d0;
L_0x12867feb0 .reduce/nor v0x128678b30_0;
S_0x12864f7d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 157, 3 157 0, S_0x128650cb0;
 .timescale 0 0;
v0x128663260_0 .var/i "i", 31 0;
S_0x128672500 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 167, 3 167 0, S_0x128650cb0;
 .timescale 0 0;
v0x1286726d0_0 .var/i "i", 31 0;
S_0x128672780 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 190, 3 190 0, S_0x128650cb0;
 .timescale 0 0;
v0x128672960_0 .var/i "j", 31 0;
S_0x128672a10 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 196, 3 196 0, S_0x128650cb0;
 .timescale 0 0;
v0x128672bd0_0 .var/i "i", 31 0;
S_0x128672c90 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 225, 3 225 0, S_0x128650cb0;
 .timescale 0 0;
v0x128672e90_0 .var/i "i", 31 0;
S_0x128672f50 .scope function.vec4.s16, "grp16" "grp16" 3 456, 3 456 0, S_0x128650cb0;
 .timescale 0 0;
; Variable grp16 is vec4 return value of scope S_0x128672f50
v0x128673460_0 .var "grp_a_reg", 15 0;
v0x128673500_0 .var "grp_b_reg", 15 0;
v0x1286735b0_0 .var/i "left_pos", 31 0;
v0x128673660_0 .var/i "right_pos", 31 0;
v0x128673750_0 .var "temp", 15 0;
TD_testbench.u_alu.grp16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1286735b0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x128673660_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x128673750_0, 0, 16;
    %fork t_1, S_0x128673110;
    %jmp t_0;
    .scope S_0x128673110;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1286732e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1286732e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x128673500_0;
    %load/vec4 v0x1286732e0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x128673460_0;
    %load/vec4 v0x1286732e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x1286735b0_0;
    %store/vec4 v0x128673750_0, 4, 1;
    %load/vec4 v0x1286735b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1286735b0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x128673460_0;
    %load/vec4 v0x1286732e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x128673660_0;
    %store/vec4 v0x128673750_0, 4, 1;
    %load/vec4 v0x128673660_0;
    %subi 1, 0, 32;
    %store/vec4 v0x128673660_0, 0, 32;
T_0.3 ;
    %load/vec4 v0x1286732e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1286732e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x128672f50;
t_0 %join;
    %load/vec4 v0x128673750_0;
    %ret/vec4 0, 0, 16;  Assign to grp16 (store_vec4_to_lval)
    %end;
S_0x128673110 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 466, 3 466 0, S_0x128672f50;
 .timescale 0 0;
v0x1286732e0_0 .var/i "i", 31 0;
S_0x128673800 .scope function.vec4.u16, "twos_complement" "twos_complement" 3 450, 3 450 0, S_0x128650cb0;
 .timescale 0 0;
v0x1286739c0_0 .var/s "in_data", 15 0;
; Variable twos_complement is vec4 return value of scope S_0x128673800
TD_testbench.u_alu.twos_complement ;
    %load/vec4 v0x1286739c0_0;
    %inv;
    %addi 1, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to twos_complement (store_vec4_to_lval)
    %end;
S_0x128679720 .scope module, "u_clk_gen" "clk_gen" 2 124, 2 290 0, S_0x1286435a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "rst_n";
v0x128679890_0 .var "clk", 0 0;
v0x128679940_0 .var "rst", 0 0;
v0x1286799d0_0 .var "rst_n", 0 0;
S_0x128679ad0 .scope task, "validate" "validate" 2 257, 2 257 0, S_0x1286435a0;
 .timescale -9 -11;
TD_testbench.validate ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12867aa20_0, 0, 32;
    %vpi_call 2 259 "$display", "===============================================================================" {0 0 0};
    %vpi_call 2 260 "$display", "Instruction: %b", &APV<v0x12867a230, 0, 32, 4> {0 0 0};
    %vpi_call 2 261 "$display", "===============================================================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128679e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128679f40_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x128679f40_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_2.5, 5;
    %ix/getv/s 4, v0x128679f40_0;
    %load/vec4a v0x128679ea0, 4;
    %ix/getv/s 4, v0x128679f40_0;
    %load/vec4a v0x12867a670, 4;
    %cmp/ne;
    %jmp/0xz  T_2.6, 6;
    %vpi_call 2 266 "$display", "[ERROR  ]   [%d] Your Result:%16b Golden:%16b", v0x128679f40_0, &A<v0x12867a670, v0x128679f40_0 >, &A<v0x128679ea0, v0x128679f40_0 > {0 0 0};
    %load/vec4 v0x128679e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x128679e10_0, 0, 32;
    %jmp T_2.7;
T_2.6 ;
    %vpi_call 2 270 "$display", "[CORRECT]   [%d] Your Result:%16b Golden:%16b", v0x128679f40_0, &A<v0x12867a670, v0x128679f40_0 >, &A<v0x128679ea0, v0x128679f40_0 > {0 0 0};
T_2.7 ;
    %load/vec4 v0x128679f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x128679f40_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0x128679e10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %vpi_call 2 273 "$display", "Data             [PASS]" {0 0 0};
    %jmp T_2.9;
T_2.8 ;
    %vpi_call 2 275 "$display", "Data             [FAIL]" {0 0 0};
T_2.9 ;
    %load/vec4 v0x12867aa20_0;
    %load/vec4 v0x128679e10_0;
    %add;
    %store/vec4 v0x12867aa20_0, 0, 32;
    %load/vec4 v0x12867aa20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %vpi_call 2 279 "$display", ">>> Congratulation! All result are correct" {0 0 0};
    %jmp T_2.11;
T_2.10 ;
    %vpi_call 2 281 "$display", ">>> There are %d errors QQ", v0x12867aa20_0 {0 0 0};
T_2.11 ;
    %vpi_call 2 283 "$display", "===============================================================================" {0 0 0};
    %end;
    .scope S_0x128679720;
T_3 ;
    %delay 500, 0;
    %load/vec4 v0x128679890_0;
    %inv;
    %store/vec4 v0x128679890_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x128679720;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128679890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128679940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1286799d0_0, 0, 1;
    %delay 250, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x128679940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1286799d0_0, 0, 1;
    %delay 1750, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x128679940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1286799d0_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 303 "$display", "Error! Time limit exceeded!" {0 0 0};
    %vpi_call 2 304 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x128650cb0;
T_5 ;
    %wait E_0x128609790;
    %load/vec4 v0x1286781f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128678b30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1286791b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.4, 8;
    %load/vec4 v0x128679500_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.4;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x128678b30_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x128678490_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.7, 8;
    %load/vec4 v0x128678530_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.8, 10;
    %load/vec4 v0x128678b30_0;
    %and;
T_5.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.7;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128678b30_0, 0;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x128650cb0;
T_6 ;
    %wait E_0x128609790;
    %load/vec4 v0x1286781f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x128679100_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1286791b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x128677f40_0;
    %assign/vec4 v0x128679100_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x128678b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x128679100_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x128679100_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x128679100_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x128650cb0;
T_7 ;
    %wait E_0x128609790;
    %load/vec4 v0x1286781f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x128679050_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x128678490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x128679050_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1286791b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x128679050_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x128678b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x128679050_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x128679050_0, 0;
T_7.6 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x128650cb0;
T_8 ;
    %wait E_0x12860dd20;
    %fork t_3, S_0x12864f7d0;
    %jmp t_2;
    .scope S_0x12864f7d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128663260_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x128663260_0;
    %pad/s 33;
    %cmpi/s 15, 0, 33;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x128677480_0;
    %load/vec4 v0x128663260_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x128677480_0;
    %load/vec4 v0x128663260_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x128663260_0;
    %store/vec4 v0x128677df0_0, 4, 1;
    %load/vec4 v0x128663260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x128663260_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_0x128650cb0;
t_2 %join;
    %load/vec4 v0x128677480_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128677df0_0, 4, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x128650cb0;
T_9 ;
    %wait E_0x12860bd50;
    %fork t_5, S_0x128672500;
    %jmp t_4;
    .scope S_0x128672500;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1286726d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x1286726d0_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0x128677480_0;
    %load/vec4 v0x1286726d0_0;
    %part/s 4;
    %load/vec4 v0x128677940_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x1286726d0_0;
    %sub;
    %pad/s 34;
    %subi 3, 0, 34;
    %part/s 4;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x1286726d0_0;
    %store/vec4 v0x128678fa0_0, 4, 1;
    %load/vec4 v0x1286726d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1286726d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .scope S_0x128650cb0;
t_4 %join;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x128678fa0_0, 4, 3;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x128650cb0;
T_10 ;
    %wait E_0x128609790;
    %load/vec4 v0x1286781f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x128678720_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1286795a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x128678720_0;
    %parti/s 112, 16, 6;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x128678720_0, 4, 5;
    %fork t_7, S_0x128672780;
    %jmp t_6;
    .scope S_0x128672780;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128672960_0, 0, 32;
T_10.4 ;
    %load/vec4 v0x128672960_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.5, 5;
    %load/vec4 v0x128677f40_0;
    %load/vec4 v0x128672960_0;
    %muli 2, 0, 32;
    %part/s 2;
    %ix/load 5, 0, 0;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x128672960_0;
    %muli 2, 0, 32;
    %add;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x128678720_0, 4, 5;
    %load/vec4 v0x128672960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x128672960_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %end;
    .scope S_0x128650cb0;
t_6 %join;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1286787d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %fork t_9, S_0x128672a10;
    %jmp t_8;
    .scope S_0x128672a10;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128672bd0_0, 0, 32;
T_10.8 ;
    %load/vec4 v0x128672bd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.9, 5;
    %load/vec4 v0x128678720_0;
    %load/vec4 v0x128672bd0_0;
    %muli 16, 0, 32;
    %part/s 14;
    %ix/load 5, 0, 0;
    %load/vec4 v0x128672bd0_0;
    %muli 16, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x128678720_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x128672bd0_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x128678720_0, 4, 5;
    %load/vec4 v0x128672bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x128672bd0_0, 0, 32;
    %jmp T_10.8;
T_10.9 ;
    %end;
    .scope S_0x128650cb0;
t_8 %join;
T_10.6 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x128650cb0;
T_11 ;
    %wait E_0x128609790;
    %load/vec4 v0x1286781f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1286793a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1286783e0_0;
    %cmpi/e 9, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_11.5, 4;
    %load/vec4 v0x128678530_0;
    %and;
T_11.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x128678b30_0;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1286793a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x128679500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1286793a0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x1286795a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x1286793a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1286793a0_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x128678b30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.12, 9;
    %load/vec4 v0x128678530_0;
    %nor/r;
    %and;
T_11.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x1286793a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1286793a0_0, 0;
T_11.10 ;
T_11.9 ;
T_11.7 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x128650cb0;
T_12 ;
    %wait E_0x12860bac0;
    %fork t_11, S_0x128672c90;
    %jmp t_10;
    .scope S_0x128672c90;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128672e90_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x128672e90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0x128678720_0;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0x128672e90_0;
    %muli 16, 0, 32;
    %sub;
    %pad/s 34;
    %subi 1, 0, 34;
    %part/s 2;
    %load/vec4 v0x128672e90_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x128679450_0, 4, 2;
    %load/vec4 v0x128672e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x128672e90_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_0x128650cb0;
t_10 %join;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x128650cb0;
T_13 ;
    %wait E_0x128609790;
    %load/vec4 v0x1286781f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128678e60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x128678c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x128678e60_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128678e60_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x128650cb0;
T_14 ;
    %wait E_0x128609790;
    %load/vec4 v0x1286781f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x128677480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x128677940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x128678330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128678290_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x128678b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1286780a0_0;
    %assign/vec4 v0x128678290_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x128678c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x1286780a0_0;
    %assign/vec4 v0x128678290_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x128678e60_0, 0;
T_14.5 ;
T_14.3 ;
    %load/vec4 v0x128678b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x128678330_0;
    %assign/vec4 v0x128678330_0, 0;
    %load/vec4 v0x128677480_0;
    %assign/vec4 v0x128677480_0, 0;
    %load/vec4 v0x128677940_0;
    %assign/vec4 v0x128677940_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x128678b30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.10, 9;
    %load/vec4 v0x1286780a0_0;
    %and;
T_14.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x128678140_0;
    %assign/vec4 v0x128678330_0, 0;
    %load/vec4 v0x128677f40_0;
    %assign/vec4 v0x128677480_0, 0;
    %load/vec4 v0x128677ff0_0;
    %assign/vec4 v0x128677940_0, 0;
T_14.8 ;
T_14.7 ;
    %load/vec4 v0x128678b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.11, 8;
    %load/vec4 v0x1286783e0_0;
    %assign/vec4 v0x1286783e0_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %load/vec4 v0x128678b30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.15, 9;
    %load/vec4 v0x128678290_0;
    %and;
T_14.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %load/vec4 v0x128678330_0;
    %assign/vec4 v0x1286783e0_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1286783e0_0, 0;
T_14.14 ;
T_14.12 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x128650cb0;
T_15 ;
    %wait E_0x128609790;
    %load/vec4 v0x1286781f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x128677bf0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x128677d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x128677ca0_0;
    %assign/vec4 v0x128677bf0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x128677bf0_0;
    %assign/vec4 v0x128677bf0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x128650cb0;
T_16 ;
    %wait E_0x128609790;
    %load/vec4 v0x1286781f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1286775d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1286780a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x128677680_0;
    %assign/vec4 v0x1286775d0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x128650cb0;
T_17 ;
    %wait E_0x128609790;
    %load/vec4 v0x1286781f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x128678bd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x128678c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x128678330_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_17.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x128678330_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_17.6;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x128677890_0;
    %assign/vec4 v0x128678bd0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x128678330_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_17.7, 4;
    %load/vec4 v0x128677ca0_0;
    %assign/vec4 v0x128678bd0_0, 0;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v0x128678330_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_17.9, 4;
    %load/vec4 v0x128677890_0;
    %assign/vec4 v0x128678bd0_0, 0;
    %jmp T_17.10;
T_17.9 ;
    %load/vec4 v0x128678330_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_17.11, 4;
    %load/vec4 v0x128677df0_0;
    %assign/vec4 v0x128678bd0_0, 0;
    %jmp T_17.12;
T_17.11 ;
    %load/vec4 v0x128678330_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_17.13, 4;
    %load/vec4 v0x128678670_0;
    %assign/vec4 v0x128678bd0_0, 0;
    %jmp T_17.14;
T_17.13 ;
    %load/vec4 v0x128678330_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_17.15, 4;
    %load/vec4 v0x128679100_0;
    %assign/vec4 v0x128678bd0_0, 0;
    %jmp T_17.16;
T_17.15 ;
    %load/vec4 v0x128678330_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_17.17, 4;
    %load/vec4 v0x128677890_0;
    %assign/vec4 v0x128678bd0_0, 0;
    %jmp T_17.18;
T_17.17 ;
    %load/vec4 v0x128678330_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_17.19, 4;
    %load/vec4 v0x128678fa0_0;
    %assign/vec4 v0x128678bd0_0, 0;
    %jmp T_17.20;
T_17.19 ;
    %load/vec4 v0x128678330_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_17.21, 4;
    %load/vec4 v0x128679450_0;
    %assign/vec4 v0x128678bd0_0, 0;
    %jmp T_17.22;
T_17.21 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x128678bd0_0, 0;
T_17.22 ;
T_17.20 ;
T_17.18 ;
T_17.16 ;
T_17.14 ;
T_17.12 ;
T_17.10 ;
T_17.8 ;
T_17.5 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1286435a0;
T_18 ;
    %vpi_call 2 119 "$readmemb", "../00_TESTBED/pattern/VALID.dat", v0x12867aab0 {0 0 0};
    %vpi_call 2 120 "$readmemb", "../00_TESTBED/pattern/INST9_I.dat", v0x12867a230 {0 0 0};
    %vpi_call 2 121 "$readmemb", "../00_TESTBED/pattern/INST9_O.dat", v0x128679ea0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x1286435a0;
T_19 ;
    %vpi_call 2 149 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 150 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1286435a0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x1286435a0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12867a340_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x12867a950_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_20.1, 6;
    %wait E_0x12862c530;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12867a180_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12867a3e0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12867a030_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12867a0d0_0, 0, 16;
T_20.2 ;
    %load/vec4 v0x12867a950_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_20.3, 6;
    %wait E_0x12862c530;
    %jmp T_20.2;
T_20.3 ;
    %wait E_0x12862d390;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x128679f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12867a4a0_0, 0, 32;
T_20.4 ;
    %load/vec4 v0x128679f40_0;
    %cmpi/s 60, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_20.6, 5;
    %load/vec4 v0x12867a4a0_0;
    %cmpi/s 40, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.6;
    %flag_set/vec4 8;
    %jmp/0xz T_20.5, 8;
    %wait E_0x128607ba0;
    %ix/getv/s 4, v0x128679f40_0;
    %load/vec4a v0x12867aab0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %load/vec4 v0x128679c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.9, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12867a180_0, 0, 1;
    %ix/getv/s 4, v0x12867a4a0_0;
    %load/vec4a v0x12867a230, 4;
    %parti/s 4, 32, 7;
    %store/vec4 v0x12867a3e0_0, 0, 4;
    %ix/getv/s 4, v0x12867a4a0_0;
    %load/vec4a v0x12867a230, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x12867a030_0, 0, 16;
    %ix/getv/s 4, v0x12867a4a0_0;
    %load/vec4a v0x12867a230, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x12867a0d0_0, 0, 16;
    %load/vec4 v0x12867a4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12867a4a0_0, 0, 32;
    %load/vec4 v0x128679f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x128679f40_0, 0, 32;
    %jmp T_20.10;
T_20.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12867a180_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x12867a3e0_0, 0, 4;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x12867a030_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x12867a0d0_0, 0, 16;
T_20.10 ;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12867a180_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x12867a3e0_0, 0, 4;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x12867a030_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x12867a0d0_0, 0, 16;
    %load/vec4 v0x128679f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x128679f40_0, 0, 32;
T_20.8 ;
    %wait E_0x12862d390;
    %jmp T_20.4;
T_20.5 ;
    %wait E_0x128607ba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12867a180_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12867a3e0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12867a030_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12867a0d0_0, 0, 16;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12867a340_0, 0, 32;
    %end;
    .thread T_20;
    .scope S_0x1286435a0;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12867a7b0_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x12867a950_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_21.1, 6;
    %wait E_0x12862c530;
    %jmp T_21.0;
T_21.1 ;
    %delay 100, 0;
    %load/vec4 v0x128679c90_0;
    %cmpi/ne 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_21.6, 6;
    %load/vec4 v0x128679c90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_21.6;
    %flag_set/vec4 8;
    %jmp/1 T_21.5, 8;
    %load/vec4 v0x12867a700_0;
    %cmpi/ne 0, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_21.7, 6;
    %load/vec4 v0x12867a700_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_21.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.5;
    %jmp/1 T_21.4, 8;
    %load/vec4 v0x12867a5c0_0;
    %cmpi/ne 0, 0, 16;
    %flag_get/vec4 6;
    %jmp/0 T_21.8, 6;
    %load/vec4 v0x12867a5c0_0;
    %pushi/vec4 65535, 0, 16;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
T_21.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_21.4;
    %jmp/0xz  T_21.2, 8;
    %vpi_call 2 222 "$display", "Reset: Error! Output not reset to 0 or 1" {0 0 0};
T_21.2 ;
T_21.9 ;
    %load/vec4 v0x12867a950_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_21.10, 6;
    %wait E_0x12862c530;
    %jmp T_21.9;
T_21.10 ;
    %wait E_0x12862d390;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12867a530_0, 0, 32;
T_21.11 ;
    %load/vec4 v0x12867a530_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_21.12, 5;
    %wait E_0x128607ba0;
    %load/vec4 v0x12867a700_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.13, 6;
    %load/vec4 v0x12867a5c0_0;
    %ix/getv/s 4, v0x12867a530_0;
    %store/vec4a v0x12867a670, 4, 0;
    %load/vec4 v0x12867a530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12867a530_0, 0, 32;
T_21.13 ;
    %wait E_0x12862d390;
    %jmp T_21.11;
T_21.12 ;
    %wait E_0x128607ba0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x12867a7b0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x1286435a0;
T_22 ;
T_22.0 ;
    %load/vec4 v0x12867a340_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_22.2, 4;
    %load/vec4 v0x12867a7b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_22.2;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.1, 6;
    %wait E_0x12862c0e0;
    %jmp T_22.0;
T_22.1 ;
    %vpi_call 2 249 "$display", "Compute finished, start validating result..." {0 0 0};
    %fork TD_testbench.validate, S_0x128679ad0;
    %join;
    %vpi_call 2 251 "$display", "Simulation finish" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 253 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../01_RTL/alu.v";
