a.out: StackExample.v main.v; iverilog ../../simulation/altsyncram.v $^ && ./a.out
