{"vcs1":{"timestamp_begin":1703701827.463132014, "rt":0.75, "ut":0.25, "st":0.18}}
{"vcselab":{"timestamp_begin":1703701828.295943836, "rt":0.72, "ut":0.32, "st":0.11}}
{"link":{"timestamp_begin":1703701829.071474124, "rt":0.26, "ut":0.18, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703701827.027062439}
{"VCS_COMP_START_TIME": 1703701827.027062439}
{"VCS_COMP_END_TIME": 1703701830.830615658}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./src"}
{"vcs1": {"peak_mem": 338280}}
{"vcselab": {"peak_mem": 210720}}
