Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Tue Nov 30 14:59:37 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/mat_inv/UniformILPNew/mat_inv_UniformILPNew_21_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 DUT/ModCount31_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/Delay1No168_instance/Y_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.225ns (6.044%)  route 3.498ns (93.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 6.829 - 4.000 ) 
    Source Clock Delay      (SCD):    3.529ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.592ns (routing 1.619ns, distribution 0.973ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.471ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=61980, routed)       2.592     3.529    DUT/ModCount31_instance/clk_IBUF_BUFG
    SLICE_X100Y296       FDCE                                         r  DUT/ModCount31_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y296       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.605 r  DUT/ModCount31_instance/count_reg[1]/Q
                         net (fo=10556, routed)       3.439     7.044    DUT/MUX_Product491_0_impl_0_instance/count_reg[1][1]
    SLICE_X57Y293        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     7.193 r  DUT/MUX_Product491_0_impl_0_instance/Y[0]_i_1/O
                         net (fo=1, routed)           0.059     7.252    DUT/Delay1No168_instance/D[0]
    SLICE_X57Y293        FDCE                                         r  DUT/Delay1No168_instance/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=61980, routed)       2.182     6.829    DUT/Delay1No168_instance/clk_IBUF_BUFG
    SLICE_X57Y293        FDCE                                         r  DUT/Delay1No168_instance/Y_reg[0]/C
                         clock pessimism              0.476     7.304    
                         clock uncertainty           -0.035     7.269    
    SLICE_X57Y293        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.294    DUT/Delay1No168_instance/Y_reg[0]
  -------------------------------------------------------------------
                         required time                          7.294    
                         arrival time                          -7.252    
  -------------------------------------------------------------------
                         slack                                  0.042    




