Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 289e34238c5e425182536c9a8b275764 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'LBU_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ByteSize_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'ALUOp_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'UseRT_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'DestReg_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:295]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'A_ID_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:300]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'B_ID_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:301]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'SHAMT_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memToReg_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Link_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'RegWrite_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SYSCALL_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'RegWriteDest_in' [D:/Git/CMPEN-331/Verilog/V1/V1.srcs/sources_1/new/Top.v:378]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.IMEM
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DMEM
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
