{C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/instr_register_test.sv} {0 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/instr_register_test.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instr_register_test
-- Importing package instr_register_pkg
** Warning: C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/instr_register_test.sv(116): (vlog-2596) Component name 'opc' is not on a downward path.
** Error (suppressible): (vlog-2997) C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/instr_register_test.sv(117): Case item comparison:  Cannot assign a packed type 'bit signed[31:0]' to an unpacked type 'reg signed[61:0] $[31:0]'.
** Warning: C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/instr_register_test.sv(118): (vlog-2596) Component name 'op_a' is not on a downward path.
** Warning: C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/instr_register_test.sv(119): (vlog-2596) Component name 'op_b' is not on a downward path.
** Error (suppressible): (vlog-2997) C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/instr_register_test.sv(125): Case item comparison:  Cannot assign a packed type 'reg signed[31:0]' to an unpacked type 'reg signed[61:0] $[31:0]'.
** Warning: C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/instr_register_test.sv(128): (vlog-2596) Component name 'rezultat' is not on a downward path.

} {} {}} {C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/top.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/top.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module top
-- Importing package instr_register_pkg

Top level modules:
	top

} {} {}} {C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/tb_ifc.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/tb_ifc.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling interface tb_ifc
-- Importing package instr_register_pkg

Top level modules:
	--none--

} {} {}} {C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/instr_register.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/instr_register.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instr_register
-- Importing package instr_register_pkg

Top level modules:
	instr_register

} {} {}} {C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/instr_register_pkg.sv} {1 {vlog -work work -sv -stats=none {C:/Users/Daniel/Desktop/Facultate/Anul 4/Sem2/TS/Lab_TSC/run_code/instr_register_pkg.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package instr_register_pkg

Top level modules:
	--none--

} {} {}}
