---
layout: default
title: 2.1 åŸºæœ¬è«–ç†ã‚²ãƒ¼ãƒˆã¨CMOSæ§‹æˆã€€
---

---

# 2.1 åŸºæœ¬è«–ç†ã‚²ãƒ¼ãƒˆã¨CMOSæ§‹æˆ  
**2.1 Basic Logic Gates and CMOS Structures**

---

## ğŸ¯ æœ¬ç¯€ã®ã­ã‚‰ã„ï½œGoal of This Section

æœ¬ç¯€ã§ã¯ã€è«–ç†å›è·¯ã®æœ€å°å˜ä½ã§ã‚ã‚‹ **åŸºæœ¬ã‚²ãƒ¼ãƒˆï¼ˆAND, OR, NOTï¼‰** ã«ã¤ã„ã¦å­¦ã³ã¾ã™ã€‚  
ãã‚Œãã‚Œã®**è«–ç†å¼ã€çœŸç†å€¤è¡¨ã€å›è·¯è¨˜å·ã€CMOSæ§‹æˆ**ã‚’å¯¾å¿œä»˜ã‘ã¦ç†è§£ã—ã€MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ãŒã©ã®ã‚ˆã†ã«è«–ç†å‹•ä½œã‚’å®Ÿç¾ã—ã¦ã„ã‚‹ã‹ã‚’æ˜ã‚‰ã‹ã«ã—ã¾ã™ã€‚  
> This section introduces the **fundamental logic gates (AND, OR, NOT)** and explains how **logic expressions, truth tables, gate symbols, and CMOS structures** correspond. You'll also learn how MOS transistors implement logic behavior.

---

## ğŸ”¹ NOTï¼ˆã‚¤ãƒ³ãƒãƒ¼ã‚¿ï¼‰ï½œInverter

### â–¶ è«–ç†å¼ / Logic Expressionï¼š

$$
Y = \overline{A}
$$

### â–¶ çœŸç†å€¤è¡¨ / Truth Tableï¼š

| A | Y |
|---|---|
| 0 | 1 |
| 1 | 0 |

### â–¶ å›è·¯è¨˜å· / Gate Symbolï¼š

<img src="./images/chapter2_not_gate_symbol.png" alt="å›³2.1-1 NOTã‚²ãƒ¼ãƒˆè¨˜å·" width="120px">

### â–¶ CMOSæ§‹æˆ / CMOS Structureï¼š

- **pMOSï¼ˆä¸Šï¼‰**ï¼šA = 0 ã®ã¨ã ON â†’ VDD ã‚’å‡ºåŠ›ã«æ¥ç¶š  
- **nMOSï¼ˆä¸‹ï¼‰**ï¼šA = 1 ã®ã¨ã ON â†’ å‡ºåŠ›ã‚’ GND ã«æ¥ç¶š  
> - **pMOS (top):** ON when A = 0 â†’ connects output to VDD  
> - **nMOS (bottom):** ON when A = 1 â†’ connects output to GND

å‡ºåŠ›ãƒãƒ¼ãƒ‰ã¯ã€pMOSã¨nMOSã®ãƒ‰ãƒ¬ã‚¤ãƒ³ãŒæ¥ç¶šã•ã‚ŒãŸ**ä¸­ç‚¹**ã€‚Aã®å€¤ã«å¿œã˜ã¦ã€**VDDã‹GNDã®ã©ã¡ã‚‰ã‹ä¸€æ–¹**ã«å°é€šã—ã¾ã™ã€‚  
> The output node (drain midpoint) is connected to either VDD or GND depending on the input.

<img src="./images/chapter2_not_gate_cmos.png" alt="å›³2.1-2 NOTã‚²ãƒ¼ãƒˆCMOSæ§‹æˆ" width="240px">

---

## ğŸ”¹ ANDã‚²ãƒ¼ãƒˆï½œAND Gate

### â–¶ è«–ç†å¼ / Logic Expressionï¼š

$$
Y = A \cdot B
$$

### â–¶ çœŸç†å€¤è¡¨ / Truth Tableï¼š

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

### â–¶ å›è·¯è¨˜å· / Gate Symbolï¼š

<img src="./images/chapter2_and_gate_symbol.png" alt="å›³2.1-3 ANDã‚²ãƒ¼ãƒˆè¨˜å·" width="120px">

### â–¶ CMOSæ§‹æˆï¼ˆNAND + NOTï¼‰/ CMOS Structure (NAND + Inverter)ï¼š

- CMOSã§ã¯ã€**ANDã‚²ãƒ¼ãƒˆã¯é€šå¸¸ NANDã‚²ãƒ¼ãƒˆï¼‹ã‚¤ãƒ³ãƒãƒ¼ã‚¿ã§æ§‹æˆ**ã•ã‚Œã¾ã™ã€‚  
> In CMOS, an AND gate is typically built using a **NAND gate followed by an inverter**.

- **NANDæ§‹æˆ**ï¼špMOSä¸¦åˆ—ï¼nMOSç›´åˆ—  
> - **pMOS in parallel**, **nMOS in series** â†’ NAND output

- æœ€å¾Œã« **NOT** ã‚’æ¥ç¶šã—ã¦ AND ã‚’å®Ÿç¾  
> Final inverter reverses NAND output to get AND behavior.

<img src="./images/chapter2_and_gate_cmos.png" alt="å›³2.1-4 ANDã‚²ãƒ¼ãƒˆCMOSæ§‹æˆ" width="300px">

```mermaid
flowchart LR
    %% ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ–¹é‡ï¼šå·¦â†’å³ï¼ˆLRï¼‰
    %% é›»æº
    VDD[VDD]:::power
    GND[GND]:::ground

    %% å…¥åŠ›ã¨æœ€çµ‚å‡ºåŠ›
    A[Aå…¥åŠ›]
    B[Bå…¥åŠ›]
    Y[å‡ºåŠ› Y]

    %% ===== ã‚¹ãƒ†ãƒ¼ã‚¸1ï¼šNANDï¼ˆPMOSä¸¦åˆ—ãƒ»NMOSç›´åˆ—ï¼‰=====
    subgraph NAND_STAGE[NANDã‚¹ãƒ†ãƒ¼ã‚¸]
        direction LR
        %% PMOSï¼ˆä¸¦åˆ—ãƒ—ãƒ«ã‚¢ãƒƒãƒ—ï¼‰
        PPA[PMOS_A]
        PPB[PMOS_B]
        %% NMOSï¼ˆç›´åˆ—ãƒ—ãƒ«ãƒ€ã‚¦ãƒ³ï¼‰
        NNA[NMOS_A]
        NNB[NMOS_B]
        NAND_OUT[NANDå‡ºåŠ›]:::node
    end

    %% PMOSä¸¦åˆ—é…ç·š
    VDD --> PPA --> NAND_OUT
    VDD --> PPB --> NAND_OUT

    %% NMOSç›´åˆ—é…ç·šï¼ˆå‡ºåŠ›ãƒãƒ¼ãƒ‰ã‹ã‚‰GNDã¸ï¼‰
    NAND_OUT --> NNA --> NNB --> GND

    %% å…¥åŠ›ã‚²ãƒ¼ãƒˆæ¥ç¶šï¼ˆA/Bã¯PMOSãƒ»NMOSä¸¡æ–¹ã‚’åˆ¶å¾¡ï¼‰
    A --> PPA
    A --> NNA
    B --> PPB
    B --> NNB

    %% ===== ã‚¹ãƒ†ãƒ¼ã‚¸2ï¼šã‚¤ãƒ³ãƒãƒ¼ã‚¿ï¼ˆANDåŒ–ï¼‰=====
    subgraph INV_STAGE[ã‚¤ãƒ³ãƒãƒ¼ã‚¿]
        direction LR
        PI[PMOS_INV]
        NI[NMOS_INV]
    end

    %% ã‚¤ãƒ³ãƒãƒ¼ã‚¿é…ç·š
    VDD --> PI --> Y
    Y --> NI --> GND
    %% ã‚¤ãƒ³ãƒãƒ¼ã‚¿ã®ã‚²ãƒ¼ãƒˆã¯ NAND_OUT ã‚’å…¥åŠ›
    NAND_OUT --> PI
    NAND_OUT --> NI

    %% ä½“è£
    classDef power fill:#ffe0e0,stroke:#a00,stroke-width:2px;
    classDef ground fill:#e0e8ff,stroke:#004,stroke-width:2px;
    classDef node fill:#f5f5ff,stroke:#88a,stroke-width:1.5px;
```

---

## ğŸ”¹ ORã‚²ãƒ¼ãƒˆï½œOR Gate

### â–¶ è«–ç†å¼ / Logic Expressionï¼š

$$
Y = A + B
$$

### â–¶ çœŸç†å€¤è¡¨ / Truth Tableï¼š

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

### â–¶ å›è·¯è¨˜å· / Gate Symbolï¼š

<img src="./images/chapter2_or_gate_symbol.png" alt="å›³2.1-5 ORã‚²ãƒ¼ãƒˆè¨˜å·" width="120px">

### â–¶ CMOSæ§‹æˆï¼ˆNOR + NOTï¼‰/ CMOS Structure (NOR + Inverter)ï¼š

- ORã‚²ãƒ¼ãƒˆã¯ã€**NORã‚²ãƒ¼ãƒˆï¼‹ã‚¤ãƒ³ãƒãƒ¼ã‚¿**ã§æ§‹æˆã•ã‚Œã¾ã™ã€‚  
> OR gates are typically built as a **NOR gate followed by an inverter**.

- **NORæ§‹æˆ**ï¼špMOSç›´åˆ—ï¼nMOSä¸¦åˆ—  
> - **pMOS in series**, **nMOS in parallel** â†’ NOR output

- æœ€å¾Œã« **NOT** ã‚’æ¥ç¶šã—ã¦ OR ã‚’å®Ÿç¾  
> Final inverter reverses NOR output to get OR behavior.

<img src="./images/chapter2_or_gate_cmos.png" alt="å›³2.1-6 ORã‚²ãƒ¼ãƒˆCMOSæ§‹æˆ" width="300px">

---

## âœ… ã¾ã¨ã‚ï½œSummary

| é …ç›® / Aspect | å†…å®¹ / Key Point |
|---------------|------------------|
| ç†è§£ã®çµ±ä¸€     | è«–ç†å¼ãƒ»çœŸç†å€¤è¡¨ãƒ»è¨˜å·ãƒ»CMOSæ§‹æˆã®ä¸€è²«ç†è§£ãŒé‡è¦ |
| CMOSåŸºæœ¬æ§‹é€    | NAND / NORãŒåŸºæœ¬ã‚²ãƒ¼ãƒˆã¨ã—ã¦æ´»ç”¨ã•ã‚Œã‚‹           |
| ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ç›´æ„Ÿ | nMOSç›´åˆ—ï¼ANDçš„ã€pMOSä¸¦åˆ—ï¼ORçš„æ§‹é€ ã‚’æ„è­˜       |

> It's essential to **integrate logic expressions, truth tables, symbols, and CMOS design**.  
> In CMOS, **NAND and NOR are fundamental**, with AND/OR gates constructed via inversion.  
> Physically, think of **nMOS in series as AND-like**, and **pMOS in parallel as OR-like**.

---

ğŸ“ **æ¬¡ç¯€ã¸ï¼š[`2.2_nand_nor_xor.md`](./2.2_nand_nor_xor.md)**  
> **Next section:** Extended gates â€” NAND, NOR, XOR

---

[â† æˆ»ã‚‹ / Back to Chapter 2: Combinational Logic Top](./README.md)

