// Seed: 3724644998
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3
);
  assign id_3 = id_2 - id_0 ? id_0 : id_2 ? 1 : 1;
endmodule
