
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000223                       # Number of seconds simulated
sim_ticks                                   222645500                       # Number of ticks simulated
final_tick                                  222645500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 312595                       # Simulator instruction rate (inst/s)
host_op_rate                                   312593                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              145149102                       # Simulator tick rate (ticks/s)
host_mem_usage                                2329712                       # Number of bytes of host memory used
host_seconds                                     1.53                       # Real time elapsed on the host
sim_insts                                      479486                       # Number of instructions simulated
sim_ops                                        479486                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             77888                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data            369216                       # Number of bytes read from this memory
system.physmem.bytes_read::total               447104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        77888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           77888                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst               1217                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               5769                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6986                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst            349829662                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1658313328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              2008142990                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       349829662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          349829662                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           349829662                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1658313328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2008142990                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       3559.667019                       # Cycle average of tags in use
system.l2.total_refs                              577                       # Total number of references to valid blocks.
system.l2.sampled_refs                           6868                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.084013                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2670.363070                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             750.148714                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             139.155236                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.162986                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.045785                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.008493                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.217265                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                  344                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  160                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     504                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5547                       # number of Writeback hits
system.l2.Writeback_hits::total                  5547                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    20                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   344                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   180                       # number of demand (read+write) hits
system.l2.demand_hits::total                      524                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  344                       # number of overall hits
system.l2.overall_hits::cpu.data                  180                       # number of overall hits
system.l2.overall_hits::total                     524                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1217                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                189                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1406                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             5580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5580                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1217                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                5769                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6986                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1217                       # number of overall misses
system.l2.overall_misses::cpu.data               5769                       # number of overall misses
system.l2.overall_misses::total                  6986                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     65178000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     10910500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        76088500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    297122000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     297122000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      65178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     308032500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        373210500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     65178000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    308032500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       373210500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1561                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              349                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1910                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5547                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5547                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           5600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5600                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1561                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              5949                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7510                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1561                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             5949                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7510                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.779628                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.541547                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.736126                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.996429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996429                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.779628                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.969743                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.930226                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.779628                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.969743                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.930226                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53556.285949                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57727.513228                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54116.998578                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53247.670251                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53247.670251                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53556.285949                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53394.435777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53422.630976                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53556.285949                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53394.435777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53422.630976                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst          1217                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           189                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1406                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         5580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5580                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6986                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6986                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     50303500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      8623000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     58926500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    229971500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    229971500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     50303500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    238594500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    288898000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     50303500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    238594500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    288898000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.779628                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.541547                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.736126                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.996429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996429                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.779628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.969743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.930226                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.779628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.969743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.930226                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41334.018077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 45624.338624                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41910.739687                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41213.530466                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41213.530466                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41334.018077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41358.034321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41353.850558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41334.018077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41358.034321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41353.850558                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                        57132                       # DTB read hits
system.cpu.dtb.read_misses                         72                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                    57204                       # DTB read accesses
system.cpu.dtb.write_hits                       78762                       # DTB write hits
system.cpu.dtb.write_misses                       664                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   79426                       # DTB write accesses
system.cpu.dtb.data_hits                       135894                       # DTB hits
system.cpu.dtb.data_misses                        736                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                   136630                       # DTB accesses
system.cpu.itb.fetch_hits                       74628                       # ITB hits
system.cpu.itb.fetch_misses                       174                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                   74802                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   17                       # Number of system calls
system.cpu.numCycles                           445292                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.BPredUnit.lookups                    87250                       # Number of BP lookups
system.cpu.BPredUnit.condPredicted              80187                       # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect               2097                       # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups                 82902                       # Number of BTB lookups
system.cpu.BPredUnit.BTBHits                    78005                       # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect                     0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS                     2789                       # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect                 206                       # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles             102180                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         519298                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       87250                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              80794                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        118278                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6520                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 127862                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5155                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                     74628                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1328                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             357815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.451303                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.415555                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   239537     66.94%     66.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1725      0.48%     67.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30648      8.57%     75.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1903      0.53%     76.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    52231     14.60%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2616      0.73%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1575      0.44%     92.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1526      0.43%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    26054      7.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               357815                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.195939                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.166197                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   129376                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                107056                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     96111                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 21869                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3403                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 3357                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   824                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 511431                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  2908                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3403                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   131962                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   21280                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16583                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    114664                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 69923                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 508504                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    121                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 67656                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands              338157                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                768963                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           768503                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               460                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                321934                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    16223                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                609                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            312                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     98116                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                58124                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               80172                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1005                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              581                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     497938                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 655                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    494692                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               128                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           17459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         8141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            119                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        357815                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.382536                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.321394                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               92643     25.89%     25.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              158057     44.17%     70.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               27426      7.66%     77.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               45276     12.65%     90.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               29132      8.14%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                3128      0.87%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                1454      0.41%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 529      0.15%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 170      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          357815                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     130     12.42%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     12.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    625     59.69%     72.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   292     27.89%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                40      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                356954     72.16%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.01%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 105      0.02%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  59      0.01%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  19      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                57835     11.69%     83.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               79638     16.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 494692                       # Type of FU issued
system.cpu.iq.rate                           1.110938                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        1047                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002116                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1347700                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            515739                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       491258                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 674                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                350                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          334                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 495361                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     338                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1481                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4022                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2162                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3403                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    7761                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   419                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              504902                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               565                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 58124                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                80172                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                305                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     44                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     8                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             39                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            583                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          787                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1370                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                493127                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 57216                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1565                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                          6309                       # number of nop insts executed
system.cpu.iew.exec_refs                       136649                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    83625                       # Number of branches executed
system.cpu.iew.exec_stores                      79433                       # Number of stores executed
system.cpu.iew.exec_rate                     1.107424                       # Inst execution rate
system.cpu.iew.wb_sent                         492476                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        491592                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    242883                       # num instructions producing a value
system.cpu.iew.wb_consumers                    284073                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.103977                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.855002                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           20197                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             536                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1281                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       354412                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.366935                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.364713                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        97801     27.60%     27.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       137571     38.82%     66.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        52867     14.92%     81.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        41763     11.78%     93.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        17892      5.05%     98.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1735      0.49%     98.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          636      0.18%     98.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1371      0.39%     99.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         2776      0.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       354412                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               484458                       # Number of instructions committed
system.cpu.commit.committedOps                 484458                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         132112                       # Number of memory references committed
system.cpu.commit.loads                         54102                       # Number of loads committed
system.cpu.commit.membars                         240                       # Number of memory barriers committed
system.cpu.commit.branches                      81439                       # Number of branches committed
system.cpu.commit.fp_insts                        330                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    478218                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2062                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                  2776                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       854029                       # The number of ROB reads
system.cpu.rob.rob_writes                     1012721                       # The number of ROB writes
system.cpu.timesIdled                            1528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           87477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      479486                       # Number of Instructions Simulated
system.cpu.committedOps                        479486                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total                479486                       # Number of Instructions Simulated
system.cpu.cpi                               0.928686                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.928686                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.076790                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.076790                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   756958                       # number of integer regfile reads
system.cpu.int_regfile_writes                  331418                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       236                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      210                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     652                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    449                       # number of misc regfile writes
system.cpu.icache.replacements                   1303                       # number of replacements
system.cpu.icache.tagsinuse                240.458662                       # Cycle average of tags in use
system.cpu.icache.total_refs                    72641                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   1559                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  46.594612                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle              215567000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     240.458662                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.939292                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.939292                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst        72641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           72641                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         72641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            72641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        72641                       # number of overall hits
system.cpu.icache.overall_hits::total           72641                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1987                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1987                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1987                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1987                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1987                       # number of overall misses
system.cpu.icache.overall_misses::total          1987                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     93124000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     93124000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     93124000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     93124000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     93124000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     93124000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        74628                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        74628                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        74628                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        74628                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        74628                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        74628                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.026625                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026625                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.026625                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026625                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.026625                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026625                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46866.633115                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46866.633115                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46866.633115                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46866.633115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46866.633115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46866.633115                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          426                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          426                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          426                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          426                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          426                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          426                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1561                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1561                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1561                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1561                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1561                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1561                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     70757000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70757000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     70757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     70757000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70757000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.020917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.020917                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.020917                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.020917                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.020917                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.020917                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 45327.994875                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45327.994875                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 45327.994875                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45327.994875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 45327.994875                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45327.994875                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5693                       # number of replacements
system.cpu.dcache.tagsinuse                236.627886                       # Cycle average of tags in use
system.cpu.dcache.total_refs                   105367                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5949                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  17.711716                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               63457000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     236.627886                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.924328                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.924328                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data        54782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           54782                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        50161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          50161                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          210                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          214                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          214                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        104943                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           104943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       104943                       # number of overall hits
system.cpu.dcache.overall_hits::total          104943                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           651                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        27635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27635                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28286                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28286                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28286                       # number of overall misses
system.cpu.dcache.overall_misses::total         28286                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     24276500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24276500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1700264500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1700264500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1724541000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1724541000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1724541000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1724541000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        55433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        55433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        77796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        77796                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          216                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          214                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          214                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       133229                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       133229                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       133229                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       133229                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011744                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011744                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.355224                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.355224                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.027778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027778                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.212311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.212311                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.212311                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.212311                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37291.090630                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37291.090630                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61525.764429                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61525.764429                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 33333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60968.005374                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60968.005374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60968.005374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60968.005374                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     13683000                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             311                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 43996.784566                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         5547                       # number of writebacks
system.cpu.dcache.writebacks::total              5547                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          307                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          307                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        22035                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22035                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22342                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22342                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22342                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22342                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         5600                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5600                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         5944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         5944                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5944                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     13462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13462000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    323644500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    323644500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       163000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       163000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    337106500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    337106500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    337106500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    337106500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006206                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006206                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.071983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.071983                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.023148                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.023148                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.044615                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.044615                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.044615                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044615                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 39133.720930                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39133.720930                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57793.660714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57793.660714                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        32600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        32600                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56713.744953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56713.744953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56713.744953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56713.744953                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
