
enhanced-helmet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc68  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001194  0800ce08  0800ce08  0001ce08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800df9c  0800df9c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800df9c  0800df9c  0001df9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dfa4  0800dfa4  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dfa4  0800dfa4  0001dfa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dfa8  0800dfa8  0001dfa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800dfac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000233c  200001f4  0800e1a0  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002530  0800e1a0  00022530  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018b04  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000317e  00000000  00000000  00038d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001638  00000000  00000000  0003bea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001508  00000000  00000000  0003d4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001af6f  00000000  00000000  0003e9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c8c5  00000000  00000000  00059957  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0c9d  00000000  00000000  0007621c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00116eb9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007104  00000000  00000000  00116f0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cdf0 	.word	0x0800cdf0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	0800cdf0 	.word	0x0800cdf0

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c2c:	f000 b974 	b.w	8000f18 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	4604      	mov	r4, r0
 8000c50:	468e      	mov	lr, r1
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d14d      	bne.n	8000cf2 <__udivmoddi4+0xaa>
 8000c56:	428a      	cmp	r2, r1
 8000c58:	4694      	mov	ip, r2
 8000c5a:	d969      	bls.n	8000d30 <__udivmoddi4+0xe8>
 8000c5c:	fab2 f282 	clz	r2, r2
 8000c60:	b152      	cbz	r2, 8000c78 <__udivmoddi4+0x30>
 8000c62:	fa01 f302 	lsl.w	r3, r1, r2
 8000c66:	f1c2 0120 	rsb	r1, r2, #32
 8000c6a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c6e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c72:	ea41 0e03 	orr.w	lr, r1, r3
 8000c76:	4094      	lsls	r4, r2
 8000c78:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c7c:	0c21      	lsrs	r1, r4, #16
 8000c7e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c82:	fa1f f78c 	uxth.w	r7, ip
 8000c86:	fb08 e316 	mls	r3, r8, r6, lr
 8000c8a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c8e:	fb06 f107 	mul.w	r1, r6, r7
 8000c92:	4299      	cmp	r1, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x64>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c9e:	f080 811f 	bcs.w	8000ee0 <__udivmoddi4+0x298>
 8000ca2:	4299      	cmp	r1, r3
 8000ca4:	f240 811c 	bls.w	8000ee0 <__udivmoddi4+0x298>
 8000ca8:	3e02      	subs	r6, #2
 8000caa:	4463      	add	r3, ip
 8000cac:	1a5b      	subs	r3, r3, r1
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cb4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cbc:	fb00 f707 	mul.w	r7, r0, r7
 8000cc0:	42a7      	cmp	r7, r4
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x92>
 8000cc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ccc:	f080 810a 	bcs.w	8000ee4 <__udivmoddi4+0x29c>
 8000cd0:	42a7      	cmp	r7, r4
 8000cd2:	f240 8107 	bls.w	8000ee4 <__udivmoddi4+0x29c>
 8000cd6:	4464      	add	r4, ip
 8000cd8:	3802      	subs	r0, #2
 8000cda:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cde:	1be4      	subs	r4, r4, r7
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	b11d      	cbz	r5, 8000cec <__udivmoddi4+0xa4>
 8000ce4:	40d4      	lsrs	r4, r2
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cec:	4631      	mov	r1, r6
 8000cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0xc2>
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	f000 80ef 	beq.w	8000eda <__udivmoddi4+0x292>
 8000cfc:	2600      	movs	r6, #0
 8000cfe:	e9c5 0100 	strd	r0, r1, [r5]
 8000d02:	4630      	mov	r0, r6
 8000d04:	4631      	mov	r1, r6
 8000d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0a:	fab3 f683 	clz	r6, r3
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	d14a      	bne.n	8000da8 <__udivmoddi4+0x160>
 8000d12:	428b      	cmp	r3, r1
 8000d14:	d302      	bcc.n	8000d1c <__udivmoddi4+0xd4>
 8000d16:	4282      	cmp	r2, r0
 8000d18:	f200 80f9 	bhi.w	8000f0e <__udivmoddi4+0x2c6>
 8000d1c:	1a84      	subs	r4, r0, r2
 8000d1e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d22:	2001      	movs	r0, #1
 8000d24:	469e      	mov	lr, r3
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	d0e0      	beq.n	8000cec <__udivmoddi4+0xa4>
 8000d2a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d2e:	e7dd      	b.n	8000cec <__udivmoddi4+0xa4>
 8000d30:	b902      	cbnz	r2, 8000d34 <__udivmoddi4+0xec>
 8000d32:	deff      	udf	#255	; 0xff
 8000d34:	fab2 f282 	clz	r2, r2
 8000d38:	2a00      	cmp	r2, #0
 8000d3a:	f040 8092 	bne.w	8000e62 <__udivmoddi4+0x21a>
 8000d3e:	eba1 010c 	sub.w	r1, r1, ip
 8000d42:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d46:	fa1f fe8c 	uxth.w	lr, ip
 8000d4a:	2601      	movs	r6, #1
 8000d4c:	0c20      	lsrs	r0, r4, #16
 8000d4e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d52:	fb07 1113 	mls	r1, r7, r3, r1
 8000d56:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d5a:	fb0e f003 	mul.w	r0, lr, r3
 8000d5e:	4288      	cmp	r0, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0x12c>
 8000d62:	eb1c 0101 	adds.w	r1, ip, r1
 8000d66:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x12a>
 8000d6c:	4288      	cmp	r0, r1
 8000d6e:	f200 80cb 	bhi.w	8000f08 <__udivmoddi4+0x2c0>
 8000d72:	4643      	mov	r3, r8
 8000d74:	1a09      	subs	r1, r1, r0
 8000d76:	b2a4      	uxth	r4, r4
 8000d78:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d7c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d80:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d84:	fb0e fe00 	mul.w	lr, lr, r0
 8000d88:	45a6      	cmp	lr, r4
 8000d8a:	d908      	bls.n	8000d9e <__udivmoddi4+0x156>
 8000d8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d90:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d94:	d202      	bcs.n	8000d9c <__udivmoddi4+0x154>
 8000d96:	45a6      	cmp	lr, r4
 8000d98:	f200 80bb 	bhi.w	8000f12 <__udivmoddi4+0x2ca>
 8000d9c:	4608      	mov	r0, r1
 8000d9e:	eba4 040e 	sub.w	r4, r4, lr
 8000da2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000da6:	e79c      	b.n	8000ce2 <__udivmoddi4+0x9a>
 8000da8:	f1c6 0720 	rsb	r7, r6, #32
 8000dac:	40b3      	lsls	r3, r6
 8000dae:	fa22 fc07 	lsr.w	ip, r2, r7
 8000db2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000db6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dba:	fa01 f306 	lsl.w	r3, r1, r6
 8000dbe:	431c      	orrs	r4, r3
 8000dc0:	40f9      	lsrs	r1, r7
 8000dc2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dc6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dca:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dce:	0c20      	lsrs	r0, r4, #16
 8000dd0:	fa1f fe8c 	uxth.w	lr, ip
 8000dd4:	fb09 1118 	mls	r1, r9, r8, r1
 8000dd8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ddc:	fb08 f00e 	mul.w	r0, r8, lr
 8000de0:	4288      	cmp	r0, r1
 8000de2:	fa02 f206 	lsl.w	r2, r2, r6
 8000de6:	d90b      	bls.n	8000e00 <__udivmoddi4+0x1b8>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000df0:	f080 8088 	bcs.w	8000f04 <__udivmoddi4+0x2bc>
 8000df4:	4288      	cmp	r0, r1
 8000df6:	f240 8085 	bls.w	8000f04 <__udivmoddi4+0x2bc>
 8000dfa:	f1a8 0802 	sub.w	r8, r8, #2
 8000dfe:	4461      	add	r1, ip
 8000e00:	1a09      	subs	r1, r1, r0
 8000e02:	b2a4      	uxth	r4, r4
 8000e04:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e08:	fb09 1110 	mls	r1, r9, r0, r1
 8000e0c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e10:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e14:	458e      	cmp	lr, r1
 8000e16:	d908      	bls.n	8000e2a <__udivmoddi4+0x1e2>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000e20:	d26c      	bcs.n	8000efc <__udivmoddi4+0x2b4>
 8000e22:	458e      	cmp	lr, r1
 8000e24:	d96a      	bls.n	8000efc <__udivmoddi4+0x2b4>
 8000e26:	3802      	subs	r0, #2
 8000e28:	4461      	add	r1, ip
 8000e2a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e2e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e32:	eba1 010e 	sub.w	r1, r1, lr
 8000e36:	42a1      	cmp	r1, r4
 8000e38:	46c8      	mov	r8, r9
 8000e3a:	46a6      	mov	lr, r4
 8000e3c:	d356      	bcc.n	8000eec <__udivmoddi4+0x2a4>
 8000e3e:	d053      	beq.n	8000ee8 <__udivmoddi4+0x2a0>
 8000e40:	b15d      	cbz	r5, 8000e5a <__udivmoddi4+0x212>
 8000e42:	ebb3 0208 	subs.w	r2, r3, r8
 8000e46:	eb61 010e 	sbc.w	r1, r1, lr
 8000e4a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e4e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e52:	40f1      	lsrs	r1, r6
 8000e54:	431f      	orrs	r7, r3
 8000e56:	e9c5 7100 	strd	r7, r1, [r5]
 8000e5a:	2600      	movs	r6, #0
 8000e5c:	4631      	mov	r1, r6
 8000e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e62:	f1c2 0320 	rsb	r3, r2, #32
 8000e66:	40d8      	lsrs	r0, r3
 8000e68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e6c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e70:	4091      	lsls	r1, r2
 8000e72:	4301      	orrs	r1, r0
 8000e74:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e78:	fa1f fe8c 	uxth.w	lr, ip
 8000e7c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e80:	fb07 3610 	mls	r6, r7, r0, r3
 8000e84:	0c0b      	lsrs	r3, r1, #16
 8000e86:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e8a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e8e:	429e      	cmp	r6, r3
 8000e90:	fa04 f402 	lsl.w	r4, r4, r2
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x260>
 8000e96:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e9e:	d22f      	bcs.n	8000f00 <__udivmoddi4+0x2b8>
 8000ea0:	429e      	cmp	r6, r3
 8000ea2:	d92d      	bls.n	8000f00 <__udivmoddi4+0x2b8>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	4463      	add	r3, ip
 8000ea8:	1b9b      	subs	r3, r3, r6
 8000eaa:	b289      	uxth	r1, r1
 8000eac:	fbb3 f6f7 	udiv	r6, r3, r7
 8000eb0:	fb07 3316 	mls	r3, r7, r6, r3
 8000eb4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb8:	fb06 f30e 	mul.w	r3, r6, lr
 8000ebc:	428b      	cmp	r3, r1
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x28a>
 8000ec0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000ec8:	d216      	bcs.n	8000ef8 <__udivmoddi4+0x2b0>
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d914      	bls.n	8000ef8 <__udivmoddi4+0x2b0>
 8000ece:	3e02      	subs	r6, #2
 8000ed0:	4461      	add	r1, ip
 8000ed2:	1ac9      	subs	r1, r1, r3
 8000ed4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ed8:	e738      	b.n	8000d4c <__udivmoddi4+0x104>
 8000eda:	462e      	mov	r6, r5
 8000edc:	4628      	mov	r0, r5
 8000ede:	e705      	b.n	8000cec <__udivmoddi4+0xa4>
 8000ee0:	4606      	mov	r6, r0
 8000ee2:	e6e3      	b.n	8000cac <__udivmoddi4+0x64>
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	e6f8      	b.n	8000cda <__udivmoddi4+0x92>
 8000ee8:	454b      	cmp	r3, r9
 8000eea:	d2a9      	bcs.n	8000e40 <__udivmoddi4+0x1f8>
 8000eec:	ebb9 0802 	subs.w	r8, r9, r2
 8000ef0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ef4:	3801      	subs	r0, #1
 8000ef6:	e7a3      	b.n	8000e40 <__udivmoddi4+0x1f8>
 8000ef8:	4646      	mov	r6, r8
 8000efa:	e7ea      	b.n	8000ed2 <__udivmoddi4+0x28a>
 8000efc:	4620      	mov	r0, r4
 8000efe:	e794      	b.n	8000e2a <__udivmoddi4+0x1e2>
 8000f00:	4640      	mov	r0, r8
 8000f02:	e7d1      	b.n	8000ea8 <__udivmoddi4+0x260>
 8000f04:	46d0      	mov	r8, sl
 8000f06:	e77b      	b.n	8000e00 <__udivmoddi4+0x1b8>
 8000f08:	3b02      	subs	r3, #2
 8000f0a:	4461      	add	r1, ip
 8000f0c:	e732      	b.n	8000d74 <__udivmoddi4+0x12c>
 8000f0e:	4630      	mov	r0, r6
 8000f10:	e709      	b.n	8000d26 <__udivmoddi4+0xde>
 8000f12:	4464      	add	r4, ip
 8000f14:	3802      	subs	r0, #2
 8000f16:	e742      	b.n	8000d9e <__udivmoddi4+0x156>

08000f18 <__aeabi_idiv0>:
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <OV5462_write_i2c_reg>:
#include "OV5462.h"

uint8_t OV5462_write_i2c_reg(OV5462_t* ov5462, int addr, int data) {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af02      	add	r7, sp, #8
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
	uint8_t buf[4];
	buf[0] = (uint8_t)(addr >> 8); // upper addr byte
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	121b      	asrs	r3, r3, #8
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	743b      	strb	r3, [r7, #16]
	buf[1] = (uint8_t)(addr & 0xFF); // lower addr byte
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	747b      	strb	r3, [r7, #17]
	buf[2] = data;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	74bb      	strb	r3, [r7, #18]

	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(ov5462->hi2c, OV5462_I2C_ADDR_W, buf, 3, HAL_MAX_DELAY);
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	6818      	ldr	r0, [r3, #0]
 8000f40:	f107 0210 	add.w	r2, r7, #16
 8000f44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f48:	9300      	str	r3, [sp, #0]
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	2178      	movs	r1, #120	; 0x78
 8000f4e:	f002 ffc7 	bl	8003ee0 <HAL_I2C_Master_Transmit>
 8000f52:	4603      	mov	r3, r0
 8000f54:	75fb      	strb	r3, [r7, #23]

	if ( ret != HAL_OK ) {
 8000f56:	7dfb      	ldrb	r3, [r7, #23]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <OV5462_write_i2c_reg+0x44>
		return 1;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e000      	b.n	8000f62 <OV5462_write_i2c_reg+0x46>
	}

	return 0;
 8000f60:	2300      	movs	r3, #0
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3718      	adds	r7, #24
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}

08000f6a <OV5462_write_i2c_regs>:

uint8_t OV5462_write_i2c_regs(OV5462_t* ov5462, const reg_value_pair regs[]) {
 8000f6a:	b580      	push	{r7, lr}
 8000f6c:	b084      	sub	sp, #16
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	6078      	str	r0, [r7, #4]
 8000f72:	6039      	str	r1, [r7, #0]
	const reg_value_pair* curr = regs;
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	60fb      	str	r3, [r7, #12]
	HAL_StatusTypeDef ret;

	while (!(curr->addr == 0xFFFF && curr->value == 0xFF)) {
 8000f78:	e015      	b.n	8000fa6 <OV5462_write_i2c_regs+0x3c>
		ret = OV5462_write_i2c_reg(ov5462, curr->addr, curr->value);
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	881b      	ldrh	r3, [r3, #0]
 8000f7e:	4619      	mov	r1, r3
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	789b      	ldrb	r3, [r3, #2]
 8000f84:	461a      	mov	r2, r3
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff ffc8 	bl	8000f1c <OV5462_write_i2c_reg>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	72fb      	strb	r3, [r7, #11]
		// do we need a delay here?
		HAL_Delay(1);
 8000f90:	2001      	movs	r0, #1
 8000f92:	f002 f907 	bl	80031a4 <HAL_Delay>
		++curr;
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	3304      	adds	r3, #4
 8000f9a:	60fb      	str	r3, [r7, #12]

		if ( ret != HAL_OK ) {
 8000f9c:	7afb      	ldrb	r3, [r7, #11]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <OV5462_write_i2c_regs+0x3c>
			return 1;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e00a      	b.n	8000fbc <OV5462_write_i2c_regs+0x52>
	while (!(curr->addr == 0xFFFF && curr->value == 0xFF)) {
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	881b      	ldrh	r3, [r3, #0]
 8000faa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d1e3      	bne.n	8000f7a <OV5462_write_i2c_regs+0x10>
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	789b      	ldrb	r3, [r3, #2]
 8000fb6:	2bff      	cmp	r3, #255	; 0xff
 8000fb8:	d1df      	bne.n	8000f7a <OV5462_write_i2c_regs+0x10>
		}
	}

	return 0;
 8000fba:	2300      	movs	r3, #0
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3710      	adds	r7, #16
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <OV5462_read_i2c_reg>:

uint8_t OV5462_read_i2c_reg(OV5462_t* ov5462, int addr) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b086      	sub	sp, #24
 8000fc8:	af02      	add	r7, sp, #8
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	6039      	str	r1, [r7, #0]
	uint8_t buf[2];
	buf[0] = (uint8_t)(addr >> 8);
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	121b      	asrs	r3, r3, #8
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	733b      	strb	r3, [r7, #12]
	buf[1] = (uint8_t)(addr & 0xFF);
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(ov5462->hi2c, OV5462_I2C_ADDR_R, buf, 2, HAL_MAX_DELAY);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	6818      	ldr	r0, [r3, #0]
 8000fe0:	f107 020c 	add.w	r2, r7, #12
 8000fe4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	2302      	movs	r3, #2
 8000fec:	2179      	movs	r1, #121	; 0x79
 8000fee:	f002 ff77 	bl	8003ee0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(ov5462->hi2c, OV5462_I2C_ADDR_R, buf, 1, HAL_MAX_DELAY);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6818      	ldr	r0, [r3, #0]
 8000ff6:	f107 020c 	add.w	r2, r7, #12
 8000ffa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ffe:	9300      	str	r3, [sp, #0]
 8001000:	2301      	movs	r3, #1
 8001002:	2179      	movs	r1, #121	; 0x79
 8001004:	f003 f86a 	bl	80040dc <HAL_I2C_Master_Receive>

	return buf[0];
 8001008:	7b3b      	ldrb	r3, [r7, #12]
}
 800100a:	4618      	mov	r0, r3
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
	...

08001014 <OV5462_write_spi_reg>:

void OV5462_write_spi_reg(OV5462_t* ov5462, uint8_t addr, uint8_t data) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	460b      	mov	r3, r1
 800101e:	70fb      	strb	r3, [r7, #3]
 8001020:	4613      	mov	r3, r2
 8001022:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_RESET); // chip select LOW
 8001024:	2200      	movs	r2, #0
 8001026:	2110      	movs	r1, #16
 8001028:	4811      	ldr	r0, [pc, #68]	; (8001070 <OV5462_write_spi_reg+0x5c>)
 800102a:	f002 fdd7 	bl	8003bdc <HAL_GPIO_WritePin>

//	HAL_Delay(100);

	uint8_t buf[1] = { addr | 0x80 };
 800102e:	78fb      	ldrb	r3, [r7, #3]
 8001030:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001034:	b2db      	uxtb	r3, r3
 8001036:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(ov5462->hspi, buf, 1, 100);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6858      	ldr	r0, [r3, #4]
 800103c:	f107 010c 	add.w	r1, r7, #12
 8001040:	2364      	movs	r3, #100	; 0x64
 8001042:	2201      	movs	r2, #1
 8001044:	f004 fabf 	bl	80055c6 <HAL_SPI_Transmit>
	buf[0] = data;
 8001048:	78bb      	ldrb	r3, [r7, #2]
 800104a:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(ov5462->hspi, buf, 1, 100);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6858      	ldr	r0, [r3, #4]
 8001050:	f107 010c 	add.w	r1, r7, #12
 8001054:	2364      	movs	r3, #100	; 0x64
 8001056:	2201      	movs	r2, #1
 8001058:	f004 fab5 	bl	80055c6 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_SET); // chip select HIGH
 800105c:	2201      	movs	r2, #1
 800105e:	2110      	movs	r1, #16
 8001060:	4803      	ldr	r0, [pc, #12]	; (8001070 <OV5462_write_spi_reg+0x5c>)
 8001062:	f002 fdbb 	bl	8003bdc <HAL_GPIO_WritePin>

//	HAL_Delay(100);
}
 8001066:	bf00      	nop
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40020800 	.word	0x40020800

08001074 <OV5462_read_spi_reg>:

uint8_t OV5462_read_spi_reg(OV5462_t* ov5462, uint8_t addr) {
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	460b      	mov	r3, r1
 800107e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_RESET); // chip select LOW
 8001080:	2200      	movs	r2, #0
 8001082:	2110      	movs	r1, #16
 8001084:	480f      	ldr	r0, [pc, #60]	; (80010c4 <OV5462_read_spi_reg+0x50>)
 8001086:	f002 fda9 	bl	8003bdc <HAL_GPIO_WritePin>

//	HAL_Delay(100);

	uint8_t buf[1] = { addr };
 800108a:	78fb      	ldrb	r3, [r7, #3]
 800108c:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(ov5462->hspi, buf, 1, 100);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6858      	ldr	r0, [r3, #4]
 8001092:	f107 010c 	add.w	r1, r7, #12
 8001096:	2364      	movs	r3, #100	; 0x64
 8001098:	2201      	movs	r2, #1
 800109a:	f004 fa94 	bl	80055c6 <HAL_SPI_Transmit>
	HAL_SPI_Receive(ov5462->hspi, buf, 1, 100);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6858      	ldr	r0, [r3, #4]
 80010a2:	f107 010c 	add.w	r1, r7, #12
 80010a6:	2364      	movs	r3, #100	; 0x64
 80010a8:	2201      	movs	r2, #1
 80010aa:	f004 fbc8 	bl	800583e <HAL_SPI_Receive>

	HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_SET); // chip select HIGH
 80010ae:	2201      	movs	r2, #1
 80010b0:	2110      	movs	r1, #16
 80010b2:	4804      	ldr	r0, [pc, #16]	; (80010c4 <OV5462_read_spi_reg+0x50>)
 80010b4:	f002 fd92 	bl	8003bdc <HAL_GPIO_WritePin>

//	HAL_Delay(100);

	return buf[0];
 80010b8:	7b3b      	ldrb	r3, [r7, #12]
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3710      	adds	r7, #16
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40020800 	.word	0x40020800

080010c8 <OV5462_init>:


uint8_t OV5462_init(OV5462_t* ov5462) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_SET); // chip select is default HIGH
 80010d0:	2201      	movs	r2, #1
 80010d2:	2110      	movs	r1, #16
 80010d4:	482d      	ldr	r0, [pc, #180]	; (800118c <OV5462_init+0xc4>)
 80010d6:	f002 fd81 	bl	8003bdc <HAL_GPIO_WritePin>

	OV5462_write_i2c_reg(ov5462, 0x3008, 0x80);
 80010da:	2280      	movs	r2, #128	; 0x80
 80010dc:	f243 0108 	movw	r1, #12296	; 0x3008
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f7ff ff1b 	bl	8000f1c <OV5462_write_i2c_reg>
	OV5462_write_i2c_regs(ov5462, SET_QVGA_MODE); // determine if we need to do this for our application
 80010e6:	492a      	ldr	r1, [pc, #168]	; (8001190 <OV5462_init+0xc8>)
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f7ff ff3e 	bl	8000f6a <OV5462_write_i2c_regs>

	uint8_t err = 0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	73fb      	strb	r3, [r7, #15]
	// configure camera for JPEG capture
	err |= OV5462_write_i2c_regs(ov5462, CONFIGURE_JPEG_CAPTURE); // use JPEG capture mode
 80010f2:	4928      	ldr	r1, [pc, #160]	; (8001194 <OV5462_init+0xcc>)
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f7ff ff38 	bl	8000f6a <OV5462_write_i2c_regs>
 80010fa:	4603      	mov	r3, r0
 80010fc:	461a      	mov	r2, r3
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
 8001100:	4313      	orrs	r3, r2
 8001102:	73fb      	strb	r3, [r7, #15]
	err |=OV5462_write_i2c_regs(ov5462, SET_RESOLUTION_320X240); // set sensor to low resolution
 8001104:	4924      	ldr	r1, [pc, #144]	; (8001198 <OV5462_init+0xd0>)
 8001106:	6878      	ldr	r0, [r7, #4]
 8001108:	f7ff ff2f 	bl	8000f6a <OV5462_write_i2c_regs>
 800110c:	4603      	mov	r3, r0
 800110e:	461a      	mov	r2, r3
 8001110:	7bfb      	ldrb	r3, [r7, #15]
 8001112:	4313      	orrs	r3, r2
 8001114:	73fb      	strb	r3, [r7, #15]
	err |=OV5462_write_i2c_reg(ov5462, 0x3818, 0xa8);
 8001116:	22a8      	movs	r2, #168	; 0xa8
 8001118:	f643 0118 	movw	r1, #14360	; 0x3818
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff fefd 	bl	8000f1c <OV5462_write_i2c_reg>
 8001122:	4603      	mov	r3, r0
 8001124:	461a      	mov	r2, r3
 8001126:	7bfb      	ldrb	r3, [r7, #15]
 8001128:	4313      	orrs	r3, r2
 800112a:	73fb      	strb	r3, [r7, #15]
	err |=OV5462_write_i2c_reg(ov5462, 0x3621, 0x10);
 800112c:	2210      	movs	r2, #16
 800112e:	f243 6121 	movw	r1, #13857	; 0x3621
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f7ff fef2 	bl	8000f1c <OV5462_write_i2c_reg>
 8001138:	4603      	mov	r3, r0
 800113a:	461a      	mov	r2, r3
 800113c:	7bfb      	ldrb	r3, [r7, #15]
 800113e:	4313      	orrs	r3, r2
 8001140:	73fb      	strb	r3, [r7, #15]
	err |=OV5462_write_i2c_reg(ov5462, 0x3801, 0xb0);
 8001142:	22b0      	movs	r2, #176	; 0xb0
 8001144:	f643 0101 	movw	r1, #14337	; 0x3801
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f7ff fee7 	bl	8000f1c <OV5462_write_i2c_reg>
 800114e:	4603      	mov	r3, r0
 8001150:	461a      	mov	r2, r3
 8001152:	7bfb      	ldrb	r3, [r7, #15]
 8001154:	4313      	orrs	r3, r2
 8001156:	73fb      	strb	r3, [r7, #15]
	err |=OV5462_write_i2c_reg(ov5462, 0x4407, 0x04); // 04?
 8001158:	2204      	movs	r2, #4
 800115a:	f244 4107 	movw	r1, #17415	; 0x4407
 800115e:	6878      	ldr	r0, [r7, #4]
 8001160:	f7ff fedc 	bl	8000f1c <OV5462_write_i2c_reg>
 8001164:	4603      	mov	r3, r0
 8001166:	461a      	mov	r2, r3
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	4313      	orrs	r3, r2
 800116c:	73fb      	strb	r3, [r7, #15]

	OV5462_write_spi_reg(ov5462, OV5462_ARDUCHIP_TIM, OV5462_VSYNC_LEVEL_MASK);
 800116e:	2202      	movs	r2, #2
 8001170:	2103      	movs	r1, #3
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff ff4e 	bl	8001014 <OV5462_write_spi_reg>
	OV5462_write_spi_reg(ov5462, ARDUCHIP_FIFO, FIFO_CLEAR_MASK);
 8001178:	2201      	movs	r2, #1
 800117a:	2104      	movs	r1, #4
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f7ff ff49 	bl	8001014 <OV5462_write_spi_reg>

	return err;
 8001182:	7bfb      	ldrb	r3, [r7, #15]
}
 8001184:	4618      	mov	r0, r3
 8001186:	3710      	adds	r7, #16
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40020800 	.word	0x40020800
 8001190:	0800d0e8 	.word	0x0800d0e8
 8001194:	0800da08 	.word	0x0800da08
 8001198:	0800d07c 	.word	0x0800d07c

0800119c <OV5462_continuous_capture_init>:

void OV5462_continuous_capture_init(OV5462_t* ov5462) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
	uint8_t camera_version = OV5462_read_spi_reg(ov5462, 0x40);
 80011a4:	2140      	movs	r1, #64	; 0x40
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f7ff ff64 	bl	8001074 <OV5462_read_spi_reg>
 80011ac:	4603      	mov	r3, r0
 80011ae:	73bb      	strb	r3, [r7, #14]
	uint8_t frames;

	// set continuous capture (depends on version)
	if (camera_version && 0x70) {
 80011b0:	7bbb      	ldrb	r3, [r7, #14]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d002      	beq.n	80011bc <OV5462_continuous_capture_init+0x20>
		frames = 0xFF;
 80011b6:	23ff      	movs	r3, #255	; 0xff
 80011b8:	73fb      	strb	r3, [r7, #15]
 80011ba:	e001      	b.n	80011c0 <OV5462_continuous_capture_init+0x24>
	} else {
		frames = 0x07;
 80011bc:	2307      	movs	r3, #7
 80011be:	73fb      	strb	r3, [r7, #15]
	}

	OV5462_write_spi_reg(ov5462, ARDUCHIP_FRAMES, frames);
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	461a      	mov	r2, r3
 80011c4:	2101      	movs	r1, #1
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f7ff ff24 	bl	8001014 <OV5462_write_spi_reg>
}
 80011cc:	bf00      	nop
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <OV5462_read_fifo_length>:

uint32_t OV5462_read_fifo_length(OV5462_t* ov5462) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
	uint32_t lower, middle, upper;
	lower = OV5462_read_spi_reg(ov5462, FIFO_SIZE_LOWER);
 80011dc:	2142      	movs	r1, #66	; 0x42
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f7ff ff48 	bl	8001074 <OV5462_read_spi_reg>
 80011e4:	4603      	mov	r3, r0
 80011e6:	617b      	str	r3, [r7, #20]
	middle = OV5462_read_spi_reg(ov5462, FIFO_SIZE_MIDDLE);
 80011e8:	2143      	movs	r1, #67	; 0x43
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f7ff ff42 	bl	8001074 <OV5462_read_spi_reg>
 80011f0:	4603      	mov	r3, r0
 80011f2:	613b      	str	r3, [r7, #16]
	upper = OV5462_read_spi_reg(ov5462, FIFO_SIZE_UPPER);
 80011f4:	2144      	movs	r1, #68	; 0x44
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff ff3c 	bl	8001074 <OV5462_read_spi_reg>
 80011fc:	4603      	mov	r3, r0
 80011fe:	60fb      	str	r3, [r7, #12]

	return ((upper << 16) | (middle << 8) | lower) & 0x07fffff;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	041a      	lsls	r2, r3, #16
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	021b      	lsls	r3, r3, #8
 8001208:	431a      	orrs	r2, r3
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	4313      	orrs	r3, r2
 800120e:	f3c3 0316 	ubfx	r3, r3, #0, #23
}
 8001212:	4618      	mov	r0, r3
 8001214:	3718      	adds	r7, #24
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <OV5462_request_FIFO_burst>:

void OV5462_request_FIFO_burst(OV5462_t* ov5462) {
 800121a:	b580      	push	{r7, lr}
 800121c:	b084      	sub	sp, #16
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
	uint8_t buf[1] = { BURST_FIFO_READ };
 8001222:	233c      	movs	r3, #60	; 0x3c
 8001224:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(ov5462->hspi, buf, 1, 100);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6858      	ldr	r0, [r3, #4]
 800122a:	f107 010c 	add.w	r1, r7, #12
 800122e:	2364      	movs	r3, #100	; 0x64
 8001230:	2201      	movs	r2, #1
 8001232:	f004 f9c8 	bl	80055c6 <HAL_SPI_Transmit>
}
 8001236:	bf00      	nop
 8001238:	3710      	adds	r7, #16
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <SPI_OptimizedReadByte>:

void SPI_OptimizedReadByte(uint8_t* data) {
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
	while (((SPI1->SR)&(1>>7))) {}; // wait for BSY bit to reset
 8001248:	bf00      	nop
 800124a:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <SPI_OptimizedReadByte+0x38>)
 800124c:	689b      	ldr	r3, [r3, #8]
	SPI1->DR = 0; // dummy byte
 800124e:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <SPI_OptimizedReadByte+0x38>)
 8001250:	2200      	movs	r2, #0
 8001252:	60da      	str	r2, [r3, #12]
	while (!((SPI1->SR) & (1<<0))) {};
 8001254:	bf00      	nop
 8001256:	4b08      	ldr	r3, [pc, #32]	; (8001278 <SPI_OptimizedReadByte+0x38>)
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	2b00      	cmp	r3, #0
 8001260:	d0f9      	beq.n	8001256 <SPI_OptimizedReadByte+0x16>
	*data = SPI1->DR;
 8001262:	4b05      	ldr	r3, [pc, #20]	; (8001278 <SPI_OptimizedReadByte+0x38>)
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	b2da      	uxtb	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	701a      	strb	r2, [r3, #0]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr
 8001278:	40013000 	.word	0x40013000

0800127c <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001280:	2200      	movs	r2, #0
 8001282:	2102      	movs	r1, #2
 8001284:	4803      	ldr	r0, [pc, #12]	; (8001294 <SELECT+0x18>)
 8001286:	f002 fca9 	bl	8003bdc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800128a:	2001      	movs	r0, #1
 800128c:	f001 ff8a 	bl	80031a4 <HAL_Delay>
}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40020800 	.word	0x40020800

08001298 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 800129c:	2201      	movs	r2, #1
 800129e:	2102      	movs	r1, #2
 80012a0:	4803      	ldr	r0, [pc, #12]	; (80012b0 <DESELECT+0x18>)
 80012a2:	f002 fc9b 	bl	8003bdc <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80012a6:	2001      	movs	r0, #1
 80012a8:	f001 ff7c 	bl	80031a4 <HAL_Delay>
}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40020800 	.word	0x40020800

080012b4 <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012be:	bf00      	nop
 80012c0:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <SPI_TxByte+0x30>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	2b02      	cmp	r3, #2
 80012cc:	d1f8      	bne.n	80012c0 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80012ce:	1df9      	adds	r1, r7, #7
 80012d0:	2364      	movs	r3, #100	; 0x64
 80012d2:	2201      	movs	r2, #1
 80012d4:	4803      	ldr	r0, [pc, #12]	; (80012e4 <SPI_TxByte+0x30>)
 80012d6:	f004 f976 	bl	80055c6 <HAL_SPI_Transmit>
}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	2000030c 	.word	0x2000030c

080012e8 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	460b      	mov	r3, r1
 80012f2:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012f4:	bf00      	nop
 80012f6:	4b08      	ldr	r3, [pc, #32]	; (8001318 <SPI_TxBuffer+0x30>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	f003 0302 	and.w	r3, r3, #2
 8001300:	2b02      	cmp	r3, #2
 8001302:	d1f8      	bne.n	80012f6 <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8001304:	887a      	ldrh	r2, [r7, #2]
 8001306:	2364      	movs	r3, #100	; 0x64
 8001308:	6879      	ldr	r1, [r7, #4]
 800130a:	4803      	ldr	r0, [pc, #12]	; (8001318 <SPI_TxBuffer+0x30>)
 800130c:	f004 f95b 	bl	80055c6 <HAL_SPI_Transmit>
}
 8001310:	bf00      	nop
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	2000030c 	.word	0x2000030c

0800131c <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8001322:	23ff      	movs	r3, #255	; 0xff
 8001324:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001326:	bf00      	nop
 8001328:	4b09      	ldr	r3, [pc, #36]	; (8001350 <SPI_RxByte+0x34>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	f003 0302 	and.w	r3, r3, #2
 8001332:	2b02      	cmp	r3, #2
 8001334:	d1f8      	bne.n	8001328 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8001336:	1dba      	adds	r2, r7, #6
 8001338:	1df9      	adds	r1, r7, #7
 800133a:	2364      	movs	r3, #100	; 0x64
 800133c:	9300      	str	r3, [sp, #0]
 800133e:	2301      	movs	r3, #1
 8001340:	4803      	ldr	r0, [pc, #12]	; (8001350 <SPI_RxByte+0x34>)
 8001342:	f004 fb8d 	bl	8005a60 <HAL_SPI_TransmitReceive>

	return data;
 8001346:	79bb      	ldrb	r3, [r7, #6]
}
 8001348:	4618      	mov	r0, r3
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	2000030c 	.word	0x2000030c

08001354 <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 800135c:	f7ff ffde 	bl	800131c <SPI_RxByte>
 8001360:	4603      	mov	r3, r0
 8001362:	461a      	mov	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	701a      	strb	r2, [r3, #0]
}
 8001368:	bf00      	nop
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}

08001370 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8001376:	4b0a      	ldr	r3, [pc, #40]	; (80013a0 <SD_ReadyWait+0x30>)
 8001378:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800137c:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 800137e:	f7ff ffcd 	bl	800131c <SPI_RxByte>
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	2bff      	cmp	r3, #255	; 0xff
 800138a:	d003      	beq.n	8001394 <SD_ReadyWait+0x24>
 800138c:	4b04      	ldr	r3, [pc, #16]	; (80013a0 <SD_ReadyWait+0x30>)
 800138e:	881b      	ldrh	r3, [r3, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d1f4      	bne.n	800137e <SD_ReadyWait+0xe>

	return res;
 8001394:	79fb      	ldrb	r3, [r7, #7]
}
 8001396:	4618      	mov	r0, r3
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000212 	.word	0x20000212

080013a4 <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80013aa:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80013ae:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80013b0:	f7ff ff72 	bl	8001298 <DESELECT>
	for(int i = 0; i < 10; i++)
 80013b4:	2300      	movs	r3, #0
 80013b6:	60bb      	str	r3, [r7, #8]
 80013b8:	e005      	b.n	80013c6 <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80013ba:	20ff      	movs	r0, #255	; 0xff
 80013bc:	f7ff ff7a 	bl	80012b4 <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	3301      	adds	r3, #1
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	2b09      	cmp	r3, #9
 80013ca:	ddf6      	ble.n	80013ba <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80013cc:	f7ff ff56 	bl	800127c <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80013d0:	2340      	movs	r3, #64	; 0x40
 80013d2:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80013d4:	2300      	movs	r3, #0
 80013d6:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80013e4:	2395      	movs	r3, #149	; 0x95
 80013e6:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80013e8:	463b      	mov	r3, r7
 80013ea:	2106      	movs	r1, #6
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff ff7b 	bl	80012e8 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80013f2:	e002      	b.n	80013fa <SD_PowerOn+0x56>
	{
		cnt--;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80013fa:	f7ff ff8f 	bl	800131c <SPI_RxByte>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b01      	cmp	r3, #1
 8001402:	d002      	beq.n	800140a <SD_PowerOn+0x66>
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d1f4      	bne.n	80013f4 <SD_PowerOn+0x50>
	}

	DESELECT();
 800140a:	f7ff ff45 	bl	8001298 <DESELECT>
	SPI_TxByte(0XFF);
 800140e:	20ff      	movs	r0, #255	; 0xff
 8001410:	f7ff ff50 	bl	80012b4 <SPI_TxByte>

	PowerFlag = 1;
 8001414:	4b03      	ldr	r3, [pc, #12]	; (8001424 <SD_PowerOn+0x80>)
 8001416:	2201      	movs	r2, #1
 8001418:	701a      	strb	r2, [r3, #0]
}
 800141a:	bf00      	nop
 800141c:	3710      	adds	r7, #16
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20000215 	.word	0x20000215

08001428 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 800142c:	4b03      	ldr	r3, [pc, #12]	; (800143c <SD_PowerOff+0x14>)
 800142e:	2200      	movs	r2, #0
 8001430:	701a      	strb	r2, [r3, #0]
}
 8001432:	bf00      	nop
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	20000215 	.word	0x20000215

08001440 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
	return PowerFlag;
 8001444:	4b03      	ldr	r3, [pc, #12]	; (8001454 <SD_CheckPower+0x14>)
 8001446:	781b      	ldrb	r3, [r3, #0]
}
 8001448:	4618      	mov	r0, r3
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	20000215 	.word	0x20000215

08001458 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8001462:	4b13      	ldr	r3, [pc, #76]	; (80014b0 <SD_RxDataBlock+0x58>)
 8001464:	22c8      	movs	r2, #200	; 0xc8
 8001466:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8001468:	f7ff ff58 	bl	800131c <SPI_RxByte>
 800146c:	4603      	mov	r3, r0
 800146e:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8001470:	7bfb      	ldrb	r3, [r7, #15]
 8001472:	2bff      	cmp	r3, #255	; 0xff
 8001474:	d103      	bne.n	800147e <SD_RxDataBlock+0x26>
 8001476:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <SD_RxDataBlock+0x58>)
 8001478:	881b      	ldrh	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1f4      	bne.n	8001468 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 800147e:	7bfb      	ldrb	r3, [r7, #15]
 8001480:	2bfe      	cmp	r3, #254	; 0xfe
 8001482:	d001      	beq.n	8001488 <SD_RxDataBlock+0x30>
 8001484:	2300      	movs	r3, #0
 8001486:	e00f      	b.n	80014a8 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	607a      	str	r2, [r7, #4]
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff ff60 	bl	8001354 <SPI_RxBytePtr>
	} while(len--);
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	1e5a      	subs	r2, r3, #1
 8001498:	603a      	str	r2, [r7, #0]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d1f4      	bne.n	8001488 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 800149e:	f7ff ff3d 	bl	800131c <SPI_RxByte>
	SPI_RxByte();
 80014a2:	f7ff ff3b 	bl	800131c <SPI_RxByte>

	return TRUE;
 80014a6:	2301      	movs	r3, #1
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20000210 	.word	0x20000210

080014b4 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	460b      	mov	r3, r1
 80014be:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80014c0:	2300      	movs	r3, #0
 80014c2:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80014c4:	f7ff ff54 	bl	8001370 <SD_ReadyWait>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2bff      	cmp	r3, #255	; 0xff
 80014cc:	d001      	beq.n	80014d2 <SD_TxDataBlock+0x1e>
 80014ce:	2300      	movs	r3, #0
 80014d0:	e02f      	b.n	8001532 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80014d2:	78fb      	ldrb	r3, [r7, #3]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff feed 	bl	80012b4 <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80014da:	78fb      	ldrb	r3, [r7, #3]
 80014dc:	2bfd      	cmp	r3, #253	; 0xfd
 80014de:	d020      	beq.n	8001522 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80014e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f7ff feff 	bl	80012e8 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 80014ea:	f7ff ff17 	bl	800131c <SPI_RxByte>
		SPI_RxByte();
 80014ee:	f7ff ff15 	bl	800131c <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 80014f2:	e00b      	b.n	800150c <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80014f4:	f7ff ff12 	bl	800131c <SPI_RxByte>
 80014f8:	4603      	mov	r3, r0
 80014fa:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	f003 031f 	and.w	r3, r3, #31
 8001502:	2b05      	cmp	r3, #5
 8001504:	d006      	beq.n	8001514 <SD_TxDataBlock+0x60>
			i++;
 8001506:	7bbb      	ldrb	r3, [r7, #14]
 8001508:	3301      	adds	r3, #1
 800150a:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 800150c:	7bbb      	ldrb	r3, [r7, #14]
 800150e:	2b40      	cmp	r3, #64	; 0x40
 8001510:	d9f0      	bls.n	80014f4 <SD_TxDataBlock+0x40>
 8001512:	e000      	b.n	8001516 <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8001514:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 8001516:	bf00      	nop
 8001518:	f7ff ff00 	bl	800131c <SPI_RxByte>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d0fa      	beq.n	8001518 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	f003 031f 	and.w	r3, r3, #31
 8001528:	2b05      	cmp	r3, #5
 800152a:	d101      	bne.n	8001530 <SD_TxDataBlock+0x7c>
 800152c:	2301      	movs	r3, #1
 800152e:	e000      	b.n	8001532 <SD_TxDataBlock+0x7e>

	return FALSE;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b084      	sub	sp, #16
 800153e:	af00      	add	r7, sp, #0
 8001540:	4603      	mov	r3, r0
 8001542:	6039      	str	r1, [r7, #0]
 8001544:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 8001546:	f7ff ff13 	bl	8001370 <SD_ReadyWait>
 800154a:	4603      	mov	r3, r0
 800154c:	2bff      	cmp	r3, #255	; 0xff
 800154e:	d001      	beq.n	8001554 <SD_SendCmd+0x1a>
 8001550:	23ff      	movs	r3, #255	; 0xff
 8001552:	e042      	b.n	80015da <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff feac 	bl	80012b4 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	0e1b      	lsrs	r3, r3, #24
 8001560:	b2db      	uxtb	r3, r3
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff fea6 	bl	80012b4 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	0c1b      	lsrs	r3, r3, #16
 800156c:	b2db      	uxtb	r3, r3
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff fea0 	bl	80012b4 <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	0a1b      	lsrs	r3, r3, #8
 8001578:	b2db      	uxtb	r3, r3
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff fe9a 	bl	80012b4 <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	b2db      	uxtb	r3, r3
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff fe95 	bl	80012b4 <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	2b40      	cmp	r3, #64	; 0x40
 800158e:	d102      	bne.n	8001596 <SD_SendCmd+0x5c>
 8001590:	2395      	movs	r3, #149	; 0x95
 8001592:	73fb      	strb	r3, [r7, #15]
 8001594:	e007      	b.n	80015a6 <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 8001596:	79fb      	ldrb	r3, [r7, #7]
 8001598:	2b48      	cmp	r3, #72	; 0x48
 800159a:	d102      	bne.n	80015a2 <SD_SendCmd+0x68>
 800159c:	2387      	movs	r3, #135	; 0x87
 800159e:	73fb      	strb	r3, [r7, #15]
 80015a0:	e001      	b.n	80015a6 <SD_SendCmd+0x6c>
	else crc = 1;
 80015a2:	2301      	movs	r3, #1
 80015a4:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80015a6:	7bfb      	ldrb	r3, [r7, #15]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff fe83 	bl	80012b4 <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80015ae:	79fb      	ldrb	r3, [r7, #7]
 80015b0:	2b4c      	cmp	r3, #76	; 0x4c
 80015b2:	d101      	bne.n	80015b8 <SD_SendCmd+0x7e>
 80015b4:	f7ff feb2 	bl	800131c <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80015b8:	230a      	movs	r3, #10
 80015ba:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80015bc:	f7ff feae 	bl	800131c <SPI_RxByte>
 80015c0:	4603      	mov	r3, r0
 80015c2:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80015c4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	da05      	bge.n	80015d8 <SD_SendCmd+0x9e>
 80015cc:	7bbb      	ldrb	r3, [r7, #14]
 80015ce:	3b01      	subs	r3, #1
 80015d0:	73bb      	strb	r3, [r7, #14]
 80015d2:	7bbb      	ldrb	r3, [r7, #14]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1f1      	bne.n	80015bc <SD_SendCmd+0x82>

	return res;
 80015d8:	7b7b      	ldrb	r3, [r7, #13]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
	...

080015e4 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80015e4:	b590      	push	{r4, r7, lr}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 80015ee:	79fb      	ldrb	r3, [r7, #7]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d001      	beq.n	80015f8 <SD_disk_initialize+0x14>
 80015f4:	2301      	movs	r3, #1
 80015f6:	e0d1      	b.n	800179c <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80015f8:	4b6a      	ldr	r3, [pc, #424]	; (80017a4 <SD_disk_initialize+0x1c0>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	f003 0302 	and.w	r3, r3, #2
 8001602:	2b00      	cmp	r3, #0
 8001604:	d003      	beq.n	800160e <SD_disk_initialize+0x2a>
 8001606:	4b67      	ldr	r3, [pc, #412]	; (80017a4 <SD_disk_initialize+0x1c0>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	b2db      	uxtb	r3, r3
 800160c:	e0c6      	b.n	800179c <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 800160e:	f7ff fec9 	bl	80013a4 <SD_PowerOn>

	/* slave select */
	SELECT();
 8001612:	f7ff fe33 	bl	800127c <SELECT>

	/* check disk type */
	type = 0;
 8001616:	2300      	movs	r3, #0
 8001618:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800161a:	2100      	movs	r1, #0
 800161c:	2040      	movs	r0, #64	; 0x40
 800161e:	f7ff ff8c 	bl	800153a <SD_SendCmd>
 8001622:	4603      	mov	r3, r0
 8001624:	2b01      	cmp	r3, #1
 8001626:	f040 80a1 	bne.w	800176c <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800162a:	4b5f      	ldr	r3, [pc, #380]	; (80017a8 <SD_disk_initialize+0x1c4>)
 800162c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001630:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8001632:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001636:	2048      	movs	r0, #72	; 0x48
 8001638:	f7ff ff7f 	bl	800153a <SD_SendCmd>
 800163c:	4603      	mov	r3, r0
 800163e:	2b01      	cmp	r3, #1
 8001640:	d155      	bne.n	80016ee <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8001642:	2300      	movs	r3, #0
 8001644:	73fb      	strb	r3, [r7, #15]
 8001646:	e00c      	b.n	8001662 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8001648:	7bfc      	ldrb	r4, [r7, #15]
 800164a:	f7ff fe67 	bl	800131c <SPI_RxByte>
 800164e:	4603      	mov	r3, r0
 8001650:	461a      	mov	r2, r3
 8001652:	f104 0310 	add.w	r3, r4, #16
 8001656:	443b      	add	r3, r7
 8001658:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 800165c:	7bfb      	ldrb	r3, [r7, #15]
 800165e:	3301      	adds	r3, #1
 8001660:	73fb      	strb	r3, [r7, #15]
 8001662:	7bfb      	ldrb	r3, [r7, #15]
 8001664:	2b03      	cmp	r3, #3
 8001666:	d9ef      	bls.n	8001648 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001668:	7abb      	ldrb	r3, [r7, #10]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d17e      	bne.n	800176c <SD_disk_initialize+0x188>
 800166e:	7afb      	ldrb	r3, [r7, #11]
 8001670:	2baa      	cmp	r3, #170	; 0xaa
 8001672:	d17b      	bne.n	800176c <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8001674:	2100      	movs	r1, #0
 8001676:	2077      	movs	r0, #119	; 0x77
 8001678:	f7ff ff5f 	bl	800153a <SD_SendCmd>
 800167c:	4603      	mov	r3, r0
 800167e:	2b01      	cmp	r3, #1
 8001680:	d807      	bhi.n	8001692 <SD_disk_initialize+0xae>
 8001682:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001686:	2069      	movs	r0, #105	; 0x69
 8001688:	f7ff ff57 	bl	800153a <SD_SendCmd>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d004      	beq.n	800169c <SD_disk_initialize+0xb8>
				} while (Timer1);
 8001692:	4b45      	ldr	r3, [pc, #276]	; (80017a8 <SD_disk_initialize+0x1c4>)
 8001694:	881b      	ldrh	r3, [r3, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d1ec      	bne.n	8001674 <SD_disk_initialize+0x90>
 800169a:	e000      	b.n	800169e <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800169c:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 800169e:	4b42      	ldr	r3, [pc, #264]	; (80017a8 <SD_disk_initialize+0x1c4>)
 80016a0:	881b      	ldrh	r3, [r3, #0]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d062      	beq.n	800176c <SD_disk_initialize+0x188>
 80016a6:	2100      	movs	r1, #0
 80016a8:	207a      	movs	r0, #122	; 0x7a
 80016aa:	f7ff ff46 	bl	800153a <SD_SendCmd>
 80016ae:	4603      	mov	r3, r0
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d15b      	bne.n	800176c <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80016b4:	2300      	movs	r3, #0
 80016b6:	73fb      	strb	r3, [r7, #15]
 80016b8:	e00c      	b.n	80016d4 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 80016ba:	7bfc      	ldrb	r4, [r7, #15]
 80016bc:	f7ff fe2e 	bl	800131c <SPI_RxByte>
 80016c0:	4603      	mov	r3, r0
 80016c2:	461a      	mov	r2, r3
 80016c4:	f104 0310 	add.w	r3, r4, #16
 80016c8:	443b      	add	r3, r7
 80016ca:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80016ce:	7bfb      	ldrb	r3, [r7, #15]
 80016d0:	3301      	adds	r3, #1
 80016d2:	73fb      	strb	r3, [r7, #15]
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	d9ef      	bls.n	80016ba <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80016da:	7a3b      	ldrb	r3, [r7, #8]
 80016dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <SD_disk_initialize+0x104>
 80016e4:	230c      	movs	r3, #12
 80016e6:	e000      	b.n	80016ea <SD_disk_initialize+0x106>
 80016e8:	2304      	movs	r3, #4
 80016ea:	73bb      	strb	r3, [r7, #14]
 80016ec:	e03e      	b.n	800176c <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80016ee:	2100      	movs	r1, #0
 80016f0:	2077      	movs	r0, #119	; 0x77
 80016f2:	f7ff ff22 	bl	800153a <SD_SendCmd>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d808      	bhi.n	800170e <SD_disk_initialize+0x12a>
 80016fc:	2100      	movs	r1, #0
 80016fe:	2069      	movs	r0, #105	; 0x69
 8001700:	f7ff ff1b 	bl	800153a <SD_SendCmd>
 8001704:	4603      	mov	r3, r0
 8001706:	2b01      	cmp	r3, #1
 8001708:	d801      	bhi.n	800170e <SD_disk_initialize+0x12a>
 800170a:	2302      	movs	r3, #2
 800170c:	e000      	b.n	8001710 <SD_disk_initialize+0x12c>
 800170e:	2301      	movs	r3, #1
 8001710:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8001712:	7bbb      	ldrb	r3, [r7, #14]
 8001714:	2b02      	cmp	r3, #2
 8001716:	d10e      	bne.n	8001736 <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8001718:	2100      	movs	r1, #0
 800171a:	2077      	movs	r0, #119	; 0x77
 800171c:	f7ff ff0d 	bl	800153a <SD_SendCmd>
 8001720:	4603      	mov	r3, r0
 8001722:	2b01      	cmp	r3, #1
 8001724:	d80e      	bhi.n	8001744 <SD_disk_initialize+0x160>
 8001726:	2100      	movs	r1, #0
 8001728:	2069      	movs	r0, #105	; 0x69
 800172a:	f7ff ff06 	bl	800153a <SD_SendCmd>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d107      	bne.n	8001744 <SD_disk_initialize+0x160>
 8001734:	e00c      	b.n	8001750 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001736:	2100      	movs	r1, #0
 8001738:	2041      	movs	r0, #65	; 0x41
 800173a:	f7ff fefe 	bl	800153a <SD_SendCmd>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d004      	beq.n	800174e <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8001744:	4b18      	ldr	r3, [pc, #96]	; (80017a8 <SD_disk_initialize+0x1c4>)
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d1e2      	bne.n	8001712 <SD_disk_initialize+0x12e>
 800174c:	e000      	b.n	8001750 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800174e:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001750:	4b15      	ldr	r3, [pc, #84]	; (80017a8 <SD_disk_initialize+0x1c4>)
 8001752:	881b      	ldrh	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d007      	beq.n	8001768 <SD_disk_initialize+0x184>
 8001758:	f44f 7100 	mov.w	r1, #512	; 0x200
 800175c:	2050      	movs	r0, #80	; 0x50
 800175e:	f7ff feec 	bl	800153a <SD_SendCmd>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d001      	beq.n	800176c <SD_disk_initialize+0x188>
 8001768:	2300      	movs	r3, #0
 800176a:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 800176c:	4a0f      	ldr	r2, [pc, #60]	; (80017ac <SD_disk_initialize+0x1c8>)
 800176e:	7bbb      	ldrb	r3, [r7, #14]
 8001770:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8001772:	f7ff fd91 	bl	8001298 <DESELECT>
	SPI_RxByte();
 8001776:	f7ff fdd1 	bl	800131c <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 800177a:	7bbb      	ldrb	r3, [r7, #14]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d008      	beq.n	8001792 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8001780:	4b08      	ldr	r3, [pc, #32]	; (80017a4 <SD_disk_initialize+0x1c0>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	b2db      	uxtb	r3, r3
 8001786:	f023 0301 	bic.w	r3, r3, #1
 800178a:	b2da      	uxtb	r2, r3
 800178c:	4b05      	ldr	r3, [pc, #20]	; (80017a4 <SD_disk_initialize+0x1c0>)
 800178e:	701a      	strb	r2, [r3, #0]
 8001790:	e001      	b.n	8001796 <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8001792:	f7ff fe49 	bl	8001428 <SD_PowerOff>
	}

	return Stat;
 8001796:	4b03      	ldr	r3, [pc, #12]	; (80017a4 <SD_disk_initialize+0x1c0>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	b2db      	uxtb	r3, r3
}
 800179c:	4618      	mov	r0, r3
 800179e:	3714      	adds	r7, #20
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd90      	pop	{r4, r7, pc}
 80017a4:	20000000 	.word	0x20000000
 80017a8:	20000210 	.word	0x20000210
 80017ac:	20000214 	.word	0x20000214

080017b0 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4603      	mov	r3, r0
 80017b8:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 80017ba:	79fb      	ldrb	r3, [r7, #7]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <SD_disk_status+0x14>
 80017c0:	2301      	movs	r3, #1
 80017c2:	e002      	b.n	80017ca <SD_disk_status+0x1a>
	return Stat;
 80017c4:	4b04      	ldr	r3, [pc, #16]	; (80017d8 <SD_disk_status+0x28>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	b2db      	uxtb	r3, r3
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
 80017d6:	bf00      	nop
 80017d8:	20000000 	.word	0x20000000

080017dc <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60b9      	str	r1, [r7, #8]
 80017e4:	607a      	str	r2, [r7, #4]
 80017e6:	603b      	str	r3, [r7, #0]
 80017e8:	4603      	mov	r3, r0
 80017ea:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80017ec:	7bfb      	ldrb	r3, [r7, #15]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d102      	bne.n	80017f8 <SD_disk_read+0x1c>
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d101      	bne.n	80017fc <SD_disk_read+0x20>
 80017f8:	2304      	movs	r3, #4
 80017fa:	e051      	b.n	80018a0 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80017fc:	4b2a      	ldr	r3, [pc, #168]	; (80018a8 <SD_disk_read+0xcc>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	b2db      	uxtb	r3, r3
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <SD_disk_read+0x32>
 800180a:	2303      	movs	r3, #3
 800180c:	e048      	b.n	80018a0 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800180e:	4b27      	ldr	r3, [pc, #156]	; (80018ac <SD_disk_read+0xd0>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	f003 0304 	and.w	r3, r3, #4
 8001816:	2b00      	cmp	r3, #0
 8001818:	d102      	bne.n	8001820 <SD_disk_read+0x44>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	025b      	lsls	r3, r3, #9
 800181e:	607b      	str	r3, [r7, #4]

	SELECT();
 8001820:	f7ff fd2c 	bl	800127c <SELECT>

	if (count == 1)
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	2b01      	cmp	r3, #1
 8001828:	d111      	bne.n	800184e <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 800182a:	6879      	ldr	r1, [r7, #4]
 800182c:	2051      	movs	r0, #81	; 0x51
 800182e:	f7ff fe84 	bl	800153a <SD_SendCmd>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d129      	bne.n	800188c <SD_disk_read+0xb0>
 8001838:	f44f 7100 	mov.w	r1, #512	; 0x200
 800183c:	68b8      	ldr	r0, [r7, #8]
 800183e:	f7ff fe0b 	bl	8001458 <SD_RxDataBlock>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d021      	beq.n	800188c <SD_disk_read+0xb0>
 8001848:	2300      	movs	r3, #0
 800184a:	603b      	str	r3, [r7, #0]
 800184c:	e01e      	b.n	800188c <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	2052      	movs	r0, #82	; 0x52
 8001852:	f7ff fe72 	bl	800153a <SD_SendCmd>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d117      	bne.n	800188c <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 800185c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001860:	68b8      	ldr	r0, [r7, #8]
 8001862:	f7ff fdf9 	bl	8001458 <SD_RxDataBlock>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d00a      	beq.n	8001882 <SD_disk_read+0xa6>
				buff += 512;
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001872:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	3b01      	subs	r3, #1
 8001878:	603b      	str	r3, [r7, #0]
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d1ed      	bne.n	800185c <SD_disk_read+0x80>
 8001880:	e000      	b.n	8001884 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8001882:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8001884:	2100      	movs	r1, #0
 8001886:	204c      	movs	r0, #76	; 0x4c
 8001888:	f7ff fe57 	bl	800153a <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 800188c:	f7ff fd04 	bl	8001298 <DESELECT>
	SPI_RxByte();
 8001890:	f7ff fd44 	bl	800131c <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	2b00      	cmp	r3, #0
 8001898:	bf14      	ite	ne
 800189a:	2301      	movne	r3, #1
 800189c:	2300      	moveq	r3, #0
 800189e:	b2db      	uxtb	r3, r3
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3710      	adds	r7, #16
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20000000 	.word	0x20000000
 80018ac:	20000214 	.word	0x20000214

080018b0 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60b9      	str	r1, [r7, #8]
 80018b8:	607a      	str	r2, [r7, #4]
 80018ba:	603b      	str	r3, [r7, #0]
 80018bc:	4603      	mov	r3, r0
 80018be:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d102      	bne.n	80018cc <SD_disk_write+0x1c>
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d101      	bne.n	80018d0 <SD_disk_write+0x20>
 80018cc:	2304      	movs	r3, #4
 80018ce:	e06b      	b.n	80019a8 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80018d0:	4b37      	ldr	r3, [pc, #220]	; (80019b0 <SD_disk_write+0x100>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <SD_disk_write+0x32>
 80018de:	2303      	movs	r3, #3
 80018e0:	e062      	b.n	80019a8 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 80018e2:	4b33      	ldr	r3, [pc, #204]	; (80019b0 <SD_disk_write+0x100>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	f003 0304 	and.w	r3, r3, #4
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <SD_disk_write+0x44>
 80018f0:	2302      	movs	r3, #2
 80018f2:	e059      	b.n	80019a8 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80018f4:	4b2f      	ldr	r3, [pc, #188]	; (80019b4 <SD_disk_write+0x104>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	f003 0304 	and.w	r3, r3, #4
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d102      	bne.n	8001906 <SD_disk_write+0x56>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	025b      	lsls	r3, r3, #9
 8001904:	607b      	str	r3, [r7, #4]

	SELECT();
 8001906:	f7ff fcb9 	bl	800127c <SELECT>

	if (count == 1)
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	2b01      	cmp	r3, #1
 800190e:	d110      	bne.n	8001932 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001910:	6879      	ldr	r1, [r7, #4]
 8001912:	2058      	movs	r0, #88	; 0x58
 8001914:	f7ff fe11 	bl	800153a <SD_SendCmd>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d13a      	bne.n	8001994 <SD_disk_write+0xe4>
 800191e:	21fe      	movs	r1, #254	; 0xfe
 8001920:	68b8      	ldr	r0, [r7, #8]
 8001922:	f7ff fdc7 	bl	80014b4 <SD_TxDataBlock>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d033      	beq.n	8001994 <SD_disk_write+0xe4>
			count = 0;
 800192c:	2300      	movs	r3, #0
 800192e:	603b      	str	r3, [r7, #0]
 8001930:	e030      	b.n	8001994 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8001932:	4b20      	ldr	r3, [pc, #128]	; (80019b4 <SD_disk_write+0x104>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d007      	beq.n	800194e <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 800193e:	2100      	movs	r1, #0
 8001940:	2077      	movs	r0, #119	; 0x77
 8001942:	f7ff fdfa 	bl	800153a <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8001946:	6839      	ldr	r1, [r7, #0]
 8001948:	2057      	movs	r0, #87	; 0x57
 800194a:	f7ff fdf6 	bl	800153a <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 800194e:	6879      	ldr	r1, [r7, #4]
 8001950:	2059      	movs	r0, #89	; 0x59
 8001952:	f7ff fdf2 	bl	800153a <SD_SendCmd>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d11b      	bne.n	8001994 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 800195c:	21fc      	movs	r1, #252	; 0xfc
 800195e:	68b8      	ldr	r0, [r7, #8]
 8001960:	f7ff fda8 	bl	80014b4 <SD_TxDataBlock>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d00a      	beq.n	8001980 <SD_disk_write+0xd0>
				buff += 512;
 800196a:	68bb      	ldr	r3, [r7, #8]
 800196c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001970:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	3b01      	subs	r3, #1
 8001976:	603b      	str	r3, [r7, #0]
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d1ee      	bne.n	800195c <SD_disk_write+0xac>
 800197e:	e000      	b.n	8001982 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001980:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8001982:	21fd      	movs	r1, #253	; 0xfd
 8001984:	2000      	movs	r0, #0
 8001986:	f7ff fd95 	bl	80014b4 <SD_TxDataBlock>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d101      	bne.n	8001994 <SD_disk_write+0xe4>
			{
				count = 1;
 8001990:	2301      	movs	r3, #1
 8001992:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8001994:	f7ff fc80 	bl	8001298 <DESELECT>
	SPI_RxByte();
 8001998:	f7ff fcc0 	bl	800131c <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	bf14      	ite	ne
 80019a2:	2301      	movne	r3, #1
 80019a4:	2300      	moveq	r3, #0
 80019a6:	b2db      	uxtb	r3, r3
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	3710      	adds	r7, #16
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	20000000 	.word	0x20000000
 80019b4:	20000214 	.word	0x20000214

080019b8 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 80019b8:	b590      	push	{r4, r7, lr}
 80019ba:	b08b      	sub	sp, #44	; 0x2c
 80019bc:	af00      	add	r7, sp, #0
 80019be:	4603      	mov	r3, r0
 80019c0:	603a      	str	r2, [r7, #0]
 80019c2:	71fb      	strb	r3, [r7, #7]
 80019c4:	460b      	mov	r3, r1
 80019c6:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <SD_disk_ioctl+0x1e>
 80019d2:	2304      	movs	r3, #4
 80019d4:	e115      	b.n	8001c02 <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 80019dc:	79bb      	ldrb	r3, [r7, #6]
 80019de:	2b05      	cmp	r3, #5
 80019e0:	d124      	bne.n	8001a2c <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 80019e2:	6a3b      	ldr	r3, [r7, #32]
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d012      	beq.n	8001a10 <SD_disk_ioctl+0x58>
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	dc1a      	bgt.n	8001a24 <SD_disk_ioctl+0x6c>
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d002      	beq.n	80019f8 <SD_disk_ioctl+0x40>
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d006      	beq.n	8001a04 <SD_disk_ioctl+0x4c>
 80019f6:	e015      	b.n	8001a24 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 80019f8:	f7ff fd16 	bl	8001428 <SD_PowerOff>
			res = RES_OK;
 80019fc:	2300      	movs	r3, #0
 80019fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001a02:	e0fc      	b.n	8001bfe <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8001a04:	f7ff fcce 	bl	80013a4 <SD_PowerOn>
			res = RES_OK;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001a0e:	e0f6      	b.n	8001bfe <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8001a10:	6a3b      	ldr	r3, [r7, #32]
 8001a12:	1c5c      	adds	r4, r3, #1
 8001a14:	f7ff fd14 	bl	8001440 <SD_CheckPower>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001a22:	e0ec      	b.n	8001bfe <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8001a24:	2304      	movs	r3, #4
 8001a26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001a2a:	e0e8      	b.n	8001bfe <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001a2c:	4b77      	ldr	r3, [pc, #476]	; (8001c0c <SD_disk_ioctl+0x254>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <SD_disk_ioctl+0x86>
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e0e1      	b.n	8001c02 <SD_disk_ioctl+0x24a>

		SELECT();
 8001a3e:	f7ff fc1d 	bl	800127c <SELECT>

		switch (ctrl)
 8001a42:	79bb      	ldrb	r3, [r7, #6]
 8001a44:	2b0d      	cmp	r3, #13
 8001a46:	f200 80cb 	bhi.w	8001be0 <SD_disk_ioctl+0x228>
 8001a4a:	a201      	add	r2, pc, #4	; (adr r2, 8001a50 <SD_disk_ioctl+0x98>)
 8001a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a50:	08001b4b 	.word	0x08001b4b
 8001a54:	08001a89 	.word	0x08001a89
 8001a58:	08001b3b 	.word	0x08001b3b
 8001a5c:	08001be1 	.word	0x08001be1
 8001a60:	08001be1 	.word	0x08001be1
 8001a64:	08001be1 	.word	0x08001be1
 8001a68:	08001be1 	.word	0x08001be1
 8001a6c:	08001be1 	.word	0x08001be1
 8001a70:	08001be1 	.word	0x08001be1
 8001a74:	08001be1 	.word	0x08001be1
 8001a78:	08001be1 	.word	0x08001be1
 8001a7c:	08001b5d 	.word	0x08001b5d
 8001a80:	08001b81 	.word	0x08001b81
 8001a84:	08001ba5 	.word	0x08001ba5
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001a88:	2100      	movs	r1, #0
 8001a8a:	2049      	movs	r0, #73	; 0x49
 8001a8c:	f7ff fd55 	bl	800153a <SD_SendCmd>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	f040 80a8 	bne.w	8001be8 <SD_disk_ioctl+0x230>
 8001a98:	f107 030c 	add.w	r3, r7, #12
 8001a9c:	2110      	movs	r1, #16
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff fcda 	bl	8001458 <SD_RxDataBlock>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f000 809e 	beq.w	8001be8 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8001aac:	7b3b      	ldrb	r3, [r7, #12]
 8001aae:	099b      	lsrs	r3, r3, #6
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	d10e      	bne.n	8001ad4 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001ab6:	7d7b      	ldrb	r3, [r7, #21]
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	7d3b      	ldrb	r3, [r7, #20]
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	021b      	lsls	r3, r3, #8
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	4413      	add	r3, r2
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8001aca:	8bfb      	ldrh	r3, [r7, #30]
 8001acc:	029a      	lsls	r2, r3, #10
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	e02e      	b.n	8001b32 <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001ad4:	7c7b      	ldrb	r3, [r7, #17]
 8001ad6:	f003 030f 	and.w	r3, r3, #15
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	7dbb      	ldrb	r3, [r7, #22]
 8001ade:	09db      	lsrs	r3, r3, #7
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	4413      	add	r3, r2
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	7d7b      	ldrb	r3, [r7, #21]
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	f003 0306 	and.w	r3, r3, #6
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	4413      	add	r3, r2
 8001af4:	b2db      	uxtb	r3, r3
 8001af6:	3302      	adds	r3, #2
 8001af8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001afc:	7d3b      	ldrb	r3, [r7, #20]
 8001afe:	099b      	lsrs	r3, r3, #6
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	b29a      	uxth	r2, r3
 8001b04:	7cfb      	ldrb	r3, [r7, #19]
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	b29b      	uxth	r3, r3
 8001b0c:	4413      	add	r3, r2
 8001b0e:	b29a      	uxth	r2, r3
 8001b10:	7cbb      	ldrb	r3, [r7, #18]
 8001b12:	029b      	lsls	r3, r3, #10
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	4413      	add	r3, r2
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	3301      	adds	r3, #1
 8001b22:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8001b24:	8bfa      	ldrh	r2, [r7, #30]
 8001b26:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001b2a:	3b09      	subs	r3, #9
 8001b2c:	409a      	lsls	r2, r3
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8001b32:	2300      	movs	r3, #0
 8001b34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8001b38:	e056      	b.n	8001be8 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b40:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8001b42:	2300      	movs	r3, #0
 8001b44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001b48:	e055      	b.n	8001bf6 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001b4a:	f7ff fc11 	bl	8001370 <SD_ReadyWait>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2bff      	cmp	r3, #255	; 0xff
 8001b52:	d14b      	bne.n	8001bec <SD_disk_ioctl+0x234>
 8001b54:	2300      	movs	r3, #0
 8001b56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001b5a:	e047      	b.n	8001bec <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	2049      	movs	r0, #73	; 0x49
 8001b60:	f7ff fceb 	bl	800153a <SD_SendCmd>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d142      	bne.n	8001bf0 <SD_disk_ioctl+0x238>
 8001b6a:	2110      	movs	r1, #16
 8001b6c:	6a38      	ldr	r0, [r7, #32]
 8001b6e:	f7ff fc73 	bl	8001458 <SD_RxDataBlock>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d03b      	beq.n	8001bf0 <SD_disk_ioctl+0x238>
 8001b78:	2300      	movs	r3, #0
 8001b7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001b7e:	e037      	b.n	8001bf0 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001b80:	2100      	movs	r1, #0
 8001b82:	204a      	movs	r0, #74	; 0x4a
 8001b84:	f7ff fcd9 	bl	800153a <SD_SendCmd>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d132      	bne.n	8001bf4 <SD_disk_ioctl+0x23c>
 8001b8e:	2110      	movs	r1, #16
 8001b90:	6a38      	ldr	r0, [r7, #32]
 8001b92:	f7ff fc61 	bl	8001458 <SD_RxDataBlock>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d02b      	beq.n	8001bf4 <SD_disk_ioctl+0x23c>
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001ba2:	e027      	b.n	8001bf4 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	207a      	movs	r0, #122	; 0x7a
 8001ba8:	f7ff fcc7 	bl	800153a <SD_SendCmd>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d116      	bne.n	8001be0 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001bb8:	e00b      	b.n	8001bd2 <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8001bba:	6a3c      	ldr	r4, [r7, #32]
 8001bbc:	1c63      	adds	r3, r4, #1
 8001bbe:	623b      	str	r3, [r7, #32]
 8001bc0:	f7ff fbac 	bl	800131c <SPI_RxByte>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8001bc8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001bcc:	3301      	adds	r3, #1
 8001bce:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001bd2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001bd6:	2b03      	cmp	r3, #3
 8001bd8:	d9ef      	bls.n	8001bba <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8001be0:	2304      	movs	r3, #4
 8001be2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001be6:	e006      	b.n	8001bf6 <SD_disk_ioctl+0x23e>
			break;
 8001be8:	bf00      	nop
 8001bea:	e004      	b.n	8001bf6 <SD_disk_ioctl+0x23e>
			break;
 8001bec:	bf00      	nop
 8001bee:	e002      	b.n	8001bf6 <SD_disk_ioctl+0x23e>
			break;
 8001bf0:	bf00      	nop
 8001bf2:	e000      	b.n	8001bf6 <SD_disk_ioctl+0x23e>
			break;
 8001bf4:	bf00      	nop
		}

		DESELECT();
 8001bf6:	f7ff fb4f 	bl	8001298 <DESELECT>
		SPI_RxByte();
 8001bfa:	f7ff fb8f 	bl	800131c <SPI_RxByte>
	}

	return res;
 8001bfe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	372c      	adds	r7, #44	; 0x2c
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd90      	pop	{r4, r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	20000000 	.word	0x20000000

08001c10 <testSD>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int testSD() {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
/* Mount SD Card */
	int ret = 0;
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
	if(f_mount(&fs, "/", 0) != FR_OK) {
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	495d      	ldr	r1, [pc, #372]	; (8001d94 <testSD+0x184>)
 8001c1e:	485e      	ldr	r0, [pc, #376]	; (8001d98 <testSD+0x188>)
 8001c20:	f007 f8e4 	bl	8008dec <f_mount>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d005      	beq.n	8001c36 <testSD+0x26>
		printf("Failed to mount SD Card\r\n");
 8001c2a:	485c      	ldr	r0, [pc, #368]	; (8001d9c <testSD+0x18c>)
 8001c2c:	f008 ff32 	bl	800aa94 <puts>
		return -1;
 8001c30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c34:	e0a9      	b.n	8001d8a <testSD+0x17a>
	}

	/* Open file to write */
	ret = f_open(&fil, "/TEST.TXT", FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001c36:	2213      	movs	r2, #19
 8001c38:	4959      	ldr	r1, [pc, #356]	; (8001da0 <testSD+0x190>)
 8001c3a:	485a      	ldr	r0, [pc, #360]	; (8001da4 <testSD+0x194>)
 8001c3c:	f007 f91c 	bl	8008e78 <f_open>
 8001c40:	4603      	mov	r3, r0
 8001c42:	60fb      	str	r3, [r7, #12]
	if(ret != FR_OK) {
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d006      	beq.n	8001c58 <testSD+0x48>
		printf("Failed to open file (%i) \r\n", ret);
 8001c4a:	68f9      	ldr	r1, [r7, #12]
 8001c4c:	4856      	ldr	r0, [pc, #344]	; (8001da8 <testSD+0x198>)
 8001c4e:	f008 fe9b 	bl	800a988 <iprintf>
		return -1;
 8001c52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c56:	e098      	b.n	8001d8a <testSD+0x17a>
	}

	if(f_getfree("", &fre_clust, &pfs) != FR_OK) {
 8001c58:	4a54      	ldr	r2, [pc, #336]	; (8001dac <testSD+0x19c>)
 8001c5a:	4955      	ldr	r1, [pc, #340]	; (8001db0 <testSD+0x1a0>)
 8001c5c:	4855      	ldr	r0, [pc, #340]	; (8001db4 <testSD+0x1a4>)
 8001c5e:	f007 fe72 	bl	8009946 <f_getfree>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d005      	beq.n	8001c74 <testSD+0x64>
		printf("Free space check failed\r\n");
 8001c68:	4853      	ldr	r0, [pc, #332]	; (8001db8 <testSD+0x1a8>)
 8001c6a:	f008 ff13 	bl	800aa94 <puts>
		return -1;
 8001c6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c72:	e08a      	b.n	8001d8a <testSD+0x17a>
	}

	total_space = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 8001c74:	4b4d      	ldr	r3, [pc, #308]	; (8001dac <testSD+0x19c>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	699b      	ldr	r3, [r3, #24]
 8001c7a:	3b02      	subs	r3, #2
 8001c7c:	4a4b      	ldr	r2, [pc, #300]	; (8001dac <testSD+0x19c>)
 8001c7e:	6812      	ldr	r2, [r2, #0]
 8001c80:	8952      	ldrh	r2, [r2, #10]
 8001c82:	fb02 f303 	mul.w	r3, r2, r3
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7fe fc54 	bl	8000534 <__aeabi_ui2d>
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	4b4a      	ldr	r3, [pc, #296]	; (8001dbc <testSD+0x1ac>)
 8001c92:	f7fe fcc9 	bl	8000628 <__aeabi_dmul>
 8001c96:	4602      	mov	r2, r0
 8001c98:	460b      	mov	r3, r1
 8001c9a:	4610      	mov	r0, r2
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	f7fe ff9b 	bl	8000bd8 <__aeabi_d2uiz>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	4a46      	ldr	r2, [pc, #280]	; (8001dc0 <testSD+0x1b0>)
 8001ca6:	6013      	str	r3, [r2, #0]
	free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 8001ca8:	4b40      	ldr	r3, [pc, #256]	; (8001dac <testSD+0x19c>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	895b      	ldrh	r3, [r3, #10]
 8001cae:	461a      	mov	r2, r3
 8001cb0:	4b3f      	ldr	r3, [pc, #252]	; (8001db0 <testSD+0x1a0>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	fb02 f303 	mul.w	r3, r2, r3
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7fe fc3b 	bl	8000534 <__aeabi_ui2d>
 8001cbe:	f04f 0200 	mov.w	r2, #0
 8001cc2:	4b3e      	ldr	r3, [pc, #248]	; (8001dbc <testSD+0x1ac>)
 8001cc4:	f7fe fcb0 	bl	8000628 <__aeabi_dmul>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	460b      	mov	r3, r1
 8001ccc:	4610      	mov	r0, r2
 8001cce:	4619      	mov	r1, r3
 8001cd0:	f7fe ff82 	bl	8000bd8 <__aeabi_d2uiz>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	4a3b      	ldr	r2, [pc, #236]	; (8001dc4 <testSD+0x1b4>)
 8001cd8:	6013      	str	r3, [r2, #0]

	/* free space is less than 1kb */
	if(free_space < 1) {
 8001cda:	4b3a      	ldr	r3, [pc, #232]	; (8001dc4 <testSD+0x1b4>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d105      	bne.n	8001cee <testSD+0xde>
		printf("Drive is full\r\n");
 8001ce2:	4839      	ldr	r0, [pc, #228]	; (8001dc8 <testSD+0x1b8>)
 8001ce4:	f008 fed6 	bl	800aa94 <puts>
		return -1;
 8001ce8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001cec:	e04d      	b.n	8001d8a <testSD+0x17a>
	}

//	printf("SD CARD MOUNTED! TESTING R/W...\r\n");

	f_puts("TEST", &fil);
 8001cee:	492d      	ldr	r1, [pc, #180]	; (8001da4 <testSD+0x194>)
 8001cf0:	4836      	ldr	r0, [pc, #216]	; (8001dcc <testSD+0x1bc>)
 8001cf2:	f008 f83c 	bl	8009d6e <f_puts>

	/* Close file */
	ret = f_close(&fil);
 8001cf6:	482b      	ldr	r0, [pc, #172]	; (8001da4 <testSD+0x194>)
 8001cf8:	f007 fdfb 	bl	80098f2 <f_close>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	60fb      	str	r3, [r7, #12]
	if(ret != FR_OK) {
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d006      	beq.n	8001d14 <testSD+0x104>
		printf("Failed to close file (%i) \r\n", ret);
 8001d06:	68f9      	ldr	r1, [r7, #12]
 8001d08:	4831      	ldr	r0, [pc, #196]	; (8001dd0 <testSD+0x1c0>)
 8001d0a:	f008 fe3d 	bl	800a988 <iprintf>
		return -1;
 8001d0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d12:	e03a      	b.n	8001d8a <testSD+0x17a>
	}

	/* Open file to read */
	ret = f_open(&fil, "/TEST.TXT", FA_READ);
 8001d14:	2201      	movs	r2, #1
 8001d16:	4922      	ldr	r1, [pc, #136]	; (8001da0 <testSD+0x190>)
 8001d18:	4822      	ldr	r0, [pc, #136]	; (8001da4 <testSD+0x194>)
 8001d1a:	f007 f8ad 	bl	8008e78 <f_open>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	60fb      	str	r3, [r7, #12]
	if(ret != FR_OK) {
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d006      	beq.n	8001d36 <testSD+0x126>
		printf("Failed to open in read mode (%i) \r\n", ret);
 8001d28:	68f9      	ldr	r1, [r7, #12]
 8001d2a:	482a      	ldr	r0, [pc, #168]	; (8001dd4 <testSD+0x1c4>)
 8001d2c:	f008 fe2c 	bl	800a988 <iprintf>
		return -1;
 8001d30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d34:	e029      	b.n	8001d8a <testSD+0x17a>
	}

	char buffer[5];
	f_gets(buffer, sizeof(buffer), &fil);
 8001d36:	1d3b      	adds	r3, r7, #4
 8001d38:	4a1a      	ldr	r2, [pc, #104]	; (8001da4 <testSD+0x194>)
 8001d3a:	2105      	movs	r1, #5
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f007 ff62 	bl	8009c06 <f_gets>

	if (strcmp(buffer, "TEST")) {
 8001d42:	1d3b      	adds	r3, r7, #4
 8001d44:	4921      	ldr	r1, [pc, #132]	; (8001dcc <testSD+0x1bc>)
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7fe fa4a 	bl	80001e0 <strcmp>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d005      	beq.n	8001d5e <testSD+0x14e>
		printf("File contents MISMATCH. FAIL R/W test\r\n");
 8001d52:	4821      	ldr	r0, [pc, #132]	; (8001dd8 <testSD+0x1c8>)
 8001d54:	f008 fe9e 	bl	800aa94 <puts>
		return -1;
 8001d58:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d5c:	e015      	b.n	8001d8a <testSD+0x17a>
	}

//	printf("PASSED: read file contents\r\n");

	/* Close file */
	if(f_close(&fil) != FR_OK) {
 8001d5e:	4811      	ldr	r0, [pc, #68]	; (8001da4 <testSD+0x194>)
 8001d60:	f007 fdc7 	bl	80098f2 <f_close>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d005      	beq.n	8001d76 <testSD+0x166>
		printf("Failed to close\r\n");
 8001d6a:	481c      	ldr	r0, [pc, #112]	; (8001ddc <testSD+0x1cc>)
 8001d6c:	f008 fe92 	bl	800aa94 <puts>
		return -1;
 8001d70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d74:	e009      	b.n	8001d8a <testSD+0x17a>
	}

	if(f_unlink("test.txt") != FR_OK) {
 8001d76:	481a      	ldr	r0, [pc, #104]	; (8001de0 <testSD+0x1d0>)
 8001d78:	f007 fe9a 	bl	8009ab0 <f_unlink>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d002      	beq.n	8001d88 <testSD+0x178>
		printf("Failed to delete test file \r\n");
 8001d82:	4818      	ldr	r0, [pc, #96]	; (8001de4 <testSD+0x1d4>)
 8001d84:	f008 fe86 	bl	800aa94 <puts>
	}

	return 0;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	0800ce08 	.word	0x0800ce08
 8001d98:	20000448 	.word	0x20000448
 8001d9c:	0800ce0c 	.word	0x0800ce0c
 8001da0:	0800ce28 	.word	0x0800ce28
 8001da4:	20001480 	.word	0x20001480
 8001da8:	0800ce34 	.word	0x0800ce34
 8001dac:	2000147c 	.word	0x2000147c
 8001db0:	200024b0 	.word	0x200024b0
 8001db4:	0800ce50 	.word	0x0800ce50
 8001db8:	0800ce54 	.word	0x0800ce54
 8001dbc:	3fe00000 	.word	0x3fe00000
 8001dc0:	200024b4 	.word	0x200024b4
 8001dc4:	200024b8 	.word	0x200024b8
 8001dc8:	0800ce70 	.word	0x0800ce70
 8001dcc:	0800ce80 	.word	0x0800ce80
 8001dd0:	0800ce88 	.word	0x0800ce88
 8001dd4:	0800cea8 	.word	0x0800cea8
 8001dd8:	0800cecc 	.word	0x0800cecc
 8001ddc:	0800cef4 	.word	0x0800cef4
 8001de0:	0800cf08 	.word	0x0800cf08
 8001de4:	0800cf14 	.word	0x0800cf14

08001de8 <read_fifo_and_write_data_file>:

int read_fifo_and_write_data_file() {
 8001de8:	b580      	push	{r7, lr}
 8001dea:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
//	while (!(OV5462_read_spi_reg(&ov5462, ARDUCHIP_TRIGGER) & CAPTURE_DONE_MASK)) {}; // wait for buffer to fill before saving
//	while (!(OV5462_read_spi_reg(&ov5462, ARDUCHIP_TRIGGER) & CAPTURE_DONE_MASK)) {}; // wait for final frame

	OV5462_write_spi_reg(&ov5462, ARDUCHIP_FIFO, FIFO_RESET_READ); // clear flag
 8001df2:	2220      	movs	r2, #32
 8001df4:	2104      	movs	r1, #4
 8001df6:	48ad      	ldr	r0, [pc, #692]	; (80020ac <read_fifo_and_write_data_file+0x2c4>)
 8001df8:	f7ff f90c 	bl	8001014 <OV5462_write_spi_reg>

	uint8_t temp=0, temp_last=0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001e02:	f102 0202 	add.w	r2, r2, #2
 8001e06:	7013      	strb	r3, [r2, #0]
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001e0e:	f102 020f 	add.w	r2, r2, #15
 8001e12:	7013      	strb	r3, [r2, #0]
	uint32_t length = 0;
 8001e14:	2300      	movs	r3, #0
 8001e16:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001e1a:	f102 0214 	add.w	r2, r2, #20
 8001e1e:	6013      	str	r3, [r2, #0]
	int i = 0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001e26:	f102 0210 	add.w	r2, r2, #16
 8001e2a:	6013      	str	r3, [r2, #0]
	uint8_t buf[CHUNK_SIZE];

	static int video_id = 0;

	length = OV5462_read_fifo_length(&ov5462);
 8001e2c:	489f      	ldr	r0, [pc, #636]	; (80020ac <read_fifo_and_write_data_file+0x2c4>)
 8001e2e:	f7ff f9d1 	bl	80011d4 <OV5462_read_fifo_length>
 8001e32:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001e36:	f103 0314 	add.w	r3, r3, #20
 8001e3a:	6018      	str	r0, [r3, #0]
	printf("Buffer length: %lu\r\n", length);
 8001e3c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001e40:	f103 0314 	add.w	r3, r3, #20
 8001e44:	6819      	ldr	r1, [r3, #0]
 8001e46:	489a      	ldr	r0, [pc, #616]	; (80020b0 <read_fifo_and_write_data_file+0x2c8>)
 8001e48:	f008 fd9e 	bl	800a988 <iprintf>

	if (length >= MAX_FIFO_LENGTH) {
 8001e4c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001e50:	f103 0314 	add.w	r3, r3, #20
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a97      	ldr	r2, [pc, #604]	; (80020b4 <read_fifo_and_write_data_file+0x2cc>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d908      	bls.n	8001e6e <read_fifo_and_write_data_file+0x86>
		printf("Buffer too large\r\n");
 8001e5c:	4896      	ldr	r0, [pc, #600]	; (80020b8 <read_fifo_and_write_data_file+0x2d0>)
 8001e5e:	f008 fe19 	bl	800aa94 <puts>
		length = MAX_FIFO_LENGTH-1;
 8001e62:	4b94      	ldr	r3, [pc, #592]	; (80020b4 <read_fifo_and_write_data_file+0x2cc>)
 8001e64:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001e68:	f102 0214 	add.w	r2, r2, #20
 8001e6c:	6013      	str	r3, [r2, #0]
	}

	if (length == 0) {
 8001e6e:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001e72:	f103 0314 	add.w	r3, r3, #20
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d105      	bne.n	8001e88 <read_fifo_and_write_data_file+0xa0>
		printf("Buffer empty\r\n");
 8001e7c:	488f      	ldr	r0, [pc, #572]	; (80020bc <read_fifo_and_write_data_file+0x2d4>)
 8001e7e:	f008 fe09 	bl	800aa94 <puts>
		return -1;
 8001e82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e86:	e199      	b.n	80021bc <read_fifo_and_write_data_file+0x3d4>
	}

	length = MAX_FIFO_LENGTH-1; // !! ASSUME BUFFER IS FULL !!
 8001e88:	4b8a      	ldr	r3, [pc, #552]	; (80020b4 <read_fifo_and_write_data_file+0x2cc>)
 8001e8a:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001e8e:	f102 0214 	add.w	r2, r2, #20
 8001e92:	6013      	str	r3, [r2, #0]

	int filename_len = snprintf(NULL, 0, "%d.DAT", video_id);
 8001e94:	4b8a      	ldr	r3, [pc, #552]	; (80020c0 <read_fifo_and_write_data_file+0x2d8>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a8a      	ldr	r2, [pc, #552]	; (80020c4 <read_fifo_and_write_data_file+0x2dc>)
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	2000      	movs	r0, #0
 8001e9e:	f008 fe11 	bl	800aac4 <sniprintf>
 8001ea2:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001ea6:	f103 0308 	add.w	r3, r3, #8
 8001eaa:	6018      	str	r0, [r3, #0]
	char* filename = malloc(filename_len+1);
 8001eac:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001eb0:	f103 0308 	add.w	r3, r3, #8
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f008 f803 	bl	8009ec4 <malloc>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001ec4:	f102 0204 	add.w	r2, r2, #4
 8001ec8:	6013      	str	r3, [r2, #0]
	snprintf(filename, filename_len+1, "%d.DAT", video_id);
 8001eca:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001ece:	f103 0308 	add.w	r3, r3, #8
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	4b79      	ldr	r3, [pc, #484]	; (80020c0 <read_fifo_and_write_data_file+0x2d8>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a79      	ldr	r2, [pc, #484]	; (80020c4 <read_fifo_and_write_data_file+0x2dc>)
 8001ede:	f507 5080 	add.w	r0, r7, #4096	; 0x1000
 8001ee2:	f100 0004 	add.w	r0, r0, #4
 8001ee6:	6800      	ldr	r0, [r0, #0]
 8001ee8:	f008 fdec 	bl	800aac4 <sniprintf>

	FRESULT fr = f_open(&fil, filename, FA_OPEN_ALWAYS | FA_READ | FA_WRITE);
 8001eec:	2213      	movs	r2, #19
 8001eee:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001ef2:	f103 0304 	add.w	r3, r3, #4
 8001ef6:	6819      	ldr	r1, [r3, #0]
 8001ef8:	4873      	ldr	r0, [pc, #460]	; (80020c8 <read_fifo_and_write_data_file+0x2e0>)
 8001efa:	f006 ffbd 	bl	8008e78 <f_open>
 8001efe:	4603      	mov	r3, r0
 8001f00:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001f04:	f102 0203 	add.w	r2, r2, #3
 8001f08:	7013      	strb	r3, [r2, #0]
	printf("%s\r\n", filename);
 8001f0a:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001f0e:	f103 0304 	add.w	r3, r3, #4
 8001f12:	6819      	ldr	r1, [r3, #0]
 8001f14:	486d      	ldr	r0, [pc, #436]	; (80020cc <read_fifo_and_write_data_file+0x2e4>)
 8001f16:	f008 fd37 	bl	800a988 <iprintf>
	free(filename);
 8001f1a:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001f1e:	f103 0304 	add.w	r3, r3, #4
 8001f22:	6818      	ldr	r0, [r3, #0]
 8001f24:	f007 ffd6 	bl	8009ed4 <free>
	if (fr) printf("file open failed\r\n");
 8001f28:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001f2c:	f103 0303 	add.w	r3, r3, #3
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d002      	beq.n	8001f3c <read_fifo_and_write_data_file+0x154>
 8001f36:	4866      	ldr	r0, [pc, #408]	; (80020d0 <read_fifo_and_write_data_file+0x2e8>)
 8001f38:	f008 fdac 	bl	800aa94 <puts>
	++video_id;
 8001f3c:	4b60      	ldr	r3, [pc, #384]	; (80020c0 <read_fifo_and_write_data_file+0x2d8>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	3301      	adds	r3, #1
 8001f42:	4a5f      	ldr	r2, [pc, #380]	; (80020c0 <read_fifo_and_write_data_file+0x2d8>)
 8001f44:	6013      	str	r3, [r2, #0]
	i = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001f4c:	f102 0210 	add.w	r2, r2, #16
 8001f50:	6013      	str	r3, [r2, #0]

	HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_RESET);
 8001f52:	2200      	movs	r2, #0
 8001f54:	2110      	movs	r1, #16
 8001f56:	485f      	ldr	r0, [pc, #380]	; (80020d4 <read_fifo_and_write_data_file+0x2ec>)
 8001f58:	f001 fe40 	bl	8003bdc <HAL_GPIO_WritePin>
	OV5462_request_FIFO_burst(&ov5462); // send FIFO burst command
 8001f5c:	4853      	ldr	r0, [pc, #332]	; (80020ac <read_fifo_and_write_data_file+0x2c4>)
 8001f5e:	f7ff f95c 	bl	800121a <OV5462_request_FIFO_burst>

	while (length--) {
 8001f62:	e10b      	b.n	800217c <read_fifo_and_write_data_file+0x394>
		temp_last = temp;
 8001f64:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001f68:	f103 0302 	add.w	r3, r3, #2
 8001f6c:	781b      	ldrb	r3, [r3, #0]
 8001f6e:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001f72:	f102 020f 	add.w	r2, r2, #15
 8001f76:	7013      	strb	r3, [r2, #0]
		SPI_OptimizedReadByte(&temp);
 8001f78:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001f7c:	f103 0302 	add.w	r3, r3, #2
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff f95d 	bl	8001240 <SPI_OptimizedReadByte>

		if ((temp == 0xD9) && (temp_last == 0xFF)) { // end of image
 8001f86:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001f8a:	f103 0302 	add.w	r3, r3, #2
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	2bd9      	cmp	r3, #217	; 0xd9
 8001f92:	d137      	bne.n	8002004 <read_fifo_and_write_data_file+0x21c>
 8001f94:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001f98:	f103 030f 	add.w	r3, r3, #15
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	2bff      	cmp	r3, #255	; 0xff
 8001fa0:	d130      	bne.n	8002004 <read_fifo_and_write_data_file+0x21c>
			buf[i++] = temp;
 8001fa2:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001fa6:	f103 0310 	add.w	r3, r3, #16
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	1c5a      	adds	r2, r3, #1
 8001fae:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8001fb2:	f101 0110 	add.w	r1, r1, #16
 8001fb6:	600a      	str	r2, [r1, #0]
 8001fb8:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8001fbc:	f102 0202 	add.w	r2, r2, #2
 8001fc0:	7812      	ldrb	r2, [r2, #0]
 8001fc2:	f107 0118 	add.w	r1, r7, #24
 8001fc6:	440b      	add	r3, r1
 8001fc8:	f803 2c18 	strb.w	r2, [r3, #-24]
			HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_SET);
 8001fcc:	2201      	movs	r2, #1
 8001fce:	2110      	movs	r1, #16
 8001fd0:	4840      	ldr	r0, [pc, #256]	; (80020d4 <read_fifo_and_write_data_file+0x2ec>)
 8001fd2:	f001 fe03 	bl	8003bdc <HAL_GPIO_WritePin>

//			printf("EOI\r\n");
			f_write(&fil, buf, sizeof(uint8_t)*i, &bw);
 8001fd6:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8001fda:	f103 0310 	add.w	r3, r3, #16
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	f107 0118 	add.w	r1, r7, #24
 8001fe4:	3918      	subs	r1, #24
 8001fe6:	4b3c      	ldr	r3, [pc, #240]	; (80020d8 <read_fifo_and_write_data_file+0x2f0>)
 8001fe8:	4837      	ldr	r0, [pc, #220]	; (80020c8 <read_fifo_and_write_data_file+0x2e0>)
 8001fea:	f007 fa70 	bl	80094ce <f_write>
			is_header = 0;
 8001fee:	4b3b      	ldr	r3, [pc, #236]	; (80020dc <read_fifo_and_write_data_file+0x2f4>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]

			HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_RESET);
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	2110      	movs	r1, #16
 8001ff8:	4836      	ldr	r0, [pc, #216]	; (80020d4 <read_fifo_and_write_data_file+0x2ec>)
 8001ffa:	f001 fdef 	bl	8003bdc <HAL_GPIO_WritePin>
			OV5462_request_FIFO_burst(&ov5462); // send FIFO burst command
 8001ffe:	482b      	ldr	r0, [pc, #172]	; (80020ac <read_fifo_and_write_data_file+0x2c4>)
 8002000:	f7ff f90b 	bl	800121a <OV5462_request_FIFO_burst>
		}

		if (is_header) {
 8002004:	4b35      	ldr	r3, [pc, #212]	; (80020dc <read_fifo_and_write_data_file+0x2f4>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d069      	beq.n	80020e0 <read_fifo_and_write_data_file+0x2f8>
			if (i < CHUNK_SIZE) {
 800200c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002010:	f103 0310 	add.w	r3, r3, #16
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800201a:	da15      	bge.n	8002048 <read_fifo_and_write_data_file+0x260>
				buf[i++] = temp;
 800201c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002020:	f103 0310 	add.w	r3, r3, #16
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 800202c:	f101 0110 	add.w	r1, r1, #16
 8002030:	600a      	str	r2, [r1, #0]
 8002032:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002036:	f102 0202 	add.w	r2, r2, #2
 800203a:	7812      	ldrb	r2, [r2, #0]
 800203c:	f107 0118 	add.w	r1, r7, #24
 8002040:	440b      	add	r3, r1
 8002042:	f803 2c18 	strb.w	r2, [r3, #-24]
 8002046:	e099      	b.n	800217c <read_fifo_and_write_data_file+0x394>
			} else {
				HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_SET);
 8002048:	2201      	movs	r2, #1
 800204a:	2110      	movs	r1, #16
 800204c:	4821      	ldr	r0, [pc, #132]	; (80020d4 <read_fifo_and_write_data_file+0x2ec>)
 800204e:	f001 fdc5 	bl	8003bdc <HAL_GPIO_WritePin>

				f_write(&fil, buf, sizeof(uint8_t)*CHUNK_SIZE, &bw);
 8002052:	f107 0118 	add.w	r1, r7, #24
 8002056:	3918      	subs	r1, #24
 8002058:	4b1f      	ldr	r3, [pc, #124]	; (80020d8 <read_fifo_and_write_data_file+0x2f0>)
 800205a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800205e:	481a      	ldr	r0, [pc, #104]	; (80020c8 <read_fifo_and_write_data_file+0x2e0>)
 8002060:	f007 fa35 	bl	80094ce <f_write>
				i = 0;
 8002064:	2300      	movs	r3, #0
 8002066:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 800206a:	f102 0210 	add.w	r2, r2, #16
 800206e:	6013      	str	r3, [r2, #0]
				buf[i++] = temp;
 8002070:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002074:	f103 0310 	add.w	r3, r3, #16
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	1c5a      	adds	r2, r3, #1
 800207c:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8002080:	f101 0110 	add.w	r1, r1, #16
 8002084:	600a      	str	r2, [r1, #0]
 8002086:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 800208a:	f102 0202 	add.w	r2, r2, #2
 800208e:	7812      	ldrb	r2, [r2, #0]
 8002090:	f107 0118 	add.w	r1, r7, #24
 8002094:	440b      	add	r3, r1
 8002096:	f803 2c18 	strb.w	r2, [r3, #-24]
				HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_RESET);
 800209a:	2200      	movs	r2, #0
 800209c:	2110      	movs	r1, #16
 800209e:	480d      	ldr	r0, [pc, #52]	; (80020d4 <read_fifo_and_write_data_file+0x2ec>)
 80020a0:	f001 fd9c 	bl	8003bdc <HAL_GPIO_WritePin>

				OV5462_request_FIFO_burst(&ov5462); // send FIFO burst command
 80020a4:	4801      	ldr	r0, [pc, #4]	; (80020ac <read_fifo_and_write_data_file+0x2c4>)
 80020a6:	f7ff f8b8 	bl	800121a <OV5462_request_FIFO_burst>
 80020aa:	e067      	b.n	800217c <read_fifo_and_write_data_file+0x394>
 80020ac:	200024bc 	.word	0x200024bc
 80020b0:	0800cf34 	.word	0x0800cf34
 80020b4:	007ffffe 	.word	0x007ffffe
 80020b8:	0800cf4c 	.word	0x0800cf4c
 80020bc:	0800cf60 	.word	0x0800cf60
 80020c0:	200024d4 	.word	0x200024d4
 80020c4:	0800cf70 	.word	0x0800cf70
 80020c8:	20001480 	.word	0x20001480
 80020cc:	0800cf78 	.word	0x0800cf78
 80020d0:	0800cf80 	.word	0x0800cf80
 80020d4:	40020800 	.word	0x40020800
 80020d8:	200024d0 	.word	0x200024d0
 80020dc:	200024cc 	.word	0x200024cc
			}
		} else if ((temp == 0xD8) && (temp_last == 0xFF)) { // start of new image
 80020e0:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80020e4:	f103 0302 	add.w	r3, r3, #2
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	2bd8      	cmp	r3, #216	; 0xd8
 80020ec:	d146      	bne.n	800217c <read_fifo_and_write_data_file+0x394>
 80020ee:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80020f2:	f103 030f 	add.w	r3, r3, #15
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	2bff      	cmp	r3, #255	; 0xff
 80020fa:	d13f      	bne.n	800217c <read_fifo_and_write_data_file+0x394>
			is_header = 1;
 80020fc:	4b32      	ldr	r3, [pc, #200]	; (80021c8 <read_fifo_and_write_data_file+0x3e0>)
 80020fe:	2201      	movs	r2, #1
 8002100:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_SET);
 8002102:	2201      	movs	r2, #1
 8002104:	2110      	movs	r1, #16
 8002106:	4831      	ldr	r0, [pc, #196]	; (80021cc <read_fifo_and_write_data_file+0x3e4>)
 8002108:	f001 fd68 	bl	8003bdc <HAL_GPIO_WritePin>
			i = 0;
 800210c:	2300      	movs	r3, #0
 800210e:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002112:	f102 0210 	add.w	r2, r2, #16
 8002116:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_RESET);
 8002118:	2200      	movs	r2, #0
 800211a:	2110      	movs	r1, #16
 800211c:	482b      	ldr	r0, [pc, #172]	; (80021cc <read_fifo_and_write_data_file+0x3e4>)
 800211e:	f001 fd5d 	bl	8003bdc <HAL_GPIO_WritePin>

			OV5462_request_FIFO_burst(&ov5462); // send FIFO burst command
 8002122:	482b      	ldr	r0, [pc, #172]	; (80021d0 <read_fifo_and_write_data_file+0x3e8>)
 8002124:	f7ff f879 	bl	800121a <OV5462_request_FIFO_burst>

			buf[i++] = temp_last;
 8002128:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 800212c:	f103 0310 	add.w	r3, r3, #16
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	1c5a      	adds	r2, r3, #1
 8002134:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8002138:	f101 0110 	add.w	r1, r1, #16
 800213c:	600a      	str	r2, [r1, #0]
 800213e:	f107 0218 	add.w	r2, r7, #24
 8002142:	4413      	add	r3, r2
 8002144:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002148:	f102 020f 	add.w	r2, r2, #15
 800214c:	7812      	ldrb	r2, [r2, #0]
 800214e:	f803 2c18 	strb.w	r2, [r3, #-24]
			buf[i++] = temp;
 8002152:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002156:	f103 0310 	add.w	r3, r3, #16
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	1c5a      	adds	r2, r3, #1
 800215e:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8002162:	f101 0110 	add.w	r1, r1, #16
 8002166:	600a      	str	r2, [r1, #0]
 8002168:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 800216c:	f102 0202 	add.w	r2, r2, #2
 8002170:	7812      	ldrb	r2, [r2, #0]
 8002172:	f107 0118 	add.w	r1, r7, #24
 8002176:	440b      	add	r3, r1
 8002178:	f803 2c18 	strb.w	r2, [r3, #-24]
	while (length--) {
 800217c:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002180:	f103 0314 	add.w	r3, r3, #20
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	1e5a      	subs	r2, r3, #1
 8002188:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 800218c:	f101 0114 	add.w	r1, r1, #20
 8002190:	600a      	str	r2, [r1, #0]
 8002192:	2b00      	cmp	r3, #0
 8002194:	f47f aee6 	bne.w	8001f64 <read_fifo_and_write_data_file+0x17c>
		}
	}

	HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_SET);
 8002198:	2201      	movs	r2, #1
 800219a:	2110      	movs	r1, #16
 800219c:	480b      	ldr	r0, [pc, #44]	; (80021cc <read_fifo_and_write_data_file+0x3e4>)
 800219e:	f001 fd1d 	bl	8003bdc <HAL_GPIO_WritePin>
	is_header = 0;
 80021a2:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <read_fifo_and_write_data_file+0x3e0>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
	f_close(&fil);
 80021a8:	480a      	ldr	r0, [pc, #40]	; (80021d4 <read_fifo_and_write_data_file+0x3ec>)
 80021aa:	f007 fba2 	bl	80098f2 <f_close>
	printf("Save complete \r\n");
 80021ae:	480a      	ldr	r0, [pc, #40]	; (80021d8 <read_fifo_and_write_data_file+0x3f0>)
 80021b0:	f008 fc70 	bl	800aa94 <puts>
	save_requested = 0;
 80021b4:	4b09      	ldr	r3, [pc, #36]	; (80021dc <read_fifo_and_write_data_file+0x3f4>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	601a      	str	r2, [r3, #0]

//	OV5462_continuous_capture_init(&ov5462); // restore continuous capture functionality

	return 0;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	4618      	mov	r0, r3
 80021be:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 80021c2:	3718      	adds	r7, #24
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	200024cc 	.word	0x200024cc
 80021cc:	40020800 	.word	0x40020800
 80021d0:	200024bc 	.word	0x200024bc
 80021d4:	20001480 	.word	0x20001480
 80021d8:	0800cf94 	.word	0x0800cf94
 80021dc:	200024c8 	.word	0x200024c8

080021e0 <trigger_capture>:

void trigger_capture() {
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
	printf("Capture!\r\n");
 80021e6:	481a      	ldr	r0, [pc, #104]	; (8002250 <trigger_capture+0x70>)
 80021e8:	f008 fc54 	bl	800aa94 <puts>
	capture_flag = 0;
 80021ec:	4b19      	ldr	r3, [pc, #100]	; (8002254 <trigger_capture+0x74>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]
	OV5462_write_spi_reg(&ov5462, ARDUCHIP_FIFO, FIFO_CLEAR_MASK | FIFO_RESET_WRITE | FIFO_RESET_READ); // clear flag
 80021f2:	2231      	movs	r2, #49	; 0x31
 80021f4:	2104      	movs	r1, #4
 80021f6:	4818      	ldr	r0, [pc, #96]	; (8002258 <trigger_capture+0x78>)
 80021f8:	f7fe ff0c 	bl	8001014 <OV5462_write_spi_reg>
	OV5462_write_spi_reg(&ov5462, ARDUCHIP_FIFO, FIFO_START_MASK); // start capture
 80021fc:	2202      	movs	r2, #2
 80021fe:	2104      	movs	r1, #4
 8002200:	4815      	ldr	r0, [pc, #84]	; (8002258 <trigger_capture+0x78>)
 8002202:	f7fe ff07 	bl	8001014 <OV5462_write_spi_reg>

	while (!(OV5462_read_spi_reg(&ov5462, ARDUCHIP_TRIGGER) & CAPTURE_DONE_MASK)) {};
 8002206:	bf00      	nop
 8002208:	2141      	movs	r1, #65	; 0x41
 800220a:	4813      	ldr	r0, [pc, #76]	; (8002258 <trigger_capture+0x78>)
 800220c:	f7fe ff32 	bl	8001074 <OV5462_read_spi_reg>
 8002210:	4603      	mov	r3, r0
 8002212:	f003 0308 	and.w	r3, r3, #8
 8002216:	2b00      	cmp	r3, #0
 8002218:	d0f6      	beq.n	8002208 <trigger_capture+0x28>
	uint32_t length = OV5462_read_fifo_length(&ov5462);
 800221a:	480f      	ldr	r0, [pc, #60]	; (8002258 <trigger_capture+0x78>)
 800221c:	f7fe ffda 	bl	80011d4 <OV5462_read_fifo_length>
 8002220:	6078      	str	r0, [r7, #4]
	printf("Buffer length: %lu\r\n", length);
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	480d      	ldr	r0, [pc, #52]	; (800225c <trigger_capture+0x7c>)
 8002226:	f008 fbaf 	bl	800a988 <iprintf>

	if (length < 0x3FFFFF) {
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a0c      	ldr	r2, [pc, #48]	; (8002260 <trigger_capture+0x80>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d809      	bhi.n	8002246 <trigger_capture+0x66>
		OV5462_write_spi_reg(&ov5462, ARDUCHIP_FIFO, FIFO_CLEAR_MASK);
 8002232:	2201      	movs	r2, #1
 8002234:	2104      	movs	r1, #4
 8002236:	4808      	ldr	r0, [pc, #32]	; (8002258 <trigger_capture+0x78>)
 8002238:	f7fe feec 	bl	8001014 <OV5462_write_spi_reg>
		OV5462_write_spi_reg(&ov5462, ARDUCHIP_FIFO, FIFO_START_MASK);
 800223c:	2202      	movs	r2, #2
 800223e:	2104      	movs	r1, #4
 8002240:	4805      	ldr	r0, [pc, #20]	; (8002258 <trigger_capture+0x78>)
 8002242:	f7fe fee7 	bl	8001014 <OV5462_write_spi_reg>
	}
}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	0800cfa4 	.word	0x0800cfa4
 8002254:	200024c4 	.word	0x200024c4
 8002258:	200024bc 	.word	0x200024bc
 800225c:	0800cf34 	.word	0x0800cf34
 8002260:	003ffffe 	.word	0x003ffffe

08002264 <set_capture_flag>:

void set_capture_flag(int f) {
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
	capture_flag = f;
 800226c:	4a04      	ldr	r2, [pc, #16]	; (8002280 <set_capture_flag+0x1c>)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6013      	str	r3, [r2, #0]
}
 8002272:	bf00      	nop
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	200024c4 	.word	0x200024c4

08002284 <set_save_requested>:

void set_save_requested(int f) {
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
	save_requested = f;
 800228c:	4a04      	ldr	r2, [pc, #16]	; (80022a0 <set_save_requested+0x1c>)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6013      	str	r3, [r2, #0]
}
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	200024c8 	.word	0x200024c8

080022a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80022aa:	f000 ff09 	bl	80030c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80022ae:	f000 f8c5 	bl	800243c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80022b2:	f000 fac9 	bl	8002848 <MX_GPIO_Init>
  MX_I2C1_Init();
 80022b6:	f000 f97f 	bl	80025b8 <MX_I2C1_Init>
  MX_SPI2_Init();
 80022ba:	f000 f9e1 	bl	8002680 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80022be:	f000 fa99 	bl	80027f4 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80022c2:	f004 feb1 	bl	8007028 <MX_FATFS_Init>
  MX_ADC1_Init();
 80022c6:	f000 f925 	bl	8002514 <MX_ADC1_Init>
  MX_SPI1_Init();
 80022ca:	f000 f9a3 	bl	8002614 <MX_SPI1_Init>
  MX_SPI3_Init();
 80022ce:	f000 fa0d 	bl	80026ec <MX_SPI3_Init>
  MX_TIM2_Init();
 80022d2:	f000 fa41 	bl	8002758 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80022d6:	4849      	ldr	r0, [pc, #292]	; (80023fc <main+0x158>)
 80022d8:	f003 fee4 	bl	80060a4 <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(OV5462_CS_GPIO, OV5462_CS_PIN, GPIO_PIN_SET);
 80022dc:	2201      	movs	r2, #1
 80022de:	2110      	movs	r1, #16
 80022e0:	4847      	ldr	r0, [pc, #284]	; (8002400 <main+0x15c>)
 80022e2:	f001 fc7b 	bl	8003bdc <HAL_GPIO_WritePin>
  	uint8_t buf[1] = { 0x00 }; // dummy write
 80022e6:	2300      	movs	r3, #0
 80022e8:	713b      	strb	r3, [r7, #4]
  	HAL_SPI_Transmit(&hspi1, buf, 1, 100);
 80022ea:	1d39      	adds	r1, r7, #4
 80022ec:	2364      	movs	r3, #100	; 0x64
 80022ee:	2201      	movs	r2, #1
 80022f0:	4844      	ldr	r0, [pc, #272]	; (8002404 <main+0x160>)
 80022f2:	f003 f968 	bl	80055c6 <HAL_SPI_Transmit>

  	ov5462.hi2c = &hi2c1;
 80022f6:	4b44      	ldr	r3, [pc, #272]	; (8002408 <main+0x164>)
 80022f8:	4a44      	ldr	r2, [pc, #272]	; (800240c <main+0x168>)
 80022fa:	601a      	str	r2, [r3, #0]
	ov5462.hspi = &hspi1;
 80022fc:	4b42      	ldr	r3, [pc, #264]	; (8002408 <main+0x164>)
 80022fe:	4a41      	ldr	r2, [pc, #260]	; (8002404 <main+0x160>)
 8002300:	605a      	str	r2, [r3, #4]

	printf("program start!\r\n");
 8002302:	4843      	ldr	r0, [pc, #268]	; (8002410 <main+0x16c>)
 8002304:	f008 fbc6 	bl	800aa94 <puts>

  	HAL_Delay(1000);
 8002308:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800230c:	f000 ff4a 	bl	80031a4 <HAL_Delay>

  	while (1) {
		if(testSD()) {
 8002310:	f7ff fc7e 	bl	8001c10 <testSD>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d00c      	beq.n	8002334 <main+0x90>
			printf("SD test FAIL! Retrying...\r\n");
 800231a:	483e      	ldr	r0, [pc, #248]	; (8002414 <main+0x170>)
 800231c:	f008 fbba 	bl	800aa94 <puts>
			f_mount(NULL, "/", 1);
 8002320:	2201      	movs	r2, #1
 8002322:	493d      	ldr	r1, [pc, #244]	; (8002418 <main+0x174>)
 8002324:	2000      	movs	r0, #0
 8002326:	f006 fd61 	bl	8008dec <f_mount>
			HAL_Delay(10000);
 800232a:	f242 7010 	movw	r0, #10000	; 0x2710
 800232e:	f000 ff39 	bl	80031a4 <HAL_Delay>
 8002332:	e7ed      	b.n	8002310 <main+0x6c>
		} else {
			printf("SD test PASS!\r\n");
 8002334:	4839      	ldr	r0, [pc, #228]	; (800241c <main+0x178>)
 8002336:	f008 fbad 	bl	800aa94 <puts>
			break;
		}
  	}

  	while (1) {
  		OV5462_write_spi_reg(&ov5462, 0x00, 0x25);
 800233a:	2225      	movs	r2, #37	; 0x25
 800233c:	2100      	movs	r1, #0
 800233e:	4832      	ldr	r0, [pc, #200]	; (8002408 <main+0x164>)
 8002340:	f7fe fe68 	bl	8001014 <OV5462_write_spi_reg>
  		uint8_t tmp = OV5462_read_spi_reg(&ov5462, 0x00);
 8002344:	2100      	movs	r1, #0
 8002346:	4830      	ldr	r0, [pc, #192]	; (8002408 <main+0x164>)
 8002348:	f7fe fe94 	bl	8001074 <OV5462_read_spi_reg>
 800234c:	4603      	mov	r3, r0
 800234e:	71fb      	strb	r3, [r7, #7]

  		if (tmp == 0x25) {
 8002350:	79fb      	ldrb	r3, [r7, #7]
 8002352:	2b25      	cmp	r3, #37	; 0x25
 8002354:	d103      	bne.n	800235e <main+0xba>
  		printf("SPI Test PASS!\r\n");
 8002356:	4832      	ldr	r0, [pc, #200]	; (8002420 <main+0x17c>)
 8002358:	f008 fb9c 	bl	800aa94 <puts>
  		break; // continue to program
 800235c:	e007      	b.n	800236e <main+0xca>
  		} else {
  		printf("SPI Test FAIL!\r\n");
 800235e:	4831      	ldr	r0, [pc, #196]	; (8002424 <main+0x180>)
 8002360:	f008 fb98 	bl	800aa94 <puts>
  		HAL_Delay(1000);
 8002364:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002368:	f000 ff1c 	bl	80031a4 <HAL_Delay>
  	while (1) {
 800236c:	e7e5      	b.n	800233a <main+0x96>
  		}
  	}

  	while (1) {
  		uint8_t upper = OV5462_read_i2c_reg(&ov5462, CHIPID_UPPER);
 800236e:	f243 010a 	movw	r1, #12298	; 0x300a
 8002372:	4825      	ldr	r0, [pc, #148]	; (8002408 <main+0x164>)
 8002374:	f7fe fe26 	bl	8000fc4 <OV5462_read_i2c_reg>
 8002378:	4603      	mov	r3, r0
 800237a:	71bb      	strb	r3, [r7, #6]
  		uint8_t lower = OV5462_read_i2c_reg(&ov5462, CHIPID_LOWER);
 800237c:	f243 010b 	movw	r1, #12299	; 0x300b
 8002380:	4821      	ldr	r0, [pc, #132]	; (8002408 <main+0x164>)
 8002382:	f7fe fe1f 	bl	8000fc4 <OV5462_read_i2c_reg>
 8002386:	4603      	mov	r3, r0
 8002388:	717b      	strb	r3, [r7, #5]

  		if (upper == 0x56 && lower == 0x42) {
 800238a:	79bb      	ldrb	r3, [r7, #6]
 800238c:	2b56      	cmp	r3, #86	; 0x56
 800238e:	d10d      	bne.n	80023ac <main+0x108>
 8002390:	797b      	ldrb	r3, [r7, #5]
 8002392:	2b42      	cmp	r3, #66	; 0x42
 8002394:	d10a      	bne.n	80023ac <main+0x108>
  			printf("I2C Test PASS!\r\n");
 8002396:	4824      	ldr	r0, [pc, #144]	; (8002428 <main+0x184>)
 8002398:	f008 fb7c 	bl	800aa94 <puts>
  			break; // continue to program
 800239c:	bf00      	nop
  			HAL_Delay(1000);
  		}
  	}

  	// camera init (sets to JPEG mode)
  	if (OV5462_init(&ov5462)) {
 800239e:	481a      	ldr	r0, [pc, #104]	; (8002408 <main+0x164>)
 80023a0:	f7fe fe92 	bl	80010c8 <OV5462_init>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00b      	beq.n	80023c2 <main+0x11e>
 80023aa:	e007      	b.n	80023bc <main+0x118>
  			printf("I2C Test FAIL!\r\n");
 80023ac:	481f      	ldr	r0, [pc, #124]	; (800242c <main+0x188>)
 80023ae:	f008 fb71 	bl	800aa94 <puts>
  			HAL_Delay(1000);
 80023b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023b6:	f000 fef5 	bl	80031a4 <HAL_Delay>
  	while (1) {
 80023ba:	e7d8      	b.n	800236e <main+0xca>
  		printf("Init fail!\r\n");
 80023bc:	481c      	ldr	r0, [pc, #112]	; (8002430 <main+0x18c>)
 80023be:	f008 fb69 	bl	800aa94 <puts>
  	}

  	OV5462_continuous_capture_init(&ov5462);
 80023c2:	4811      	ldr	r0, [pc, #68]	; (8002408 <main+0x164>)
 80023c4:	f7fe feea 	bl	800119c <OV5462_continuous_capture_init>

  	trigger_capture();
 80023c8:	f7ff ff0a 	bl	80021e0 <trigger_capture>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 if (capture_flag && (OV5462_read_spi_reg(&ov5462, ARDUCHIP_TRIGGER) & CAPTURE_DONE_MASK)) {
 80023cc:	4b19      	ldr	r3, [pc, #100]	; (8002434 <main+0x190>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d0fb      	beq.n	80023cc <main+0x128>
 80023d4:	2141      	movs	r1, #65	; 0x41
 80023d6:	480c      	ldr	r0, [pc, #48]	; (8002408 <main+0x164>)
 80023d8:	f7fe fe4c 	bl	8001074 <OV5462_read_spi_reg>
 80023dc:	4603      	mov	r3, r0
 80023de:	f003 0308 	and.w	r3, r3, #8
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d0f2      	beq.n	80023cc <main+0x128>
		 if (save_requested) {
 80023e6:	4b14      	ldr	r3, [pc, #80]	; (8002438 <main+0x194>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d002      	beq.n	80023f4 <main+0x150>
			 read_fifo_and_write_data_file();
 80023ee:	f7ff fcfb 	bl	8001de8 <read_fifo_and_write_data_file>
 80023f2:	e7eb      	b.n	80023cc <main+0x128>
		 } else {
			 trigger_capture();
 80023f4:	f7ff fef4 	bl	80021e0 <trigger_capture>
	 if (capture_flag && (OV5462_read_spi_reg(&ov5462, ARDUCHIP_TRIGGER) & CAPTURE_DONE_MASK)) {
 80023f8:	e7e8      	b.n	80023cc <main+0x128>
 80023fa:	bf00      	nop
 80023fc:	200003bc 	.word	0x200003bc
 8002400:	40020800 	.word	0x40020800
 8002404:	200002b4 	.word	0x200002b4
 8002408:	200024bc 	.word	0x200024bc
 800240c:	20000260 	.word	0x20000260
 8002410:	0800cfb0 	.word	0x0800cfb0
 8002414:	0800cfc0 	.word	0x0800cfc0
 8002418:	0800ce08 	.word	0x0800ce08
 800241c:	0800cfdc 	.word	0x0800cfdc
 8002420:	0800cfec 	.word	0x0800cfec
 8002424:	0800cffc 	.word	0x0800cffc
 8002428:	0800d00c 	.word	0x0800d00c
 800242c:	0800d01c 	.word	0x0800d01c
 8002430:	0800d02c 	.word	0x0800d02c
 8002434:	200024c4 	.word	0x200024c4
 8002438:	200024c8 	.word	0x200024c8

0800243c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b094      	sub	sp, #80	; 0x50
 8002440:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002442:	f107 0320 	add.w	r3, r7, #32
 8002446:	2230      	movs	r2, #48	; 0x30
 8002448:	2100      	movs	r1, #0
 800244a:	4618      	mov	r0, r3
 800244c:	f007 fd4a 	bl	8009ee4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002450:	f107 030c 	add.w	r3, r7, #12
 8002454:	2200      	movs	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	605a      	str	r2, [r3, #4]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	60da      	str	r2, [r3, #12]
 800245e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002460:	2300      	movs	r3, #0
 8002462:	60bb      	str	r3, [r7, #8]
 8002464:	4b29      	ldr	r3, [pc, #164]	; (800250c <SystemClock_Config+0xd0>)
 8002466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002468:	4a28      	ldr	r2, [pc, #160]	; (800250c <SystemClock_Config+0xd0>)
 800246a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800246e:	6413      	str	r3, [r2, #64]	; 0x40
 8002470:	4b26      	ldr	r3, [pc, #152]	; (800250c <SystemClock_Config+0xd0>)
 8002472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002474:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002478:	60bb      	str	r3, [r7, #8]
 800247a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800247c:	2300      	movs	r3, #0
 800247e:	607b      	str	r3, [r7, #4]
 8002480:	4b23      	ldr	r3, [pc, #140]	; (8002510 <SystemClock_Config+0xd4>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002488:	4a21      	ldr	r2, [pc, #132]	; (8002510 <SystemClock_Config+0xd4>)
 800248a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800248e:	6013      	str	r3, [r2, #0]
 8002490:	4b1f      	ldr	r3, [pc, #124]	; (8002510 <SystemClock_Config+0xd4>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002498:	607b      	str	r3, [r7, #4]
 800249a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800249c:	2302      	movs	r3, #2
 800249e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024a0:	2301      	movs	r3, #1
 80024a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024a4:	2310      	movs	r3, #16
 80024a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024a8:	2302      	movs	r3, #2
 80024aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024ac:	2300      	movs	r3, #0
 80024ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80024b0:	2310      	movs	r3, #16
 80024b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80024b4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80024b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80024ba:	2304      	movs	r3, #4
 80024bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80024be:	2307      	movs	r3, #7
 80024c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024c2:	f107 0320 	add.w	r3, r7, #32
 80024c6:	4618      	mov	r0, r3
 80024c8:	f002 fb5c 	bl	8004b84 <HAL_RCC_OscConfig>
 80024cc:	4603      	mov	r3, r0
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80024d2:	f000 fa63 	bl	800299c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024d6:	230f      	movs	r3, #15
 80024d8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024da:	2302      	movs	r3, #2
 80024dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024de:	2300      	movs	r3, #0
 80024e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024e8:	2300      	movs	r3, #0
 80024ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024ec:	f107 030c 	add.w	r3, r7, #12
 80024f0:	2102      	movs	r1, #2
 80024f2:	4618      	mov	r0, r3
 80024f4:	f002 fdbe 	bl	8005074 <HAL_RCC_ClockConfig>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80024fe:	f000 fa4d 	bl	800299c <Error_Handler>
  }
}
 8002502:	bf00      	nop
 8002504:	3750      	adds	r7, #80	; 0x50
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40023800 	.word	0x40023800
 8002510:	40007000 	.word	0x40007000

08002514 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800251a:	463b      	mov	r3, r7
 800251c:	2200      	movs	r2, #0
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	605a      	str	r2, [r3, #4]
 8002522:	609a      	str	r2, [r3, #8]
 8002524:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002526:	4b21      	ldr	r3, [pc, #132]	; (80025ac <MX_ADC1_Init+0x98>)
 8002528:	4a21      	ldr	r2, [pc, #132]	; (80025b0 <MX_ADC1_Init+0x9c>)
 800252a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800252c:	4b1f      	ldr	r3, [pc, #124]	; (80025ac <MX_ADC1_Init+0x98>)
 800252e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002532:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002534:	4b1d      	ldr	r3, [pc, #116]	; (80025ac <MX_ADC1_Init+0x98>)
 8002536:	2200      	movs	r2, #0
 8002538:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800253a:	4b1c      	ldr	r3, [pc, #112]	; (80025ac <MX_ADC1_Init+0x98>)
 800253c:	2200      	movs	r2, #0
 800253e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002540:	4b1a      	ldr	r3, [pc, #104]	; (80025ac <MX_ADC1_Init+0x98>)
 8002542:	2200      	movs	r2, #0
 8002544:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002546:	4b19      	ldr	r3, [pc, #100]	; (80025ac <MX_ADC1_Init+0x98>)
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800254e:	4b17      	ldr	r3, [pc, #92]	; (80025ac <MX_ADC1_Init+0x98>)
 8002550:	2200      	movs	r2, #0
 8002552:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002554:	4b15      	ldr	r3, [pc, #84]	; (80025ac <MX_ADC1_Init+0x98>)
 8002556:	4a17      	ldr	r2, [pc, #92]	; (80025b4 <MX_ADC1_Init+0xa0>)
 8002558:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800255a:	4b14      	ldr	r3, [pc, #80]	; (80025ac <MX_ADC1_Init+0x98>)
 800255c:	2200      	movs	r2, #0
 800255e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002560:	4b12      	ldr	r3, [pc, #72]	; (80025ac <MX_ADC1_Init+0x98>)
 8002562:	2201      	movs	r2, #1
 8002564:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002566:	4b11      	ldr	r3, [pc, #68]	; (80025ac <MX_ADC1_Init+0x98>)
 8002568:	2200      	movs	r2, #0
 800256a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800256e:	4b0f      	ldr	r3, [pc, #60]	; (80025ac <MX_ADC1_Init+0x98>)
 8002570:	2201      	movs	r2, #1
 8002572:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002574:	480d      	ldr	r0, [pc, #52]	; (80025ac <MX_ADC1_Init+0x98>)
 8002576:	f000 fe39 	bl	80031ec <HAL_ADC_Init>
 800257a:	4603      	mov	r3, r0
 800257c:	2b00      	cmp	r3, #0
 800257e:	d001      	beq.n	8002584 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002580:	f000 fa0c 	bl	800299c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002584:	2308      	movs	r3, #8
 8002586:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002588:	2301      	movs	r3, #1
 800258a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800258c:	2300      	movs	r3, #0
 800258e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002590:	463b      	mov	r3, r7
 8002592:	4619      	mov	r1, r3
 8002594:	4805      	ldr	r0, [pc, #20]	; (80025ac <MX_ADC1_Init+0x98>)
 8002596:	f000 fe6d 	bl	8003274 <HAL_ADC_ConfigChannel>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80025a0:	f000 f9fc 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80025a4:	bf00      	nop
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	20000218 	.word	0x20000218
 80025b0:	40012000 	.word	0x40012000
 80025b4:	0f000001 	.word	0x0f000001

080025b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025bc:	4b12      	ldr	r3, [pc, #72]	; (8002608 <MX_I2C1_Init+0x50>)
 80025be:	4a13      	ldr	r2, [pc, #76]	; (800260c <MX_I2C1_Init+0x54>)
 80025c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80025c2:	4b11      	ldr	r3, [pc, #68]	; (8002608 <MX_I2C1_Init+0x50>)
 80025c4:	4a12      	ldr	r2, [pc, #72]	; (8002610 <MX_I2C1_Init+0x58>)
 80025c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80025c8:	4b0f      	ldr	r3, [pc, #60]	; (8002608 <MX_I2C1_Init+0x50>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80025ce:	4b0e      	ldr	r3, [pc, #56]	; (8002608 <MX_I2C1_Init+0x50>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025d4:	4b0c      	ldr	r3, [pc, #48]	; (8002608 <MX_I2C1_Init+0x50>)
 80025d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80025dc:	4b0a      	ldr	r3, [pc, #40]	; (8002608 <MX_I2C1_Init+0x50>)
 80025de:	2200      	movs	r2, #0
 80025e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80025e2:	4b09      	ldr	r3, [pc, #36]	; (8002608 <MX_I2C1_Init+0x50>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80025e8:	4b07      	ldr	r3, [pc, #28]	; (8002608 <MX_I2C1_Init+0x50>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80025ee:	4b06      	ldr	r3, [pc, #24]	; (8002608 <MX_I2C1_Init+0x50>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80025f4:	4804      	ldr	r0, [pc, #16]	; (8002608 <MX_I2C1_Init+0x50>)
 80025f6:	f001 fb2f 	bl	8003c58 <HAL_I2C_Init>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002600:	f000 f9cc 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002604:	bf00      	nop
 8002606:	bd80      	pop	{r7, pc}
 8002608:	20000260 	.word	0x20000260
 800260c:	40005400 	.word	0x40005400
 8002610:	000186a0 	.word	0x000186a0

08002614 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002618:	4b17      	ldr	r3, [pc, #92]	; (8002678 <MX_SPI1_Init+0x64>)
 800261a:	4a18      	ldr	r2, [pc, #96]	; (800267c <MX_SPI1_Init+0x68>)
 800261c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800261e:	4b16      	ldr	r3, [pc, #88]	; (8002678 <MX_SPI1_Init+0x64>)
 8002620:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002624:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002626:	4b14      	ldr	r3, [pc, #80]	; (8002678 <MX_SPI1_Init+0x64>)
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800262c:	4b12      	ldr	r3, [pc, #72]	; (8002678 <MX_SPI1_Init+0x64>)
 800262e:	2200      	movs	r2, #0
 8002630:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002632:	4b11      	ldr	r3, [pc, #68]	; (8002678 <MX_SPI1_Init+0x64>)
 8002634:	2200      	movs	r2, #0
 8002636:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002638:	4b0f      	ldr	r3, [pc, #60]	; (8002678 <MX_SPI1_Init+0x64>)
 800263a:	2200      	movs	r2, #0
 800263c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800263e:	4b0e      	ldr	r3, [pc, #56]	; (8002678 <MX_SPI1_Init+0x64>)
 8002640:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002644:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002646:	4b0c      	ldr	r3, [pc, #48]	; (8002678 <MX_SPI1_Init+0x64>)
 8002648:	2210      	movs	r2, #16
 800264a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800264c:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <MX_SPI1_Init+0x64>)
 800264e:	2200      	movs	r2, #0
 8002650:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002652:	4b09      	ldr	r3, [pc, #36]	; (8002678 <MX_SPI1_Init+0x64>)
 8002654:	2200      	movs	r2, #0
 8002656:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002658:	4b07      	ldr	r3, [pc, #28]	; (8002678 <MX_SPI1_Init+0x64>)
 800265a:	2200      	movs	r2, #0
 800265c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800265e:	4b06      	ldr	r3, [pc, #24]	; (8002678 <MX_SPI1_Init+0x64>)
 8002660:	220a      	movs	r2, #10
 8002662:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002664:	4804      	ldr	r0, [pc, #16]	; (8002678 <MX_SPI1_Init+0x64>)
 8002666:	f002 ff25 	bl	80054b4 <HAL_SPI_Init>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002670:	f000 f994 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002674:	bf00      	nop
 8002676:	bd80      	pop	{r7, pc}
 8002678:	200002b4 	.word	0x200002b4
 800267c:	40013000 	.word	0x40013000

08002680 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002684:	4b17      	ldr	r3, [pc, #92]	; (80026e4 <MX_SPI2_Init+0x64>)
 8002686:	4a18      	ldr	r2, [pc, #96]	; (80026e8 <MX_SPI2_Init+0x68>)
 8002688:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800268a:	4b16      	ldr	r3, [pc, #88]	; (80026e4 <MX_SPI2_Init+0x64>)
 800268c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002690:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002692:	4b14      	ldr	r3, [pc, #80]	; (80026e4 <MX_SPI2_Init+0x64>)
 8002694:	2200      	movs	r2, #0
 8002696:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002698:	4b12      	ldr	r3, [pc, #72]	; (80026e4 <MX_SPI2_Init+0x64>)
 800269a:	2200      	movs	r2, #0
 800269c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800269e:	4b11      	ldr	r3, [pc, #68]	; (80026e4 <MX_SPI2_Init+0x64>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026a4:	4b0f      	ldr	r3, [pc, #60]	; (80026e4 <MX_SPI2_Init+0x64>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80026aa:	4b0e      	ldr	r3, [pc, #56]	; (80026e4 <MX_SPI2_Init+0x64>)
 80026ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026b0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80026b2:	4b0c      	ldr	r3, [pc, #48]	; (80026e4 <MX_SPI2_Init+0x64>)
 80026b4:	2210      	movs	r2, #16
 80026b6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80026b8:	4b0a      	ldr	r3, [pc, #40]	; (80026e4 <MX_SPI2_Init+0x64>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80026be:	4b09      	ldr	r3, [pc, #36]	; (80026e4 <MX_SPI2_Init+0x64>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026c4:	4b07      	ldr	r3, [pc, #28]	; (80026e4 <MX_SPI2_Init+0x64>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80026ca:	4b06      	ldr	r3, [pc, #24]	; (80026e4 <MX_SPI2_Init+0x64>)
 80026cc:	220a      	movs	r2, #10
 80026ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80026d0:	4804      	ldr	r0, [pc, #16]	; (80026e4 <MX_SPI2_Init+0x64>)
 80026d2:	f002 feef 	bl	80054b4 <HAL_SPI_Init>
 80026d6:	4603      	mov	r3, r0
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d001      	beq.n	80026e0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80026dc:	f000 f95e 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80026e0:	bf00      	nop
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	2000030c 	.word	0x2000030c
 80026e8:	40003800 	.word	0x40003800

080026ec <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80026f0:	4b17      	ldr	r3, [pc, #92]	; (8002750 <MX_SPI3_Init+0x64>)
 80026f2:	4a18      	ldr	r2, [pc, #96]	; (8002754 <MX_SPI3_Init+0x68>)
 80026f4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80026f6:	4b16      	ldr	r3, [pc, #88]	; (8002750 <MX_SPI3_Init+0x64>)
 80026f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026fc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80026fe:	4b14      	ldr	r3, [pc, #80]	; (8002750 <MX_SPI3_Init+0x64>)
 8002700:	2200      	movs	r2, #0
 8002702:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002704:	4b12      	ldr	r3, [pc, #72]	; (8002750 <MX_SPI3_Init+0x64>)
 8002706:	2200      	movs	r2, #0
 8002708:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800270a:	4b11      	ldr	r3, [pc, #68]	; (8002750 <MX_SPI3_Init+0x64>)
 800270c:	2200      	movs	r2, #0
 800270e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002710:	4b0f      	ldr	r3, [pc, #60]	; (8002750 <MX_SPI3_Init+0x64>)
 8002712:	2200      	movs	r2, #0
 8002714:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002716:	4b0e      	ldr	r3, [pc, #56]	; (8002750 <MX_SPI3_Init+0x64>)
 8002718:	f44f 7200 	mov.w	r2, #512	; 0x200
 800271c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800271e:	4b0c      	ldr	r3, [pc, #48]	; (8002750 <MX_SPI3_Init+0x64>)
 8002720:	2200      	movs	r2, #0
 8002722:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002724:	4b0a      	ldr	r3, [pc, #40]	; (8002750 <MX_SPI3_Init+0x64>)
 8002726:	2200      	movs	r2, #0
 8002728:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800272a:	4b09      	ldr	r3, [pc, #36]	; (8002750 <MX_SPI3_Init+0x64>)
 800272c:	2200      	movs	r2, #0
 800272e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002730:	4b07      	ldr	r3, [pc, #28]	; (8002750 <MX_SPI3_Init+0x64>)
 8002732:	2200      	movs	r2, #0
 8002734:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8002736:	4b06      	ldr	r3, [pc, #24]	; (8002750 <MX_SPI3_Init+0x64>)
 8002738:	220a      	movs	r2, #10
 800273a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800273c:	4804      	ldr	r0, [pc, #16]	; (8002750 <MX_SPI3_Init+0x64>)
 800273e:	f002 feb9 	bl	80054b4 <HAL_SPI_Init>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8002748:	f000 f928 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800274c:	bf00      	nop
 800274e:	bd80      	pop	{r7, pc}
 8002750:	20000364 	.word	0x20000364
 8002754:	40003c00 	.word	0x40003c00

08002758 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800275e:	f107 0308 	add.w	r3, r7, #8
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	605a      	str	r2, [r3, #4]
 8002768:	609a      	str	r2, [r3, #8]
 800276a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800276c:	463b      	mov	r3, r7
 800276e:	2200      	movs	r2, #0
 8002770:	601a      	str	r2, [r3, #0]
 8002772:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002774:	4b1d      	ldr	r3, [pc, #116]	; (80027ec <MX_TIM2_Init+0x94>)
 8002776:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800277a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 800277c:	4b1b      	ldr	r3, [pc, #108]	; (80027ec <MX_TIM2_Init+0x94>)
 800277e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002782:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002784:	4b19      	ldr	r3, [pc, #100]	; (80027ec <MX_TIM2_Init+0x94>)
 8002786:	2200      	movs	r2, #0
 8002788:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 610000;
 800278a:	4b18      	ldr	r3, [pc, #96]	; (80027ec <MX_TIM2_Init+0x94>)
 800278c:	4a18      	ldr	r2, [pc, #96]	; (80027f0 <MX_TIM2_Init+0x98>)
 800278e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002790:	4b16      	ldr	r3, [pc, #88]	; (80027ec <MX_TIM2_Init+0x94>)
 8002792:	2200      	movs	r2, #0
 8002794:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002796:	4b15      	ldr	r3, [pc, #84]	; (80027ec <MX_TIM2_Init+0x94>)
 8002798:	2200      	movs	r2, #0
 800279a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800279c:	4813      	ldr	r0, [pc, #76]	; (80027ec <MX_TIM2_Init+0x94>)
 800279e:	f003 fc31 	bl	8006004 <HAL_TIM_Base_Init>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80027a8:	f000 f8f8 	bl	800299c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80027b2:	f107 0308 	add.w	r3, r7, #8
 80027b6:	4619      	mov	r1, r3
 80027b8:	480c      	ldr	r0, [pc, #48]	; (80027ec <MX_TIM2_Init+0x94>)
 80027ba:	f003 fddd 	bl	8006378 <HAL_TIM_ConfigClockSource>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80027c4:	f000 f8ea 	bl	800299c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027c8:	2300      	movs	r3, #0
 80027ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027cc:	2300      	movs	r3, #0
 80027ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027d0:	463b      	mov	r3, r7
 80027d2:	4619      	mov	r1, r3
 80027d4:	4805      	ldr	r0, [pc, #20]	; (80027ec <MX_TIM2_Init+0x94>)
 80027d6:	f003 ffe3 	bl	80067a0 <HAL_TIMEx_MasterConfigSynchronization>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80027e0:	f000 f8dc 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80027e4:	bf00      	nop
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	200003bc 	.word	0x200003bc
 80027f0:	00094ed0 	.word	0x00094ed0

080027f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027f8:	4b11      	ldr	r3, [pc, #68]	; (8002840 <MX_USART2_UART_Init+0x4c>)
 80027fa:	4a12      	ldr	r2, [pc, #72]	; (8002844 <MX_USART2_UART_Init+0x50>)
 80027fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80027fe:	4b10      	ldr	r3, [pc, #64]	; (8002840 <MX_USART2_UART_Init+0x4c>)
 8002800:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002804:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002806:	4b0e      	ldr	r3, [pc, #56]	; (8002840 <MX_USART2_UART_Init+0x4c>)
 8002808:	2200      	movs	r2, #0
 800280a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800280c:	4b0c      	ldr	r3, [pc, #48]	; (8002840 <MX_USART2_UART_Init+0x4c>)
 800280e:	2200      	movs	r2, #0
 8002810:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002812:	4b0b      	ldr	r3, [pc, #44]	; (8002840 <MX_USART2_UART_Init+0x4c>)
 8002814:	2200      	movs	r2, #0
 8002816:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002818:	4b09      	ldr	r3, [pc, #36]	; (8002840 <MX_USART2_UART_Init+0x4c>)
 800281a:	220c      	movs	r2, #12
 800281c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800281e:	4b08      	ldr	r3, [pc, #32]	; (8002840 <MX_USART2_UART_Init+0x4c>)
 8002820:	2200      	movs	r2, #0
 8002822:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002824:	4b06      	ldr	r3, [pc, #24]	; (8002840 <MX_USART2_UART_Init+0x4c>)
 8002826:	2200      	movs	r2, #0
 8002828:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800282a:	4805      	ldr	r0, [pc, #20]	; (8002840 <MX_USART2_UART_Init+0x4c>)
 800282c:	f004 f83a 	bl	80068a4 <HAL_UART_Init>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002836:	f000 f8b1 	bl	800299c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800283a:	bf00      	nop
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	20000404 	.word	0x20000404
 8002844:	40004400 	.word	0x40004400

08002848 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b08a      	sub	sp, #40	; 0x28
 800284c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800284e:	f107 0314 	add.w	r3, r7, #20
 8002852:	2200      	movs	r2, #0
 8002854:	601a      	str	r2, [r3, #0]
 8002856:	605a      	str	r2, [r3, #4]
 8002858:	609a      	str	r2, [r3, #8]
 800285a:	60da      	str	r2, [r3, #12]
 800285c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800285e:	2300      	movs	r3, #0
 8002860:	613b      	str	r3, [r7, #16]
 8002862:	4b42      	ldr	r3, [pc, #264]	; (800296c <MX_GPIO_Init+0x124>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002866:	4a41      	ldr	r2, [pc, #260]	; (800296c <MX_GPIO_Init+0x124>)
 8002868:	f043 0304 	orr.w	r3, r3, #4
 800286c:	6313      	str	r3, [r2, #48]	; 0x30
 800286e:	4b3f      	ldr	r3, [pc, #252]	; (800296c <MX_GPIO_Init+0x124>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	f003 0304 	and.w	r3, r3, #4
 8002876:	613b      	str	r3, [r7, #16]
 8002878:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	4b3b      	ldr	r3, [pc, #236]	; (800296c <MX_GPIO_Init+0x124>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002882:	4a3a      	ldr	r2, [pc, #232]	; (800296c <MX_GPIO_Init+0x124>)
 8002884:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002888:	6313      	str	r3, [r2, #48]	; 0x30
 800288a:	4b38      	ldr	r3, [pc, #224]	; (800296c <MX_GPIO_Init+0x124>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002896:	2300      	movs	r3, #0
 8002898:	60bb      	str	r3, [r7, #8]
 800289a:	4b34      	ldr	r3, [pc, #208]	; (800296c <MX_GPIO_Init+0x124>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289e:	4a33      	ldr	r2, [pc, #204]	; (800296c <MX_GPIO_Init+0x124>)
 80028a0:	f043 0301 	orr.w	r3, r3, #1
 80028a4:	6313      	str	r3, [r2, #48]	; 0x30
 80028a6:	4b31      	ldr	r3, [pc, #196]	; (800296c <MX_GPIO_Init+0x124>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	60bb      	str	r3, [r7, #8]
 80028b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b2:	2300      	movs	r3, #0
 80028b4:	607b      	str	r3, [r7, #4]
 80028b6:	4b2d      	ldr	r3, [pc, #180]	; (800296c <MX_GPIO_Init+0x124>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	4a2c      	ldr	r2, [pc, #176]	; (800296c <MX_GPIO_Init+0x124>)
 80028bc:	f043 0302 	orr.w	r3, r3, #2
 80028c0:	6313      	str	r3, [r2, #48]	; 0x30
 80028c2:	4b2a      	ldr	r3, [pc, #168]	; (800296c <MX_GPIO_Init+0x124>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	607b      	str	r3, [r7, #4]
 80028cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_SPI2_CS_Pin|CAM_SPI1_CS_Pin, GPIO_PIN_RESET);
 80028ce:	2200      	movs	r2, #0
 80028d0:	2112      	movs	r1, #18
 80028d2:	4827      	ldr	r0, [pc, #156]	; (8002970 <MX_GPIO_Init+0x128>)
 80028d4:	f001 f982 	bl	8003bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DAC_SPI2_CS_GPIO_Port, DAC_SPI2_CS_Pin, GPIO_PIN_RESET);
 80028d8:	2200      	movs	r2, #0
 80028da:	2104      	movs	r1, #4
 80028dc:	4825      	ldr	r0, [pc, #148]	; (8002974 <MX_GPIO_Init+0x12c>)
 80028de:	f001 f97d 	bl	8003bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80028e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80028e8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80028ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80028f2:	f107 0314 	add.w	r3, r7, #20
 80028f6:	4619      	mov	r1, r3
 80028f8:	481d      	ldr	r0, [pc, #116]	; (8002970 <MX_GPIO_Init+0x128>)
 80028fa:	f000 ffeb 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SD_SPI2_CS_Pin;
 80028fe:	2302      	movs	r3, #2
 8002900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002902:	2301      	movs	r3, #1
 8002904:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002906:	2301      	movs	r3, #1
 8002908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800290a:	2300      	movs	r3, #0
 800290c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 800290e:	f107 0314 	add.w	r3, r7, #20
 8002912:	4619      	mov	r1, r3
 8002914:	4816      	ldr	r0, [pc, #88]	; (8002970 <MX_GPIO_Init+0x128>)
 8002916:	f000 ffdd 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAM_SPI1_CS_Pin */
  GPIO_InitStruct.Pin = CAM_SPI1_CS_Pin;
 800291a:	2310      	movs	r3, #16
 800291c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800291e:	2301      	movs	r3, #1
 8002920:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002922:	2300      	movs	r3, #0
 8002924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002926:	2300      	movs	r3, #0
 8002928:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAM_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 800292a:	f107 0314 	add.w	r3, r7, #20
 800292e:	4619      	mov	r1, r3
 8002930:	480f      	ldr	r0, [pc, #60]	; (8002970 <MX_GPIO_Init+0x128>)
 8002932:	f000 ffcf 	bl	80038d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DAC_SPI2_CS_Pin */
  GPIO_InitStruct.Pin = DAC_SPI2_CS_Pin;
 8002936:	2304      	movs	r3, #4
 8002938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800293a:	2301      	movs	r3, #1
 800293c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293e:	2300      	movs	r3, #0
 8002940:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002942:	2300      	movs	r3, #0
 8002944:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DAC_SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8002946:	f107 0314 	add.w	r3, r7, #20
 800294a:	4619      	mov	r1, r3
 800294c:	4809      	ldr	r0, [pc, #36]	; (8002974 <MX_GPIO_Init+0x12c>)
 800294e:	f000 ffc1 	bl	80038d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8002952:	2200      	movs	r2, #0
 8002954:	2101      	movs	r1, #1
 8002956:	2028      	movs	r0, #40	; 0x28
 8002958:	f000 ff85 	bl	8003866 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800295c:	2028      	movs	r0, #40	; 0x28
 800295e:	f000 ff9e 	bl	800389e <HAL_NVIC_EnableIRQ>

}
 8002962:	bf00      	nop
 8002964:	3728      	adds	r7, #40	; 0x28
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40023800 	.word	0x40023800
 8002970:	40020800 	.word	0x40020800
 8002974:	40020400 	.word	0x40020400

08002978 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8002980:	1d39      	adds	r1, r7, #4
 8002982:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002986:	2201      	movs	r2, #1
 8002988:	4803      	ldr	r0, [pc, #12]	; (8002998 <__io_putchar+0x20>)
 800298a:	f003 ffd8 	bl	800693e <HAL_UART_Transmit>
  return ch;
 800298e:	687b      	ldr	r3, [r7, #4]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3708      	adds	r7, #8
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	20000404 	.word	0x20000404

0800299c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029a0:	b672      	cpsid	i
}
 80029a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029a4:	e7fe      	b.n	80029a4 <Error_Handler+0x8>
	...

080029a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b082      	sub	sp, #8
 80029ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	607b      	str	r3, [r7, #4]
 80029b2:	4b10      	ldr	r3, [pc, #64]	; (80029f4 <HAL_MspInit+0x4c>)
 80029b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b6:	4a0f      	ldr	r2, [pc, #60]	; (80029f4 <HAL_MspInit+0x4c>)
 80029b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029bc:	6453      	str	r3, [r2, #68]	; 0x44
 80029be:	4b0d      	ldr	r3, [pc, #52]	; (80029f4 <HAL_MspInit+0x4c>)
 80029c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029c6:	607b      	str	r3, [r7, #4]
 80029c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029ca:	2300      	movs	r3, #0
 80029cc:	603b      	str	r3, [r7, #0]
 80029ce:	4b09      	ldr	r3, [pc, #36]	; (80029f4 <HAL_MspInit+0x4c>)
 80029d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d2:	4a08      	ldr	r2, [pc, #32]	; (80029f4 <HAL_MspInit+0x4c>)
 80029d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029d8:	6413      	str	r3, [r2, #64]	; 0x40
 80029da:	4b06      	ldr	r3, [pc, #24]	; (80029f4 <HAL_MspInit+0x4c>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029e2:	603b      	str	r3, [r7, #0]
 80029e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80029e6:	2005      	movs	r0, #5
 80029e8:	f000 ff32 	bl	8003850 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029ec:	bf00      	nop
 80029ee:	3708      	adds	r7, #8
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	40023800 	.word	0x40023800

080029f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b08a      	sub	sp, #40	; 0x28
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a00:	f107 0314 	add.w	r3, r7, #20
 8002a04:	2200      	movs	r2, #0
 8002a06:	601a      	str	r2, [r3, #0]
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	609a      	str	r2, [r3, #8]
 8002a0c:	60da      	str	r2, [r3, #12]
 8002a0e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a24      	ldr	r2, [pc, #144]	; (8002aa8 <HAL_ADC_MspInit+0xb0>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d141      	bne.n	8002a9e <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	613b      	str	r3, [r7, #16]
 8002a1e:	4b23      	ldr	r3, [pc, #140]	; (8002aac <HAL_ADC_MspInit+0xb4>)
 8002a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a22:	4a22      	ldr	r2, [pc, #136]	; (8002aac <HAL_ADC_MspInit+0xb4>)
 8002a24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a28:	6453      	str	r3, [r2, #68]	; 0x44
 8002a2a:	4b20      	ldr	r3, [pc, #128]	; (8002aac <HAL_ADC_MspInit+0xb4>)
 8002a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a32:	613b      	str	r3, [r7, #16]
 8002a34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a36:	2300      	movs	r3, #0
 8002a38:	60fb      	str	r3, [r7, #12]
 8002a3a:	4b1c      	ldr	r3, [pc, #112]	; (8002aac <HAL_ADC_MspInit+0xb4>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3e:	4a1b      	ldr	r2, [pc, #108]	; (8002aac <HAL_ADC_MspInit+0xb4>)
 8002a40:	f043 0304 	orr.w	r3, r3, #4
 8002a44:	6313      	str	r3, [r2, #48]	; 0x30
 8002a46:	4b19      	ldr	r3, [pc, #100]	; (8002aac <HAL_ADC_MspInit+0xb4>)
 8002a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4a:	f003 0304 	and.w	r3, r3, #4
 8002a4e:	60fb      	str	r3, [r7, #12]
 8002a50:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a52:	2300      	movs	r3, #0
 8002a54:	60bb      	str	r3, [r7, #8]
 8002a56:	4b15      	ldr	r3, [pc, #84]	; (8002aac <HAL_ADC_MspInit+0xb4>)
 8002a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5a:	4a14      	ldr	r2, [pc, #80]	; (8002aac <HAL_ADC_MspInit+0xb4>)
 8002a5c:	f043 0302 	orr.w	r3, r3, #2
 8002a60:	6313      	str	r3, [r2, #48]	; 0x30
 8002a62:	4b12      	ldr	r3, [pc, #72]	; (8002aac <HAL_ADC_MspInit+0xb4>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	60bb      	str	r3, [r7, #8]
 8002a6c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = ULTRA_RIGHT_ADC_IN10_Pin;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a72:	2303      	movs	r3, #3
 8002a74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a76:	2300      	movs	r3, #0
 8002a78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ULTRA_RIGHT_ADC_IN10_GPIO_Port, &GPIO_InitStruct);
 8002a7a:	f107 0314 	add.w	r3, r7, #20
 8002a7e:	4619      	mov	r1, r3
 8002a80:	480b      	ldr	r0, [pc, #44]	; (8002ab0 <HAL_ADC_MspInit+0xb8>)
 8002a82:	f000 ff27 	bl	80038d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ULTRA_LEFT_ADC_IN8_Pin|ULTRA_CENTER_ADC1_IN9_Pin;
 8002a86:	2303      	movs	r3, #3
 8002a88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a92:	f107 0314 	add.w	r3, r7, #20
 8002a96:	4619      	mov	r1, r3
 8002a98:	4806      	ldr	r0, [pc, #24]	; (8002ab4 <HAL_ADC_MspInit+0xbc>)
 8002a9a:	f000 ff1b 	bl	80038d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002a9e:	bf00      	nop
 8002aa0:	3728      	adds	r7, #40	; 0x28
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40012000 	.word	0x40012000
 8002aac:	40023800 	.word	0x40023800
 8002ab0:	40020800 	.word	0x40020800
 8002ab4:	40020400 	.word	0x40020400

08002ab8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b08a      	sub	sp, #40	; 0x28
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac0:	f107 0314 	add.w	r3, r7, #20
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	601a      	str	r2, [r3, #0]
 8002ac8:	605a      	str	r2, [r3, #4]
 8002aca:	609a      	str	r2, [r3, #8]
 8002acc:	60da      	str	r2, [r3, #12]
 8002ace:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a19      	ldr	r2, [pc, #100]	; (8002b3c <HAL_I2C_MspInit+0x84>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d12b      	bne.n	8002b32 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ada:	2300      	movs	r3, #0
 8002adc:	613b      	str	r3, [r7, #16]
 8002ade:	4b18      	ldr	r3, [pc, #96]	; (8002b40 <HAL_I2C_MspInit+0x88>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	4a17      	ldr	r2, [pc, #92]	; (8002b40 <HAL_I2C_MspInit+0x88>)
 8002ae4:	f043 0302 	orr.w	r3, r3, #2
 8002ae8:	6313      	str	r3, [r2, #48]	; 0x30
 8002aea:	4b15      	ldr	r3, [pc, #84]	; (8002b40 <HAL_I2C_MspInit+0x88>)
 8002aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	613b      	str	r3, [r7, #16]
 8002af4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IMU_I2C1_SCL_Pin|IMU_I2C1_SDA_Pin;
 8002af6:	23c0      	movs	r3, #192	; 0xc0
 8002af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002afa:	2312      	movs	r3, #18
 8002afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afe:	2300      	movs	r3, #0
 8002b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b02:	2303      	movs	r3, #3
 8002b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b06:	2304      	movs	r3, #4
 8002b08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b0a:	f107 0314 	add.w	r3, r7, #20
 8002b0e:	4619      	mov	r1, r3
 8002b10:	480c      	ldr	r0, [pc, #48]	; (8002b44 <HAL_I2C_MspInit+0x8c>)
 8002b12:	f000 fedf 	bl	80038d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b16:	2300      	movs	r3, #0
 8002b18:	60fb      	str	r3, [r7, #12]
 8002b1a:	4b09      	ldr	r3, [pc, #36]	; (8002b40 <HAL_I2C_MspInit+0x88>)
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1e:	4a08      	ldr	r2, [pc, #32]	; (8002b40 <HAL_I2C_MspInit+0x88>)
 8002b20:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b24:	6413      	str	r3, [r2, #64]	; 0x40
 8002b26:	4b06      	ldr	r3, [pc, #24]	; (8002b40 <HAL_I2C_MspInit+0x88>)
 8002b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b2e:	60fb      	str	r3, [r7, #12]
 8002b30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002b32:	bf00      	nop
 8002b34:	3728      	adds	r7, #40	; 0x28
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	40005400 	.word	0x40005400
 8002b40:	40023800 	.word	0x40023800
 8002b44:	40020400 	.word	0x40020400

08002b48 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b08e      	sub	sp, #56	; 0x38
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	605a      	str	r2, [r3, #4]
 8002b5a:	609a      	str	r2, [r3, #8]
 8002b5c:	60da      	str	r2, [r3, #12]
 8002b5e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a5b      	ldr	r2, [pc, #364]	; (8002cd4 <HAL_SPI_MspInit+0x18c>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d12c      	bne.n	8002bc4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	623b      	str	r3, [r7, #32]
 8002b6e:	4b5a      	ldr	r3, [pc, #360]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b72:	4a59      	ldr	r2, [pc, #356]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002b74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b78:	6453      	str	r3, [r2, #68]	; 0x44
 8002b7a:	4b57      	ldr	r3, [pc, #348]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b82:	623b      	str	r3, [r7, #32]
 8002b84:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	61fb      	str	r3, [r7, #28]
 8002b8a:	4b53      	ldr	r3, [pc, #332]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b8e:	4a52      	ldr	r2, [pc, #328]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002b90:	f043 0301 	orr.w	r3, r3, #1
 8002b94:	6313      	str	r3, [r2, #48]	; 0x30
 8002b96:	4b50      	ldr	r3, [pc, #320]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	61fb      	str	r3, [r7, #28]
 8002ba0:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = CAM_SPI1_SCK_Pin|CAM_SPI1_MISO_Pin|CAM_SPI1_MOSI_Pin;
 8002ba2:	23e0      	movs	r3, #224	; 0xe0
 8002ba4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002baa:	2300      	movs	r3, #0
 8002bac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002bb2:	2305      	movs	r3, #5
 8002bb4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002bba:	4619      	mov	r1, r3
 8002bbc:	4847      	ldr	r0, [pc, #284]	; (8002cdc <HAL_SPI_MspInit+0x194>)
 8002bbe:	f000 fe89 	bl	80038d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002bc2:	e082      	b.n	8002cca <HAL_SPI_MspInit+0x182>
  else if(hspi->Instance==SPI2)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a45      	ldr	r2, [pc, #276]	; (8002ce0 <HAL_SPI_MspInit+0x198>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d14b      	bne.n	8002c66 <HAL_SPI_MspInit+0x11e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002bce:	2300      	movs	r3, #0
 8002bd0:	61bb      	str	r3, [r7, #24]
 8002bd2:	4b41      	ldr	r3, [pc, #260]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd6:	4a40      	ldr	r2, [pc, #256]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002bd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bde:	4b3e      	ldr	r3, [pc, #248]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002be6:	61bb      	str	r3, [r7, #24]
 8002be8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bea:	2300      	movs	r3, #0
 8002bec:	617b      	str	r3, [r7, #20]
 8002bee:	4b3a      	ldr	r3, [pc, #232]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf2:	4a39      	ldr	r2, [pc, #228]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002bf4:	f043 0304 	orr.w	r3, r3, #4
 8002bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bfa:	4b37      	ldr	r3, [pc, #220]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfe:	f003 0304 	and.w	r3, r3, #4
 8002c02:	617b      	str	r3, [r7, #20]
 8002c04:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c06:	2300      	movs	r3, #0
 8002c08:	613b      	str	r3, [r7, #16]
 8002c0a:	4b33      	ldr	r3, [pc, #204]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0e:	4a32      	ldr	r2, [pc, #200]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002c10:	f043 0302 	orr.w	r3, r3, #2
 8002c14:	6313      	str	r3, [r2, #48]	; 0x30
 8002c16:	4b30      	ldr	r3, [pc, #192]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	613b      	str	r3, [r7, #16]
 8002c20:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SD_SPI2_MISO_Pin|SD_SPI2_MOSI_Pin;
 8002c22:	230c      	movs	r3, #12
 8002c24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c26:	2302      	movs	r3, #2
 8002c28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c32:	2305      	movs	r3, #5
 8002c34:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	4829      	ldr	r0, [pc, #164]	; (8002ce4 <HAL_SPI_MspInit+0x19c>)
 8002c3e:	f000 fe49 	bl	80038d4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SD_SPI2_SCK_Pin;
 8002c42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c48:	2302      	movs	r3, #2
 8002c4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c50:	2303      	movs	r3, #3
 8002c52:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c54:	2305      	movs	r3, #5
 8002c56:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 8002c58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	4822      	ldr	r0, [pc, #136]	; (8002ce8 <HAL_SPI_MspInit+0x1a0>)
 8002c60:	f000 fe38 	bl	80038d4 <HAL_GPIO_Init>
}
 8002c64:	e031      	b.n	8002cca <HAL_SPI_MspInit+0x182>
  else if(hspi->Instance==SPI3)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4a20      	ldr	r2, [pc, #128]	; (8002cec <HAL_SPI_MspInit+0x1a4>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d12c      	bne.n	8002cca <HAL_SPI_MspInit+0x182>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002c70:	2300      	movs	r3, #0
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	4b18      	ldr	r3, [pc, #96]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c78:	4a17      	ldr	r2, [pc, #92]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002c7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c7e:	6413      	str	r3, [r2, #64]	; 0x40
 8002c80:	4b15      	ldr	r3, [pc, #84]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c88:	60fb      	str	r3, [r7, #12]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	60bb      	str	r3, [r7, #8]
 8002c90:	4b11      	ldr	r3, [pc, #68]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c94:	4a10      	ldr	r2, [pc, #64]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002c96:	f043 0304 	orr.w	r3, r3, #4
 8002c9a:	6313      	str	r3, [r2, #48]	; 0x30
 8002c9c:	4b0e      	ldr	r3, [pc, #56]	; (8002cd8 <HAL_SPI_MspInit+0x190>)
 8002c9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ca0:	f003 0304 	and.w	r3, r3, #4
 8002ca4:	60bb      	str	r3, [r7, #8]
 8002ca6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002ca8:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002cac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cae:	2302      	movs	r3, #2
 8002cb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002cba:	2306      	movs	r3, #6
 8002cbc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002cbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	4807      	ldr	r0, [pc, #28]	; (8002ce4 <HAL_SPI_MspInit+0x19c>)
 8002cc6:	f000 fe05 	bl	80038d4 <HAL_GPIO_Init>
}
 8002cca:	bf00      	nop
 8002ccc:	3738      	adds	r7, #56	; 0x38
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	40013000 	.word	0x40013000
 8002cd8:	40023800 	.word	0x40023800
 8002cdc:	40020000 	.word	0x40020000
 8002ce0:	40003800 	.word	0x40003800
 8002ce4:	40020800 	.word	0x40020800
 8002ce8:	40020400 	.word	0x40020400
 8002cec:	40003c00 	.word	0x40003c00

08002cf0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d00:	d115      	bne.n	8002d2e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	60fb      	str	r3, [r7, #12]
 8002d06:	4b0c      	ldr	r3, [pc, #48]	; (8002d38 <HAL_TIM_Base_MspInit+0x48>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	4a0b      	ldr	r2, [pc, #44]	; (8002d38 <HAL_TIM_Base_MspInit+0x48>)
 8002d0c:	f043 0301 	orr.w	r3, r3, #1
 8002d10:	6413      	str	r3, [r2, #64]	; 0x40
 8002d12:	4b09      	ldr	r3, [pc, #36]	; (8002d38 <HAL_TIM_Base_MspInit+0x48>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	f003 0301 	and.w	r3, r3, #1
 8002d1a:	60fb      	str	r3, [r7, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8002d1e:	2200      	movs	r2, #0
 8002d20:	2102      	movs	r1, #2
 8002d22:	201c      	movs	r0, #28
 8002d24:	f000 fd9f 	bl	8003866 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d28:	201c      	movs	r0, #28
 8002d2a:	f000 fdb8 	bl	800389e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002d2e:	bf00      	nop
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40023800 	.word	0x40023800

08002d3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b08a      	sub	sp, #40	; 0x28
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d44:	f107 0314 	add.w	r3, r7, #20
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	605a      	str	r2, [r3, #4]
 8002d4e:	609a      	str	r2, [r3, #8]
 8002d50:	60da      	str	r2, [r3, #12]
 8002d52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a19      	ldr	r2, [pc, #100]	; (8002dc0 <HAL_UART_MspInit+0x84>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d12b      	bne.n	8002db6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d5e:	2300      	movs	r3, #0
 8002d60:	613b      	str	r3, [r7, #16]
 8002d62:	4b18      	ldr	r3, [pc, #96]	; (8002dc4 <HAL_UART_MspInit+0x88>)
 8002d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d66:	4a17      	ldr	r2, [pc, #92]	; (8002dc4 <HAL_UART_MspInit+0x88>)
 8002d68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d6e:	4b15      	ldr	r3, [pc, #84]	; (8002dc4 <HAL_UART_MspInit+0x88>)
 8002d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d76:	613b      	str	r3, [r7, #16]
 8002d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	60fb      	str	r3, [r7, #12]
 8002d7e:	4b11      	ldr	r3, [pc, #68]	; (8002dc4 <HAL_UART_MspInit+0x88>)
 8002d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d82:	4a10      	ldr	r2, [pc, #64]	; (8002dc4 <HAL_UART_MspInit+0x88>)
 8002d84:	f043 0301 	orr.w	r3, r3, #1
 8002d88:	6313      	str	r3, [r2, #48]	; 0x30
 8002d8a:	4b0e      	ldr	r3, [pc, #56]	; (8002dc4 <HAL_UART_MspInit+0x88>)
 8002d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	60fb      	str	r3, [r7, #12]
 8002d94:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = DEBUG_USART_TX_Pin|DEBUG_USART_RX_Pin;
 8002d96:	230c      	movs	r3, #12
 8002d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d9a:	2302      	movs	r3, #2
 8002d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da2:	2300      	movs	r3, #0
 8002da4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002da6:	2307      	movs	r3, #7
 8002da8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002daa:	f107 0314 	add.w	r3, r7, #20
 8002dae:	4619      	mov	r1, r3
 8002db0:	4805      	ldr	r0, [pc, #20]	; (8002dc8 <HAL_UART_MspInit+0x8c>)
 8002db2:	f000 fd8f 	bl	80038d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002db6:	bf00      	nop
 8002db8:	3728      	adds	r7, #40	; 0x28
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	40004400 	.word	0x40004400
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	40020000 	.word	0x40020000

08002dcc <SDTimer_Handler>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile extern uint8_t Timer1, Timer2;

void SDTimer_Handler() {
 8002dcc:	b480      	push	{r7}
 8002dce:	af00      	add	r7, sp, #0

	if (Timer1 > 0) {
 8002dd0:	4b0e      	ldr	r3, [pc, #56]	; (8002e0c <SDTimer_Handler+0x40>)
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d006      	beq.n	8002de8 <SDTimer_Handler+0x1c>
		--Timer1;
 8002dda:	4b0c      	ldr	r3, [pc, #48]	; (8002e0c <SDTimer_Handler+0x40>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	3b01      	subs	r3, #1
 8002de2:	b2da      	uxtb	r2, r3
 8002de4:	4b09      	ldr	r3, [pc, #36]	; (8002e0c <SDTimer_Handler+0x40>)
 8002de6:	701a      	strb	r2, [r3, #0]
	}

	if (Timer2 > 0) {
 8002de8:	4b09      	ldr	r3, [pc, #36]	; (8002e10 <SDTimer_Handler+0x44>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d006      	beq.n	8002e00 <SDTimer_Handler+0x34>
		--Timer2;
 8002df2:	4b07      	ldr	r3, [pc, #28]	; (8002e10 <SDTimer_Handler+0x44>)
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	3b01      	subs	r3, #1
 8002dfa:	b2da      	uxtb	r2, r3
 8002dfc:	4b04      	ldr	r3, [pc, #16]	; (8002e10 <SDTimer_Handler+0x44>)
 8002dfe:	701a      	strb	r2, [r3, #0]
	}
}
 8002e00:	bf00      	nop
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
 8002e0a:	bf00      	nop
 8002e0c:	20000210 	.word	0x20000210
 8002e10:	20000212 	.word	0x20000212

08002e14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002e18:	e7fe      	b.n	8002e18 <NMI_Handler+0x4>

08002e1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e1e:	e7fe      	b.n	8002e1e <HardFault_Handler+0x4>

08002e20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e20:	b480      	push	{r7}
 8002e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e24:	e7fe      	b.n	8002e24 <MemManage_Handler+0x4>

08002e26 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e26:	b480      	push	{r7}
 8002e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e2a:	e7fe      	b.n	8002e2a <BusFault_Handler+0x4>

08002e2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e30:	e7fe      	b.n	8002e30 <UsageFault_Handler+0x4>

08002e32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e32:	b480      	push	{r7}
 8002e34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e36:	bf00      	nop
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e44:	bf00      	nop
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr

08002e4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e4e:	b480      	push	{r7}
 8002e50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e52:	bf00      	nop
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

	++FatFsCnt;
 8002e60:	4b0a      	ldr	r3, [pc, #40]	; (8002e8c <SysTick_Handler+0x30>)
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	3301      	adds	r3, #1
 8002e68:	b2da      	uxtb	r2, r3
 8002e6a:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <SysTick_Handler+0x30>)
 8002e6c:	701a      	strb	r2, [r3, #0]

	if (FatFsCnt >= 10) {
 8002e6e:	4b07      	ldr	r3, [pc, #28]	; (8002e8c <SysTick_Handler+0x30>)
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b09      	cmp	r3, #9
 8002e76:	d904      	bls.n	8002e82 <SysTick_Handler+0x26>
		FatFsCnt = 0;
 8002e78:	4b04      	ldr	r3, [pc, #16]	; (8002e8c <SysTick_Handler+0x30>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler();
 8002e7e:	f7ff ffa5 	bl	8002dcc <SDTimer_Handler>
	}

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e82:	f000 f96f 	bl	8003164 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e86:	bf00      	nop
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	200024d8 	.word	0x200024d8

08002e90 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002e94:	4803      	ldr	r0, [pc, #12]	; (8002ea4 <TIM2_IRQHandler+0x14>)
 8002e96:	f003 f967 	bl	8006168 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  set_capture_flag(1);
 8002e9a:	2001      	movs	r0, #1
 8002e9c:	f7ff f9e2 	bl	8002264 <set_capture_flag>

  /* USER CODE END TIM2_IRQn 1 */
}
 8002ea0:	bf00      	nop
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	200003bc 	.word	0x200003bc

08002ea8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002eac:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002eb0:	f000 feae 	bl	8003c10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  set_save_requested(1);
 8002eb4:	2001      	movs	r0, #1
 8002eb6:	f7ff f9e5 	bl	8002284 <set_save_requested>

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002eba:	bf00      	nop
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ebe:	b480      	push	{r7}
 8002ec0:	af00      	add	r7, sp, #0
	return 1;
 8002ec2:	2301      	movs	r3, #1
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr

08002ece <_kill>:

int _kill(int pid, int sig)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	b082      	sub	sp, #8
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
 8002ed6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002ed8:	f006 ffca 	bl	8009e70 <__errno>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2216      	movs	r2, #22
 8002ee0:	601a      	str	r2, [r3, #0]
	return -1;
 8002ee2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <_exit>:

void _exit (int status)
{
 8002eee:	b580      	push	{r7, lr}
 8002ef0:	b082      	sub	sp, #8
 8002ef2:	af00      	add	r7, sp, #0
 8002ef4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002ef6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7ff ffe7 	bl	8002ece <_kill>
	while (1) {}		/* Make sure we hang here */
 8002f00:	e7fe      	b.n	8002f00 <_exit+0x12>

08002f02 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f02:	b580      	push	{r7, lr}
 8002f04:	b086      	sub	sp, #24
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	60f8      	str	r0, [r7, #12]
 8002f0a:	60b9      	str	r1, [r7, #8]
 8002f0c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f0e:	2300      	movs	r3, #0
 8002f10:	617b      	str	r3, [r7, #20]
 8002f12:	e00a      	b.n	8002f2a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002f14:	f3af 8000 	nop.w
 8002f18:	4601      	mov	r1, r0
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	1c5a      	adds	r2, r3, #1
 8002f1e:	60ba      	str	r2, [r7, #8]
 8002f20:	b2ca      	uxtb	r2, r1
 8002f22:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	3301      	adds	r3, #1
 8002f28:	617b      	str	r3, [r7, #20]
 8002f2a:	697a      	ldr	r2, [r7, #20]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	dbf0      	blt.n	8002f14 <_read+0x12>
	}

return len;
 8002f32:	687b      	ldr	r3, [r7, #4]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3718      	adds	r7, #24
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b086      	sub	sp, #24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	60f8      	str	r0, [r7, #12]
 8002f44:	60b9      	str	r1, [r7, #8]
 8002f46:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f48:	2300      	movs	r3, #0
 8002f4a:	617b      	str	r3, [r7, #20]
 8002f4c:	e009      	b.n	8002f62 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	1c5a      	adds	r2, r3, #1
 8002f52:	60ba      	str	r2, [r7, #8]
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7ff fd0e 	bl	8002978 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	617b      	str	r3, [r7, #20]
 8002f62:	697a      	ldr	r2, [r7, #20]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	dbf1      	blt.n	8002f4e <_write+0x12>
	}
	return len;
 8002f6a:	687b      	ldr	r3, [r7, #4]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3718      	adds	r7, #24
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <_close>:

int _close(int file)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
	return -1;
 8002f7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f9c:	605a      	str	r2, [r3, #4]
	return 0;
 8002f9e:	2300      	movs	r3, #0
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr

08002fac <_isatty>:

int _isatty(int file)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
	return 1;
 8002fb4:	2301      	movs	r3, #1
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr

08002fc2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b085      	sub	sp, #20
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	60f8      	str	r0, [r7, #12]
 8002fca:	60b9      	str	r1, [r7, #8]
 8002fcc:	607a      	str	r2, [r7, #4]
	return 0;
 8002fce:	2300      	movs	r3, #0
}
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr

08002fdc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fe4:	4a14      	ldr	r2, [pc, #80]	; (8003038 <_sbrk+0x5c>)
 8002fe6:	4b15      	ldr	r3, [pc, #84]	; (800303c <_sbrk+0x60>)
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ff0:	4b13      	ldr	r3, [pc, #76]	; (8003040 <_sbrk+0x64>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d102      	bne.n	8002ffe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ff8:	4b11      	ldr	r3, [pc, #68]	; (8003040 <_sbrk+0x64>)
 8002ffa:	4a12      	ldr	r2, [pc, #72]	; (8003044 <_sbrk+0x68>)
 8002ffc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ffe:	4b10      	ldr	r3, [pc, #64]	; (8003040 <_sbrk+0x64>)
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4413      	add	r3, r2
 8003006:	693a      	ldr	r2, [r7, #16]
 8003008:	429a      	cmp	r2, r3
 800300a:	d207      	bcs.n	800301c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800300c:	f006 ff30 	bl	8009e70 <__errno>
 8003010:	4603      	mov	r3, r0
 8003012:	220c      	movs	r2, #12
 8003014:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003016:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800301a:	e009      	b.n	8003030 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800301c:	4b08      	ldr	r3, [pc, #32]	; (8003040 <_sbrk+0x64>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003022:	4b07      	ldr	r3, [pc, #28]	; (8003040 <_sbrk+0x64>)
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4413      	add	r3, r2
 800302a:	4a05      	ldr	r2, [pc, #20]	; (8003040 <_sbrk+0x64>)
 800302c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800302e:	68fb      	ldr	r3, [r7, #12]
}
 8003030:	4618      	mov	r0, r3
 8003032:	3718      	adds	r7, #24
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	20018000 	.word	0x20018000
 800303c:	00000400 	.word	0x00000400
 8003040:	200024dc 	.word	0x200024dc
 8003044:	20002530 	.word	0x20002530

08003048 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800304c:	4b06      	ldr	r3, [pc, #24]	; (8003068 <SystemInit+0x20>)
 800304e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003052:	4a05      	ldr	r2, [pc, #20]	; (8003068 <SystemInit+0x20>)
 8003054:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003058:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800305c:	bf00      	nop
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	e000ed00 	.word	0xe000ed00

0800306c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800306c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003070:	480d      	ldr	r0, [pc, #52]	; (80030a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003072:	490e      	ldr	r1, [pc, #56]	; (80030ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003074:	4a0e      	ldr	r2, [pc, #56]	; (80030b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003076:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003078:	e002      	b.n	8003080 <LoopCopyDataInit>

0800307a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800307a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800307c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800307e:	3304      	adds	r3, #4

08003080 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003080:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003082:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003084:	d3f9      	bcc.n	800307a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003086:	4a0b      	ldr	r2, [pc, #44]	; (80030b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003088:	4c0b      	ldr	r4, [pc, #44]	; (80030b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800308a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800308c:	e001      	b.n	8003092 <LoopFillZerobss>

0800308e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800308e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003090:	3204      	adds	r2, #4

08003092 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003092:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003094:	d3fb      	bcc.n	800308e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003096:	f7ff ffd7 	bl	8003048 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800309a:	f006 feef 	bl	8009e7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800309e:	f7ff f901 	bl	80022a4 <main>
  bx  lr    
 80030a2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80030a4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80030a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030ac:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80030b0:	0800dfac 	.word	0x0800dfac
  ldr r2, =_sbss
 80030b4:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80030b8:	20002530 	.word	0x20002530

080030bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030bc:	e7fe      	b.n	80030bc <ADC_IRQHandler>
	...

080030c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80030c4:	4b0e      	ldr	r3, [pc, #56]	; (8003100 <HAL_Init+0x40>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a0d      	ldr	r2, [pc, #52]	; (8003100 <HAL_Init+0x40>)
 80030ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80030d0:	4b0b      	ldr	r3, [pc, #44]	; (8003100 <HAL_Init+0x40>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a0a      	ldr	r2, [pc, #40]	; (8003100 <HAL_Init+0x40>)
 80030d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030dc:	4b08      	ldr	r3, [pc, #32]	; (8003100 <HAL_Init+0x40>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a07      	ldr	r2, [pc, #28]	; (8003100 <HAL_Init+0x40>)
 80030e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030e8:	2003      	movs	r0, #3
 80030ea:	f000 fbb1 	bl	8003850 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030ee:	2000      	movs	r0, #0
 80030f0:	f000 f808 	bl	8003104 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030f4:	f7ff fc58 	bl	80029a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	40023c00 	.word	0x40023c00

08003104 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800310c:	4b12      	ldr	r3, [pc, #72]	; (8003158 <HAL_InitTick+0x54>)
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	4b12      	ldr	r3, [pc, #72]	; (800315c <HAL_InitTick+0x58>)
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	4619      	mov	r1, r3
 8003116:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800311a:	fbb3 f3f1 	udiv	r3, r3, r1
 800311e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003122:	4618      	mov	r0, r3
 8003124:	f000 fbc9 	bl	80038ba <HAL_SYSTICK_Config>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e00e      	b.n	8003150 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2b0f      	cmp	r3, #15
 8003136:	d80a      	bhi.n	800314e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003138:	2200      	movs	r2, #0
 800313a:	6879      	ldr	r1, [r7, #4]
 800313c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003140:	f000 fb91 	bl	8003866 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003144:	4a06      	ldr	r2, [pc, #24]	; (8003160 <HAL_InitTick+0x5c>)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800314a:	2300      	movs	r3, #0
 800314c:	e000      	b.n	8003150 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800314e:	2301      	movs	r3, #1
}
 8003150:	4618      	mov	r0, r3
 8003152:	3708      	adds	r7, #8
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}
 8003158:	20000004 	.word	0x20000004
 800315c:	2000000c 	.word	0x2000000c
 8003160:	20000008 	.word	0x20000008

08003164 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003164:	b480      	push	{r7}
 8003166:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003168:	4b06      	ldr	r3, [pc, #24]	; (8003184 <HAL_IncTick+0x20>)
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	461a      	mov	r2, r3
 800316e:	4b06      	ldr	r3, [pc, #24]	; (8003188 <HAL_IncTick+0x24>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4413      	add	r3, r2
 8003174:	4a04      	ldr	r2, [pc, #16]	; (8003188 <HAL_IncTick+0x24>)
 8003176:	6013      	str	r3, [r2, #0]
}
 8003178:	bf00      	nop
 800317a:	46bd      	mov	sp, r7
 800317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003180:	4770      	bx	lr
 8003182:	bf00      	nop
 8003184:	2000000c 	.word	0x2000000c
 8003188:	200024e0 	.word	0x200024e0

0800318c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  return uwTick;
 8003190:	4b03      	ldr	r3, [pc, #12]	; (80031a0 <HAL_GetTick+0x14>)
 8003192:	681b      	ldr	r3, [r3, #0]
}
 8003194:	4618      	mov	r0, r3
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	200024e0 	.word	0x200024e0

080031a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b084      	sub	sp, #16
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031ac:	f7ff ffee 	bl	800318c <HAL_GetTick>
 80031b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031bc:	d005      	beq.n	80031ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031be:	4b0a      	ldr	r3, [pc, #40]	; (80031e8 <HAL_Delay+0x44>)
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	461a      	mov	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	4413      	add	r3, r2
 80031c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80031ca:	bf00      	nop
 80031cc:	f7ff ffde 	bl	800318c <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	68bb      	ldr	r3, [r7, #8]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d8f7      	bhi.n	80031cc <HAL_Delay+0x28>
  {
  }
}
 80031dc:	bf00      	nop
 80031de:	bf00      	nop
 80031e0:	3710      	adds	r7, #16
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	2000000c 	.word	0x2000000c

080031ec <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031f4:	2300      	movs	r3, #0
 80031f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d101      	bne.n	8003202 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e033      	b.n	800326a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003206:	2b00      	cmp	r3, #0
 8003208:	d109      	bne.n	800321e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f7ff fbf4 	bl	80029f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003222:	f003 0310 	and.w	r3, r3, #16
 8003226:	2b00      	cmp	r3, #0
 8003228:	d118      	bne.n	800325c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003232:	f023 0302 	bic.w	r3, r3, #2
 8003236:	f043 0202 	orr.w	r2, r3, #2
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f000 f93a 	bl	80034b8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324e:	f023 0303 	bic.w	r3, r3, #3
 8003252:	f043 0201 	orr.w	r2, r3, #1
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	641a      	str	r2, [r3, #64]	; 0x40
 800325a:	e001      	b.n	8003260 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003268:	7bfb      	ldrb	r3, [r7, #15]
}
 800326a:	4618      	mov	r0, r3
 800326c:	3710      	adds	r7, #16
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003274:	b480      	push	{r7}
 8003276:	b085      	sub	sp, #20
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800327e:	2300      	movs	r3, #0
 8003280:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003288:	2b01      	cmp	r3, #1
 800328a:	d101      	bne.n	8003290 <HAL_ADC_ConfigChannel+0x1c>
 800328c:	2302      	movs	r3, #2
 800328e:	e105      	b.n	800349c <HAL_ADC_ConfigChannel+0x228>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2b09      	cmp	r3, #9
 800329e:	d925      	bls.n	80032ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68d9      	ldr	r1, [r3, #12]
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	b29b      	uxth	r3, r3
 80032ac:	461a      	mov	r2, r3
 80032ae:	4613      	mov	r3, r2
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	4413      	add	r3, r2
 80032b4:	3b1e      	subs	r3, #30
 80032b6:	2207      	movs	r2, #7
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	43da      	mvns	r2, r3
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	400a      	ands	r2, r1
 80032c4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68d9      	ldr	r1, [r3, #12]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	689a      	ldr	r2, [r3, #8]
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	b29b      	uxth	r3, r3
 80032d6:	4618      	mov	r0, r3
 80032d8:	4603      	mov	r3, r0
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	4403      	add	r3, r0
 80032de:	3b1e      	subs	r3, #30
 80032e0:	409a      	lsls	r2, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	430a      	orrs	r2, r1
 80032e8:	60da      	str	r2, [r3, #12]
 80032ea:	e022      	b.n	8003332 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	6919      	ldr	r1, [r3, #16]
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	461a      	mov	r2, r3
 80032fa:	4613      	mov	r3, r2
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	4413      	add	r3, r2
 8003300:	2207      	movs	r2, #7
 8003302:	fa02 f303 	lsl.w	r3, r2, r3
 8003306:	43da      	mvns	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	400a      	ands	r2, r1
 800330e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	6919      	ldr	r1, [r3, #16]
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	689a      	ldr	r2, [r3, #8]
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	b29b      	uxth	r3, r3
 8003320:	4618      	mov	r0, r3
 8003322:	4603      	mov	r3, r0
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	4403      	add	r3, r0
 8003328:	409a      	lsls	r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	430a      	orrs	r2, r1
 8003330:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	2b06      	cmp	r3, #6
 8003338:	d824      	bhi.n	8003384 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	4613      	mov	r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	4413      	add	r3, r2
 800334a:	3b05      	subs	r3, #5
 800334c:	221f      	movs	r2, #31
 800334e:	fa02 f303 	lsl.w	r3, r2, r3
 8003352:	43da      	mvns	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	400a      	ands	r2, r1
 800335a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	b29b      	uxth	r3, r3
 8003368:	4618      	mov	r0, r3
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	685a      	ldr	r2, [r3, #4]
 800336e:	4613      	mov	r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	3b05      	subs	r3, #5
 8003376:	fa00 f203 	lsl.w	r2, r0, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	430a      	orrs	r2, r1
 8003380:	635a      	str	r2, [r3, #52]	; 0x34
 8003382:	e04c      	b.n	800341e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b0c      	cmp	r3, #12
 800338a:	d824      	bhi.n	80033d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	4613      	mov	r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	4413      	add	r3, r2
 800339c:	3b23      	subs	r3, #35	; 0x23
 800339e:	221f      	movs	r2, #31
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	43da      	mvns	r2, r3
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	400a      	ands	r2, r1
 80033ac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	4618      	mov	r0, r3
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	685a      	ldr	r2, [r3, #4]
 80033c0:	4613      	mov	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	4413      	add	r3, r2
 80033c6:	3b23      	subs	r3, #35	; 0x23
 80033c8:	fa00 f203 	lsl.w	r2, r0, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	631a      	str	r2, [r3, #48]	; 0x30
 80033d4:	e023      	b.n	800341e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685a      	ldr	r2, [r3, #4]
 80033e0:	4613      	mov	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4413      	add	r3, r2
 80033e6:	3b41      	subs	r3, #65	; 0x41
 80033e8:	221f      	movs	r2, #31
 80033ea:	fa02 f303 	lsl.w	r3, r2, r3
 80033ee:	43da      	mvns	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	400a      	ands	r2, r1
 80033f6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	b29b      	uxth	r3, r3
 8003404:	4618      	mov	r0, r3
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685a      	ldr	r2, [r3, #4]
 800340a:	4613      	mov	r3, r2
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	4413      	add	r3, r2
 8003410:	3b41      	subs	r3, #65	; 0x41
 8003412:	fa00 f203 	lsl.w	r2, r0, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	430a      	orrs	r2, r1
 800341c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800341e:	4b22      	ldr	r3, [pc, #136]	; (80034a8 <HAL_ADC_ConfigChannel+0x234>)
 8003420:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a21      	ldr	r2, [pc, #132]	; (80034ac <HAL_ADC_ConfigChannel+0x238>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d109      	bne.n	8003440 <HAL_ADC_ConfigChannel+0x1cc>
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2b12      	cmp	r3, #18
 8003432:	d105      	bne.n	8003440 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a19      	ldr	r2, [pc, #100]	; (80034ac <HAL_ADC_ConfigChannel+0x238>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d123      	bne.n	8003492 <HAL_ADC_ConfigChannel+0x21e>
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2b10      	cmp	r3, #16
 8003450:	d003      	beq.n	800345a <HAL_ADC_ConfigChannel+0x1e6>
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2b11      	cmp	r3, #17
 8003458:	d11b      	bne.n	8003492 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2b10      	cmp	r3, #16
 800346c:	d111      	bne.n	8003492 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800346e:	4b10      	ldr	r3, [pc, #64]	; (80034b0 <HAL_ADC_ConfigChannel+0x23c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a10      	ldr	r2, [pc, #64]	; (80034b4 <HAL_ADC_ConfigChannel+0x240>)
 8003474:	fba2 2303 	umull	r2, r3, r2, r3
 8003478:	0c9a      	lsrs	r2, r3, #18
 800347a:	4613      	mov	r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	4413      	add	r3, r2
 8003480:	005b      	lsls	r3, r3, #1
 8003482:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003484:	e002      	b.n	800348c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	3b01      	subs	r3, #1
 800348a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1f9      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}
 800349c:	4618      	mov	r0, r3
 800349e:	3714      	adds	r7, #20
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr
 80034a8:	40012300 	.word	0x40012300
 80034ac:	40012000 	.word	0x40012000
 80034b0:	20000004 	.word	0x20000004
 80034b4:	431bde83 	.word	0x431bde83

080034b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034c0:	4b79      	ldr	r3, [pc, #484]	; (80036a8 <ADC_Init+0x1f0>)
 80034c2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	685a      	ldr	r2, [r3, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	431a      	orrs	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	6859      	ldr	r1, [r3, #4]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	021a      	lsls	r2, r3, #8
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	430a      	orrs	r2, r1
 8003500:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	685a      	ldr	r2, [r3, #4]
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003510:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	6859      	ldr	r1, [r3, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689a      	ldr	r2, [r3, #8]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	430a      	orrs	r2, r1
 8003522:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003532:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	6899      	ldr	r1, [r3, #8]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68da      	ldr	r2, [r3, #12]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	430a      	orrs	r2, r1
 8003544:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800354a:	4a58      	ldr	r2, [pc, #352]	; (80036ac <ADC_Init+0x1f4>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d022      	beq.n	8003596 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	689a      	ldr	r2, [r3, #8]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800355e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6899      	ldr	r1, [r3, #8]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	689a      	ldr	r2, [r3, #8]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003580:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	6899      	ldr	r1, [r3, #8]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	430a      	orrs	r2, r1
 8003592:	609a      	str	r2, [r3, #8]
 8003594:	e00f      	b.n	80035b6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	689a      	ldr	r2, [r3, #8]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80035a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035b4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	689a      	ldr	r2, [r3, #8]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f022 0202 	bic.w	r2, r2, #2
 80035c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	6899      	ldr	r1, [r3, #8]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	7e1b      	ldrb	r3, [r3, #24]
 80035d0:	005a      	lsls	r2, r3, #1
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	430a      	orrs	r2, r1
 80035d8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d01b      	beq.n	800361c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035f2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003602:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	6859      	ldr	r1, [r3, #4]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800360e:	3b01      	subs	r3, #1
 8003610:	035a      	lsls	r2, r3, #13
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	430a      	orrs	r2, r1
 8003618:	605a      	str	r2, [r3, #4]
 800361a:	e007      	b.n	800362c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685a      	ldr	r2, [r3, #4]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800362a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800363a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	69db      	ldr	r3, [r3, #28]
 8003646:	3b01      	subs	r3, #1
 8003648:	051a      	lsls	r2, r3, #20
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	430a      	orrs	r2, r1
 8003650:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003660:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	6899      	ldr	r1, [r3, #8]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800366e:	025a      	lsls	r2, r3, #9
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	430a      	orrs	r2, r1
 8003676:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689a      	ldr	r2, [r3, #8]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003686:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	6899      	ldr	r1, [r3, #8]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	029a      	lsls	r2, r3, #10
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	430a      	orrs	r2, r1
 800369a:	609a      	str	r2, [r3, #8]
}
 800369c:	bf00      	nop
 800369e:	3714      	adds	r7, #20
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr
 80036a8:	40012300 	.word	0x40012300
 80036ac:	0f000001 	.word	0x0f000001

080036b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b085      	sub	sp, #20
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f003 0307 	and.w	r3, r3, #7
 80036be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036c0:	4b0c      	ldr	r3, [pc, #48]	; (80036f4 <__NVIC_SetPriorityGrouping+0x44>)
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036cc:	4013      	ands	r3, r2
 80036ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036e2:	4a04      	ldr	r2, [pc, #16]	; (80036f4 <__NVIC_SetPriorityGrouping+0x44>)
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	60d3      	str	r3, [r2, #12]
}
 80036e8:	bf00      	nop
 80036ea:	3714      	adds	r7, #20
 80036ec:	46bd      	mov	sp, r7
 80036ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f2:	4770      	bx	lr
 80036f4:	e000ed00 	.word	0xe000ed00

080036f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036fc:	4b04      	ldr	r3, [pc, #16]	; (8003710 <__NVIC_GetPriorityGrouping+0x18>)
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	0a1b      	lsrs	r3, r3, #8
 8003702:	f003 0307 	and.w	r3, r3, #7
}
 8003706:	4618      	mov	r0, r3
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr
 8003710:	e000ed00 	.word	0xe000ed00

08003714 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	4603      	mov	r3, r0
 800371c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800371e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003722:	2b00      	cmp	r3, #0
 8003724:	db0b      	blt.n	800373e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003726:	79fb      	ldrb	r3, [r7, #7]
 8003728:	f003 021f 	and.w	r2, r3, #31
 800372c:	4907      	ldr	r1, [pc, #28]	; (800374c <__NVIC_EnableIRQ+0x38>)
 800372e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003732:	095b      	lsrs	r3, r3, #5
 8003734:	2001      	movs	r0, #1
 8003736:	fa00 f202 	lsl.w	r2, r0, r2
 800373a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800373e:	bf00      	nop
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	e000e100 	.word	0xe000e100

08003750 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	4603      	mov	r3, r0
 8003758:	6039      	str	r1, [r7, #0]
 800375a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800375c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003760:	2b00      	cmp	r3, #0
 8003762:	db0a      	blt.n	800377a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	b2da      	uxtb	r2, r3
 8003768:	490c      	ldr	r1, [pc, #48]	; (800379c <__NVIC_SetPriority+0x4c>)
 800376a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800376e:	0112      	lsls	r2, r2, #4
 8003770:	b2d2      	uxtb	r2, r2
 8003772:	440b      	add	r3, r1
 8003774:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003778:	e00a      	b.n	8003790 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	b2da      	uxtb	r2, r3
 800377e:	4908      	ldr	r1, [pc, #32]	; (80037a0 <__NVIC_SetPriority+0x50>)
 8003780:	79fb      	ldrb	r3, [r7, #7]
 8003782:	f003 030f 	and.w	r3, r3, #15
 8003786:	3b04      	subs	r3, #4
 8003788:	0112      	lsls	r2, r2, #4
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	440b      	add	r3, r1
 800378e:	761a      	strb	r2, [r3, #24]
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	e000e100 	.word	0xe000e100
 80037a0:	e000ed00 	.word	0xe000ed00

080037a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b089      	sub	sp, #36	; 0x24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	60f8      	str	r0, [r7, #12]
 80037ac:	60b9      	str	r1, [r7, #8]
 80037ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f003 0307 	and.w	r3, r3, #7
 80037b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	f1c3 0307 	rsb	r3, r3, #7
 80037be:	2b04      	cmp	r3, #4
 80037c0:	bf28      	it	cs
 80037c2:	2304      	movcs	r3, #4
 80037c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	3304      	adds	r3, #4
 80037ca:	2b06      	cmp	r3, #6
 80037cc:	d902      	bls.n	80037d4 <NVIC_EncodePriority+0x30>
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	3b03      	subs	r3, #3
 80037d2:	e000      	b.n	80037d6 <NVIC_EncodePriority+0x32>
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037dc:	69bb      	ldr	r3, [r7, #24]
 80037de:	fa02 f303 	lsl.w	r3, r2, r3
 80037e2:	43da      	mvns	r2, r3
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	401a      	ands	r2, r3
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037ec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	fa01 f303 	lsl.w	r3, r1, r3
 80037f6:	43d9      	mvns	r1, r3
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037fc:	4313      	orrs	r3, r2
         );
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3724      	adds	r7, #36	; 0x24
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
	...

0800380c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3b01      	subs	r3, #1
 8003818:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800381c:	d301      	bcc.n	8003822 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800381e:	2301      	movs	r3, #1
 8003820:	e00f      	b.n	8003842 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003822:	4a0a      	ldr	r2, [pc, #40]	; (800384c <SysTick_Config+0x40>)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	3b01      	subs	r3, #1
 8003828:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800382a:	210f      	movs	r1, #15
 800382c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003830:	f7ff ff8e 	bl	8003750 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003834:	4b05      	ldr	r3, [pc, #20]	; (800384c <SysTick_Config+0x40>)
 8003836:	2200      	movs	r2, #0
 8003838:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800383a:	4b04      	ldr	r3, [pc, #16]	; (800384c <SysTick_Config+0x40>)
 800383c:	2207      	movs	r2, #7
 800383e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003840:	2300      	movs	r3, #0
}
 8003842:	4618      	mov	r0, r3
 8003844:	3708      	adds	r7, #8
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	e000e010 	.word	0xe000e010

08003850 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f7ff ff29 	bl	80036b0 <__NVIC_SetPriorityGrouping>
}
 800385e:	bf00      	nop
 8003860:	3708      	adds	r7, #8
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003866:	b580      	push	{r7, lr}
 8003868:	b086      	sub	sp, #24
 800386a:	af00      	add	r7, sp, #0
 800386c:	4603      	mov	r3, r0
 800386e:	60b9      	str	r1, [r7, #8]
 8003870:	607a      	str	r2, [r7, #4]
 8003872:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003874:	2300      	movs	r3, #0
 8003876:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003878:	f7ff ff3e 	bl	80036f8 <__NVIC_GetPriorityGrouping>
 800387c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	68b9      	ldr	r1, [r7, #8]
 8003882:	6978      	ldr	r0, [r7, #20]
 8003884:	f7ff ff8e 	bl	80037a4 <NVIC_EncodePriority>
 8003888:	4602      	mov	r2, r0
 800388a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800388e:	4611      	mov	r1, r2
 8003890:	4618      	mov	r0, r3
 8003892:	f7ff ff5d 	bl	8003750 <__NVIC_SetPriority>
}
 8003896:	bf00      	nop
 8003898:	3718      	adds	r7, #24
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}

0800389e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800389e:	b580      	push	{r7, lr}
 80038a0:	b082      	sub	sp, #8
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	4603      	mov	r3, r0
 80038a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ac:	4618      	mov	r0, r3
 80038ae:	f7ff ff31 	bl	8003714 <__NVIC_EnableIRQ>
}
 80038b2:	bf00      	nop
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b082      	sub	sp, #8
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7ff ffa2 	bl	800380c <SysTick_Config>
 80038c8:	4603      	mov	r3, r0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
	...

080038d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038d4:	b480      	push	{r7}
 80038d6:	b089      	sub	sp, #36	; 0x24
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
 80038dc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80038de:	2300      	movs	r3, #0
 80038e0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80038e2:	2300      	movs	r3, #0
 80038e4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ea:	2300      	movs	r3, #0
 80038ec:	61fb      	str	r3, [r7, #28]
 80038ee:	e159      	b.n	8003ba4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80038f0:	2201      	movs	r2, #1
 80038f2:	69fb      	ldr	r3, [r7, #28]
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	697a      	ldr	r2, [r7, #20]
 8003900:	4013      	ands	r3, r2
 8003902:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	429a      	cmp	r2, r3
 800390a:	f040 8148 	bne.w	8003b9e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	2b01      	cmp	r3, #1
 8003918:	d005      	beq.n	8003926 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003922:	2b02      	cmp	r3, #2
 8003924:	d130      	bne.n	8003988 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800392c:	69fb      	ldr	r3, [r7, #28]
 800392e:	005b      	lsls	r3, r3, #1
 8003930:	2203      	movs	r2, #3
 8003932:	fa02 f303 	lsl.w	r3, r2, r3
 8003936:	43db      	mvns	r3, r3
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	4013      	ands	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	68da      	ldr	r2, [r3, #12]
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	005b      	lsls	r3, r3, #1
 8003946:	fa02 f303 	lsl.w	r3, r2, r3
 800394a:	69ba      	ldr	r2, [r7, #24]
 800394c:	4313      	orrs	r3, r2
 800394e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	69ba      	ldr	r2, [r7, #24]
 8003954:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800395c:	2201      	movs	r2, #1
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	43db      	mvns	r3, r3
 8003966:	69ba      	ldr	r2, [r7, #24]
 8003968:	4013      	ands	r3, r2
 800396a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	091b      	lsrs	r3, r3, #4
 8003972:	f003 0201 	and.w	r2, r3, #1
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	fa02 f303 	lsl.w	r3, r2, r3
 800397c:	69ba      	ldr	r2, [r7, #24]
 800397e:	4313      	orrs	r3, r2
 8003980:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f003 0303 	and.w	r3, r3, #3
 8003990:	2b03      	cmp	r3, #3
 8003992:	d017      	beq.n	80039c4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	005b      	lsls	r3, r3, #1
 800399e:	2203      	movs	r2, #3
 80039a0:	fa02 f303 	lsl.w	r3, r2, r3
 80039a4:	43db      	mvns	r3, r3
 80039a6:	69ba      	ldr	r2, [r7, #24]
 80039a8:	4013      	ands	r3, r2
 80039aa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	689a      	ldr	r2, [r3, #8]
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	fa02 f303 	lsl.w	r3, r2, r3
 80039b8:	69ba      	ldr	r2, [r7, #24]
 80039ba:	4313      	orrs	r3, r2
 80039bc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f003 0303 	and.w	r3, r3, #3
 80039cc:	2b02      	cmp	r3, #2
 80039ce:	d123      	bne.n	8003a18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	08da      	lsrs	r2, r3, #3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	3208      	adds	r2, #8
 80039d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	220f      	movs	r2, #15
 80039e8:	fa02 f303 	lsl.w	r3, r2, r3
 80039ec:	43db      	mvns	r3, r3
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	4013      	ands	r3, r2
 80039f2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	691a      	ldr	r2, [r3, #16]
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	f003 0307 	and.w	r3, r3, #7
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a0a:	69fb      	ldr	r3, [r7, #28]
 8003a0c:	08da      	lsrs	r2, r3, #3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	3208      	adds	r2, #8
 8003a12:	69b9      	ldr	r1, [r7, #24]
 8003a14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	2203      	movs	r2, #3
 8003a24:	fa02 f303 	lsl.w	r3, r2, r3
 8003a28:	43db      	mvns	r3, r3
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f003 0203 	and.w	r2, r3, #3
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a40:	69ba      	ldr	r2, [r7, #24]
 8003a42:	4313      	orrs	r3, r2
 8003a44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f000 80a2 	beq.w	8003b9e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	60fb      	str	r3, [r7, #12]
 8003a5e:	4b57      	ldr	r3, [pc, #348]	; (8003bbc <HAL_GPIO_Init+0x2e8>)
 8003a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a62:	4a56      	ldr	r2, [pc, #344]	; (8003bbc <HAL_GPIO_Init+0x2e8>)
 8003a64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a68:	6453      	str	r3, [r2, #68]	; 0x44
 8003a6a:	4b54      	ldr	r3, [pc, #336]	; (8003bbc <HAL_GPIO_Init+0x2e8>)
 8003a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a72:	60fb      	str	r3, [r7, #12]
 8003a74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003a76:	4a52      	ldr	r2, [pc, #328]	; (8003bc0 <HAL_GPIO_Init+0x2ec>)
 8003a78:	69fb      	ldr	r3, [r7, #28]
 8003a7a:	089b      	lsrs	r3, r3, #2
 8003a7c:	3302      	adds	r3, #2
 8003a7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	f003 0303 	and.w	r3, r3, #3
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	220f      	movs	r2, #15
 8003a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a92:	43db      	mvns	r3, r3
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	4013      	ands	r3, r2
 8003a98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	4a49      	ldr	r2, [pc, #292]	; (8003bc4 <HAL_GPIO_Init+0x2f0>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d019      	beq.n	8003ad6 <HAL_GPIO_Init+0x202>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a48      	ldr	r2, [pc, #288]	; (8003bc8 <HAL_GPIO_Init+0x2f4>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d013      	beq.n	8003ad2 <HAL_GPIO_Init+0x1fe>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a47      	ldr	r2, [pc, #284]	; (8003bcc <HAL_GPIO_Init+0x2f8>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d00d      	beq.n	8003ace <HAL_GPIO_Init+0x1fa>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	4a46      	ldr	r2, [pc, #280]	; (8003bd0 <HAL_GPIO_Init+0x2fc>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d007      	beq.n	8003aca <HAL_GPIO_Init+0x1f6>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a45      	ldr	r2, [pc, #276]	; (8003bd4 <HAL_GPIO_Init+0x300>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d101      	bne.n	8003ac6 <HAL_GPIO_Init+0x1f2>
 8003ac2:	2304      	movs	r3, #4
 8003ac4:	e008      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003ac6:	2307      	movs	r3, #7
 8003ac8:	e006      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003aca:	2303      	movs	r3, #3
 8003acc:	e004      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003ace:	2302      	movs	r3, #2
 8003ad0:	e002      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e000      	b.n	8003ad8 <HAL_GPIO_Init+0x204>
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	69fa      	ldr	r2, [r7, #28]
 8003ada:	f002 0203 	and.w	r2, r2, #3
 8003ade:	0092      	lsls	r2, r2, #2
 8003ae0:	4093      	lsls	r3, r2
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ae8:	4935      	ldr	r1, [pc, #212]	; (8003bc0 <HAL_GPIO_Init+0x2ec>)
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	089b      	lsrs	r3, r3, #2
 8003aee:	3302      	adds	r3, #2
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003af6:	4b38      	ldr	r3, [pc, #224]	; (8003bd8 <HAL_GPIO_Init+0x304>)
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	43db      	mvns	r3, r3
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	4013      	ands	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d003      	beq.n	8003b1a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003b1a:	4a2f      	ldr	r2, [pc, #188]	; (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003b20:	4b2d      	ldr	r3, [pc, #180]	; (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	43db      	mvns	r3, r3
 8003b2a:	69ba      	ldr	r2, [r7, #24]
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d003      	beq.n	8003b44 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	4313      	orrs	r3, r2
 8003b42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003b44:	4a24      	ldr	r2, [pc, #144]	; (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003b4a:	4b23      	ldr	r3, [pc, #140]	; (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	43db      	mvns	r3, r3
 8003b54:	69ba      	ldr	r2, [r7, #24]
 8003b56:	4013      	ands	r3, r2
 8003b58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d003      	beq.n	8003b6e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b6e:	4a1a      	ldr	r2, [pc, #104]	; (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b74:	4b18      	ldr	r3, [pc, #96]	; (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	43db      	mvns	r3, r3
 8003b7e:	69ba      	ldr	r2, [r7, #24]
 8003b80:	4013      	ands	r3, r2
 8003b82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d003      	beq.n	8003b98 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003b90:	69ba      	ldr	r2, [r7, #24]
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b98:	4a0f      	ldr	r2, [pc, #60]	; (8003bd8 <HAL_GPIO_Init+0x304>)
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	61fb      	str	r3, [r7, #28]
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	2b0f      	cmp	r3, #15
 8003ba8:	f67f aea2 	bls.w	80038f0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003bac:	bf00      	nop
 8003bae:	bf00      	nop
 8003bb0:	3724      	adds	r7, #36	; 0x24
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr
 8003bba:	bf00      	nop
 8003bbc:	40023800 	.word	0x40023800
 8003bc0:	40013800 	.word	0x40013800
 8003bc4:	40020000 	.word	0x40020000
 8003bc8:	40020400 	.word	0x40020400
 8003bcc:	40020800 	.word	0x40020800
 8003bd0:	40020c00 	.word	0x40020c00
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	40013c00 	.word	0x40013c00

08003bdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b083      	sub	sp, #12
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
 8003be4:	460b      	mov	r3, r1
 8003be6:	807b      	strh	r3, [r7, #2]
 8003be8:	4613      	mov	r3, r2
 8003bea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bec:	787b      	ldrb	r3, [r7, #1]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bf2:	887a      	ldrh	r2, [r7, #2]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003bf8:	e003      	b.n	8003c02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003bfa:	887b      	ldrh	r3, [r7, #2]
 8003bfc:	041a      	lsls	r2, r3, #16
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	619a      	str	r2, [r3, #24]
}
 8003c02:	bf00      	nop
 8003c04:	370c      	adds	r7, #12
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
	...

08003c10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	4603      	mov	r3, r0
 8003c18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003c1a:	4b08      	ldr	r3, [pc, #32]	; (8003c3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c1c:	695a      	ldr	r2, [r3, #20]
 8003c1e:	88fb      	ldrh	r3, [r7, #6]
 8003c20:	4013      	ands	r3, r2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d006      	beq.n	8003c34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c26:	4a05      	ldr	r2, [pc, #20]	; (8003c3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c28:	88fb      	ldrh	r3, [r7, #6]
 8003c2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c2c:	88fb      	ldrh	r3, [r7, #6]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 f806 	bl	8003c40 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c34:	bf00      	nop
 8003c36:	3708      	adds	r7, #8
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	40013c00 	.word	0x40013c00

08003c40 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	4603      	mov	r3, r0
 8003c48:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003c4a:	bf00      	nop
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
	...

08003c58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d101      	bne.n	8003c6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e12b      	b.n	8003ec2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d106      	bne.n	8003c84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f7fe ff1a 	bl	8002ab8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2224      	movs	r2, #36	; 0x24
 8003c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f022 0201 	bic.w	r2, r2, #1
 8003c9a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003caa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003cba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003cbc:	f001 fbd2 	bl	8005464 <HAL_RCC_GetPCLK1Freq>
 8003cc0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	685b      	ldr	r3, [r3, #4]
 8003cc6:	4a81      	ldr	r2, [pc, #516]	; (8003ecc <HAL_I2C_Init+0x274>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d807      	bhi.n	8003cdc <HAL_I2C_Init+0x84>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4a80      	ldr	r2, [pc, #512]	; (8003ed0 <HAL_I2C_Init+0x278>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	bf94      	ite	ls
 8003cd4:	2301      	movls	r3, #1
 8003cd6:	2300      	movhi	r3, #0
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	e006      	b.n	8003cea <HAL_I2C_Init+0x92>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	4a7d      	ldr	r2, [pc, #500]	; (8003ed4 <HAL_I2C_Init+0x27c>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	bf94      	ite	ls
 8003ce4:	2301      	movls	r3, #1
 8003ce6:	2300      	movhi	r3, #0
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e0e7      	b.n	8003ec2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	4a78      	ldr	r2, [pc, #480]	; (8003ed8 <HAL_I2C_Init+0x280>)
 8003cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfa:	0c9b      	lsrs	r3, r3, #18
 8003cfc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	68ba      	ldr	r2, [r7, #8]
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	4a6a      	ldr	r2, [pc, #424]	; (8003ecc <HAL_I2C_Init+0x274>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d802      	bhi.n	8003d2c <HAL_I2C_Init+0xd4>
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	e009      	b.n	8003d40 <HAL_I2C_Init+0xe8>
 8003d2c:	68bb      	ldr	r3, [r7, #8]
 8003d2e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d32:	fb02 f303 	mul.w	r3, r2, r3
 8003d36:	4a69      	ldr	r2, [pc, #420]	; (8003edc <HAL_I2C_Init+0x284>)
 8003d38:	fba2 2303 	umull	r2, r3, r2, r3
 8003d3c:	099b      	lsrs	r3, r3, #6
 8003d3e:	3301      	adds	r3, #1
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	6812      	ldr	r2, [r2, #0]
 8003d44:	430b      	orrs	r3, r1
 8003d46:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	69db      	ldr	r3, [r3, #28]
 8003d4e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d52:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	495c      	ldr	r1, [pc, #368]	; (8003ecc <HAL_I2C_Init+0x274>)
 8003d5c:	428b      	cmp	r3, r1
 8003d5e:	d819      	bhi.n	8003d94 <HAL_I2C_Init+0x13c>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	1e59      	subs	r1, r3, #1
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	005b      	lsls	r3, r3, #1
 8003d6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d6e:	1c59      	adds	r1, r3, #1
 8003d70:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003d74:	400b      	ands	r3, r1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00a      	beq.n	8003d90 <HAL_I2C_Init+0x138>
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	1e59      	subs	r1, r3, #1
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	005b      	lsls	r3, r3, #1
 8003d84:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d88:	3301      	adds	r3, #1
 8003d8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d8e:	e051      	b.n	8003e34 <HAL_I2C_Init+0x1dc>
 8003d90:	2304      	movs	r3, #4
 8003d92:	e04f      	b.n	8003e34 <HAL_I2C_Init+0x1dc>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	689b      	ldr	r3, [r3, #8]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d111      	bne.n	8003dc0 <HAL_I2C_Init+0x168>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	1e58      	subs	r0, r3, #1
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6859      	ldr	r1, [r3, #4]
 8003da4:	460b      	mov	r3, r1
 8003da6:	005b      	lsls	r3, r3, #1
 8003da8:	440b      	add	r3, r1
 8003daa:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dae:	3301      	adds	r3, #1
 8003db0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	bf0c      	ite	eq
 8003db8:	2301      	moveq	r3, #1
 8003dba:	2300      	movne	r3, #0
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	e012      	b.n	8003de6 <HAL_I2C_Init+0x18e>
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	1e58      	subs	r0, r3, #1
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6859      	ldr	r1, [r3, #4]
 8003dc8:	460b      	mov	r3, r1
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	440b      	add	r3, r1
 8003dce:	0099      	lsls	r1, r3, #2
 8003dd0:	440b      	add	r3, r1
 8003dd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dd6:	3301      	adds	r3, #1
 8003dd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	bf0c      	ite	eq
 8003de0:	2301      	moveq	r3, #1
 8003de2:	2300      	movne	r3, #0
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <HAL_I2C_Init+0x196>
 8003dea:	2301      	movs	r3, #1
 8003dec:	e022      	b.n	8003e34 <HAL_I2C_Init+0x1dc>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	689b      	ldr	r3, [r3, #8]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10e      	bne.n	8003e14 <HAL_I2C_Init+0x1bc>
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	1e58      	subs	r0, r3, #1
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6859      	ldr	r1, [r3, #4]
 8003dfe:	460b      	mov	r3, r1
 8003e00:	005b      	lsls	r3, r3, #1
 8003e02:	440b      	add	r3, r1
 8003e04:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e08:	3301      	adds	r3, #1
 8003e0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e12:	e00f      	b.n	8003e34 <HAL_I2C_Init+0x1dc>
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	1e58      	subs	r0, r3, #1
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6859      	ldr	r1, [r3, #4]
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	440b      	add	r3, r1
 8003e22:	0099      	lsls	r1, r3, #2
 8003e24:	440b      	add	r3, r1
 8003e26:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	6809      	ldr	r1, [r1, #0]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	69da      	ldr	r2, [r3, #28]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	431a      	orrs	r2, r3
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	430a      	orrs	r2, r1
 8003e56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e62:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6911      	ldr	r1, [r2, #16]
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	68d2      	ldr	r2, [r2, #12]
 8003e6e:	4311      	orrs	r1, r2
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	6812      	ldr	r2, [r2, #0]
 8003e74:	430b      	orrs	r3, r1
 8003e76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	695a      	ldr	r2, [r3, #20]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	699b      	ldr	r3, [r3, #24]
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	430a      	orrs	r2, r1
 8003e92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f042 0201 	orr.w	r2, r2, #1
 8003ea2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2220      	movs	r2, #32
 8003eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	000186a0 	.word	0x000186a0
 8003ed0:	001e847f 	.word	0x001e847f
 8003ed4:	003d08ff 	.word	0x003d08ff
 8003ed8:	431bde83 	.word	0x431bde83
 8003edc:	10624dd3 	.word	0x10624dd3

08003ee0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b088      	sub	sp, #32
 8003ee4:	af02      	add	r7, sp, #8
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	607a      	str	r2, [r7, #4]
 8003eea:	461a      	mov	r2, r3
 8003eec:	460b      	mov	r3, r1
 8003eee:	817b      	strh	r3, [r7, #10]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ef4:	f7ff f94a 	bl	800318c <HAL_GetTick>
 8003ef8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b20      	cmp	r3, #32
 8003f04:	f040 80e0 	bne.w	80040c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	9300      	str	r3, [sp, #0]
 8003f0c:	2319      	movs	r3, #25
 8003f0e:	2201      	movs	r2, #1
 8003f10:	4970      	ldr	r1, [pc, #448]	; (80040d4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f000 fc58 	bl	80047c8 <I2C_WaitOnFlagUntilTimeout>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003f1e:	2302      	movs	r3, #2
 8003f20:	e0d3      	b.n	80040ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d101      	bne.n	8003f30 <HAL_I2C_Master_Transmit+0x50>
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	e0cc      	b.n	80040ca <HAL_I2C_Master_Transmit+0x1ea>
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0301 	and.w	r3, r3, #1
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d007      	beq.n	8003f56 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f042 0201 	orr.w	r2, r2, #1
 8003f54:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f64:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2221      	movs	r2, #33	; 0x21
 8003f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2210      	movs	r2, #16
 8003f72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	893a      	ldrh	r2, [r7, #8]
 8003f86:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f8c:	b29a      	uxth	r2, r3
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	4a50      	ldr	r2, [pc, #320]	; (80040d8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003f96:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003f98:	8979      	ldrh	r1, [r7, #10]
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	6a3a      	ldr	r2, [r7, #32]
 8003f9e:	68f8      	ldr	r0, [r7, #12]
 8003fa0:	f000 fac2 	bl	8004528 <I2C_MasterRequestWrite>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e08d      	b.n	80040ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fae:	2300      	movs	r3, #0
 8003fb0:	613b      	str	r3, [r7, #16]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	613b      	str	r3, [r7, #16]
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	699b      	ldr	r3, [r3, #24]
 8003fc0:	613b      	str	r3, [r7, #16]
 8003fc2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003fc4:	e066      	b.n	8004094 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fc6:	697a      	ldr	r2, [r7, #20]
 8003fc8:	6a39      	ldr	r1, [r7, #32]
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 fcd2 	bl	8004974 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00d      	beq.n	8003ff2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fda:	2b04      	cmp	r3, #4
 8003fdc:	d107      	bne.n	8003fee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e06b      	b.n	80040ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff6:	781a      	ldrb	r2, [r3, #0]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	1c5a      	adds	r2, r3, #1
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800400c:	b29b      	uxth	r3, r3
 800400e:	3b01      	subs	r3, #1
 8004010:	b29a      	uxth	r2, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800401a:	3b01      	subs	r3, #1
 800401c:	b29a      	uxth	r2, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	695b      	ldr	r3, [r3, #20]
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b04      	cmp	r3, #4
 800402e:	d11b      	bne.n	8004068 <HAL_I2C_Master_Transmit+0x188>
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004034:	2b00      	cmp	r3, #0
 8004036:	d017      	beq.n	8004068 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800403c:	781a      	ldrb	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004048:	1c5a      	adds	r2, r3, #1
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004052:	b29b      	uxth	r3, r3
 8004054:	3b01      	subs	r3, #1
 8004056:	b29a      	uxth	r2, r3
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004060:	3b01      	subs	r3, #1
 8004062:	b29a      	uxth	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	6a39      	ldr	r1, [r7, #32]
 800406c:	68f8      	ldr	r0, [r7, #12]
 800406e:	f000 fcc2 	bl	80049f6 <I2C_WaitOnBTFFlagUntilTimeout>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d00d      	beq.n	8004094 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407c:	2b04      	cmp	r3, #4
 800407e:	d107      	bne.n	8004090 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800408e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e01a      	b.n	80040ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004098:	2b00      	cmp	r3, #0
 800409a:	d194      	bne.n	8003fc6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2200      	movs	r2, #0
 80040b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80040c4:	2300      	movs	r3, #0
 80040c6:	e000      	b.n	80040ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80040c8:	2302      	movs	r3, #2
  }
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3718      	adds	r7, #24
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	00100002 	.word	0x00100002
 80040d8:	ffff0000 	.word	0xffff0000

080040dc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b08c      	sub	sp, #48	; 0x30
 80040e0:	af02      	add	r7, sp, #8
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	607a      	str	r2, [r7, #4]
 80040e6:	461a      	mov	r2, r3
 80040e8:	460b      	mov	r3, r1
 80040ea:	817b      	strh	r3, [r7, #10]
 80040ec:	4613      	mov	r3, r2
 80040ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040f0:	f7ff f84c 	bl	800318c <HAL_GetTick>
 80040f4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b20      	cmp	r3, #32
 8004100:	f040 820b 	bne.w	800451a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004106:	9300      	str	r3, [sp, #0]
 8004108:	2319      	movs	r3, #25
 800410a:	2201      	movs	r2, #1
 800410c:	497c      	ldr	r1, [pc, #496]	; (8004300 <HAL_I2C_Master_Receive+0x224>)
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f000 fb5a 	bl	80047c8 <I2C_WaitOnFlagUntilTimeout>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d001      	beq.n	800411e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800411a:	2302      	movs	r3, #2
 800411c:	e1fe      	b.n	800451c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004124:	2b01      	cmp	r3, #1
 8004126:	d101      	bne.n	800412c <HAL_I2C_Master_Receive+0x50>
 8004128:	2302      	movs	r3, #2
 800412a:	e1f7      	b.n	800451c <HAL_I2C_Master_Receive+0x440>
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b01      	cmp	r3, #1
 8004140:	d007      	beq.n	8004152 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f042 0201 	orr.w	r2, r2, #1
 8004150:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004160:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2222      	movs	r2, #34	; 0x22
 8004166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2210      	movs	r2, #16
 800416e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	2200      	movs	r2, #0
 8004176:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	893a      	ldrh	r2, [r7, #8]
 8004182:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004188:	b29a      	uxth	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	4a5c      	ldr	r2, [pc, #368]	; (8004304 <HAL_I2C_Master_Receive+0x228>)
 8004192:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004194:	8979      	ldrh	r1, [r7, #10]
 8004196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004198:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f000 fa46 	bl	800462c <I2C_MasterRequestRead>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d001      	beq.n	80041aa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e1b8      	b.n	800451c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d113      	bne.n	80041da <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041b2:	2300      	movs	r3, #0
 80041b4:	623b      	str	r3, [r7, #32]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	695b      	ldr	r3, [r3, #20]
 80041bc:	623b      	str	r3, [r7, #32]
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	699b      	ldr	r3, [r3, #24]
 80041c4:	623b      	str	r3, [r7, #32]
 80041c6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	e18c      	b.n	80044f4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d11b      	bne.n	800421a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041f2:	2300      	movs	r3, #0
 80041f4:	61fb      	str	r3, [r7, #28]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	61fb      	str	r3, [r7, #28]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	61fb      	str	r3, [r7, #28]
 8004206:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681a      	ldr	r2, [r3, #0]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004216:	601a      	str	r2, [r3, #0]
 8004218:	e16c      	b.n	80044f4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800421e:	2b02      	cmp	r3, #2
 8004220:	d11b      	bne.n	800425a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004230:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004240:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004242:	2300      	movs	r3, #0
 8004244:	61bb      	str	r3, [r7, #24]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	695b      	ldr	r3, [r3, #20]
 800424c:	61bb      	str	r3, [r7, #24]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	61bb      	str	r3, [r7, #24]
 8004256:	69bb      	ldr	r3, [r7, #24]
 8004258:	e14c      	b.n	80044f4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004268:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800426a:	2300      	movs	r3, #0
 800426c:	617b      	str	r3, [r7, #20]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	695b      	ldr	r3, [r3, #20]
 8004274:	617b      	str	r3, [r7, #20]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	699b      	ldr	r3, [r3, #24]
 800427c:	617b      	str	r3, [r7, #20]
 800427e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004280:	e138      	b.n	80044f4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004286:	2b03      	cmp	r3, #3
 8004288:	f200 80f1 	bhi.w	800446e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004290:	2b01      	cmp	r3, #1
 8004292:	d123      	bne.n	80042dc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004294:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004296:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004298:	68f8      	ldr	r0, [r7, #12]
 800429a:	f000 fbed 	bl	8004a78 <I2C_WaitOnRXNEFlagUntilTimeout>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d001      	beq.n	80042a8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e139      	b.n	800451c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	691a      	ldr	r2, [r3, #16]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ba:	1c5a      	adds	r2, r3, #1
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042c4:	3b01      	subs	r3, #1
 80042c6:	b29a      	uxth	r2, r3
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	3b01      	subs	r3, #1
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80042da:	e10b      	b.n	80044f4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d14e      	bne.n	8004382 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ea:	2200      	movs	r2, #0
 80042ec:	4906      	ldr	r1, [pc, #24]	; (8004308 <HAL_I2C_Master_Receive+0x22c>)
 80042ee:	68f8      	ldr	r0, [r7, #12]
 80042f0:	f000 fa6a 	bl	80047c8 <I2C_WaitOnFlagUntilTimeout>
 80042f4:	4603      	mov	r3, r0
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d008      	beq.n	800430c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e10e      	b.n	800451c <HAL_I2C_Master_Receive+0x440>
 80042fe:	bf00      	nop
 8004300:	00100002 	.word	0x00100002
 8004304:	ffff0000 	.word	0xffff0000
 8004308:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800431a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	691a      	ldr	r2, [r3, #16]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004326:	b2d2      	uxtb	r2, r2
 8004328:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432e:	1c5a      	adds	r2, r3, #1
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004338:	3b01      	subs	r3, #1
 800433a:	b29a      	uxth	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004344:	b29b      	uxth	r3, r3
 8004346:	3b01      	subs	r3, #1
 8004348:	b29a      	uxth	r2, r3
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	691a      	ldr	r2, [r3, #16]
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004358:	b2d2      	uxtb	r2, r2
 800435a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004360:	1c5a      	adds	r2, r3, #1
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800436a:	3b01      	subs	r3, #1
 800436c:	b29a      	uxth	r2, r3
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004376:	b29b      	uxth	r3, r3
 8004378:	3b01      	subs	r3, #1
 800437a:	b29a      	uxth	r2, r3
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004380:	e0b8      	b.n	80044f4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004384:	9300      	str	r3, [sp, #0]
 8004386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004388:	2200      	movs	r2, #0
 800438a:	4966      	ldr	r1, [pc, #408]	; (8004524 <HAL_I2C_Master_Receive+0x448>)
 800438c:	68f8      	ldr	r0, [r7, #12]
 800438e:	f000 fa1b 	bl	80047c8 <I2C_WaitOnFlagUntilTimeout>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d001      	beq.n	800439c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004398:	2301      	movs	r3, #1
 800439a:	e0bf      	b.n	800451c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	691a      	ldr	r2, [r3, #16]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b6:	b2d2      	uxtb	r2, r2
 80043b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043be:	1c5a      	adds	r2, r3, #1
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043c8:	3b01      	subs	r3, #1
 80043ca:	b29a      	uxth	r2, r3
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	3b01      	subs	r3, #1
 80043d8:	b29a      	uxth	r2, r3
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e0:	9300      	str	r3, [sp, #0]
 80043e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043e4:	2200      	movs	r2, #0
 80043e6:	494f      	ldr	r1, [pc, #316]	; (8004524 <HAL_I2C_Master_Receive+0x448>)
 80043e8:	68f8      	ldr	r0, [r7, #12]
 80043ea:	f000 f9ed 	bl	80047c8 <I2C_WaitOnFlagUntilTimeout>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d001      	beq.n	80043f8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e091      	b.n	800451c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004406:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	691a      	ldr	r2, [r3, #16]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004412:	b2d2      	uxtb	r2, r2
 8004414:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441a:	1c5a      	adds	r2, r3, #1
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004424:	3b01      	subs	r3, #1
 8004426:	b29a      	uxth	r2, r3
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004430:	b29b      	uxth	r3, r3
 8004432:	3b01      	subs	r3, #1
 8004434:	b29a      	uxth	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	691a      	ldr	r2, [r3, #16]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004444:	b2d2      	uxtb	r2, r2
 8004446:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444c:	1c5a      	adds	r2, r3, #1
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004456:	3b01      	subs	r3, #1
 8004458:	b29a      	uxth	r2, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004462:	b29b      	uxth	r3, r3
 8004464:	3b01      	subs	r3, #1
 8004466:	b29a      	uxth	r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800446c:	e042      	b.n	80044f4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800446e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004470:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004472:	68f8      	ldr	r0, [r7, #12]
 8004474:	f000 fb00 	bl	8004a78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e04c      	b.n	800451c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	691a      	ldr	r2, [r3, #16]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800448c:	b2d2      	uxtb	r2, r2
 800448e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004494:	1c5a      	adds	r2, r3, #1
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800449e:	3b01      	subs	r3, #1
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	3b01      	subs	r3, #1
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	695b      	ldr	r3, [r3, #20]
 80044ba:	f003 0304 	and.w	r3, r3, #4
 80044be:	2b04      	cmp	r3, #4
 80044c0:	d118      	bne.n	80044f4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	691a      	ldr	r2, [r3, #16]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044cc:	b2d2      	uxtb	r2, r2
 80044ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d4:	1c5a      	adds	r2, r3, #1
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044de:	3b01      	subs	r3, #1
 80044e0:	b29a      	uxth	r2, r3
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	3b01      	subs	r3, #1
 80044ee:	b29a      	uxth	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	f47f aec2 	bne.w	8004282 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2220      	movs	r2, #32
 8004502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004516:	2300      	movs	r3, #0
 8004518:	e000      	b.n	800451c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800451a:	2302      	movs	r3, #2
  }
}
 800451c:	4618      	mov	r0, r3
 800451e:	3728      	adds	r7, #40	; 0x28
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	00010004 	.word	0x00010004

08004528 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b088      	sub	sp, #32
 800452c:	af02      	add	r7, sp, #8
 800452e:	60f8      	str	r0, [r7, #12]
 8004530:	607a      	str	r2, [r7, #4]
 8004532:	603b      	str	r3, [r7, #0]
 8004534:	460b      	mov	r3, r1
 8004536:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800453c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2b08      	cmp	r3, #8
 8004542:	d006      	beq.n	8004552 <I2C_MasterRequestWrite+0x2a>
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	2b01      	cmp	r3, #1
 8004548:	d003      	beq.n	8004552 <I2C_MasterRequestWrite+0x2a>
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004550:	d108      	bne.n	8004564 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	e00b      	b.n	800457c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004568:	2b12      	cmp	r3, #18
 800456a:	d107      	bne.n	800457c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800457a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	9300      	str	r3, [sp, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f000 f91d 	bl	80047c8 <I2C_WaitOnFlagUntilTimeout>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d00d      	beq.n	80045b0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800459e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045a2:	d103      	bne.n	80045ac <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e035      	b.n	800461c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	691b      	ldr	r3, [r3, #16]
 80045b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045b8:	d108      	bne.n	80045cc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80045ba:	897b      	ldrh	r3, [r7, #10]
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	461a      	mov	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80045c8:	611a      	str	r2, [r3, #16]
 80045ca:	e01b      	b.n	8004604 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80045cc:	897b      	ldrh	r3, [r7, #10]
 80045ce:	11db      	asrs	r3, r3, #7
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	f003 0306 	and.w	r3, r3, #6
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	f063 030f 	orn	r3, r3, #15
 80045dc:	b2da      	uxtb	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	490e      	ldr	r1, [pc, #56]	; (8004624 <I2C_MasterRequestWrite+0xfc>)
 80045ea:	68f8      	ldr	r0, [r7, #12]
 80045ec:	f000 f943 	bl	8004876 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d001      	beq.n	80045fa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e010      	b.n	800461c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80045fa:	897b      	ldrh	r3, [r7, #10]
 80045fc:	b2da      	uxtb	r2, r3
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	4907      	ldr	r1, [pc, #28]	; (8004628 <I2C_MasterRequestWrite+0x100>)
 800460a:	68f8      	ldr	r0, [r7, #12]
 800460c:	f000 f933 	bl	8004876 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d001      	beq.n	800461a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e000      	b.n	800461c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800461a:	2300      	movs	r3, #0
}
 800461c:	4618      	mov	r0, r3
 800461e:	3718      	adds	r7, #24
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}
 8004624:	00010008 	.word	0x00010008
 8004628:	00010002 	.word	0x00010002

0800462c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800462c:	b580      	push	{r7, lr}
 800462e:	b088      	sub	sp, #32
 8004630:	af02      	add	r7, sp, #8
 8004632:	60f8      	str	r0, [r7, #12]
 8004634:	607a      	str	r2, [r7, #4]
 8004636:	603b      	str	r3, [r7, #0]
 8004638:	460b      	mov	r3, r1
 800463a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004640:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004650:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	2b08      	cmp	r3, #8
 8004656:	d006      	beq.n	8004666 <I2C_MasterRequestRead+0x3a>
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d003      	beq.n	8004666 <I2C_MasterRequestRead+0x3a>
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004664:	d108      	bne.n	8004678 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004674:	601a      	str	r2, [r3, #0]
 8004676:	e00b      	b.n	8004690 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467c:	2b11      	cmp	r3, #17
 800467e:	d107      	bne.n	8004690 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800468e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	9300      	str	r3, [sp, #0]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800469c:	68f8      	ldr	r0, [r7, #12]
 800469e:	f000 f893 	bl	80047c8 <I2C_WaitOnFlagUntilTimeout>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00d      	beq.n	80046c4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046b6:	d103      	bne.n	80046c0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e079      	b.n	80047b8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	691b      	ldr	r3, [r3, #16]
 80046c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046cc:	d108      	bne.n	80046e0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80046ce:	897b      	ldrh	r3, [r7, #10]
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	f043 0301 	orr.w	r3, r3, #1
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	611a      	str	r2, [r3, #16]
 80046de:	e05f      	b.n	80047a0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80046e0:	897b      	ldrh	r3, [r7, #10]
 80046e2:	11db      	asrs	r3, r3, #7
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	f003 0306 	and.w	r3, r3, #6
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	f063 030f 	orn	r3, r3, #15
 80046f0:	b2da      	uxtb	r2, r3
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	4930      	ldr	r1, [pc, #192]	; (80047c0 <I2C_MasterRequestRead+0x194>)
 80046fe:	68f8      	ldr	r0, [r7, #12]
 8004700:	f000 f8b9 	bl	8004876 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d001      	beq.n	800470e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e054      	b.n	80047b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800470e:	897b      	ldrh	r3, [r7, #10]
 8004710:	b2da      	uxtb	r2, r3
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	4929      	ldr	r1, [pc, #164]	; (80047c4 <I2C_MasterRequestRead+0x198>)
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f000 f8a9 	bl	8004876 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d001      	beq.n	800472e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e044      	b.n	80047b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800472e:	2300      	movs	r3, #0
 8004730:	613b      	str	r3, [r7, #16]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	613b      	str	r3, [r7, #16]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	699b      	ldr	r3, [r3, #24]
 8004740:	613b      	str	r3, [r7, #16]
 8004742:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004752:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	9300      	str	r3, [sp, #0]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	f000 f831 	bl	80047c8 <I2C_WaitOnFlagUntilTimeout>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d00d      	beq.n	8004788 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004776:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800477a:	d103      	bne.n	8004784 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004782:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004784:	2303      	movs	r3, #3
 8004786:	e017      	b.n	80047b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004788:	897b      	ldrh	r3, [r7, #10]
 800478a:	11db      	asrs	r3, r3, #7
 800478c:	b2db      	uxtb	r3, r3
 800478e:	f003 0306 	and.w	r3, r3, #6
 8004792:	b2db      	uxtb	r3, r3
 8004794:	f063 030e 	orn	r3, r3, #14
 8004798:	b2da      	uxtb	r2, r3
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	687a      	ldr	r2, [r7, #4]
 80047a4:	4907      	ldr	r1, [pc, #28]	; (80047c4 <I2C_MasterRequestRead+0x198>)
 80047a6:	68f8      	ldr	r0, [r7, #12]
 80047a8:	f000 f865 	bl	8004876 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d001      	beq.n	80047b6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e000      	b.n	80047b8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3718      	adds	r7, #24
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	00010008 	.word	0x00010008
 80047c4:	00010002 	.word	0x00010002

080047c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	603b      	str	r3, [r7, #0]
 80047d4:	4613      	mov	r3, r2
 80047d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047d8:	e025      	b.n	8004826 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047e0:	d021      	beq.n	8004826 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047e2:	f7fe fcd3 	bl	800318c <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	69bb      	ldr	r3, [r7, #24]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	683a      	ldr	r2, [r7, #0]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	d302      	bcc.n	80047f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d116      	bne.n	8004826 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2220      	movs	r2, #32
 8004802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004812:	f043 0220 	orr.w	r2, r3, #32
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2200      	movs	r2, #0
 800481e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e023      	b.n	800486e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	0c1b      	lsrs	r3, r3, #16
 800482a:	b2db      	uxtb	r3, r3
 800482c:	2b01      	cmp	r3, #1
 800482e:	d10d      	bne.n	800484c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	43da      	mvns	r2, r3
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	4013      	ands	r3, r2
 800483c:	b29b      	uxth	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	bf0c      	ite	eq
 8004842:	2301      	moveq	r3, #1
 8004844:	2300      	movne	r3, #0
 8004846:	b2db      	uxtb	r3, r3
 8004848:	461a      	mov	r2, r3
 800484a:	e00c      	b.n	8004866 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	699b      	ldr	r3, [r3, #24]
 8004852:	43da      	mvns	r2, r3
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	4013      	ands	r3, r2
 8004858:	b29b      	uxth	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	bf0c      	ite	eq
 800485e:	2301      	moveq	r3, #1
 8004860:	2300      	movne	r3, #0
 8004862:	b2db      	uxtb	r3, r3
 8004864:	461a      	mov	r2, r3
 8004866:	79fb      	ldrb	r3, [r7, #7]
 8004868:	429a      	cmp	r2, r3
 800486a:	d0b6      	beq.n	80047da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3710      	adds	r7, #16
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}

08004876 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004876:	b580      	push	{r7, lr}
 8004878:	b084      	sub	sp, #16
 800487a:	af00      	add	r7, sp, #0
 800487c:	60f8      	str	r0, [r7, #12]
 800487e:	60b9      	str	r1, [r7, #8]
 8004880:	607a      	str	r2, [r7, #4]
 8004882:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004884:	e051      	b.n	800492a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004890:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004894:	d123      	bne.n	80048de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80048ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2220      	movs	r2, #32
 80048ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2200      	movs	r2, #0
 80048c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ca:	f043 0204 	orr.w	r2, r3, #4
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e046      	b.n	800496c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048e4:	d021      	beq.n	800492a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048e6:	f7fe fc51 	bl	800318c <HAL_GetTick>
 80048ea:	4602      	mov	r2, r0
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	1ad3      	subs	r3, r2, r3
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d302      	bcc.n	80048fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d116      	bne.n	800492a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2220      	movs	r2, #32
 8004906:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004916:	f043 0220 	orr.w	r2, r3, #32
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e020      	b.n	800496c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	0c1b      	lsrs	r3, r3, #16
 800492e:	b2db      	uxtb	r3, r3
 8004930:	2b01      	cmp	r3, #1
 8004932:	d10c      	bne.n	800494e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	43da      	mvns	r2, r3
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	4013      	ands	r3, r2
 8004940:	b29b      	uxth	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	bf14      	ite	ne
 8004946:	2301      	movne	r3, #1
 8004948:	2300      	moveq	r3, #0
 800494a:	b2db      	uxtb	r3, r3
 800494c:	e00b      	b.n	8004966 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	43da      	mvns	r2, r3
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	4013      	ands	r3, r2
 800495a:	b29b      	uxth	r3, r3
 800495c:	2b00      	cmp	r3, #0
 800495e:	bf14      	ite	ne
 8004960:	2301      	movne	r3, #1
 8004962:	2300      	moveq	r3, #0
 8004964:	b2db      	uxtb	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d18d      	bne.n	8004886 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800496a:	2300      	movs	r3, #0
}
 800496c:	4618      	mov	r0, r3
 800496e:	3710      	adds	r7, #16
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}

08004974 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004980:	e02d      	b.n	80049de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004982:	68f8      	ldr	r0, [r7, #12]
 8004984:	f000 f8ce 	bl	8004b24 <I2C_IsAcknowledgeFailed>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d001      	beq.n	8004992 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	e02d      	b.n	80049ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004998:	d021      	beq.n	80049de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800499a:	f7fe fbf7 	bl	800318c <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	68ba      	ldr	r2, [r7, #8]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d302      	bcc.n	80049b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d116      	bne.n	80049de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2200      	movs	r2, #0
 80049b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2220      	movs	r2, #32
 80049ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ca:	f043 0220 	orr.w	r2, r3, #32
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e007      	b.n	80049ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	695b      	ldr	r3, [r3, #20]
 80049e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049e8:	2b80      	cmp	r3, #128	; 0x80
 80049ea:	d1ca      	bne.n	8004982 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049ec:	2300      	movs	r3, #0
}
 80049ee:	4618      	mov	r0, r3
 80049f0:	3710      	adds	r7, #16
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}

080049f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b084      	sub	sp, #16
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	60f8      	str	r0, [r7, #12]
 80049fe:	60b9      	str	r1, [r7, #8]
 8004a00:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a02:	e02d      	b.n	8004a60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 f88d 	bl	8004b24 <I2C_IsAcknowledgeFailed>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d001      	beq.n	8004a14 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e02d      	b.n	8004a70 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a1a:	d021      	beq.n	8004a60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a1c:	f7fe fbb6 	bl	800318c <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d302      	bcc.n	8004a32 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d116      	bne.n	8004a60 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2200      	movs	r2, #0
 8004a36:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4c:	f043 0220 	orr.w	r2, r3, #32
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e007      	b.n	8004a70 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	f003 0304 	and.w	r3, r3, #4
 8004a6a:	2b04      	cmp	r3, #4
 8004a6c:	d1ca      	bne.n	8004a04 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3710      	adds	r7, #16
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b084      	sub	sp, #16
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a84:	e042      	b.n	8004b0c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	695b      	ldr	r3, [r3, #20]
 8004a8c:	f003 0310 	and.w	r3, r3, #16
 8004a90:	2b10      	cmp	r3, #16
 8004a92:	d119      	bne.n	8004ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f06f 0210 	mvn.w	r2, #16
 8004a9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e029      	b.n	8004b1c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ac8:	f7fe fb60 	bl	800318c <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d302      	bcc.n	8004ade <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d116      	bne.n	8004b0c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af8:	f043 0220 	orr.w	r2, r3, #32
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e007      	b.n	8004b1c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	695b      	ldr	r3, [r3, #20]
 8004b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b16:	2b40      	cmp	r3, #64	; 0x40
 8004b18:	d1b5      	bne.n	8004a86 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004b1a:	2300      	movs	r3, #0
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	695b      	ldr	r3, [r3, #20]
 8004b32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b3a:	d11b      	bne.n	8004b74 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004b44:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2220      	movs	r2, #32
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	f043 0204 	orr.w	r2, r3, #4
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	e000      	b.n	8004b76 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	370c      	adds	r7, #12
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
	...

08004b84 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d101      	bne.n	8004b96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e267      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d075      	beq.n	8004c8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004ba2:	4b88      	ldr	r3, [pc, #544]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	f003 030c 	and.w	r3, r3, #12
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d00c      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bae:	4b85      	ldr	r3, [pc, #532]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004bb6:	2b08      	cmp	r3, #8
 8004bb8:	d112      	bne.n	8004be0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bba:	4b82      	ldr	r3, [pc, #520]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004bc6:	d10b      	bne.n	8004be0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bc8:	4b7e      	ldr	r3, [pc, #504]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d05b      	beq.n	8004c8c <HAL_RCC_OscConfig+0x108>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d157      	bne.n	8004c8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e242      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004be8:	d106      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x74>
 8004bea:	4b76      	ldr	r3, [pc, #472]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a75      	ldr	r2, [pc, #468]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bf4:	6013      	str	r3, [r2, #0]
 8004bf6:	e01d      	b.n	8004c34 <HAL_RCC_OscConfig+0xb0>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	685b      	ldr	r3, [r3, #4]
 8004bfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c00:	d10c      	bne.n	8004c1c <HAL_RCC_OscConfig+0x98>
 8004c02:	4b70      	ldr	r3, [pc, #448]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a6f      	ldr	r2, [pc, #444]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004c08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c0c:	6013      	str	r3, [r2, #0]
 8004c0e:	4b6d      	ldr	r3, [pc, #436]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a6c      	ldr	r2, [pc, #432]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004c14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c18:	6013      	str	r3, [r2, #0]
 8004c1a:	e00b      	b.n	8004c34 <HAL_RCC_OscConfig+0xb0>
 8004c1c:	4b69      	ldr	r3, [pc, #420]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a68      	ldr	r2, [pc, #416]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004c22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c26:	6013      	str	r3, [r2, #0]
 8004c28:	4b66      	ldr	r3, [pc, #408]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a65      	ldr	r2, [pc, #404]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004c2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d013      	beq.n	8004c64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c3c:	f7fe faa6 	bl	800318c <HAL_GetTick>
 8004c40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c42:	e008      	b.n	8004c56 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c44:	f7fe faa2 	bl	800318c <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b64      	cmp	r3, #100	; 0x64
 8004c50:	d901      	bls.n	8004c56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e207      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c56:	4b5b      	ldr	r3, [pc, #364]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d0f0      	beq.n	8004c44 <HAL_RCC_OscConfig+0xc0>
 8004c62:	e014      	b.n	8004c8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c64:	f7fe fa92 	bl	800318c <HAL_GetTick>
 8004c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c6a:	e008      	b.n	8004c7e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c6c:	f7fe fa8e 	bl	800318c <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	2b64      	cmp	r3, #100	; 0x64
 8004c78:	d901      	bls.n	8004c7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004c7a:	2303      	movs	r3, #3
 8004c7c:	e1f3      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c7e:	4b51      	ldr	r3, [pc, #324]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d1f0      	bne.n	8004c6c <HAL_RCC_OscConfig+0xe8>
 8004c8a:	e000      	b.n	8004c8e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f003 0302 	and.w	r3, r3, #2
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d063      	beq.n	8004d62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004c9a:	4b4a      	ldr	r3, [pc, #296]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	f003 030c 	and.w	r3, r3, #12
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d00b      	beq.n	8004cbe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004ca6:	4b47      	ldr	r3, [pc, #284]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004ca8:	689b      	ldr	r3, [r3, #8]
 8004caa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004cae:	2b08      	cmp	r3, #8
 8004cb0:	d11c      	bne.n	8004cec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cb2:	4b44      	ldr	r3, [pc, #272]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d116      	bne.n	8004cec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cbe:	4b41      	ldr	r3, [pc, #260]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 0302 	and.w	r3, r3, #2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d005      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x152>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d001      	beq.n	8004cd6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e1c7      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cd6:	4b3b      	ldr	r3, [pc, #236]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	00db      	lsls	r3, r3, #3
 8004ce4:	4937      	ldr	r1, [pc, #220]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cea:	e03a      	b.n	8004d62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	68db      	ldr	r3, [r3, #12]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d020      	beq.n	8004d36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cf4:	4b34      	ldr	r3, [pc, #208]	; (8004dc8 <HAL_RCC_OscConfig+0x244>)
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cfa:	f7fe fa47 	bl	800318c <HAL_GetTick>
 8004cfe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d00:	e008      	b.n	8004d14 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d02:	f7fe fa43 	bl	800318c <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d901      	bls.n	8004d14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e1a8      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d14:	4b2b      	ldr	r3, [pc, #172]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d0f0      	beq.n	8004d02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d20:	4b28      	ldr	r3, [pc, #160]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	00db      	lsls	r3, r3, #3
 8004d2e:	4925      	ldr	r1, [pc, #148]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004d30:	4313      	orrs	r3, r2
 8004d32:	600b      	str	r3, [r1, #0]
 8004d34:	e015      	b.n	8004d62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d36:	4b24      	ldr	r3, [pc, #144]	; (8004dc8 <HAL_RCC_OscConfig+0x244>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d3c:	f7fe fa26 	bl	800318c <HAL_GetTick>
 8004d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d42:	e008      	b.n	8004d56 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d44:	f7fe fa22 	bl	800318c <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d901      	bls.n	8004d56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e187      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d56:	4b1b      	ldr	r3, [pc, #108]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1f0      	bne.n	8004d44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0308 	and.w	r3, r3, #8
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d036      	beq.n	8004ddc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	695b      	ldr	r3, [r3, #20]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d016      	beq.n	8004da4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d76:	4b15      	ldr	r3, [pc, #84]	; (8004dcc <HAL_RCC_OscConfig+0x248>)
 8004d78:	2201      	movs	r2, #1
 8004d7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d7c:	f7fe fa06 	bl	800318c <HAL_GetTick>
 8004d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d82:	e008      	b.n	8004d96 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d84:	f7fe fa02 	bl	800318c <HAL_GetTick>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	1ad3      	subs	r3, r2, r3
 8004d8e:	2b02      	cmp	r3, #2
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e167      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004d96:	4b0b      	ldr	r3, [pc, #44]	; (8004dc4 <HAL_RCC_OscConfig+0x240>)
 8004d98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d0f0      	beq.n	8004d84 <HAL_RCC_OscConfig+0x200>
 8004da2:	e01b      	b.n	8004ddc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004da4:	4b09      	ldr	r3, [pc, #36]	; (8004dcc <HAL_RCC_OscConfig+0x248>)
 8004da6:	2200      	movs	r2, #0
 8004da8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004daa:	f7fe f9ef 	bl	800318c <HAL_GetTick>
 8004dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004db0:	e00e      	b.n	8004dd0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004db2:	f7fe f9eb 	bl	800318c <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d907      	bls.n	8004dd0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e150      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
 8004dc4:	40023800 	.word	0x40023800
 8004dc8:	42470000 	.word	0x42470000
 8004dcc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dd0:	4b88      	ldr	r3, [pc, #544]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004dd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dd4:	f003 0302 	and.w	r3, r3, #2
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d1ea      	bne.n	8004db2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f003 0304 	and.w	r3, r3, #4
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	f000 8097 	beq.w	8004f18 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004dea:	2300      	movs	r3, #0
 8004dec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004dee:	4b81      	ldr	r3, [pc, #516]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10f      	bne.n	8004e1a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60bb      	str	r3, [r7, #8]
 8004dfe:	4b7d      	ldr	r3, [pc, #500]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e02:	4a7c      	ldr	r2, [pc, #496]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e08:	6413      	str	r3, [r2, #64]	; 0x40
 8004e0a:	4b7a      	ldr	r3, [pc, #488]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e12:	60bb      	str	r3, [r7, #8]
 8004e14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e16:	2301      	movs	r3, #1
 8004e18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e1a:	4b77      	ldr	r3, [pc, #476]	; (8004ff8 <HAL_RCC_OscConfig+0x474>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d118      	bne.n	8004e58 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e26:	4b74      	ldr	r3, [pc, #464]	; (8004ff8 <HAL_RCC_OscConfig+0x474>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a73      	ldr	r2, [pc, #460]	; (8004ff8 <HAL_RCC_OscConfig+0x474>)
 8004e2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e32:	f7fe f9ab 	bl	800318c <HAL_GetTick>
 8004e36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e38:	e008      	b.n	8004e4c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e3a:	f7fe f9a7 	bl	800318c <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d901      	bls.n	8004e4c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004e48:	2303      	movs	r3, #3
 8004e4a:	e10c      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e4c:	4b6a      	ldr	r3, [pc, #424]	; (8004ff8 <HAL_RCC_OscConfig+0x474>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d0f0      	beq.n	8004e3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d106      	bne.n	8004e6e <HAL_RCC_OscConfig+0x2ea>
 8004e60:	4b64      	ldr	r3, [pc, #400]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004e62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e64:	4a63      	ldr	r2, [pc, #396]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004e66:	f043 0301 	orr.w	r3, r3, #1
 8004e6a:	6713      	str	r3, [r2, #112]	; 0x70
 8004e6c:	e01c      	b.n	8004ea8 <HAL_RCC_OscConfig+0x324>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	2b05      	cmp	r3, #5
 8004e74:	d10c      	bne.n	8004e90 <HAL_RCC_OscConfig+0x30c>
 8004e76:	4b5f      	ldr	r3, [pc, #380]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e7a:	4a5e      	ldr	r2, [pc, #376]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004e7c:	f043 0304 	orr.w	r3, r3, #4
 8004e80:	6713      	str	r3, [r2, #112]	; 0x70
 8004e82:	4b5c      	ldr	r3, [pc, #368]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004e84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e86:	4a5b      	ldr	r2, [pc, #364]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004e88:	f043 0301 	orr.w	r3, r3, #1
 8004e8c:	6713      	str	r3, [r2, #112]	; 0x70
 8004e8e:	e00b      	b.n	8004ea8 <HAL_RCC_OscConfig+0x324>
 8004e90:	4b58      	ldr	r3, [pc, #352]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004e92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e94:	4a57      	ldr	r2, [pc, #348]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004e96:	f023 0301 	bic.w	r3, r3, #1
 8004e9a:	6713      	str	r3, [r2, #112]	; 0x70
 8004e9c:	4b55      	ldr	r3, [pc, #340]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004e9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ea0:	4a54      	ldr	r2, [pc, #336]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004ea2:	f023 0304 	bic.w	r3, r3, #4
 8004ea6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d015      	beq.n	8004edc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eb0:	f7fe f96c 	bl	800318c <HAL_GetTick>
 8004eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eb6:	e00a      	b.n	8004ece <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004eb8:	f7fe f968 	bl	800318c <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d901      	bls.n	8004ece <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e0cb      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ece:	4b49      	ldr	r3, [pc, #292]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ed2:	f003 0302 	and.w	r3, r3, #2
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d0ee      	beq.n	8004eb8 <HAL_RCC_OscConfig+0x334>
 8004eda:	e014      	b.n	8004f06 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004edc:	f7fe f956 	bl	800318c <HAL_GetTick>
 8004ee0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ee2:	e00a      	b.n	8004efa <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ee4:	f7fe f952 	bl	800318c <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d901      	bls.n	8004efa <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004ef6:	2303      	movs	r3, #3
 8004ef8:	e0b5      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004efa:	4b3e      	ldr	r3, [pc, #248]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004efe:	f003 0302 	and.w	r3, r3, #2
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1ee      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f06:	7dfb      	ldrb	r3, [r7, #23]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d105      	bne.n	8004f18 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f0c:	4b39      	ldr	r3, [pc, #228]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f10:	4a38      	ldr	r2, [pc, #224]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004f12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f16:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	699b      	ldr	r3, [r3, #24]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f000 80a1 	beq.w	8005064 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f22:	4b34      	ldr	r3, [pc, #208]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	f003 030c 	and.w	r3, r3, #12
 8004f2a:	2b08      	cmp	r3, #8
 8004f2c:	d05c      	beq.n	8004fe8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	699b      	ldr	r3, [r3, #24]
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d141      	bne.n	8004fba <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f36:	4b31      	ldr	r3, [pc, #196]	; (8004ffc <HAL_RCC_OscConfig+0x478>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f3c:	f7fe f926 	bl	800318c <HAL_GetTick>
 8004f40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f42:	e008      	b.n	8004f56 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f44:	f7fe f922 	bl	800318c <HAL_GetTick>
 8004f48:	4602      	mov	r2, r0
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e087      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f56:	4b27      	ldr	r3, [pc, #156]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1f0      	bne.n	8004f44 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	69da      	ldr	r2, [r3, #28]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	431a      	orrs	r2, r3
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f70:	019b      	lsls	r3, r3, #6
 8004f72:	431a      	orrs	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f78:	085b      	lsrs	r3, r3, #1
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	041b      	lsls	r3, r3, #16
 8004f7e:	431a      	orrs	r2, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f84:	061b      	lsls	r3, r3, #24
 8004f86:	491b      	ldr	r1, [pc, #108]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f8c:	4b1b      	ldr	r3, [pc, #108]	; (8004ffc <HAL_RCC_OscConfig+0x478>)
 8004f8e:	2201      	movs	r2, #1
 8004f90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f92:	f7fe f8fb 	bl	800318c <HAL_GetTick>
 8004f96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f98:	e008      	b.n	8004fac <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f9a:	f7fe f8f7 	bl	800318c <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	2b02      	cmp	r3, #2
 8004fa6:	d901      	bls.n	8004fac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e05c      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fac:	4b11      	ldr	r3, [pc, #68]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d0f0      	beq.n	8004f9a <HAL_RCC_OscConfig+0x416>
 8004fb8:	e054      	b.n	8005064 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fba:	4b10      	ldr	r3, [pc, #64]	; (8004ffc <HAL_RCC_OscConfig+0x478>)
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fc0:	f7fe f8e4 	bl	800318c <HAL_GetTick>
 8004fc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fc6:	e008      	b.n	8004fda <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fc8:	f7fe f8e0 	bl	800318c <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	2b02      	cmp	r3, #2
 8004fd4:	d901      	bls.n	8004fda <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e045      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fda:	4b06      	ldr	r3, [pc, #24]	; (8004ff4 <HAL_RCC_OscConfig+0x470>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d1f0      	bne.n	8004fc8 <HAL_RCC_OscConfig+0x444>
 8004fe6:	e03d      	b.n	8005064 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d107      	bne.n	8005000 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e038      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
 8004ff4:	40023800 	.word	0x40023800
 8004ff8:	40007000 	.word	0x40007000
 8004ffc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005000:	4b1b      	ldr	r3, [pc, #108]	; (8005070 <HAL_RCC_OscConfig+0x4ec>)
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	2b01      	cmp	r3, #1
 800500c:	d028      	beq.n	8005060 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005018:	429a      	cmp	r2, r3
 800501a:	d121      	bne.n	8005060 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005026:	429a      	cmp	r2, r3
 8005028:	d11a      	bne.n	8005060 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800502a:	68fa      	ldr	r2, [r7, #12]
 800502c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005030:	4013      	ands	r3, r2
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005036:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005038:	4293      	cmp	r3, r2
 800503a:	d111      	bne.n	8005060 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005046:	085b      	lsrs	r3, r3, #1
 8005048:	3b01      	subs	r3, #1
 800504a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800504c:	429a      	cmp	r2, r3
 800504e:	d107      	bne.n	8005060 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800505a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800505c:	429a      	cmp	r2, r3
 800505e:	d001      	beq.n	8005064 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e000      	b.n	8005066 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3718      	adds	r7, #24
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	40023800 	.word	0x40023800

08005074 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
 800507c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d101      	bne.n	8005088 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e0cc      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005088:	4b68      	ldr	r3, [pc, #416]	; (800522c <HAL_RCC_ClockConfig+0x1b8>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f003 0307 	and.w	r3, r3, #7
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	429a      	cmp	r2, r3
 8005094:	d90c      	bls.n	80050b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005096:	4b65      	ldr	r3, [pc, #404]	; (800522c <HAL_RCC_ClockConfig+0x1b8>)
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	b2d2      	uxtb	r2, r2
 800509c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800509e:	4b63      	ldr	r3, [pc, #396]	; (800522c <HAL_RCC_ClockConfig+0x1b8>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f003 0307 	and.w	r3, r3, #7
 80050a6:	683a      	ldr	r2, [r7, #0]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	d001      	beq.n	80050b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	e0b8      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 0302 	and.w	r3, r3, #2
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d020      	beq.n	80050fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0304 	and.w	r3, r3, #4
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d005      	beq.n	80050d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050c8:	4b59      	ldr	r3, [pc, #356]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	4a58      	ldr	r2, [pc, #352]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80050ce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80050d2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 0308 	and.w	r3, r3, #8
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d005      	beq.n	80050ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80050e0:	4b53      	ldr	r3, [pc, #332]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	4a52      	ldr	r2, [pc, #328]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80050e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80050ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050ec:	4b50      	ldr	r3, [pc, #320]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	494d      	ldr	r1, [pc, #308]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80050fa:	4313      	orrs	r3, r2
 80050fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0301 	and.w	r3, r3, #1
 8005106:	2b00      	cmp	r3, #0
 8005108:	d044      	beq.n	8005194 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	2b01      	cmp	r3, #1
 8005110:	d107      	bne.n	8005122 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005112:	4b47      	ldr	r3, [pc, #284]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d119      	bne.n	8005152 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e07f      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	2b02      	cmp	r3, #2
 8005128:	d003      	beq.n	8005132 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800512e:	2b03      	cmp	r3, #3
 8005130:	d107      	bne.n	8005142 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005132:	4b3f      	ldr	r3, [pc, #252]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d109      	bne.n	8005152 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e06f      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005142:	4b3b      	ldr	r3, [pc, #236]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0302 	and.w	r3, r3, #2
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e067      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005152:	4b37      	ldr	r3, [pc, #220]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f023 0203 	bic.w	r2, r3, #3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	4934      	ldr	r1, [pc, #208]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005160:	4313      	orrs	r3, r2
 8005162:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005164:	f7fe f812 	bl	800318c <HAL_GetTick>
 8005168:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800516a:	e00a      	b.n	8005182 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800516c:	f7fe f80e 	bl	800318c <HAL_GetTick>
 8005170:	4602      	mov	r2, r0
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	1ad3      	subs	r3, r2, r3
 8005176:	f241 3288 	movw	r2, #5000	; 0x1388
 800517a:	4293      	cmp	r3, r2
 800517c:	d901      	bls.n	8005182 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e04f      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005182:	4b2b      	ldr	r3, [pc, #172]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	f003 020c 	and.w	r2, r3, #12
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	429a      	cmp	r2, r3
 8005192:	d1eb      	bne.n	800516c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005194:	4b25      	ldr	r3, [pc, #148]	; (800522c <HAL_RCC_ClockConfig+0x1b8>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 0307 	and.w	r3, r3, #7
 800519c:	683a      	ldr	r2, [r7, #0]
 800519e:	429a      	cmp	r2, r3
 80051a0:	d20c      	bcs.n	80051bc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051a2:	4b22      	ldr	r3, [pc, #136]	; (800522c <HAL_RCC_ClockConfig+0x1b8>)
 80051a4:	683a      	ldr	r2, [r7, #0]
 80051a6:	b2d2      	uxtb	r2, r2
 80051a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051aa:	4b20      	ldr	r3, [pc, #128]	; (800522c <HAL_RCC_ClockConfig+0x1b8>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f003 0307 	and.w	r3, r3, #7
 80051b2:	683a      	ldr	r2, [r7, #0]
 80051b4:	429a      	cmp	r2, r3
 80051b6:	d001      	beq.n	80051bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e032      	b.n	8005222 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0304 	and.w	r3, r3, #4
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d008      	beq.n	80051da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051c8:	4b19      	ldr	r3, [pc, #100]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68db      	ldr	r3, [r3, #12]
 80051d4:	4916      	ldr	r1, [pc, #88]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80051d6:	4313      	orrs	r3, r2
 80051d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0308 	and.w	r3, r3, #8
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d009      	beq.n	80051fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051e6:	4b12      	ldr	r3, [pc, #72]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	00db      	lsls	r3, r3, #3
 80051f4:	490e      	ldr	r1, [pc, #56]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 80051f6:	4313      	orrs	r3, r2
 80051f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80051fa:	f000 f821 	bl	8005240 <HAL_RCC_GetSysClockFreq>
 80051fe:	4602      	mov	r2, r0
 8005200:	4b0b      	ldr	r3, [pc, #44]	; (8005230 <HAL_RCC_ClockConfig+0x1bc>)
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	091b      	lsrs	r3, r3, #4
 8005206:	f003 030f 	and.w	r3, r3, #15
 800520a:	490a      	ldr	r1, [pc, #40]	; (8005234 <HAL_RCC_ClockConfig+0x1c0>)
 800520c:	5ccb      	ldrb	r3, [r1, r3]
 800520e:	fa22 f303 	lsr.w	r3, r2, r3
 8005212:	4a09      	ldr	r2, [pc, #36]	; (8005238 <HAL_RCC_ClockConfig+0x1c4>)
 8005214:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005216:	4b09      	ldr	r3, [pc, #36]	; (800523c <HAL_RCC_ClockConfig+0x1c8>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4618      	mov	r0, r3
 800521c:	f7fd ff72 	bl	8003104 <HAL_InitTick>

  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3710      	adds	r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}
 800522a:	bf00      	nop
 800522c:	40023c00 	.word	0x40023c00
 8005230:	40023800 	.word	0x40023800
 8005234:	0800db28 	.word	0x0800db28
 8005238:	20000004 	.word	0x20000004
 800523c:	20000008 	.word	0x20000008

08005240 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005240:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005244:	b094      	sub	sp, #80	; 0x50
 8005246:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005248:	2300      	movs	r3, #0
 800524a:	647b      	str	r3, [r7, #68]	; 0x44
 800524c:	2300      	movs	r3, #0
 800524e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005250:	2300      	movs	r3, #0
 8005252:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005254:	2300      	movs	r3, #0
 8005256:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005258:	4b79      	ldr	r3, [pc, #484]	; (8005440 <HAL_RCC_GetSysClockFreq+0x200>)
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	f003 030c 	and.w	r3, r3, #12
 8005260:	2b08      	cmp	r3, #8
 8005262:	d00d      	beq.n	8005280 <HAL_RCC_GetSysClockFreq+0x40>
 8005264:	2b08      	cmp	r3, #8
 8005266:	f200 80e1 	bhi.w	800542c <HAL_RCC_GetSysClockFreq+0x1ec>
 800526a:	2b00      	cmp	r3, #0
 800526c:	d002      	beq.n	8005274 <HAL_RCC_GetSysClockFreq+0x34>
 800526e:	2b04      	cmp	r3, #4
 8005270:	d003      	beq.n	800527a <HAL_RCC_GetSysClockFreq+0x3a>
 8005272:	e0db      	b.n	800542c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005274:	4b73      	ldr	r3, [pc, #460]	; (8005444 <HAL_RCC_GetSysClockFreq+0x204>)
 8005276:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005278:	e0db      	b.n	8005432 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800527a:	4b73      	ldr	r3, [pc, #460]	; (8005448 <HAL_RCC_GetSysClockFreq+0x208>)
 800527c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800527e:	e0d8      	b.n	8005432 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005280:	4b6f      	ldr	r3, [pc, #444]	; (8005440 <HAL_RCC_GetSysClockFreq+0x200>)
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005288:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800528a:	4b6d      	ldr	r3, [pc, #436]	; (8005440 <HAL_RCC_GetSysClockFreq+0x200>)
 800528c:	685b      	ldr	r3, [r3, #4]
 800528e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005292:	2b00      	cmp	r3, #0
 8005294:	d063      	beq.n	800535e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005296:	4b6a      	ldr	r3, [pc, #424]	; (8005440 <HAL_RCC_GetSysClockFreq+0x200>)
 8005298:	685b      	ldr	r3, [r3, #4]
 800529a:	099b      	lsrs	r3, r3, #6
 800529c:	2200      	movs	r2, #0
 800529e:	63bb      	str	r3, [r7, #56]	; 0x38
 80052a0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80052a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052a8:	633b      	str	r3, [r7, #48]	; 0x30
 80052aa:	2300      	movs	r3, #0
 80052ac:	637b      	str	r3, [r7, #52]	; 0x34
 80052ae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80052b2:	4622      	mov	r2, r4
 80052b4:	462b      	mov	r3, r5
 80052b6:	f04f 0000 	mov.w	r0, #0
 80052ba:	f04f 0100 	mov.w	r1, #0
 80052be:	0159      	lsls	r1, r3, #5
 80052c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80052c4:	0150      	lsls	r0, r2, #5
 80052c6:	4602      	mov	r2, r0
 80052c8:	460b      	mov	r3, r1
 80052ca:	4621      	mov	r1, r4
 80052cc:	1a51      	subs	r1, r2, r1
 80052ce:	6139      	str	r1, [r7, #16]
 80052d0:	4629      	mov	r1, r5
 80052d2:	eb63 0301 	sbc.w	r3, r3, r1
 80052d6:	617b      	str	r3, [r7, #20]
 80052d8:	f04f 0200 	mov.w	r2, #0
 80052dc:	f04f 0300 	mov.w	r3, #0
 80052e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052e4:	4659      	mov	r1, fp
 80052e6:	018b      	lsls	r3, r1, #6
 80052e8:	4651      	mov	r1, sl
 80052ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80052ee:	4651      	mov	r1, sl
 80052f0:	018a      	lsls	r2, r1, #6
 80052f2:	4651      	mov	r1, sl
 80052f4:	ebb2 0801 	subs.w	r8, r2, r1
 80052f8:	4659      	mov	r1, fp
 80052fa:	eb63 0901 	sbc.w	r9, r3, r1
 80052fe:	f04f 0200 	mov.w	r2, #0
 8005302:	f04f 0300 	mov.w	r3, #0
 8005306:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800530a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800530e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005312:	4690      	mov	r8, r2
 8005314:	4699      	mov	r9, r3
 8005316:	4623      	mov	r3, r4
 8005318:	eb18 0303 	adds.w	r3, r8, r3
 800531c:	60bb      	str	r3, [r7, #8]
 800531e:	462b      	mov	r3, r5
 8005320:	eb49 0303 	adc.w	r3, r9, r3
 8005324:	60fb      	str	r3, [r7, #12]
 8005326:	f04f 0200 	mov.w	r2, #0
 800532a:	f04f 0300 	mov.w	r3, #0
 800532e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005332:	4629      	mov	r1, r5
 8005334:	024b      	lsls	r3, r1, #9
 8005336:	4621      	mov	r1, r4
 8005338:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800533c:	4621      	mov	r1, r4
 800533e:	024a      	lsls	r2, r1, #9
 8005340:	4610      	mov	r0, r2
 8005342:	4619      	mov	r1, r3
 8005344:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005346:	2200      	movs	r2, #0
 8005348:	62bb      	str	r3, [r7, #40]	; 0x28
 800534a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800534c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005350:	f7fb fc62 	bl	8000c18 <__aeabi_uldivmod>
 8005354:	4602      	mov	r2, r0
 8005356:	460b      	mov	r3, r1
 8005358:	4613      	mov	r3, r2
 800535a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800535c:	e058      	b.n	8005410 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800535e:	4b38      	ldr	r3, [pc, #224]	; (8005440 <HAL_RCC_GetSysClockFreq+0x200>)
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	099b      	lsrs	r3, r3, #6
 8005364:	2200      	movs	r2, #0
 8005366:	4618      	mov	r0, r3
 8005368:	4611      	mov	r1, r2
 800536a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800536e:	623b      	str	r3, [r7, #32]
 8005370:	2300      	movs	r3, #0
 8005372:	627b      	str	r3, [r7, #36]	; 0x24
 8005374:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005378:	4642      	mov	r2, r8
 800537a:	464b      	mov	r3, r9
 800537c:	f04f 0000 	mov.w	r0, #0
 8005380:	f04f 0100 	mov.w	r1, #0
 8005384:	0159      	lsls	r1, r3, #5
 8005386:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800538a:	0150      	lsls	r0, r2, #5
 800538c:	4602      	mov	r2, r0
 800538e:	460b      	mov	r3, r1
 8005390:	4641      	mov	r1, r8
 8005392:	ebb2 0a01 	subs.w	sl, r2, r1
 8005396:	4649      	mov	r1, r9
 8005398:	eb63 0b01 	sbc.w	fp, r3, r1
 800539c:	f04f 0200 	mov.w	r2, #0
 80053a0:	f04f 0300 	mov.w	r3, #0
 80053a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80053a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80053ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80053b0:	ebb2 040a 	subs.w	r4, r2, sl
 80053b4:	eb63 050b 	sbc.w	r5, r3, fp
 80053b8:	f04f 0200 	mov.w	r2, #0
 80053bc:	f04f 0300 	mov.w	r3, #0
 80053c0:	00eb      	lsls	r3, r5, #3
 80053c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053c6:	00e2      	lsls	r2, r4, #3
 80053c8:	4614      	mov	r4, r2
 80053ca:	461d      	mov	r5, r3
 80053cc:	4643      	mov	r3, r8
 80053ce:	18e3      	adds	r3, r4, r3
 80053d0:	603b      	str	r3, [r7, #0]
 80053d2:	464b      	mov	r3, r9
 80053d4:	eb45 0303 	adc.w	r3, r5, r3
 80053d8:	607b      	str	r3, [r7, #4]
 80053da:	f04f 0200 	mov.w	r2, #0
 80053de:	f04f 0300 	mov.w	r3, #0
 80053e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80053e6:	4629      	mov	r1, r5
 80053e8:	028b      	lsls	r3, r1, #10
 80053ea:	4621      	mov	r1, r4
 80053ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053f0:	4621      	mov	r1, r4
 80053f2:	028a      	lsls	r2, r1, #10
 80053f4:	4610      	mov	r0, r2
 80053f6:	4619      	mov	r1, r3
 80053f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80053fa:	2200      	movs	r2, #0
 80053fc:	61bb      	str	r3, [r7, #24]
 80053fe:	61fa      	str	r2, [r7, #28]
 8005400:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005404:	f7fb fc08 	bl	8000c18 <__aeabi_uldivmod>
 8005408:	4602      	mov	r2, r0
 800540a:	460b      	mov	r3, r1
 800540c:	4613      	mov	r3, r2
 800540e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005410:	4b0b      	ldr	r3, [pc, #44]	; (8005440 <HAL_RCC_GetSysClockFreq+0x200>)
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	0c1b      	lsrs	r3, r3, #16
 8005416:	f003 0303 	and.w	r3, r3, #3
 800541a:	3301      	adds	r3, #1
 800541c:	005b      	lsls	r3, r3, #1
 800541e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005420:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005422:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005424:	fbb2 f3f3 	udiv	r3, r2, r3
 8005428:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800542a:	e002      	b.n	8005432 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800542c:	4b05      	ldr	r3, [pc, #20]	; (8005444 <HAL_RCC_GetSysClockFreq+0x204>)
 800542e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005430:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005432:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005434:	4618      	mov	r0, r3
 8005436:	3750      	adds	r7, #80	; 0x50
 8005438:	46bd      	mov	sp, r7
 800543a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800543e:	bf00      	nop
 8005440:	40023800 	.word	0x40023800
 8005444:	00f42400 	.word	0x00f42400
 8005448:	007a1200 	.word	0x007a1200

0800544c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800544c:	b480      	push	{r7}
 800544e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005450:	4b03      	ldr	r3, [pc, #12]	; (8005460 <HAL_RCC_GetHCLKFreq+0x14>)
 8005452:	681b      	ldr	r3, [r3, #0]
}
 8005454:	4618      	mov	r0, r3
 8005456:	46bd      	mov	sp, r7
 8005458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545c:	4770      	bx	lr
 800545e:	bf00      	nop
 8005460:	20000004 	.word	0x20000004

08005464 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005468:	f7ff fff0 	bl	800544c <HAL_RCC_GetHCLKFreq>
 800546c:	4602      	mov	r2, r0
 800546e:	4b05      	ldr	r3, [pc, #20]	; (8005484 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	0a9b      	lsrs	r3, r3, #10
 8005474:	f003 0307 	and.w	r3, r3, #7
 8005478:	4903      	ldr	r1, [pc, #12]	; (8005488 <HAL_RCC_GetPCLK1Freq+0x24>)
 800547a:	5ccb      	ldrb	r3, [r1, r3]
 800547c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005480:	4618      	mov	r0, r3
 8005482:	bd80      	pop	{r7, pc}
 8005484:	40023800 	.word	0x40023800
 8005488:	0800db38 	.word	0x0800db38

0800548c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005490:	f7ff ffdc 	bl	800544c <HAL_RCC_GetHCLKFreq>
 8005494:	4602      	mov	r2, r0
 8005496:	4b05      	ldr	r3, [pc, #20]	; (80054ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	0b5b      	lsrs	r3, r3, #13
 800549c:	f003 0307 	and.w	r3, r3, #7
 80054a0:	4903      	ldr	r1, [pc, #12]	; (80054b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054a2:	5ccb      	ldrb	r3, [r1, r3]
 80054a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	bd80      	pop	{r7, pc}
 80054ac:	40023800 	.word	0x40023800
 80054b0:	0800db38 	.word	0x0800db38

080054b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b082      	sub	sp, #8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d101      	bne.n	80054c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e07b      	b.n	80055be <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d108      	bne.n	80054e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054d6:	d009      	beq.n	80054ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	61da      	str	r2, [r3, #28]
 80054de:	e005      	b.n	80054ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d106      	bne.n	800550c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2200      	movs	r2, #0
 8005502:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f7fd fb1e 	bl	8002b48 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2202      	movs	r2, #2
 8005510:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	681a      	ldr	r2, [r3, #0]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005522:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	689b      	ldr	r3, [r3, #8]
 8005530:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005534:	431a      	orrs	r2, r3
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800553e:	431a      	orrs	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	f003 0302 	and.w	r3, r3, #2
 8005548:	431a      	orrs	r2, r3
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	695b      	ldr	r3, [r3, #20]
 800554e:	f003 0301 	and.w	r3, r3, #1
 8005552:	431a      	orrs	r2, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800555c:	431a      	orrs	r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	69db      	ldr	r3, [r3, #28]
 8005562:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005566:	431a      	orrs	r2, r3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005570:	ea42 0103 	orr.w	r1, r2, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005578:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	430a      	orrs	r2, r1
 8005582:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	0c1b      	lsrs	r3, r3, #16
 800558a:	f003 0104 	and.w	r1, r3, #4
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005592:	f003 0210 	and.w	r2, r3, #16
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	430a      	orrs	r2, r1
 800559c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	69da      	ldr	r2, [r3, #28]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2200      	movs	r2, #0
 80055b2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3708      	adds	r7, #8
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}

080055c6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80055c6:	b580      	push	{r7, lr}
 80055c8:	b088      	sub	sp, #32
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	60f8      	str	r0, [r7, #12]
 80055ce:	60b9      	str	r1, [r7, #8]
 80055d0:	603b      	str	r3, [r7, #0]
 80055d2:	4613      	mov	r3, r2
 80055d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80055d6:	2300      	movs	r3, #0
 80055d8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d101      	bne.n	80055e8 <HAL_SPI_Transmit+0x22>
 80055e4:	2302      	movs	r3, #2
 80055e6:	e126      	b.n	8005836 <HAL_SPI_Transmit+0x270>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055f0:	f7fd fdcc 	bl	800318c <HAL_GetTick>
 80055f4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80055f6:	88fb      	ldrh	r3, [r7, #6]
 80055f8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b01      	cmp	r3, #1
 8005604:	d002      	beq.n	800560c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005606:	2302      	movs	r3, #2
 8005608:	77fb      	strb	r3, [r7, #31]
    goto error;
 800560a:	e10b      	b.n	8005824 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d002      	beq.n	8005618 <HAL_SPI_Transmit+0x52>
 8005612:	88fb      	ldrh	r3, [r7, #6]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d102      	bne.n	800561e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005618:	2301      	movs	r3, #1
 800561a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800561c:	e102      	b.n	8005824 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2203      	movs	r2, #3
 8005622:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	68ba      	ldr	r2, [r7, #8]
 8005630:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	88fa      	ldrh	r2, [r7, #6]
 8005636:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	88fa      	ldrh	r2, [r7, #6]
 800563c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2200      	movs	r2, #0
 8005648:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	2200      	movs	r2, #0
 8005654:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005664:	d10f      	bne.n	8005686 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005674:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681a      	ldr	r2, [r3, #0]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005684:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005690:	2b40      	cmp	r3, #64	; 0x40
 8005692:	d007      	beq.n	80056a4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	68db      	ldr	r3, [r3, #12]
 80056a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80056ac:	d14b      	bne.n	8005746 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d002      	beq.n	80056bc <HAL_SPI_Transmit+0xf6>
 80056b6:	8afb      	ldrh	r3, [r7, #22]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d13e      	bne.n	800573a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056c0:	881a      	ldrh	r2, [r3, #0]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056cc:	1c9a      	adds	r2, r3, #2
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	3b01      	subs	r3, #1
 80056da:	b29a      	uxth	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80056e0:	e02b      	b.n	800573a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d112      	bne.n	8005716 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f4:	881a      	ldrh	r2, [r3, #0]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005700:	1c9a      	adds	r2, r3, #2
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800570a:	b29b      	uxth	r3, r3
 800570c:	3b01      	subs	r3, #1
 800570e:	b29a      	uxth	r2, r3
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	86da      	strh	r2, [r3, #54]	; 0x36
 8005714:	e011      	b.n	800573a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005716:	f7fd fd39 	bl	800318c <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	683a      	ldr	r2, [r7, #0]
 8005722:	429a      	cmp	r2, r3
 8005724:	d803      	bhi.n	800572e <HAL_SPI_Transmit+0x168>
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800572c:	d102      	bne.n	8005734 <HAL_SPI_Transmit+0x16e>
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d102      	bne.n	800573a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005734:	2303      	movs	r3, #3
 8005736:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005738:	e074      	b.n	8005824 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800573e:	b29b      	uxth	r3, r3
 8005740:	2b00      	cmp	r3, #0
 8005742:	d1ce      	bne.n	80056e2 <HAL_SPI_Transmit+0x11c>
 8005744:	e04c      	b.n	80057e0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d002      	beq.n	8005754 <HAL_SPI_Transmit+0x18e>
 800574e:	8afb      	ldrh	r3, [r7, #22]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d140      	bne.n	80057d6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	330c      	adds	r3, #12
 800575e:	7812      	ldrb	r2, [r2, #0]
 8005760:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005766:	1c5a      	adds	r2, r3, #1
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005770:	b29b      	uxth	r3, r3
 8005772:	3b01      	subs	r3, #1
 8005774:	b29a      	uxth	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800577a:	e02c      	b.n	80057d6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f003 0302 	and.w	r3, r3, #2
 8005786:	2b02      	cmp	r3, #2
 8005788:	d113      	bne.n	80057b2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	330c      	adds	r3, #12
 8005794:	7812      	ldrb	r2, [r2, #0]
 8005796:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800579c:	1c5a      	adds	r2, r3, #1
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	3b01      	subs	r3, #1
 80057aa:	b29a      	uxth	r2, r3
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	86da      	strh	r2, [r3, #54]	; 0x36
 80057b0:	e011      	b.n	80057d6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057b2:	f7fd fceb 	bl	800318c <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	683a      	ldr	r2, [r7, #0]
 80057be:	429a      	cmp	r2, r3
 80057c0:	d803      	bhi.n	80057ca <HAL_SPI_Transmit+0x204>
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80057c8:	d102      	bne.n	80057d0 <HAL_SPI_Transmit+0x20a>
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d102      	bne.n	80057d6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80057d0:	2303      	movs	r3, #3
 80057d2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80057d4:	e026      	b.n	8005824 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057da:	b29b      	uxth	r3, r3
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1cd      	bne.n	800577c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057e0:	69ba      	ldr	r2, [r7, #24]
 80057e2:	6839      	ldr	r1, [r7, #0]
 80057e4:	68f8      	ldr	r0, [r7, #12]
 80057e6:	f000 fbcb 	bl	8005f80 <SPI_EndRxTxTransaction>
 80057ea:	4603      	mov	r3, r0
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d002      	beq.n	80057f6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2220      	movs	r2, #32
 80057f4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10a      	bne.n	8005814 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80057fe:	2300      	movs	r3, #0
 8005800:	613b      	str	r3, [r7, #16]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	613b      	str	r3, [r7, #16]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	613b      	str	r3, [r7, #16]
 8005812:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005818:	2b00      	cmp	r3, #0
 800581a:	d002      	beq.n	8005822 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	77fb      	strb	r3, [r7, #31]
 8005820:	e000      	b.n	8005824 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005822:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005834:	7ffb      	ldrb	r3, [r7, #31]
}
 8005836:	4618      	mov	r0, r3
 8005838:	3720      	adds	r7, #32
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800583e:	b580      	push	{r7, lr}
 8005840:	b088      	sub	sp, #32
 8005842:	af02      	add	r7, sp, #8
 8005844:	60f8      	str	r0, [r7, #12]
 8005846:	60b9      	str	r1, [r7, #8]
 8005848:	603b      	str	r3, [r7, #0]
 800584a:	4613      	mov	r3, r2
 800584c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800584e:	2300      	movs	r3, #0
 8005850:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800585a:	d112      	bne.n	8005882 <HAL_SPI_Receive+0x44>
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10e      	bne.n	8005882 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2204      	movs	r2, #4
 8005868:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800586c:	88fa      	ldrh	r2, [r7, #6]
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	9300      	str	r3, [sp, #0]
 8005872:	4613      	mov	r3, r2
 8005874:	68ba      	ldr	r2, [r7, #8]
 8005876:	68b9      	ldr	r1, [r7, #8]
 8005878:	68f8      	ldr	r0, [r7, #12]
 800587a:	f000 f8f1 	bl	8005a60 <HAL_SPI_TransmitReceive>
 800587e:	4603      	mov	r3, r0
 8005880:	e0ea      	b.n	8005a58 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005888:	2b01      	cmp	r3, #1
 800588a:	d101      	bne.n	8005890 <HAL_SPI_Receive+0x52>
 800588c:	2302      	movs	r3, #2
 800588e:	e0e3      	b.n	8005a58 <HAL_SPI_Receive+0x21a>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005898:	f7fd fc78 	bl	800318c <HAL_GetTick>
 800589c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d002      	beq.n	80058b0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80058aa:	2302      	movs	r3, #2
 80058ac:	75fb      	strb	r3, [r7, #23]
    goto error;
 80058ae:	e0ca      	b.n	8005a46 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d002      	beq.n	80058bc <HAL_SPI_Receive+0x7e>
 80058b6:	88fb      	ldrh	r3, [r7, #6]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d102      	bne.n	80058c2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	75fb      	strb	r3, [r7, #23]
    goto error;
 80058c0:	e0c1      	b.n	8005a46 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2204      	movs	r2, #4
 80058c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2200      	movs	r2, #0
 80058ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	68ba      	ldr	r2, [r7, #8]
 80058d4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	88fa      	ldrh	r2, [r7, #6]
 80058da:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	88fa      	ldrh	r2, [r7, #6]
 80058e0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2200      	movs	r2, #0
 80058e6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2200      	movs	r2, #0
 80058ec:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2200      	movs	r2, #0
 80058fe:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005908:	d10f      	bne.n	800592a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681a      	ldr	r2, [r3, #0]
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005918:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005928:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005934:	2b40      	cmp	r3, #64	; 0x40
 8005936:	d007      	beq.n	8005948 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005946:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d162      	bne.n	8005a16 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005950:	e02e      	b.n	80059b0 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f003 0301 	and.w	r3, r3, #1
 800595c:	2b01      	cmp	r3, #1
 800595e:	d115      	bne.n	800598c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f103 020c 	add.w	r2, r3, #12
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800596c:	7812      	ldrb	r2, [r2, #0]
 800596e:	b2d2      	uxtb	r2, r2
 8005970:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005976:	1c5a      	adds	r2, r3, #1
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005980:	b29b      	uxth	r3, r3
 8005982:	3b01      	subs	r3, #1
 8005984:	b29a      	uxth	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	87da      	strh	r2, [r3, #62]	; 0x3e
 800598a:	e011      	b.n	80059b0 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800598c:	f7fd fbfe 	bl	800318c <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	683a      	ldr	r2, [r7, #0]
 8005998:	429a      	cmp	r2, r3
 800599a:	d803      	bhi.n	80059a4 <HAL_SPI_Receive+0x166>
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059a2:	d102      	bne.n	80059aa <HAL_SPI_Receive+0x16c>
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d102      	bne.n	80059b0 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	75fb      	strb	r3, [r7, #23]
          goto error;
 80059ae:	e04a      	b.n	8005a46 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d1cb      	bne.n	8005952 <HAL_SPI_Receive+0x114>
 80059ba:	e031      	b.n	8005a20 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f003 0301 	and.w	r3, r3, #1
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	d113      	bne.n	80059f2 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68da      	ldr	r2, [r3, #12]
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059d4:	b292      	uxth	r2, r2
 80059d6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059dc:	1c9a      	adds	r2, r3, #2
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059e6:	b29b      	uxth	r3, r3
 80059e8:	3b01      	subs	r3, #1
 80059ea:	b29a      	uxth	r2, r3
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	87da      	strh	r2, [r3, #62]	; 0x3e
 80059f0:	e011      	b.n	8005a16 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059f2:	f7fd fbcb 	bl	800318c <HAL_GetTick>
 80059f6:	4602      	mov	r2, r0
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	1ad3      	subs	r3, r2, r3
 80059fc:	683a      	ldr	r2, [r7, #0]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d803      	bhi.n	8005a0a <HAL_SPI_Receive+0x1cc>
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a08:	d102      	bne.n	8005a10 <HAL_SPI_Receive+0x1d2>
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d102      	bne.n	8005a16 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005a14:	e017      	b.n	8005a46 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1cd      	bne.n	80059bc <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a20:	693a      	ldr	r2, [r7, #16]
 8005a22:	6839      	ldr	r1, [r7, #0]
 8005a24:	68f8      	ldr	r0, [r7, #12]
 8005a26:	f000 fa45 	bl	8005eb4 <SPI_EndRxTransaction>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d002      	beq.n	8005a36 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2220      	movs	r2, #32
 8005a34:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d002      	beq.n	8005a44 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	75fb      	strb	r3, [r7, #23]
 8005a42:	e000      	b.n	8005a46 <HAL_SPI_Receive+0x208>
  }

error :
 8005a44:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2201      	movs	r2, #1
 8005a4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2200      	movs	r2, #0
 8005a52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005a56:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3718      	adds	r7, #24
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}

08005a60 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b08c      	sub	sp, #48	; 0x30
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]
 8005a6c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005a72:	2300      	movs	r3, #0
 8005a74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d101      	bne.n	8005a86 <HAL_SPI_TransmitReceive+0x26>
 8005a82:	2302      	movs	r3, #2
 8005a84:	e18a      	b.n	8005d9c <HAL_SPI_TransmitReceive+0x33c>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a8e:	f7fd fb7d 	bl	800318c <HAL_GetTick>
 8005a92:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005aa4:	887b      	ldrh	r3, [r7, #2]
 8005aa6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005aa8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d00f      	beq.n	8005ad0 <HAL_SPI_TransmitReceive+0x70>
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ab6:	d107      	bne.n	8005ac8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d103      	bne.n	8005ac8 <HAL_SPI_TransmitReceive+0x68>
 8005ac0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005ac4:	2b04      	cmp	r3, #4
 8005ac6:	d003      	beq.n	8005ad0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005ac8:	2302      	movs	r3, #2
 8005aca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005ace:	e15b      	b.n	8005d88 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d005      	beq.n	8005ae2 <HAL_SPI_TransmitReceive+0x82>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d002      	beq.n	8005ae2 <HAL_SPI_TransmitReceive+0x82>
 8005adc:	887b      	ldrh	r3, [r7, #2]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d103      	bne.n	8005aea <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005ae8:	e14e      	b.n	8005d88 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005af0:	b2db      	uxtb	r3, r3
 8005af2:	2b04      	cmp	r3, #4
 8005af4:	d003      	beq.n	8005afe <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2205      	movs	r2, #5
 8005afa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	887a      	ldrh	r2, [r7, #2]
 8005b0e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	887a      	ldrh	r2, [r7, #2]
 8005b14:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	68ba      	ldr	r2, [r7, #8]
 8005b1a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	887a      	ldrh	r2, [r7, #2]
 8005b20:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	887a      	ldrh	r2, [r7, #2]
 8005b26:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b3e:	2b40      	cmp	r3, #64	; 0x40
 8005b40:	d007      	beq.n	8005b52 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005b50:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b5a:	d178      	bne.n	8005c4e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d002      	beq.n	8005b6a <HAL_SPI_TransmitReceive+0x10a>
 8005b64:	8b7b      	ldrh	r3, [r7, #26]
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d166      	bne.n	8005c38 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b6e:	881a      	ldrh	r2, [r3, #0]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b7a:	1c9a      	adds	r2, r3, #2
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	3b01      	subs	r3, #1
 8005b88:	b29a      	uxth	r2, r3
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b8e:	e053      	b.n	8005c38 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 0302 	and.w	r3, r3, #2
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d11b      	bne.n	8005bd6 <HAL_SPI_TransmitReceive+0x176>
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d016      	beq.n	8005bd6 <HAL_SPI_TransmitReceive+0x176>
 8005ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	d113      	bne.n	8005bd6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb2:	881a      	ldrh	r2, [r3, #0]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bbe:	1c9a      	adds	r2, r3, #2
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	b29a      	uxth	r2, r3
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	f003 0301 	and.w	r3, r3, #1
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d119      	bne.n	8005c18 <HAL_SPI_TransmitReceive+0x1b8>
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d014      	beq.n	8005c18 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	68da      	ldr	r2, [r3, #12]
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bf8:	b292      	uxth	r2, r2
 8005bfa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c00:	1c9a      	adds	r2, r3, #2
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	3b01      	subs	r3, #1
 8005c0e:	b29a      	uxth	r2, r3
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005c14:	2301      	movs	r3, #1
 8005c16:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005c18:	f7fd fab8 	bl	800318c <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d807      	bhi.n	8005c38 <HAL_SPI_TransmitReceive+0x1d8>
 8005c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c2e:	d003      	beq.n	8005c38 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005c30:	2303      	movs	r3, #3
 8005c32:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005c36:	e0a7      	b.n	8005d88 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d1a6      	bne.n	8005b90 <HAL_SPI_TransmitReceive+0x130>
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c46:	b29b      	uxth	r3, r3
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1a1      	bne.n	8005b90 <HAL_SPI_TransmitReceive+0x130>
 8005c4c:	e07c      	b.n	8005d48 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d002      	beq.n	8005c5c <HAL_SPI_TransmitReceive+0x1fc>
 8005c56:	8b7b      	ldrh	r3, [r7, #26]
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d16b      	bne.n	8005d34 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	330c      	adds	r3, #12
 8005c66:	7812      	ldrb	r2, [r2, #0]
 8005c68:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c6e:	1c5a      	adds	r2, r3, #1
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	3b01      	subs	r3, #1
 8005c7c:	b29a      	uxth	r2, r3
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c82:	e057      	b.n	8005d34 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	f003 0302 	and.w	r3, r3, #2
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d11c      	bne.n	8005ccc <HAL_SPI_TransmitReceive+0x26c>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c96:	b29b      	uxth	r3, r3
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d017      	beq.n	8005ccc <HAL_SPI_TransmitReceive+0x26c>
 8005c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d114      	bne.n	8005ccc <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	330c      	adds	r3, #12
 8005cac:	7812      	ldrb	r2, [r2, #0]
 8005cae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb4:	1c5a      	adds	r2, r3, #1
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	b29a      	uxth	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f003 0301 	and.w	r3, r3, #1
 8005cd6:	2b01      	cmp	r3, #1
 8005cd8:	d119      	bne.n	8005d0e <HAL_SPI_TransmitReceive+0x2ae>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d014      	beq.n	8005d0e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68da      	ldr	r2, [r3, #12]
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cee:	b2d2      	uxtb	r2, r2
 8005cf0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cf6:	1c5a      	adds	r2, r3, #1
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	3b01      	subs	r3, #1
 8005d04:	b29a      	uxth	r2, r3
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005d0e:	f7fd fa3d 	bl	800318c <HAL_GetTick>
 8005d12:	4602      	mov	r2, r0
 8005d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d803      	bhi.n	8005d26 <HAL_SPI_TransmitReceive+0x2c6>
 8005d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d24:	d102      	bne.n	8005d2c <HAL_SPI_TransmitReceive+0x2cc>
 8005d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d103      	bne.n	8005d34 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8005d2c:	2303      	movs	r3, #3
 8005d2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005d32:	e029      	b.n	8005d88 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d1a2      	bne.n	8005c84 <HAL_SPI_TransmitReceive+0x224>
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d19d      	bne.n	8005c84 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d4a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f000 f917 	bl	8005f80 <SPI_EndRxTxTransaction>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d006      	beq.n	8005d66 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2220      	movs	r2, #32
 8005d62:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005d64:	e010      	b.n	8005d88 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d10b      	bne.n	8005d86 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d6e:	2300      	movs	r3, #0
 8005d70:	617b      	str	r3, [r7, #20]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68db      	ldr	r3, [r3, #12]
 8005d78:	617b      	str	r3, [r7, #20]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	617b      	str	r3, [r7, #20]
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	e000      	b.n	8005d88 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8005d86:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005d98:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3730      	adds	r7, #48	; 0x30
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}

08005da4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b088      	sub	sp, #32
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	603b      	str	r3, [r7, #0]
 8005db0:	4613      	mov	r3, r2
 8005db2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005db4:	f7fd f9ea 	bl	800318c <HAL_GetTick>
 8005db8:	4602      	mov	r2, r0
 8005dba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dbc:	1a9b      	subs	r3, r3, r2
 8005dbe:	683a      	ldr	r2, [r7, #0]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005dc4:	f7fd f9e2 	bl	800318c <HAL_GetTick>
 8005dc8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005dca:	4b39      	ldr	r3, [pc, #228]	; (8005eb0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	015b      	lsls	r3, r3, #5
 8005dd0:	0d1b      	lsrs	r3, r3, #20
 8005dd2:	69fa      	ldr	r2, [r7, #28]
 8005dd4:	fb02 f303 	mul.w	r3, r2, r3
 8005dd8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005dda:	e054      	b.n	8005e86 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005de2:	d050      	beq.n	8005e86 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005de4:	f7fd f9d2 	bl	800318c <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	69bb      	ldr	r3, [r7, #24]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	69fa      	ldr	r2, [r7, #28]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d902      	bls.n	8005dfa <SPI_WaitFlagStateUntilTimeout+0x56>
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d13d      	bne.n	8005e76 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005e08:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e12:	d111      	bne.n	8005e38 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e1c:	d004      	beq.n	8005e28 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e26:	d107      	bne.n	8005e38 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e36:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e40:	d10f      	bne.n	8005e62 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e50:	601a      	str	r2, [r3, #0]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005e60:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2201      	movs	r2, #1
 8005e66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e017      	b.n	8005ea6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d101      	bne.n	8005e80 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	3b01      	subs	r3, #1
 8005e84:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	689a      	ldr	r2, [r3, #8]
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	4013      	ands	r3, r2
 8005e90:	68ba      	ldr	r2, [r7, #8]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	bf0c      	ite	eq
 8005e96:	2301      	moveq	r3, #1
 8005e98:	2300      	movne	r3, #0
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	79fb      	ldrb	r3, [r7, #7]
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d19b      	bne.n	8005ddc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3720      	adds	r7, #32
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	20000004 	.word	0x20000004

08005eb4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b086      	sub	sp, #24
 8005eb8:	af02      	add	r7, sp, #8
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ec8:	d111      	bne.n	8005eee <SPI_EndRxTransaction+0x3a>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ed2:	d004      	beq.n	8005ede <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005edc:	d107      	bne.n	8005eee <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eec:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ef6:	d12a      	bne.n	8005f4e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f00:	d012      	beq.n	8005f28 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	9300      	str	r3, [sp, #0]
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	2180      	movs	r1, #128	; 0x80
 8005f0c:	68f8      	ldr	r0, [r7, #12]
 8005f0e:	f7ff ff49 	bl	8005da4 <SPI_WaitFlagStateUntilTimeout>
 8005f12:	4603      	mov	r3, r0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d02d      	beq.n	8005f74 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f1c:	f043 0220 	orr.w	r2, r3, #32
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	e026      	b.n	8005f76 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	9300      	str	r3, [sp, #0]
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	2101      	movs	r1, #1
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f7ff ff36 	bl	8005da4 <SPI_WaitFlagStateUntilTimeout>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d01a      	beq.n	8005f74 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f42:	f043 0220 	orr.w	r2, r3, #32
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	e013      	b.n	8005f76 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	2200      	movs	r2, #0
 8005f56:	2101      	movs	r1, #1
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f7ff ff23 	bl	8005da4 <SPI_WaitFlagStateUntilTimeout>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d007      	beq.n	8005f74 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f68:	f043 0220 	orr.w	r2, r3, #32
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005f70:	2303      	movs	r3, #3
 8005f72:	e000      	b.n	8005f76 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005f74:	2300      	movs	r3, #0
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
	...

08005f80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b088      	sub	sp, #32
 8005f84:	af02      	add	r7, sp, #8
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005f8c:	4b1b      	ldr	r3, [pc, #108]	; (8005ffc <SPI_EndRxTxTransaction+0x7c>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a1b      	ldr	r2, [pc, #108]	; (8006000 <SPI_EndRxTxTransaction+0x80>)
 8005f92:	fba2 2303 	umull	r2, r3, r2, r3
 8005f96:	0d5b      	lsrs	r3, r3, #21
 8005f98:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005f9c:	fb02 f303 	mul.w	r3, r2, r3
 8005fa0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005faa:	d112      	bne.n	8005fd2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	2180      	movs	r1, #128	; 0x80
 8005fb6:	68f8      	ldr	r0, [r7, #12]
 8005fb8:	f7ff fef4 	bl	8005da4 <SPI_WaitFlagStateUntilTimeout>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d016      	beq.n	8005ff0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fc6:	f043 0220 	orr.w	r2, r3, #32
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	e00f      	b.n	8005ff2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d00a      	beq.n	8005fee <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fe8:	2b80      	cmp	r3, #128	; 0x80
 8005fea:	d0f2      	beq.n	8005fd2 <SPI_EndRxTxTransaction+0x52>
 8005fec:	e000      	b.n	8005ff0 <SPI_EndRxTxTransaction+0x70>
        break;
 8005fee:	bf00      	nop
  }

  return HAL_OK;
 8005ff0:	2300      	movs	r3, #0
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3718      	adds	r7, #24
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	20000004 	.word	0x20000004
 8006000:	165e9f81 	.word	0x165e9f81

08006004 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d101      	bne.n	8006016 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
 8006014:	e041      	b.n	800609a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800601c:	b2db      	uxtb	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d106      	bne.n	8006030 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f7fc fe60 	bl	8002cf0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2202      	movs	r2, #2
 8006034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	3304      	adds	r3, #4
 8006040:	4619      	mov	r1, r3
 8006042:	4610      	mov	r0, r2
 8006044:	f000 fa92 	bl	800656c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006098:	2300      	movs	r3, #0
}
 800609a:	4618      	mov	r0, r3
 800609c:	3708      	adds	r7, #8
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
	...

080060a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b085      	sub	sp, #20
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	d001      	beq.n	80060bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e044      	b.n	8006146 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2202      	movs	r2, #2
 80060c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68da      	ldr	r2, [r3, #12]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f042 0201 	orr.w	r2, r2, #1
 80060d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a1e      	ldr	r2, [pc, #120]	; (8006154 <HAL_TIM_Base_Start_IT+0xb0>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d018      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0x6c>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060e6:	d013      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0x6c>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a1a      	ldr	r2, [pc, #104]	; (8006158 <HAL_TIM_Base_Start_IT+0xb4>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d00e      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0x6c>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a19      	ldr	r2, [pc, #100]	; (800615c <HAL_TIM_Base_Start_IT+0xb8>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d009      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0x6c>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a17      	ldr	r2, [pc, #92]	; (8006160 <HAL_TIM_Base_Start_IT+0xbc>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d004      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0x6c>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a16      	ldr	r2, [pc, #88]	; (8006164 <HAL_TIM_Base_Start_IT+0xc0>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d111      	bne.n	8006134 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f003 0307 	and.w	r3, r3, #7
 800611a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2b06      	cmp	r3, #6
 8006120:	d010      	beq.n	8006144 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f042 0201 	orr.w	r2, r2, #1
 8006130:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006132:	e007      	b.n	8006144 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	681a      	ldr	r2, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f042 0201 	orr.w	r2, r2, #1
 8006142:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006144:	2300      	movs	r3, #0
}
 8006146:	4618      	mov	r0, r3
 8006148:	3714      	adds	r7, #20
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop
 8006154:	40010000 	.word	0x40010000
 8006158:	40000400 	.word	0x40000400
 800615c:	40000800 	.word	0x40000800
 8006160:	40000c00 	.word	0x40000c00
 8006164:	40014000 	.word	0x40014000

08006168 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b082      	sub	sp, #8
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	691b      	ldr	r3, [r3, #16]
 8006176:	f003 0302 	and.w	r3, r3, #2
 800617a:	2b02      	cmp	r3, #2
 800617c:	d122      	bne.n	80061c4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	f003 0302 	and.w	r3, r3, #2
 8006188:	2b02      	cmp	r3, #2
 800618a:	d11b      	bne.n	80061c4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f06f 0202 	mvn.w	r2, #2
 8006194:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2201      	movs	r2, #1
 800619a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	699b      	ldr	r3, [r3, #24]
 80061a2:	f003 0303 	and.w	r3, r3, #3
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d003      	beq.n	80061b2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f000 f9bf 	bl	800652e <HAL_TIM_IC_CaptureCallback>
 80061b0:	e005      	b.n	80061be <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 f9b1 	bl	800651a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 f9c2 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	691b      	ldr	r3, [r3, #16]
 80061ca:	f003 0304 	and.w	r3, r3, #4
 80061ce:	2b04      	cmp	r3, #4
 80061d0:	d122      	bne.n	8006218 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	f003 0304 	and.w	r3, r3, #4
 80061dc:	2b04      	cmp	r3, #4
 80061de:	d11b      	bne.n	8006218 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f06f 0204 	mvn.w	r2, #4
 80061e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2202      	movs	r2, #2
 80061ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	699b      	ldr	r3, [r3, #24]
 80061f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d003      	beq.n	8006206 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 f995 	bl	800652e <HAL_TIM_IC_CaptureCallback>
 8006204:	e005      	b.n	8006212 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 f987 	bl	800651a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f000 f998 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	f003 0308 	and.w	r3, r3, #8
 8006222:	2b08      	cmp	r3, #8
 8006224:	d122      	bne.n	800626c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	68db      	ldr	r3, [r3, #12]
 800622c:	f003 0308 	and.w	r3, r3, #8
 8006230:	2b08      	cmp	r3, #8
 8006232:	d11b      	bne.n	800626c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f06f 0208 	mvn.w	r2, #8
 800623c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2204      	movs	r2, #4
 8006242:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	69db      	ldr	r3, [r3, #28]
 800624a:	f003 0303 	and.w	r3, r3, #3
 800624e:	2b00      	cmp	r3, #0
 8006250:	d003      	beq.n	800625a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f96b 	bl	800652e <HAL_TIM_IC_CaptureCallback>
 8006258:	e005      	b.n	8006266 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f95d 	bl	800651a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f000 f96e 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	f003 0310 	and.w	r3, r3, #16
 8006276:	2b10      	cmp	r3, #16
 8006278:	d122      	bne.n	80062c0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	f003 0310 	and.w	r3, r3, #16
 8006284:	2b10      	cmp	r3, #16
 8006286:	d11b      	bne.n	80062c0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f06f 0210 	mvn.w	r2, #16
 8006290:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2208      	movs	r2, #8
 8006296:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	69db      	ldr	r3, [r3, #28]
 800629e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d003      	beq.n	80062ae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f000 f941 	bl	800652e <HAL_TIM_IC_CaptureCallback>
 80062ac:	e005      	b.n	80062ba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f000 f933 	bl	800651a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062b4:	6878      	ldr	r0, [r7, #4]
 80062b6:	f000 f944 	bl	8006542 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	691b      	ldr	r3, [r3, #16]
 80062c6:	f003 0301 	and.w	r3, r3, #1
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d10e      	bne.n	80062ec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	68db      	ldr	r3, [r3, #12]
 80062d4:	f003 0301 	and.w	r3, r3, #1
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d107      	bne.n	80062ec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f06f 0201 	mvn.w	r2, #1
 80062e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 f90d 	bl	8006506 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	691b      	ldr	r3, [r3, #16]
 80062f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062f6:	2b80      	cmp	r3, #128	; 0x80
 80062f8:	d10e      	bne.n	8006318 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006304:	2b80      	cmp	r3, #128	; 0x80
 8006306:	d107      	bne.n	8006318 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006310:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f000 fabc 	bl	8006890 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	691b      	ldr	r3, [r3, #16]
 800631e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006322:	2b40      	cmp	r3, #64	; 0x40
 8006324:	d10e      	bne.n	8006344 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006330:	2b40      	cmp	r3, #64	; 0x40
 8006332:	d107      	bne.n	8006344 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800633c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800633e:	6878      	ldr	r0, [r7, #4]
 8006340:	f000 f909 	bl	8006556 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	691b      	ldr	r3, [r3, #16]
 800634a:	f003 0320 	and.w	r3, r3, #32
 800634e:	2b20      	cmp	r3, #32
 8006350:	d10e      	bne.n	8006370 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	f003 0320 	and.w	r3, r3, #32
 800635c:	2b20      	cmp	r3, #32
 800635e:	d107      	bne.n	8006370 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f06f 0220 	mvn.w	r2, #32
 8006368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800636a:	6878      	ldr	r0, [r7, #4]
 800636c:	f000 fa86 	bl	800687c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006370:	bf00      	nop
 8006372:	3708      	adds	r7, #8
 8006374:	46bd      	mov	sp, r7
 8006376:	bd80      	pop	{r7, pc}

08006378 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006382:	2300      	movs	r3, #0
 8006384:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800638c:	2b01      	cmp	r3, #1
 800638e:	d101      	bne.n	8006394 <HAL_TIM_ConfigClockSource+0x1c>
 8006390:	2302      	movs	r3, #2
 8006392:	e0b4      	b.n	80064fe <HAL_TIM_ConfigClockSource+0x186>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2202      	movs	r2, #2
 80063a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80063b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063ba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68ba      	ldr	r2, [r7, #8]
 80063c2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063cc:	d03e      	beq.n	800644c <HAL_TIM_ConfigClockSource+0xd4>
 80063ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063d2:	f200 8087 	bhi.w	80064e4 <HAL_TIM_ConfigClockSource+0x16c>
 80063d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063da:	f000 8086 	beq.w	80064ea <HAL_TIM_ConfigClockSource+0x172>
 80063de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063e2:	d87f      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x16c>
 80063e4:	2b70      	cmp	r3, #112	; 0x70
 80063e6:	d01a      	beq.n	800641e <HAL_TIM_ConfigClockSource+0xa6>
 80063e8:	2b70      	cmp	r3, #112	; 0x70
 80063ea:	d87b      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x16c>
 80063ec:	2b60      	cmp	r3, #96	; 0x60
 80063ee:	d050      	beq.n	8006492 <HAL_TIM_ConfigClockSource+0x11a>
 80063f0:	2b60      	cmp	r3, #96	; 0x60
 80063f2:	d877      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x16c>
 80063f4:	2b50      	cmp	r3, #80	; 0x50
 80063f6:	d03c      	beq.n	8006472 <HAL_TIM_ConfigClockSource+0xfa>
 80063f8:	2b50      	cmp	r3, #80	; 0x50
 80063fa:	d873      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x16c>
 80063fc:	2b40      	cmp	r3, #64	; 0x40
 80063fe:	d058      	beq.n	80064b2 <HAL_TIM_ConfigClockSource+0x13a>
 8006400:	2b40      	cmp	r3, #64	; 0x40
 8006402:	d86f      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006404:	2b30      	cmp	r3, #48	; 0x30
 8006406:	d064      	beq.n	80064d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006408:	2b30      	cmp	r3, #48	; 0x30
 800640a:	d86b      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x16c>
 800640c:	2b20      	cmp	r3, #32
 800640e:	d060      	beq.n	80064d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006410:	2b20      	cmp	r3, #32
 8006412:	d867      	bhi.n	80064e4 <HAL_TIM_ConfigClockSource+0x16c>
 8006414:	2b00      	cmp	r3, #0
 8006416:	d05c      	beq.n	80064d2 <HAL_TIM_ConfigClockSource+0x15a>
 8006418:	2b10      	cmp	r3, #16
 800641a:	d05a      	beq.n	80064d2 <HAL_TIM_ConfigClockSource+0x15a>
 800641c:	e062      	b.n	80064e4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6818      	ldr	r0, [r3, #0]
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	6899      	ldr	r1, [r3, #8]
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	685a      	ldr	r2, [r3, #4]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	68db      	ldr	r3, [r3, #12]
 800642e:	f000 f997 	bl	8006760 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006440:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	68ba      	ldr	r2, [r7, #8]
 8006448:	609a      	str	r2, [r3, #8]
      break;
 800644a:	e04f      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6818      	ldr	r0, [r3, #0]
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	6899      	ldr	r1, [r3, #8]
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	685a      	ldr	r2, [r3, #4]
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	f000 f980 	bl	8006760 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	689a      	ldr	r2, [r3, #8]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800646e:	609a      	str	r2, [r3, #8]
      break;
 8006470:	e03c      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6818      	ldr	r0, [r3, #0]
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	6859      	ldr	r1, [r3, #4]
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	461a      	mov	r2, r3
 8006480:	f000 f8f4 	bl	800666c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	2150      	movs	r1, #80	; 0x50
 800648a:	4618      	mov	r0, r3
 800648c:	f000 f94d 	bl	800672a <TIM_ITRx_SetConfig>
      break;
 8006490:	e02c      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6818      	ldr	r0, [r3, #0]
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	6859      	ldr	r1, [r3, #4]
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	461a      	mov	r2, r3
 80064a0:	f000 f913 	bl	80066ca <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	2160      	movs	r1, #96	; 0x60
 80064aa:	4618      	mov	r0, r3
 80064ac:	f000 f93d 	bl	800672a <TIM_ITRx_SetConfig>
      break;
 80064b0:	e01c      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6818      	ldr	r0, [r3, #0]
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	6859      	ldr	r1, [r3, #4]
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	461a      	mov	r2, r3
 80064c0:	f000 f8d4 	bl	800666c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2140      	movs	r1, #64	; 0x40
 80064ca:	4618      	mov	r0, r3
 80064cc:	f000 f92d 	bl	800672a <TIM_ITRx_SetConfig>
      break;
 80064d0:	e00c      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681a      	ldr	r2, [r3, #0]
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4619      	mov	r1, r3
 80064dc:	4610      	mov	r0, r2
 80064de:	f000 f924 	bl	800672a <TIM_ITRx_SetConfig>
      break;
 80064e2:	e003      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	73fb      	strb	r3, [r7, #15]
      break;
 80064e8:	e000      	b.n	80064ec <HAL_TIM_ConfigClockSource+0x174>
      break;
 80064ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80064fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006506:	b480      	push	{r7}
 8006508:	b083      	sub	sp, #12
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800650e:	bf00      	nop
 8006510:	370c      	adds	r7, #12
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr

0800651a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800651a:	b480      	push	{r7}
 800651c:	b083      	sub	sp, #12
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006522:	bf00      	nop
 8006524:	370c      	adds	r7, #12
 8006526:	46bd      	mov	sp, r7
 8006528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652c:	4770      	bx	lr

0800652e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800652e:	b480      	push	{r7}
 8006530:	b083      	sub	sp, #12
 8006532:	af00      	add	r7, sp, #0
 8006534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006536:	bf00      	nop
 8006538:	370c      	adds	r7, #12
 800653a:	46bd      	mov	sp, r7
 800653c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006540:	4770      	bx	lr

08006542 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006542:	b480      	push	{r7}
 8006544:	b083      	sub	sp, #12
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800654a:	bf00      	nop
 800654c:	370c      	adds	r7, #12
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr

08006556 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006556:	b480      	push	{r7}
 8006558:	b083      	sub	sp, #12
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800655e:	bf00      	nop
 8006560:	370c      	adds	r7, #12
 8006562:	46bd      	mov	sp, r7
 8006564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006568:	4770      	bx	lr
	...

0800656c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800656c:	b480      	push	{r7}
 800656e:	b085      	sub	sp, #20
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a34      	ldr	r2, [pc, #208]	; (8006650 <TIM_Base_SetConfig+0xe4>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d00f      	beq.n	80065a4 <TIM_Base_SetConfig+0x38>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800658a:	d00b      	beq.n	80065a4 <TIM_Base_SetConfig+0x38>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a31      	ldr	r2, [pc, #196]	; (8006654 <TIM_Base_SetConfig+0xe8>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d007      	beq.n	80065a4 <TIM_Base_SetConfig+0x38>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a30      	ldr	r2, [pc, #192]	; (8006658 <TIM_Base_SetConfig+0xec>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d003      	beq.n	80065a4 <TIM_Base_SetConfig+0x38>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	4a2f      	ldr	r2, [pc, #188]	; (800665c <TIM_Base_SetConfig+0xf0>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d108      	bne.n	80065b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a25      	ldr	r2, [pc, #148]	; (8006650 <TIM_Base_SetConfig+0xe4>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d01b      	beq.n	80065f6 <TIM_Base_SetConfig+0x8a>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065c4:	d017      	beq.n	80065f6 <TIM_Base_SetConfig+0x8a>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a22      	ldr	r2, [pc, #136]	; (8006654 <TIM_Base_SetConfig+0xe8>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d013      	beq.n	80065f6 <TIM_Base_SetConfig+0x8a>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a21      	ldr	r2, [pc, #132]	; (8006658 <TIM_Base_SetConfig+0xec>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d00f      	beq.n	80065f6 <TIM_Base_SetConfig+0x8a>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a20      	ldr	r2, [pc, #128]	; (800665c <TIM_Base_SetConfig+0xf0>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d00b      	beq.n	80065f6 <TIM_Base_SetConfig+0x8a>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a1f      	ldr	r2, [pc, #124]	; (8006660 <TIM_Base_SetConfig+0xf4>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d007      	beq.n	80065f6 <TIM_Base_SetConfig+0x8a>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a1e      	ldr	r2, [pc, #120]	; (8006664 <TIM_Base_SetConfig+0xf8>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d003      	beq.n	80065f6 <TIM_Base_SetConfig+0x8a>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a1d      	ldr	r2, [pc, #116]	; (8006668 <TIM_Base_SetConfig+0xfc>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d108      	bne.n	8006608 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	68db      	ldr	r3, [r3, #12]
 8006602:	68fa      	ldr	r2, [r7, #12]
 8006604:	4313      	orrs	r3, r2
 8006606:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	695b      	ldr	r3, [r3, #20]
 8006612:	4313      	orrs	r3, r2
 8006614:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	68fa      	ldr	r2, [r7, #12]
 800661a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	689a      	ldr	r2, [r3, #8]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	681a      	ldr	r2, [r3, #0]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a08      	ldr	r2, [pc, #32]	; (8006650 <TIM_Base_SetConfig+0xe4>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d103      	bne.n	800663c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	691a      	ldr	r2, [r3, #16]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2201      	movs	r2, #1
 8006640:	615a      	str	r2, [r3, #20]
}
 8006642:	bf00      	nop
 8006644:	3714      	adds	r7, #20
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr
 800664e:	bf00      	nop
 8006650:	40010000 	.word	0x40010000
 8006654:	40000400 	.word	0x40000400
 8006658:	40000800 	.word	0x40000800
 800665c:	40000c00 	.word	0x40000c00
 8006660:	40014000 	.word	0x40014000
 8006664:	40014400 	.word	0x40014400
 8006668:	40014800 	.word	0x40014800

0800666c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800666c:	b480      	push	{r7}
 800666e:	b087      	sub	sp, #28
 8006670:	af00      	add	r7, sp, #0
 8006672:	60f8      	str	r0, [r7, #12]
 8006674:	60b9      	str	r1, [r7, #8]
 8006676:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	6a1b      	ldr	r3, [r3, #32]
 800667c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6a1b      	ldr	r3, [r3, #32]
 8006682:	f023 0201 	bic.w	r2, r3, #1
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	699b      	ldr	r3, [r3, #24]
 800668e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006696:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	011b      	lsls	r3, r3, #4
 800669c:	693a      	ldr	r2, [r7, #16]
 800669e:	4313      	orrs	r3, r2
 80066a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	f023 030a 	bic.w	r3, r3, #10
 80066a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80066aa:	697a      	ldr	r2, [r7, #20]
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	693a      	ldr	r2, [r7, #16]
 80066b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	697a      	ldr	r2, [r7, #20]
 80066bc:	621a      	str	r2, [r3, #32]
}
 80066be:	bf00      	nop
 80066c0:	371c      	adds	r7, #28
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr

080066ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066ca:	b480      	push	{r7}
 80066cc:	b087      	sub	sp, #28
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	60f8      	str	r0, [r7, #12]
 80066d2:	60b9      	str	r1, [r7, #8]
 80066d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6a1b      	ldr	r3, [r3, #32]
 80066da:	f023 0210 	bic.w	r2, r3, #16
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	699b      	ldr	r3, [r3, #24]
 80066e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6a1b      	ldr	r3, [r3, #32]
 80066ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066ee:	697b      	ldr	r3, [r7, #20]
 80066f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80066f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	031b      	lsls	r3, r3, #12
 80066fa:	697a      	ldr	r2, [r7, #20]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006706:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	011b      	lsls	r3, r3, #4
 800670c:	693a      	ldr	r2, [r7, #16]
 800670e:	4313      	orrs	r3, r2
 8006710:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	697a      	ldr	r2, [r7, #20]
 8006716:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	621a      	str	r2, [r3, #32]
}
 800671e:	bf00      	nop
 8006720:	371c      	adds	r7, #28
 8006722:	46bd      	mov	sp, r7
 8006724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006728:	4770      	bx	lr

0800672a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800672a:	b480      	push	{r7}
 800672c:	b085      	sub	sp, #20
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
 8006732:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006740:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006742:	683a      	ldr	r2, [r7, #0]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	4313      	orrs	r3, r2
 8006748:	f043 0307 	orr.w	r3, r3, #7
 800674c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	609a      	str	r2, [r3, #8]
}
 8006754:	bf00      	nop
 8006756:	3714      	adds	r7, #20
 8006758:	46bd      	mov	sp, r7
 800675a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675e:	4770      	bx	lr

08006760 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006760:	b480      	push	{r7}
 8006762:	b087      	sub	sp, #28
 8006764:	af00      	add	r7, sp, #0
 8006766:	60f8      	str	r0, [r7, #12]
 8006768:	60b9      	str	r1, [r7, #8]
 800676a:	607a      	str	r2, [r7, #4]
 800676c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800677a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	021a      	lsls	r2, r3, #8
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	431a      	orrs	r2, r3
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	4313      	orrs	r3, r2
 8006788:	697a      	ldr	r2, [r7, #20]
 800678a:	4313      	orrs	r3, r2
 800678c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	697a      	ldr	r2, [r7, #20]
 8006792:	609a      	str	r2, [r3, #8]
}
 8006794:	bf00      	nop
 8006796:	371c      	adds	r7, #28
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b085      	sub	sp, #20
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d101      	bne.n	80067b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80067b4:	2302      	movs	r3, #2
 80067b6:	e050      	b.n	800685a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2202      	movs	r2, #2
 80067c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68fa      	ldr	r2, [r7, #12]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	68fa      	ldr	r2, [r7, #12]
 80067f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a1c      	ldr	r2, [pc, #112]	; (8006868 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d018      	beq.n	800682e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006804:	d013      	beq.n	800682e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a18      	ldr	r2, [pc, #96]	; (800686c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d00e      	beq.n	800682e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a16      	ldr	r2, [pc, #88]	; (8006870 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d009      	beq.n	800682e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4a15      	ldr	r2, [pc, #84]	; (8006874 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d004      	beq.n	800682e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a13      	ldr	r2, [pc, #76]	; (8006878 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d10c      	bne.n	8006848 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006834:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	685b      	ldr	r3, [r3, #4]
 800683a:	68ba      	ldr	r2, [r7, #8]
 800683c:	4313      	orrs	r3, r2
 800683e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	68ba      	ldr	r2, [r7, #8]
 8006846:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006858:	2300      	movs	r3, #0
}
 800685a:	4618      	mov	r0, r3
 800685c:	3714      	adds	r7, #20
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr
 8006866:	bf00      	nop
 8006868:	40010000 	.word	0x40010000
 800686c:	40000400 	.word	0x40000400
 8006870:	40000800 	.word	0x40000800
 8006874:	40000c00 	.word	0x40000c00
 8006878:	40014000 	.word	0x40014000

0800687c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800687c:	b480      	push	{r7}
 800687e:	b083      	sub	sp, #12
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006884:	bf00      	nop
 8006886:	370c      	adds	r7, #12
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr

08006890 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006898:	bf00      	nop
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b082      	sub	sp, #8
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d101      	bne.n	80068b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e03f      	b.n	8006936 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068bc:	b2db      	uxtb	r3, r3
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d106      	bne.n	80068d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f7fc fa36 	bl	8002d3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2224      	movs	r2, #36	; 0x24
 80068d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68da      	ldr	r2, [r3, #12]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80068e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 f929 	bl	8006b40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	691a      	ldr	r2, [r3, #16]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	695a      	ldr	r2, [r3, #20]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800690c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	68da      	ldr	r2, [r3, #12]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800691c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2220      	movs	r2, #32
 8006928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2220      	movs	r2, #32
 8006930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006934:	2300      	movs	r3, #0
}
 8006936:	4618      	mov	r0, r3
 8006938:	3708      	adds	r7, #8
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}

0800693e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800693e:	b580      	push	{r7, lr}
 8006940:	b08a      	sub	sp, #40	; 0x28
 8006942:	af02      	add	r7, sp, #8
 8006944:	60f8      	str	r0, [r7, #12]
 8006946:	60b9      	str	r1, [r7, #8]
 8006948:	603b      	str	r3, [r7, #0]
 800694a:	4613      	mov	r3, r2
 800694c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800694e:	2300      	movs	r3, #0
 8006950:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006958:	b2db      	uxtb	r3, r3
 800695a:	2b20      	cmp	r3, #32
 800695c:	d17c      	bne.n	8006a58 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d002      	beq.n	800696a <HAL_UART_Transmit+0x2c>
 8006964:	88fb      	ldrh	r3, [r7, #6]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d101      	bne.n	800696e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800696a:	2301      	movs	r3, #1
 800696c:	e075      	b.n	8006a5a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006974:	2b01      	cmp	r3, #1
 8006976:	d101      	bne.n	800697c <HAL_UART_Transmit+0x3e>
 8006978:	2302      	movs	r3, #2
 800697a:	e06e      	b.n	8006a5a <HAL_UART_Transmit+0x11c>
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2201      	movs	r2, #1
 8006980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2200      	movs	r2, #0
 8006988:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2221      	movs	r2, #33	; 0x21
 800698e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006992:	f7fc fbfb 	bl	800318c <HAL_GetTick>
 8006996:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	88fa      	ldrh	r2, [r7, #6]
 800699c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	88fa      	ldrh	r2, [r7, #6]
 80069a2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069ac:	d108      	bne.n	80069c0 <HAL_UART_Transmit+0x82>
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d104      	bne.n	80069c0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80069b6:	2300      	movs	r3, #0
 80069b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	61bb      	str	r3, [r7, #24]
 80069be:	e003      	b.n	80069c8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80069c4:	2300      	movs	r3, #0
 80069c6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	2200      	movs	r2, #0
 80069cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80069d0:	e02a      	b.n	8006a28 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	9300      	str	r3, [sp, #0]
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	2200      	movs	r2, #0
 80069da:	2180      	movs	r1, #128	; 0x80
 80069dc:	68f8      	ldr	r0, [r7, #12]
 80069de:	f000 f840 	bl	8006a62 <UART_WaitOnFlagUntilTimeout>
 80069e2:	4603      	mov	r3, r0
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d001      	beq.n	80069ec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80069e8:	2303      	movs	r3, #3
 80069ea:	e036      	b.n	8006a5a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80069ec:	69fb      	ldr	r3, [r7, #28]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d10b      	bne.n	8006a0a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	881b      	ldrh	r3, [r3, #0]
 80069f6:	461a      	mov	r2, r3
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006a02:	69bb      	ldr	r3, [r7, #24]
 8006a04:	3302      	adds	r3, #2
 8006a06:	61bb      	str	r3, [r7, #24]
 8006a08:	e007      	b.n	8006a1a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	781a      	ldrb	r2, [r3, #0]
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	3301      	adds	r3, #1
 8006a18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	3b01      	subs	r3, #1
 8006a22:	b29a      	uxth	r2, r3
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d1cf      	bne.n	80069d2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	9300      	str	r3, [sp, #0]
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	2140      	movs	r1, #64	; 0x40
 8006a3c:	68f8      	ldr	r0, [r7, #12]
 8006a3e:	f000 f810 	bl	8006a62 <UART_WaitOnFlagUntilTimeout>
 8006a42:	4603      	mov	r3, r0
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d001      	beq.n	8006a4c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006a48:	2303      	movs	r3, #3
 8006a4a:	e006      	b.n	8006a5a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2220      	movs	r2, #32
 8006a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006a54:	2300      	movs	r3, #0
 8006a56:	e000      	b.n	8006a5a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006a58:	2302      	movs	r3, #2
  }
}
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	3720      	adds	r7, #32
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}

08006a62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006a62:	b580      	push	{r7, lr}
 8006a64:	b090      	sub	sp, #64	; 0x40
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	60f8      	str	r0, [r7, #12]
 8006a6a:	60b9      	str	r1, [r7, #8]
 8006a6c:	603b      	str	r3, [r7, #0]
 8006a6e:	4613      	mov	r3, r2
 8006a70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a72:	e050      	b.n	8006b16 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a7a:	d04c      	beq.n	8006b16 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006a7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d007      	beq.n	8006a92 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a82:	f7fc fb83 	bl	800318c <HAL_GetTick>
 8006a86:	4602      	mov	r2, r0
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	1ad3      	subs	r3, r2, r3
 8006a8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d241      	bcs.n	8006b16 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	330c      	adds	r3, #12
 8006a98:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a9c:	e853 3f00 	ldrex	r3, [r3]
 8006aa0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	330c      	adds	r3, #12
 8006ab0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006ab2:	637a      	str	r2, [r7, #52]	; 0x34
 8006ab4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006ab8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006aba:	e841 2300 	strex	r3, r2, [r1]
 8006abe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d1e5      	bne.n	8006a92 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	3314      	adds	r3, #20
 8006acc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ace:	697b      	ldr	r3, [r7, #20]
 8006ad0:	e853 3f00 	ldrex	r3, [r3]
 8006ad4:	613b      	str	r3, [r7, #16]
   return(result);
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	f023 0301 	bic.w	r3, r3, #1
 8006adc:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	3314      	adds	r3, #20
 8006ae4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006ae6:	623a      	str	r2, [r7, #32]
 8006ae8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aea:	69f9      	ldr	r1, [r7, #28]
 8006aec:	6a3a      	ldr	r2, [r7, #32]
 8006aee:	e841 2300 	strex	r3, r2, [r1]
 8006af2:	61bb      	str	r3, [r7, #24]
   return(result);
 8006af4:	69bb      	ldr	r3, [r7, #24]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d1e5      	bne.n	8006ac6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2220      	movs	r2, #32
 8006afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2220      	movs	r2, #32
 8006b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006b12:	2303      	movs	r3, #3
 8006b14:	e00f      	b.n	8006b36 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	4013      	ands	r3, r2
 8006b20:	68ba      	ldr	r2, [r7, #8]
 8006b22:	429a      	cmp	r2, r3
 8006b24:	bf0c      	ite	eq
 8006b26:	2301      	moveq	r3, #1
 8006b28:	2300      	movne	r3, #0
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	461a      	mov	r2, r3
 8006b2e:	79fb      	ldrb	r3, [r7, #7]
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d09f      	beq.n	8006a74 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3740      	adds	r7, #64	; 0x40
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}
	...

08006b40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b44:	b0c0      	sub	sp, #256	; 0x100
 8006b46:	af00      	add	r7, sp, #0
 8006b48:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	691b      	ldr	r3, [r3, #16]
 8006b54:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b5c:	68d9      	ldr	r1, [r3, #12]
 8006b5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	ea40 0301 	orr.w	r3, r0, r1
 8006b68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b6e:	689a      	ldr	r2, [r3, #8]
 8006b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	431a      	orrs	r2, r3
 8006b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b7c:	695b      	ldr	r3, [r3, #20]
 8006b7e:	431a      	orrs	r2, r3
 8006b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b84:	69db      	ldr	r3, [r3, #28]
 8006b86:	4313      	orrs	r3, r2
 8006b88:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68db      	ldr	r3, [r3, #12]
 8006b94:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006b98:	f021 010c 	bic.w	r1, r1, #12
 8006b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006ba6:	430b      	orrs	r3, r1
 8006ba8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	695b      	ldr	r3, [r3, #20]
 8006bb2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006bb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bba:	6999      	ldr	r1, [r3, #24]
 8006bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	ea40 0301 	orr.w	r3, r0, r1
 8006bc6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	4b8f      	ldr	r3, [pc, #572]	; (8006e0c <UART_SetConfig+0x2cc>)
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d005      	beq.n	8006be0 <UART_SetConfig+0xa0>
 8006bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	4b8d      	ldr	r3, [pc, #564]	; (8006e10 <UART_SetConfig+0x2d0>)
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d104      	bne.n	8006bea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006be0:	f7fe fc54 	bl	800548c <HAL_RCC_GetPCLK2Freq>
 8006be4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006be8:	e003      	b.n	8006bf2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006bea:	f7fe fc3b 	bl	8005464 <HAL_RCC_GetPCLK1Freq>
 8006bee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bf6:	69db      	ldr	r3, [r3, #28]
 8006bf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bfc:	f040 810c 	bne.w	8006e18 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c04:	2200      	movs	r2, #0
 8006c06:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006c0a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006c0e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006c12:	4622      	mov	r2, r4
 8006c14:	462b      	mov	r3, r5
 8006c16:	1891      	adds	r1, r2, r2
 8006c18:	65b9      	str	r1, [r7, #88]	; 0x58
 8006c1a:	415b      	adcs	r3, r3
 8006c1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006c1e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006c22:	4621      	mov	r1, r4
 8006c24:	eb12 0801 	adds.w	r8, r2, r1
 8006c28:	4629      	mov	r1, r5
 8006c2a:	eb43 0901 	adc.w	r9, r3, r1
 8006c2e:	f04f 0200 	mov.w	r2, #0
 8006c32:	f04f 0300 	mov.w	r3, #0
 8006c36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c42:	4690      	mov	r8, r2
 8006c44:	4699      	mov	r9, r3
 8006c46:	4623      	mov	r3, r4
 8006c48:	eb18 0303 	adds.w	r3, r8, r3
 8006c4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006c50:	462b      	mov	r3, r5
 8006c52:	eb49 0303 	adc.w	r3, r9, r3
 8006c56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006c66:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006c6a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006c6e:	460b      	mov	r3, r1
 8006c70:	18db      	adds	r3, r3, r3
 8006c72:	653b      	str	r3, [r7, #80]	; 0x50
 8006c74:	4613      	mov	r3, r2
 8006c76:	eb42 0303 	adc.w	r3, r2, r3
 8006c7a:	657b      	str	r3, [r7, #84]	; 0x54
 8006c7c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006c80:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006c84:	f7f9 ffc8 	bl	8000c18 <__aeabi_uldivmod>
 8006c88:	4602      	mov	r2, r0
 8006c8a:	460b      	mov	r3, r1
 8006c8c:	4b61      	ldr	r3, [pc, #388]	; (8006e14 <UART_SetConfig+0x2d4>)
 8006c8e:	fba3 2302 	umull	r2, r3, r3, r2
 8006c92:	095b      	lsrs	r3, r3, #5
 8006c94:	011c      	lsls	r4, r3, #4
 8006c96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006ca0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006ca4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006ca8:	4642      	mov	r2, r8
 8006caa:	464b      	mov	r3, r9
 8006cac:	1891      	adds	r1, r2, r2
 8006cae:	64b9      	str	r1, [r7, #72]	; 0x48
 8006cb0:	415b      	adcs	r3, r3
 8006cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cb4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006cb8:	4641      	mov	r1, r8
 8006cba:	eb12 0a01 	adds.w	sl, r2, r1
 8006cbe:	4649      	mov	r1, r9
 8006cc0:	eb43 0b01 	adc.w	fp, r3, r1
 8006cc4:	f04f 0200 	mov.w	r2, #0
 8006cc8:	f04f 0300 	mov.w	r3, #0
 8006ccc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006cd0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006cd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006cd8:	4692      	mov	sl, r2
 8006cda:	469b      	mov	fp, r3
 8006cdc:	4643      	mov	r3, r8
 8006cde:	eb1a 0303 	adds.w	r3, sl, r3
 8006ce2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006ce6:	464b      	mov	r3, r9
 8006ce8:	eb4b 0303 	adc.w	r3, fp, r3
 8006cec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006cfc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006d00:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006d04:	460b      	mov	r3, r1
 8006d06:	18db      	adds	r3, r3, r3
 8006d08:	643b      	str	r3, [r7, #64]	; 0x40
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	eb42 0303 	adc.w	r3, r2, r3
 8006d10:	647b      	str	r3, [r7, #68]	; 0x44
 8006d12:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006d16:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006d1a:	f7f9 ff7d 	bl	8000c18 <__aeabi_uldivmod>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	460b      	mov	r3, r1
 8006d22:	4611      	mov	r1, r2
 8006d24:	4b3b      	ldr	r3, [pc, #236]	; (8006e14 <UART_SetConfig+0x2d4>)
 8006d26:	fba3 2301 	umull	r2, r3, r3, r1
 8006d2a:	095b      	lsrs	r3, r3, #5
 8006d2c:	2264      	movs	r2, #100	; 0x64
 8006d2e:	fb02 f303 	mul.w	r3, r2, r3
 8006d32:	1acb      	subs	r3, r1, r3
 8006d34:	00db      	lsls	r3, r3, #3
 8006d36:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006d3a:	4b36      	ldr	r3, [pc, #216]	; (8006e14 <UART_SetConfig+0x2d4>)
 8006d3c:	fba3 2302 	umull	r2, r3, r3, r2
 8006d40:	095b      	lsrs	r3, r3, #5
 8006d42:	005b      	lsls	r3, r3, #1
 8006d44:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d48:	441c      	add	r4, r3
 8006d4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d4e:	2200      	movs	r2, #0
 8006d50:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006d54:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006d58:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006d5c:	4642      	mov	r2, r8
 8006d5e:	464b      	mov	r3, r9
 8006d60:	1891      	adds	r1, r2, r2
 8006d62:	63b9      	str	r1, [r7, #56]	; 0x38
 8006d64:	415b      	adcs	r3, r3
 8006d66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d68:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006d6c:	4641      	mov	r1, r8
 8006d6e:	1851      	adds	r1, r2, r1
 8006d70:	6339      	str	r1, [r7, #48]	; 0x30
 8006d72:	4649      	mov	r1, r9
 8006d74:	414b      	adcs	r3, r1
 8006d76:	637b      	str	r3, [r7, #52]	; 0x34
 8006d78:	f04f 0200 	mov.w	r2, #0
 8006d7c:	f04f 0300 	mov.w	r3, #0
 8006d80:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006d84:	4659      	mov	r1, fp
 8006d86:	00cb      	lsls	r3, r1, #3
 8006d88:	4651      	mov	r1, sl
 8006d8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d8e:	4651      	mov	r1, sl
 8006d90:	00ca      	lsls	r2, r1, #3
 8006d92:	4610      	mov	r0, r2
 8006d94:	4619      	mov	r1, r3
 8006d96:	4603      	mov	r3, r0
 8006d98:	4642      	mov	r2, r8
 8006d9a:	189b      	adds	r3, r3, r2
 8006d9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006da0:	464b      	mov	r3, r9
 8006da2:	460a      	mov	r2, r1
 8006da4:	eb42 0303 	adc.w	r3, r2, r3
 8006da8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	2200      	movs	r2, #0
 8006db4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006db8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006dbc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006dc0:	460b      	mov	r3, r1
 8006dc2:	18db      	adds	r3, r3, r3
 8006dc4:	62bb      	str	r3, [r7, #40]	; 0x28
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	eb42 0303 	adc.w	r3, r2, r3
 8006dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006dce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006dd2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006dd6:	f7f9 ff1f 	bl	8000c18 <__aeabi_uldivmod>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	460b      	mov	r3, r1
 8006dde:	4b0d      	ldr	r3, [pc, #52]	; (8006e14 <UART_SetConfig+0x2d4>)
 8006de0:	fba3 1302 	umull	r1, r3, r3, r2
 8006de4:	095b      	lsrs	r3, r3, #5
 8006de6:	2164      	movs	r1, #100	; 0x64
 8006de8:	fb01 f303 	mul.w	r3, r1, r3
 8006dec:	1ad3      	subs	r3, r2, r3
 8006dee:	00db      	lsls	r3, r3, #3
 8006df0:	3332      	adds	r3, #50	; 0x32
 8006df2:	4a08      	ldr	r2, [pc, #32]	; (8006e14 <UART_SetConfig+0x2d4>)
 8006df4:	fba2 2303 	umull	r2, r3, r2, r3
 8006df8:	095b      	lsrs	r3, r3, #5
 8006dfa:	f003 0207 	and.w	r2, r3, #7
 8006dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4422      	add	r2, r4
 8006e06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006e08:	e105      	b.n	8007016 <UART_SetConfig+0x4d6>
 8006e0a:	bf00      	nop
 8006e0c:	40011000 	.word	0x40011000
 8006e10:	40011400 	.word	0x40011400
 8006e14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006e22:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006e26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006e2a:	4642      	mov	r2, r8
 8006e2c:	464b      	mov	r3, r9
 8006e2e:	1891      	adds	r1, r2, r2
 8006e30:	6239      	str	r1, [r7, #32]
 8006e32:	415b      	adcs	r3, r3
 8006e34:	627b      	str	r3, [r7, #36]	; 0x24
 8006e36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006e3a:	4641      	mov	r1, r8
 8006e3c:	1854      	adds	r4, r2, r1
 8006e3e:	4649      	mov	r1, r9
 8006e40:	eb43 0501 	adc.w	r5, r3, r1
 8006e44:	f04f 0200 	mov.w	r2, #0
 8006e48:	f04f 0300 	mov.w	r3, #0
 8006e4c:	00eb      	lsls	r3, r5, #3
 8006e4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e52:	00e2      	lsls	r2, r4, #3
 8006e54:	4614      	mov	r4, r2
 8006e56:	461d      	mov	r5, r3
 8006e58:	4643      	mov	r3, r8
 8006e5a:	18e3      	adds	r3, r4, r3
 8006e5c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006e60:	464b      	mov	r3, r9
 8006e62:	eb45 0303 	adc.w	r3, r5, r3
 8006e66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006e6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006e76:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006e7a:	f04f 0200 	mov.w	r2, #0
 8006e7e:	f04f 0300 	mov.w	r3, #0
 8006e82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006e86:	4629      	mov	r1, r5
 8006e88:	008b      	lsls	r3, r1, #2
 8006e8a:	4621      	mov	r1, r4
 8006e8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e90:	4621      	mov	r1, r4
 8006e92:	008a      	lsls	r2, r1, #2
 8006e94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006e98:	f7f9 febe 	bl	8000c18 <__aeabi_uldivmod>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	460b      	mov	r3, r1
 8006ea0:	4b60      	ldr	r3, [pc, #384]	; (8007024 <UART_SetConfig+0x4e4>)
 8006ea2:	fba3 2302 	umull	r2, r3, r3, r2
 8006ea6:	095b      	lsrs	r3, r3, #5
 8006ea8:	011c      	lsls	r4, r3, #4
 8006eaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006eae:	2200      	movs	r2, #0
 8006eb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006eb4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006eb8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006ebc:	4642      	mov	r2, r8
 8006ebe:	464b      	mov	r3, r9
 8006ec0:	1891      	adds	r1, r2, r2
 8006ec2:	61b9      	str	r1, [r7, #24]
 8006ec4:	415b      	adcs	r3, r3
 8006ec6:	61fb      	str	r3, [r7, #28]
 8006ec8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ecc:	4641      	mov	r1, r8
 8006ece:	1851      	adds	r1, r2, r1
 8006ed0:	6139      	str	r1, [r7, #16]
 8006ed2:	4649      	mov	r1, r9
 8006ed4:	414b      	adcs	r3, r1
 8006ed6:	617b      	str	r3, [r7, #20]
 8006ed8:	f04f 0200 	mov.w	r2, #0
 8006edc:	f04f 0300 	mov.w	r3, #0
 8006ee0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ee4:	4659      	mov	r1, fp
 8006ee6:	00cb      	lsls	r3, r1, #3
 8006ee8:	4651      	mov	r1, sl
 8006eea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006eee:	4651      	mov	r1, sl
 8006ef0:	00ca      	lsls	r2, r1, #3
 8006ef2:	4610      	mov	r0, r2
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	4642      	mov	r2, r8
 8006efa:	189b      	adds	r3, r3, r2
 8006efc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006f00:	464b      	mov	r3, r9
 8006f02:	460a      	mov	r2, r1
 8006f04:	eb42 0303 	adc.w	r3, r2, r3
 8006f08:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	2200      	movs	r2, #0
 8006f14:	67bb      	str	r3, [r7, #120]	; 0x78
 8006f16:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006f18:	f04f 0200 	mov.w	r2, #0
 8006f1c:	f04f 0300 	mov.w	r3, #0
 8006f20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006f24:	4649      	mov	r1, r9
 8006f26:	008b      	lsls	r3, r1, #2
 8006f28:	4641      	mov	r1, r8
 8006f2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f2e:	4641      	mov	r1, r8
 8006f30:	008a      	lsls	r2, r1, #2
 8006f32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006f36:	f7f9 fe6f 	bl	8000c18 <__aeabi_uldivmod>
 8006f3a:	4602      	mov	r2, r0
 8006f3c:	460b      	mov	r3, r1
 8006f3e:	4b39      	ldr	r3, [pc, #228]	; (8007024 <UART_SetConfig+0x4e4>)
 8006f40:	fba3 1302 	umull	r1, r3, r3, r2
 8006f44:	095b      	lsrs	r3, r3, #5
 8006f46:	2164      	movs	r1, #100	; 0x64
 8006f48:	fb01 f303 	mul.w	r3, r1, r3
 8006f4c:	1ad3      	subs	r3, r2, r3
 8006f4e:	011b      	lsls	r3, r3, #4
 8006f50:	3332      	adds	r3, #50	; 0x32
 8006f52:	4a34      	ldr	r2, [pc, #208]	; (8007024 <UART_SetConfig+0x4e4>)
 8006f54:	fba2 2303 	umull	r2, r3, r2, r3
 8006f58:	095b      	lsrs	r3, r3, #5
 8006f5a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f5e:	441c      	add	r4, r3
 8006f60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f64:	2200      	movs	r2, #0
 8006f66:	673b      	str	r3, [r7, #112]	; 0x70
 8006f68:	677a      	str	r2, [r7, #116]	; 0x74
 8006f6a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006f6e:	4642      	mov	r2, r8
 8006f70:	464b      	mov	r3, r9
 8006f72:	1891      	adds	r1, r2, r2
 8006f74:	60b9      	str	r1, [r7, #8]
 8006f76:	415b      	adcs	r3, r3
 8006f78:	60fb      	str	r3, [r7, #12]
 8006f7a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f7e:	4641      	mov	r1, r8
 8006f80:	1851      	adds	r1, r2, r1
 8006f82:	6039      	str	r1, [r7, #0]
 8006f84:	4649      	mov	r1, r9
 8006f86:	414b      	adcs	r3, r1
 8006f88:	607b      	str	r3, [r7, #4]
 8006f8a:	f04f 0200 	mov.w	r2, #0
 8006f8e:	f04f 0300 	mov.w	r3, #0
 8006f92:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006f96:	4659      	mov	r1, fp
 8006f98:	00cb      	lsls	r3, r1, #3
 8006f9a:	4651      	mov	r1, sl
 8006f9c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fa0:	4651      	mov	r1, sl
 8006fa2:	00ca      	lsls	r2, r1, #3
 8006fa4:	4610      	mov	r0, r2
 8006fa6:	4619      	mov	r1, r3
 8006fa8:	4603      	mov	r3, r0
 8006faa:	4642      	mov	r2, r8
 8006fac:	189b      	adds	r3, r3, r2
 8006fae:	66bb      	str	r3, [r7, #104]	; 0x68
 8006fb0:	464b      	mov	r3, r9
 8006fb2:	460a      	mov	r2, r1
 8006fb4:	eb42 0303 	adc.w	r3, r2, r3
 8006fb8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	663b      	str	r3, [r7, #96]	; 0x60
 8006fc4:	667a      	str	r2, [r7, #100]	; 0x64
 8006fc6:	f04f 0200 	mov.w	r2, #0
 8006fca:	f04f 0300 	mov.w	r3, #0
 8006fce:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006fd2:	4649      	mov	r1, r9
 8006fd4:	008b      	lsls	r3, r1, #2
 8006fd6:	4641      	mov	r1, r8
 8006fd8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fdc:	4641      	mov	r1, r8
 8006fde:	008a      	lsls	r2, r1, #2
 8006fe0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006fe4:	f7f9 fe18 	bl	8000c18 <__aeabi_uldivmod>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	460b      	mov	r3, r1
 8006fec:	4b0d      	ldr	r3, [pc, #52]	; (8007024 <UART_SetConfig+0x4e4>)
 8006fee:	fba3 1302 	umull	r1, r3, r3, r2
 8006ff2:	095b      	lsrs	r3, r3, #5
 8006ff4:	2164      	movs	r1, #100	; 0x64
 8006ff6:	fb01 f303 	mul.w	r3, r1, r3
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	011b      	lsls	r3, r3, #4
 8006ffe:	3332      	adds	r3, #50	; 0x32
 8007000:	4a08      	ldr	r2, [pc, #32]	; (8007024 <UART_SetConfig+0x4e4>)
 8007002:	fba2 2303 	umull	r2, r3, r2, r3
 8007006:	095b      	lsrs	r3, r3, #5
 8007008:	f003 020f 	and.w	r2, r3, #15
 800700c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4422      	add	r2, r4
 8007014:	609a      	str	r2, [r3, #8]
}
 8007016:	bf00      	nop
 8007018:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800701c:	46bd      	mov	sp, r7
 800701e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007022:	bf00      	nop
 8007024:	51eb851f 	.word	0x51eb851f

08007028 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800702c:	4904      	ldr	r1, [pc, #16]	; (8007040 <MX_FATFS_Init+0x18>)
 800702e:	4805      	ldr	r0, [pc, #20]	; (8007044 <MX_FATFS_Init+0x1c>)
 8007030:	f002 ff0e 	bl	8009e50 <FATFS_LinkDriver>
 8007034:	4603      	mov	r3, r0
 8007036:	461a      	mov	r2, r3
 8007038:	4b03      	ldr	r3, [pc, #12]	; (8007048 <MX_FATFS_Init+0x20>)
 800703a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800703c:	bf00      	nop
 800703e:	bd80      	pop	{r7, pc}
 8007040:	200024e8 	.word	0x200024e8
 8007044:	20000010 	.word	0x20000010
 8007048:	200024e4 	.word	0x200024e4

0800704c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800704c:	b480      	push	{r7}
 800704e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007050:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007052:	4618      	mov	r0, r3
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr

0800705c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b082      	sub	sp, #8
 8007060:	af00      	add	r7, sp, #0
 8007062:	4603      	mov	r3, r0
 8007064:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize(pdrv);
 8007066:	79fb      	ldrb	r3, [r7, #7]
 8007068:	4618      	mov	r0, r3
 800706a:	f7fa fabb 	bl	80015e4 <SD_disk_initialize>
 800706e:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007070:	4618      	mov	r0, r3
 8007072:	3708      	adds	r7, #8
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}

08007078 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b082      	sub	sp, #8
 800707c:	af00      	add	r7, sp, #0
 800707e:	4603      	mov	r3, r0
 8007080:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status(pdrv);
 8007082:	79fb      	ldrb	r3, [r7, #7]
 8007084:	4618      	mov	r0, r3
 8007086:	f7fa fb93 	bl	80017b0 <SD_disk_status>
 800708a:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800708c:	4618      	mov	r0, r3
 800708e:	3708      	adds	r7, #8
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	60b9      	str	r1, [r7, #8]
 800709c:	607a      	str	r2, [r7, #4]
 800709e:	603b      	str	r3, [r7, #0]
 80070a0:	4603      	mov	r3, r0
 80070a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 80070a4:	7bf8      	ldrb	r0, [r7, #15]
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	68b9      	ldr	r1, [r7, #8]
 80070ac:	f7fa fb96 	bl	80017dc <SD_disk_read>
 80070b0:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3710      	adds	r7, #16
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}

080070ba <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80070ba:	b580      	push	{r7, lr}
 80070bc:	b084      	sub	sp, #16
 80070be:	af00      	add	r7, sp, #0
 80070c0:	60b9      	str	r1, [r7, #8]
 80070c2:	607a      	str	r2, [r7, #4]
 80070c4:	603b      	str	r3, [r7, #0]
 80070c6:	4603      	mov	r3, r0
 80070c8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 80070ca:	7bf8      	ldrb	r0, [r7, #15]
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	68b9      	ldr	r1, [r7, #8]
 80070d2:	f7fa fbed 	bl	80018b0 <SD_disk_write>
 80070d6:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3710      	adds	r7, #16
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}

080070e0 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b082      	sub	sp, #8
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	4603      	mov	r3, r0
 80070e8:	603a      	str	r2, [r7, #0]
 80070ea:	71fb      	strb	r3, [r7, #7]
 80070ec:	460b      	mov	r3, r1
 80070ee:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 80070f0:	79b9      	ldrb	r1, [r7, #6]
 80070f2:	79fb      	ldrb	r3, [r7, #7]
 80070f4:	683a      	ldr	r2, [r7, #0]
 80070f6:	4618      	mov	r0, r3
 80070f8:	f7fa fc5e 	bl	80019b8 <SD_disk_ioctl>
 80070fc:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80070fe:	4618      	mov	r0, r3
 8007100:	3708      	adds	r7, #8
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
	...

08007108 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	4603      	mov	r3, r0
 8007110:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007112:	79fb      	ldrb	r3, [r7, #7]
 8007114:	4a08      	ldr	r2, [pc, #32]	; (8007138 <disk_status+0x30>)
 8007116:	009b      	lsls	r3, r3, #2
 8007118:	4413      	add	r3, r2
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	79fa      	ldrb	r2, [r7, #7]
 8007120:	4905      	ldr	r1, [pc, #20]	; (8007138 <disk_status+0x30>)
 8007122:	440a      	add	r2, r1
 8007124:	7a12      	ldrb	r2, [r2, #8]
 8007126:	4610      	mov	r0, r2
 8007128:	4798      	blx	r3
 800712a:	4603      	mov	r3, r0
 800712c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800712e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007130:	4618      	mov	r0, r3
 8007132:	3710      	adds	r7, #16
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}
 8007138:	20002514 	.word	0x20002514

0800713c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b084      	sub	sp, #16
 8007140:	af00      	add	r7, sp, #0
 8007142:	4603      	mov	r3, r0
 8007144:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007146:	2300      	movs	r3, #0
 8007148:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800714a:	79fb      	ldrb	r3, [r7, #7]
 800714c:	4a0d      	ldr	r2, [pc, #52]	; (8007184 <disk_initialize+0x48>)
 800714e:	5cd3      	ldrb	r3, [r2, r3]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d111      	bne.n	8007178 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007154:	79fb      	ldrb	r3, [r7, #7]
 8007156:	4a0b      	ldr	r2, [pc, #44]	; (8007184 <disk_initialize+0x48>)
 8007158:	2101      	movs	r1, #1
 800715a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800715c:	79fb      	ldrb	r3, [r7, #7]
 800715e:	4a09      	ldr	r2, [pc, #36]	; (8007184 <disk_initialize+0x48>)
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	4413      	add	r3, r2
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	79fa      	ldrb	r2, [r7, #7]
 800716a:	4906      	ldr	r1, [pc, #24]	; (8007184 <disk_initialize+0x48>)
 800716c:	440a      	add	r2, r1
 800716e:	7a12      	ldrb	r2, [r2, #8]
 8007170:	4610      	mov	r0, r2
 8007172:	4798      	blx	r3
 8007174:	4603      	mov	r3, r0
 8007176:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007178:	7bfb      	ldrb	r3, [r7, #15]
}
 800717a:	4618      	mov	r0, r3
 800717c:	3710      	adds	r7, #16
 800717e:	46bd      	mov	sp, r7
 8007180:	bd80      	pop	{r7, pc}
 8007182:	bf00      	nop
 8007184:	20002514 	.word	0x20002514

08007188 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007188:	b590      	push	{r4, r7, lr}
 800718a:	b087      	sub	sp, #28
 800718c:	af00      	add	r7, sp, #0
 800718e:	60b9      	str	r1, [r7, #8]
 8007190:	607a      	str	r2, [r7, #4]
 8007192:	603b      	str	r3, [r7, #0]
 8007194:	4603      	mov	r3, r0
 8007196:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007198:	7bfb      	ldrb	r3, [r7, #15]
 800719a:	4a0a      	ldr	r2, [pc, #40]	; (80071c4 <disk_read+0x3c>)
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	4413      	add	r3, r2
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	689c      	ldr	r4, [r3, #8]
 80071a4:	7bfb      	ldrb	r3, [r7, #15]
 80071a6:	4a07      	ldr	r2, [pc, #28]	; (80071c4 <disk_read+0x3c>)
 80071a8:	4413      	add	r3, r2
 80071aa:	7a18      	ldrb	r0, [r3, #8]
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	687a      	ldr	r2, [r7, #4]
 80071b0:	68b9      	ldr	r1, [r7, #8]
 80071b2:	47a0      	blx	r4
 80071b4:	4603      	mov	r3, r0
 80071b6:	75fb      	strb	r3, [r7, #23]
  return res;
 80071b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80071ba:	4618      	mov	r0, r3
 80071bc:	371c      	adds	r7, #28
 80071be:	46bd      	mov	sp, r7
 80071c0:	bd90      	pop	{r4, r7, pc}
 80071c2:	bf00      	nop
 80071c4:	20002514 	.word	0x20002514

080071c8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80071c8:	b590      	push	{r4, r7, lr}
 80071ca:	b087      	sub	sp, #28
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60b9      	str	r1, [r7, #8]
 80071d0:	607a      	str	r2, [r7, #4]
 80071d2:	603b      	str	r3, [r7, #0]
 80071d4:	4603      	mov	r3, r0
 80071d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80071d8:	7bfb      	ldrb	r3, [r7, #15]
 80071da:	4a0a      	ldr	r2, [pc, #40]	; (8007204 <disk_write+0x3c>)
 80071dc:	009b      	lsls	r3, r3, #2
 80071de:	4413      	add	r3, r2
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	68dc      	ldr	r4, [r3, #12]
 80071e4:	7bfb      	ldrb	r3, [r7, #15]
 80071e6:	4a07      	ldr	r2, [pc, #28]	; (8007204 <disk_write+0x3c>)
 80071e8:	4413      	add	r3, r2
 80071ea:	7a18      	ldrb	r0, [r3, #8]
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	68b9      	ldr	r1, [r7, #8]
 80071f2:	47a0      	blx	r4
 80071f4:	4603      	mov	r3, r0
 80071f6:	75fb      	strb	r3, [r7, #23]
  return res;
 80071f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	371c      	adds	r7, #28
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd90      	pop	{r4, r7, pc}
 8007202:	bf00      	nop
 8007204:	20002514 	.word	0x20002514

08007208 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b084      	sub	sp, #16
 800720c:	af00      	add	r7, sp, #0
 800720e:	4603      	mov	r3, r0
 8007210:	603a      	str	r2, [r7, #0]
 8007212:	71fb      	strb	r3, [r7, #7]
 8007214:	460b      	mov	r3, r1
 8007216:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007218:	79fb      	ldrb	r3, [r7, #7]
 800721a:	4a09      	ldr	r2, [pc, #36]	; (8007240 <disk_ioctl+0x38>)
 800721c:	009b      	lsls	r3, r3, #2
 800721e:	4413      	add	r3, r2
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	691b      	ldr	r3, [r3, #16]
 8007224:	79fa      	ldrb	r2, [r7, #7]
 8007226:	4906      	ldr	r1, [pc, #24]	; (8007240 <disk_ioctl+0x38>)
 8007228:	440a      	add	r2, r1
 800722a:	7a10      	ldrb	r0, [r2, #8]
 800722c:	79b9      	ldrb	r1, [r7, #6]
 800722e:	683a      	ldr	r2, [r7, #0]
 8007230:	4798      	blx	r3
 8007232:	4603      	mov	r3, r0
 8007234:	73fb      	strb	r3, [r7, #15]
  return res;
 8007236:	7bfb      	ldrb	r3, [r7, #15]
}
 8007238:	4618      	mov	r0, r3
 800723a:	3710      	adds	r7, #16
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}
 8007240:	20002514 	.word	0x20002514

08007244 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007244:	b480      	push	{r7}
 8007246:	b085      	sub	sp, #20
 8007248:	af00      	add	r7, sp, #0
 800724a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	3301      	adds	r3, #1
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007254:	89fb      	ldrh	r3, [r7, #14]
 8007256:	021b      	lsls	r3, r3, #8
 8007258:	b21a      	sxth	r2, r3
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	781b      	ldrb	r3, [r3, #0]
 800725e:	b21b      	sxth	r3, r3
 8007260:	4313      	orrs	r3, r2
 8007262:	b21b      	sxth	r3, r3
 8007264:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007266:	89fb      	ldrh	r3, [r7, #14]
}
 8007268:	4618      	mov	r0, r3
 800726a:	3714      	adds	r7, #20
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr

08007274 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007274:	b480      	push	{r7}
 8007276:	b085      	sub	sp, #20
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	3303      	adds	r3, #3
 8007280:	781b      	ldrb	r3, [r3, #0]
 8007282:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	021b      	lsls	r3, r3, #8
 8007288:	687a      	ldr	r2, [r7, #4]
 800728a:	3202      	adds	r2, #2
 800728c:	7812      	ldrb	r2, [r2, #0]
 800728e:	4313      	orrs	r3, r2
 8007290:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	021b      	lsls	r3, r3, #8
 8007296:	687a      	ldr	r2, [r7, #4]
 8007298:	3201      	adds	r2, #1
 800729a:	7812      	ldrb	r2, [r2, #0]
 800729c:	4313      	orrs	r3, r2
 800729e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	021b      	lsls	r3, r3, #8
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	7812      	ldrb	r2, [r2, #0]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	60fb      	str	r3, [r7, #12]
	return rv;
 80072ac:	68fb      	ldr	r3, [r7, #12]
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3714      	adds	r7, #20
 80072b2:	46bd      	mov	sp, r7
 80072b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b8:	4770      	bx	lr

080072ba <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80072ba:	b480      	push	{r7}
 80072bc:	b083      	sub	sp, #12
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]
 80072c2:	460b      	mov	r3, r1
 80072c4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	1c5a      	adds	r2, r3, #1
 80072ca:	607a      	str	r2, [r7, #4]
 80072cc:	887a      	ldrh	r2, [r7, #2]
 80072ce:	b2d2      	uxtb	r2, r2
 80072d0:	701a      	strb	r2, [r3, #0]
 80072d2:	887b      	ldrh	r3, [r7, #2]
 80072d4:	0a1b      	lsrs	r3, r3, #8
 80072d6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	1c5a      	adds	r2, r3, #1
 80072dc:	607a      	str	r2, [r7, #4]
 80072de:	887a      	ldrh	r2, [r7, #2]
 80072e0:	b2d2      	uxtb	r2, r2
 80072e2:	701a      	strb	r2, [r3, #0]
}
 80072e4:	bf00      	nop
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr

080072f0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80072f0:	b480      	push	{r7}
 80072f2:	b083      	sub	sp, #12
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	1c5a      	adds	r2, r3, #1
 80072fe:	607a      	str	r2, [r7, #4]
 8007300:	683a      	ldr	r2, [r7, #0]
 8007302:	b2d2      	uxtb	r2, r2
 8007304:	701a      	strb	r2, [r3, #0]
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	0a1b      	lsrs	r3, r3, #8
 800730a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	1c5a      	adds	r2, r3, #1
 8007310:	607a      	str	r2, [r7, #4]
 8007312:	683a      	ldr	r2, [r7, #0]
 8007314:	b2d2      	uxtb	r2, r2
 8007316:	701a      	strb	r2, [r3, #0]
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	0a1b      	lsrs	r3, r3, #8
 800731c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	1c5a      	adds	r2, r3, #1
 8007322:	607a      	str	r2, [r7, #4]
 8007324:	683a      	ldr	r2, [r7, #0]
 8007326:	b2d2      	uxtb	r2, r2
 8007328:	701a      	strb	r2, [r3, #0]
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	0a1b      	lsrs	r3, r3, #8
 800732e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	1c5a      	adds	r2, r3, #1
 8007334:	607a      	str	r2, [r7, #4]
 8007336:	683a      	ldr	r2, [r7, #0]
 8007338:	b2d2      	uxtb	r2, r2
 800733a:	701a      	strb	r2, [r3, #0]
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007348:	b480      	push	{r7}
 800734a:	b087      	sub	sp, #28
 800734c:	af00      	add	r7, sp, #0
 800734e:	60f8      	str	r0, [r7, #12]
 8007350:	60b9      	str	r1, [r7, #8]
 8007352:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d00d      	beq.n	800737e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007362:	693a      	ldr	r2, [r7, #16]
 8007364:	1c53      	adds	r3, r2, #1
 8007366:	613b      	str	r3, [r7, #16]
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	1c59      	adds	r1, r3, #1
 800736c:	6179      	str	r1, [r7, #20]
 800736e:	7812      	ldrb	r2, [r2, #0]
 8007370:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	3b01      	subs	r3, #1
 8007376:	607b      	str	r3, [r7, #4]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d1f1      	bne.n	8007362 <mem_cpy+0x1a>
	}
}
 800737e:	bf00      	nop
 8007380:	371c      	adds	r7, #28
 8007382:	46bd      	mov	sp, r7
 8007384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007388:	4770      	bx	lr

0800738a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800738a:	b480      	push	{r7}
 800738c:	b087      	sub	sp, #28
 800738e:	af00      	add	r7, sp, #0
 8007390:	60f8      	str	r0, [r7, #12]
 8007392:	60b9      	str	r1, [r7, #8]
 8007394:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	1c5a      	adds	r2, r3, #1
 800739e:	617a      	str	r2, [r7, #20]
 80073a0:	68ba      	ldr	r2, [r7, #8]
 80073a2:	b2d2      	uxtb	r2, r2
 80073a4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	3b01      	subs	r3, #1
 80073aa:	607b      	str	r3, [r7, #4]
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d1f3      	bne.n	800739a <mem_set+0x10>
}
 80073b2:	bf00      	nop
 80073b4:	bf00      	nop
 80073b6:	371c      	adds	r7, #28
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80073c0:	b480      	push	{r7}
 80073c2:	b089      	sub	sp, #36	; 0x24
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	60f8      	str	r0, [r7, #12]
 80073c8:	60b9      	str	r1, [r7, #8]
 80073ca:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	61fb      	str	r3, [r7, #28]
 80073d0:	68bb      	ldr	r3, [r7, #8]
 80073d2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80073d4:	2300      	movs	r3, #0
 80073d6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	1c5a      	adds	r2, r3, #1
 80073dc:	61fa      	str	r2, [r7, #28]
 80073de:	781b      	ldrb	r3, [r3, #0]
 80073e0:	4619      	mov	r1, r3
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	1c5a      	adds	r2, r3, #1
 80073e6:	61ba      	str	r2, [r7, #24]
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	1acb      	subs	r3, r1, r3
 80073ec:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	3b01      	subs	r3, #1
 80073f2:	607b      	str	r3, [r7, #4]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d002      	beq.n	8007400 <mem_cmp+0x40>
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d0eb      	beq.n	80073d8 <mem_cmp+0x18>

	return r;
 8007400:	697b      	ldr	r3, [r7, #20]
}
 8007402:	4618      	mov	r0, r3
 8007404:	3724      	adds	r7, #36	; 0x24
 8007406:	46bd      	mov	sp, r7
 8007408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740c:	4770      	bx	lr

0800740e <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800740e:	b480      	push	{r7}
 8007410:	b083      	sub	sp, #12
 8007412:	af00      	add	r7, sp, #0
 8007414:	6078      	str	r0, [r7, #4]
 8007416:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007418:	e002      	b.n	8007420 <chk_chr+0x12>
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	3301      	adds	r3, #1
 800741e:	607b      	str	r3, [r7, #4]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d005      	beq.n	8007434 <chk_chr+0x26>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	781b      	ldrb	r3, [r3, #0]
 800742c:	461a      	mov	r2, r3
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	4293      	cmp	r3, r2
 8007432:	d1f2      	bne.n	800741a <chk_chr+0xc>
	return *str;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	781b      	ldrb	r3, [r3, #0]
}
 8007438:	4618      	mov	r0, r3
 800743a:	370c      	adds	r7, #12
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr

08007444 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800744e:	2300      	movs	r3, #0
 8007450:	60bb      	str	r3, [r7, #8]
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	60fb      	str	r3, [r7, #12]
 8007456:	e029      	b.n	80074ac <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007458:	4a27      	ldr	r2, [pc, #156]	; (80074f8 <chk_lock+0xb4>)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	011b      	lsls	r3, r3, #4
 800745e:	4413      	add	r3, r2
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d01d      	beq.n	80074a2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007466:	4a24      	ldr	r2, [pc, #144]	; (80074f8 <chk_lock+0xb4>)
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	011b      	lsls	r3, r3, #4
 800746c:	4413      	add	r3, r2
 800746e:	681a      	ldr	r2, [r3, #0]
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	429a      	cmp	r2, r3
 8007476:	d116      	bne.n	80074a6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007478:	4a1f      	ldr	r2, [pc, #124]	; (80074f8 <chk_lock+0xb4>)
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	011b      	lsls	r3, r3, #4
 800747e:	4413      	add	r3, r2
 8007480:	3304      	adds	r3, #4
 8007482:	681a      	ldr	r2, [r3, #0]
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007488:	429a      	cmp	r2, r3
 800748a:	d10c      	bne.n	80074a6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800748c:	4a1a      	ldr	r2, [pc, #104]	; (80074f8 <chk_lock+0xb4>)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	011b      	lsls	r3, r3, #4
 8007492:	4413      	add	r3, r2
 8007494:	3308      	adds	r3, #8
 8007496:	681a      	ldr	r2, [r3, #0]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800749c:	429a      	cmp	r2, r3
 800749e:	d102      	bne.n	80074a6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80074a0:	e007      	b.n	80074b2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80074a2:	2301      	movs	r3, #1
 80074a4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	3301      	adds	r3, #1
 80074aa:	60fb      	str	r3, [r7, #12]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d9d2      	bls.n	8007458 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	2b02      	cmp	r3, #2
 80074b6:	d109      	bne.n	80074cc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d102      	bne.n	80074c4 <chk_lock+0x80>
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	2b02      	cmp	r3, #2
 80074c2:	d101      	bne.n	80074c8 <chk_lock+0x84>
 80074c4:	2300      	movs	r3, #0
 80074c6:	e010      	b.n	80074ea <chk_lock+0xa6>
 80074c8:	2312      	movs	r3, #18
 80074ca:	e00e      	b.n	80074ea <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d108      	bne.n	80074e4 <chk_lock+0xa0>
 80074d2:	4a09      	ldr	r2, [pc, #36]	; (80074f8 <chk_lock+0xb4>)
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	011b      	lsls	r3, r3, #4
 80074d8:	4413      	add	r3, r2
 80074da:	330c      	adds	r3, #12
 80074dc:	881b      	ldrh	r3, [r3, #0]
 80074de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074e2:	d101      	bne.n	80074e8 <chk_lock+0xa4>
 80074e4:	2310      	movs	r3, #16
 80074e6:	e000      	b.n	80074ea <chk_lock+0xa6>
 80074e8:	2300      	movs	r3, #0
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3714      	adds	r7, #20
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr
 80074f6:	bf00      	nop
 80074f8:	200024f4 	.word	0x200024f4

080074fc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80074fc:	b480      	push	{r7}
 80074fe:	b083      	sub	sp, #12
 8007500:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007502:	2300      	movs	r3, #0
 8007504:	607b      	str	r3, [r7, #4]
 8007506:	e002      	b.n	800750e <enq_lock+0x12>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	3301      	adds	r3, #1
 800750c:	607b      	str	r3, [r7, #4]
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2b01      	cmp	r3, #1
 8007512:	d806      	bhi.n	8007522 <enq_lock+0x26>
 8007514:	4a09      	ldr	r2, [pc, #36]	; (800753c <enq_lock+0x40>)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	011b      	lsls	r3, r3, #4
 800751a:	4413      	add	r3, r2
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d1f2      	bne.n	8007508 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2b02      	cmp	r3, #2
 8007526:	bf14      	ite	ne
 8007528:	2301      	movne	r3, #1
 800752a:	2300      	moveq	r3, #0
 800752c:	b2db      	uxtb	r3, r3
}
 800752e:	4618      	mov	r0, r3
 8007530:	370c      	adds	r7, #12
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	200024f4 	.word	0x200024f4

08007540 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007540:	b480      	push	{r7}
 8007542:	b085      	sub	sp, #20
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800754a:	2300      	movs	r3, #0
 800754c:	60fb      	str	r3, [r7, #12]
 800754e:	e01f      	b.n	8007590 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007550:	4a41      	ldr	r2, [pc, #260]	; (8007658 <inc_lock+0x118>)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	011b      	lsls	r3, r3, #4
 8007556:	4413      	add	r3, r2
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	429a      	cmp	r2, r3
 8007560:	d113      	bne.n	800758a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007562:	4a3d      	ldr	r2, [pc, #244]	; (8007658 <inc_lock+0x118>)
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	011b      	lsls	r3, r3, #4
 8007568:	4413      	add	r3, r2
 800756a:	3304      	adds	r3, #4
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007572:	429a      	cmp	r2, r3
 8007574:	d109      	bne.n	800758a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007576:	4a38      	ldr	r2, [pc, #224]	; (8007658 <inc_lock+0x118>)
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	011b      	lsls	r3, r3, #4
 800757c:	4413      	add	r3, r2
 800757e:	3308      	adds	r3, #8
 8007580:	681a      	ldr	r2, [r3, #0]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007586:	429a      	cmp	r2, r3
 8007588:	d006      	beq.n	8007598 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	3301      	adds	r3, #1
 800758e:	60fb      	str	r3, [r7, #12]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2b01      	cmp	r3, #1
 8007594:	d9dc      	bls.n	8007550 <inc_lock+0x10>
 8007596:	e000      	b.n	800759a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007598:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	2b02      	cmp	r3, #2
 800759e:	d132      	bne.n	8007606 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80075a0:	2300      	movs	r3, #0
 80075a2:	60fb      	str	r3, [r7, #12]
 80075a4:	e002      	b.n	80075ac <inc_lock+0x6c>
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	3301      	adds	r3, #1
 80075aa:	60fb      	str	r3, [r7, #12]
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2b01      	cmp	r3, #1
 80075b0:	d806      	bhi.n	80075c0 <inc_lock+0x80>
 80075b2:	4a29      	ldr	r2, [pc, #164]	; (8007658 <inc_lock+0x118>)
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	011b      	lsls	r3, r3, #4
 80075b8:	4413      	add	r3, r2
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d1f2      	bne.n	80075a6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2b02      	cmp	r3, #2
 80075c4:	d101      	bne.n	80075ca <inc_lock+0x8a>
 80075c6:	2300      	movs	r3, #0
 80075c8:	e040      	b.n	800764c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	4922      	ldr	r1, [pc, #136]	; (8007658 <inc_lock+0x118>)
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	011b      	lsls	r3, r3, #4
 80075d4:	440b      	add	r3, r1
 80075d6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	689a      	ldr	r2, [r3, #8]
 80075dc:	491e      	ldr	r1, [pc, #120]	; (8007658 <inc_lock+0x118>)
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	011b      	lsls	r3, r3, #4
 80075e2:	440b      	add	r3, r1
 80075e4:	3304      	adds	r3, #4
 80075e6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	695a      	ldr	r2, [r3, #20]
 80075ec:	491a      	ldr	r1, [pc, #104]	; (8007658 <inc_lock+0x118>)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	011b      	lsls	r3, r3, #4
 80075f2:	440b      	add	r3, r1
 80075f4:	3308      	adds	r3, #8
 80075f6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80075f8:	4a17      	ldr	r2, [pc, #92]	; (8007658 <inc_lock+0x118>)
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	011b      	lsls	r3, r3, #4
 80075fe:	4413      	add	r3, r2
 8007600:	330c      	adds	r3, #12
 8007602:	2200      	movs	r2, #0
 8007604:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d009      	beq.n	8007620 <inc_lock+0xe0>
 800760c:	4a12      	ldr	r2, [pc, #72]	; (8007658 <inc_lock+0x118>)
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	011b      	lsls	r3, r3, #4
 8007612:	4413      	add	r3, r2
 8007614:	330c      	adds	r3, #12
 8007616:	881b      	ldrh	r3, [r3, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d001      	beq.n	8007620 <inc_lock+0xe0>
 800761c:	2300      	movs	r3, #0
 800761e:	e015      	b.n	800764c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d108      	bne.n	8007638 <inc_lock+0xf8>
 8007626:	4a0c      	ldr	r2, [pc, #48]	; (8007658 <inc_lock+0x118>)
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	011b      	lsls	r3, r3, #4
 800762c:	4413      	add	r3, r2
 800762e:	330c      	adds	r3, #12
 8007630:	881b      	ldrh	r3, [r3, #0]
 8007632:	3301      	adds	r3, #1
 8007634:	b29a      	uxth	r2, r3
 8007636:	e001      	b.n	800763c <inc_lock+0xfc>
 8007638:	f44f 7280 	mov.w	r2, #256	; 0x100
 800763c:	4906      	ldr	r1, [pc, #24]	; (8007658 <inc_lock+0x118>)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	011b      	lsls	r3, r3, #4
 8007642:	440b      	add	r3, r1
 8007644:	330c      	adds	r3, #12
 8007646:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	3301      	adds	r3, #1
}
 800764c:	4618      	mov	r0, r3
 800764e:	3714      	adds	r7, #20
 8007650:	46bd      	mov	sp, r7
 8007652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007656:	4770      	bx	lr
 8007658:	200024f4 	.word	0x200024f4

0800765c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800765c:	b480      	push	{r7}
 800765e:	b085      	sub	sp, #20
 8007660:	af00      	add	r7, sp, #0
 8007662:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	3b01      	subs	r3, #1
 8007668:	607b      	str	r3, [r7, #4]
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2b01      	cmp	r3, #1
 800766e:	d825      	bhi.n	80076bc <dec_lock+0x60>
		n = Files[i].ctr;
 8007670:	4a17      	ldr	r2, [pc, #92]	; (80076d0 <dec_lock+0x74>)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	011b      	lsls	r3, r3, #4
 8007676:	4413      	add	r3, r2
 8007678:	330c      	adds	r3, #12
 800767a:	881b      	ldrh	r3, [r3, #0]
 800767c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800767e:	89fb      	ldrh	r3, [r7, #14]
 8007680:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007684:	d101      	bne.n	800768a <dec_lock+0x2e>
 8007686:	2300      	movs	r3, #0
 8007688:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800768a:	89fb      	ldrh	r3, [r7, #14]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d002      	beq.n	8007696 <dec_lock+0x3a>
 8007690:	89fb      	ldrh	r3, [r7, #14]
 8007692:	3b01      	subs	r3, #1
 8007694:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007696:	4a0e      	ldr	r2, [pc, #56]	; (80076d0 <dec_lock+0x74>)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	011b      	lsls	r3, r3, #4
 800769c:	4413      	add	r3, r2
 800769e:	330c      	adds	r3, #12
 80076a0:	89fa      	ldrh	r2, [r7, #14]
 80076a2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80076a4:	89fb      	ldrh	r3, [r7, #14]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d105      	bne.n	80076b6 <dec_lock+0x5a>
 80076aa:	4a09      	ldr	r2, [pc, #36]	; (80076d0 <dec_lock+0x74>)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	011b      	lsls	r3, r3, #4
 80076b0:	4413      	add	r3, r2
 80076b2:	2200      	movs	r2, #0
 80076b4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80076b6:	2300      	movs	r3, #0
 80076b8:	737b      	strb	r3, [r7, #13]
 80076ba:	e001      	b.n	80076c0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80076bc:	2302      	movs	r3, #2
 80076be:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80076c0:	7b7b      	ldrb	r3, [r7, #13]
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3714      	adds	r7, #20
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop
 80076d0:	200024f4 	.word	0x200024f4

080076d4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b085      	sub	sp, #20
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80076dc:	2300      	movs	r3, #0
 80076de:	60fb      	str	r3, [r7, #12]
 80076e0:	e010      	b.n	8007704 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80076e2:	4a0d      	ldr	r2, [pc, #52]	; (8007718 <clear_lock+0x44>)
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	011b      	lsls	r3, r3, #4
 80076e8:	4413      	add	r3, r2
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	429a      	cmp	r2, r3
 80076f0:	d105      	bne.n	80076fe <clear_lock+0x2a>
 80076f2:	4a09      	ldr	r2, [pc, #36]	; (8007718 <clear_lock+0x44>)
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	011b      	lsls	r3, r3, #4
 80076f8:	4413      	add	r3, r2
 80076fa:	2200      	movs	r2, #0
 80076fc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	3301      	adds	r3, #1
 8007702:	60fb      	str	r3, [r7, #12]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2b01      	cmp	r3, #1
 8007708:	d9eb      	bls.n	80076e2 <clear_lock+0xe>
	}
}
 800770a:	bf00      	nop
 800770c:	bf00      	nop
 800770e:	3714      	adds	r7, #20
 8007710:	46bd      	mov	sp, r7
 8007712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007716:	4770      	bx	lr
 8007718:	200024f4 	.word	0x200024f4

0800771c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b086      	sub	sp, #24
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007724:	2300      	movs	r3, #0
 8007726:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	78db      	ldrb	r3, [r3, #3]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d034      	beq.n	800779a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007734:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	7858      	ldrb	r0, [r3, #1]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007740:	2301      	movs	r3, #1
 8007742:	697a      	ldr	r2, [r7, #20]
 8007744:	f7ff fd40 	bl	80071c8 <disk_write>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d002      	beq.n	8007754 <sync_window+0x38>
			res = FR_DISK_ERR;
 800774e:	2301      	movs	r3, #1
 8007750:	73fb      	strb	r3, [r7, #15]
 8007752:	e022      	b.n	800779a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2200      	movs	r2, #0
 8007758:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800775e:	697a      	ldr	r2, [r7, #20]
 8007760:	1ad2      	subs	r2, r2, r3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	69db      	ldr	r3, [r3, #28]
 8007766:	429a      	cmp	r2, r3
 8007768:	d217      	bcs.n	800779a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	789b      	ldrb	r3, [r3, #2]
 800776e:	613b      	str	r3, [r7, #16]
 8007770:	e010      	b.n	8007794 <sync_window+0x78>
					wsect += fs->fsize;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	69db      	ldr	r3, [r3, #28]
 8007776:	697a      	ldr	r2, [r7, #20]
 8007778:	4413      	add	r3, r2
 800777a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	7858      	ldrb	r0, [r3, #1]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007786:	2301      	movs	r3, #1
 8007788:	697a      	ldr	r2, [r7, #20]
 800778a:	f7ff fd1d 	bl	80071c8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	3b01      	subs	r3, #1
 8007792:	613b      	str	r3, [r7, #16]
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	2b01      	cmp	r3, #1
 8007798:	d8eb      	bhi.n	8007772 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800779a:	7bfb      	ldrb	r3, [r7, #15]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3718      	adds	r7, #24
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b084      	sub	sp, #16
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80077ae:	2300      	movs	r3, #0
 80077b0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077b6:	683a      	ldr	r2, [r7, #0]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d01b      	beq.n	80077f4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f7ff ffad 	bl	800771c <sync_window>
 80077c2:	4603      	mov	r3, r0
 80077c4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80077c6:	7bfb      	ldrb	r3, [r7, #15]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d113      	bne.n	80077f4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	7858      	ldrb	r0, [r3, #1]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80077d6:	2301      	movs	r3, #1
 80077d8:	683a      	ldr	r2, [r7, #0]
 80077da:	f7ff fcd5 	bl	8007188 <disk_read>
 80077de:	4603      	mov	r3, r0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d004      	beq.n	80077ee <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80077e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80077e8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	683a      	ldr	r2, [r7, #0]
 80077f2:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 80077f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3710      	adds	r7, #16
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}
	...

08007800 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007808:	6878      	ldr	r0, [r7, #4]
 800780a:	f7ff ff87 	bl	800771c <sync_window>
 800780e:	4603      	mov	r3, r0
 8007810:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007812:	7bfb      	ldrb	r3, [r7, #15]
 8007814:	2b00      	cmp	r3, #0
 8007816:	d159      	bne.n	80078cc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	781b      	ldrb	r3, [r3, #0]
 800781c:	2b03      	cmp	r3, #3
 800781e:	d149      	bne.n	80078b4 <sync_fs+0xb4>
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	791b      	ldrb	r3, [r3, #4]
 8007824:	2b01      	cmp	r3, #1
 8007826:	d145      	bne.n	80078b4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	899b      	ldrh	r3, [r3, #12]
 8007832:	461a      	mov	r2, r3
 8007834:	2100      	movs	r1, #0
 8007836:	f7ff fda8 	bl	800738a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	3334      	adds	r3, #52	; 0x34
 800783e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007842:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007846:	4618      	mov	r0, r3
 8007848:	f7ff fd37 	bl	80072ba <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	3334      	adds	r3, #52	; 0x34
 8007850:	4921      	ldr	r1, [pc, #132]	; (80078d8 <sync_fs+0xd8>)
 8007852:	4618      	mov	r0, r3
 8007854:	f7ff fd4c 	bl	80072f0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	3334      	adds	r3, #52	; 0x34
 800785c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007860:	491e      	ldr	r1, [pc, #120]	; (80078dc <sync_fs+0xdc>)
 8007862:	4618      	mov	r0, r3
 8007864:	f7ff fd44 	bl	80072f0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	3334      	adds	r3, #52	; 0x34
 800786c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	695b      	ldr	r3, [r3, #20]
 8007874:	4619      	mov	r1, r3
 8007876:	4610      	mov	r0, r2
 8007878:	f7ff fd3a 	bl	80072f0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	3334      	adds	r3, #52	; 0x34
 8007880:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	691b      	ldr	r3, [r3, #16]
 8007888:	4619      	mov	r1, r3
 800788a:	4610      	mov	r0, r2
 800788c:	f7ff fd30 	bl	80072f0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a1b      	ldr	r3, [r3, #32]
 8007894:	1c5a      	adds	r2, r3, #1
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	7858      	ldrb	r0, [r3, #1]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078a8:	2301      	movs	r3, #1
 80078aa:	f7ff fc8d 	bl	80071c8 <disk_write>
			fs->fsi_flag = 0;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	785b      	ldrb	r3, [r3, #1]
 80078b8:	2200      	movs	r2, #0
 80078ba:	2100      	movs	r1, #0
 80078bc:	4618      	mov	r0, r3
 80078be:	f7ff fca3 	bl	8007208 <disk_ioctl>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d001      	beq.n	80078cc <sync_fs+0xcc>
 80078c8:	2301      	movs	r3, #1
 80078ca:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80078cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3710      	adds	r7, #16
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	41615252 	.word	0x41615252
 80078dc:	61417272 	.word	0x61417272

080078e0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	3b02      	subs	r3, #2
 80078ee:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	699b      	ldr	r3, [r3, #24]
 80078f4:	3b02      	subs	r3, #2
 80078f6:	683a      	ldr	r2, [r7, #0]
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d301      	bcc.n	8007900 <clust2sect+0x20>
 80078fc:	2300      	movs	r3, #0
 80078fe:	e008      	b.n	8007912 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	895b      	ldrh	r3, [r3, #10]
 8007904:	461a      	mov	r2, r3
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	fb03 f202 	mul.w	r2, r3, r2
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007910:	4413      	add	r3, r2
}
 8007912:	4618      	mov	r0, r3
 8007914:	370c      	adds	r7, #12
 8007916:	46bd      	mov	sp, r7
 8007918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791c:	4770      	bx	lr

0800791e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800791e:	b580      	push	{r7, lr}
 8007920:	b086      	sub	sp, #24
 8007922:	af00      	add	r7, sp, #0
 8007924:	6078      	str	r0, [r7, #4]
 8007926:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	2b01      	cmp	r3, #1
 8007932:	d904      	bls.n	800793e <get_fat+0x20>
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	699b      	ldr	r3, [r3, #24]
 8007938:	683a      	ldr	r2, [r7, #0]
 800793a:	429a      	cmp	r2, r3
 800793c:	d302      	bcc.n	8007944 <get_fat+0x26>
		val = 1;	/* Internal error */
 800793e:	2301      	movs	r3, #1
 8007940:	617b      	str	r3, [r7, #20]
 8007942:	e0bb      	b.n	8007abc <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007944:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007948:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	2b03      	cmp	r3, #3
 8007950:	f000 8083 	beq.w	8007a5a <get_fat+0x13c>
 8007954:	2b03      	cmp	r3, #3
 8007956:	f300 80a7 	bgt.w	8007aa8 <get_fat+0x18a>
 800795a:	2b01      	cmp	r3, #1
 800795c:	d002      	beq.n	8007964 <get_fat+0x46>
 800795e:	2b02      	cmp	r3, #2
 8007960:	d056      	beq.n	8007a10 <get_fat+0xf2>
 8007962:	e0a1      	b.n	8007aa8 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	60fb      	str	r3, [r7, #12]
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	085b      	lsrs	r3, r3, #1
 800796c:	68fa      	ldr	r2, [r7, #12]
 800796e:	4413      	add	r3, r2
 8007970:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007972:	693b      	ldr	r3, [r7, #16]
 8007974:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	899b      	ldrh	r3, [r3, #12]
 800797a:	4619      	mov	r1, r3
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007982:	4413      	add	r3, r2
 8007984:	4619      	mov	r1, r3
 8007986:	6938      	ldr	r0, [r7, #16]
 8007988:	f7ff ff0c 	bl	80077a4 <move_window>
 800798c:	4603      	mov	r3, r0
 800798e:	2b00      	cmp	r3, #0
 8007990:	f040 808d 	bne.w	8007aae <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	1c5a      	adds	r2, r3, #1
 8007998:	60fa      	str	r2, [r7, #12]
 800799a:	693a      	ldr	r2, [r7, #16]
 800799c:	8992      	ldrh	r2, [r2, #12]
 800799e:	fbb3 f1f2 	udiv	r1, r3, r2
 80079a2:	fb01 f202 	mul.w	r2, r1, r2
 80079a6:	1a9b      	subs	r3, r3, r2
 80079a8:	693a      	ldr	r2, [r7, #16]
 80079aa:	4413      	add	r3, r2
 80079ac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80079b0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	899b      	ldrh	r3, [r3, #12]
 80079ba:	4619      	mov	r1, r3
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	fbb3 f3f1 	udiv	r3, r3, r1
 80079c2:	4413      	add	r3, r2
 80079c4:	4619      	mov	r1, r3
 80079c6:	6938      	ldr	r0, [r7, #16]
 80079c8:	f7ff feec 	bl	80077a4 <move_window>
 80079cc:	4603      	mov	r3, r0
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d16f      	bne.n	8007ab2 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	899b      	ldrh	r3, [r3, #12]
 80079d6:	461a      	mov	r2, r3
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	fbb3 f1f2 	udiv	r1, r3, r2
 80079de:	fb01 f202 	mul.w	r2, r1, r2
 80079e2:	1a9b      	subs	r3, r3, r2
 80079e4:	693a      	ldr	r2, [r7, #16]
 80079e6:	4413      	add	r3, r2
 80079e8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80079ec:	021b      	lsls	r3, r3, #8
 80079ee:	461a      	mov	r2, r3
 80079f0:	68bb      	ldr	r3, [r7, #8]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	f003 0301 	and.w	r3, r3, #1
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d002      	beq.n	8007a06 <get_fat+0xe8>
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	091b      	lsrs	r3, r3, #4
 8007a04:	e002      	b.n	8007a0c <get_fat+0xee>
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a0c:	617b      	str	r3, [r7, #20]
			break;
 8007a0e:	e055      	b.n	8007abc <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	899b      	ldrh	r3, [r3, #12]
 8007a18:	085b      	lsrs	r3, r3, #1
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	4619      	mov	r1, r3
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	fbb3 f3f1 	udiv	r3, r3, r1
 8007a24:	4413      	add	r3, r2
 8007a26:	4619      	mov	r1, r3
 8007a28:	6938      	ldr	r0, [r7, #16]
 8007a2a:	f7ff febb 	bl	80077a4 <move_window>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d140      	bne.n	8007ab6 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	005b      	lsls	r3, r3, #1
 8007a3e:	693a      	ldr	r2, [r7, #16]
 8007a40:	8992      	ldrh	r2, [r2, #12]
 8007a42:	fbb3 f0f2 	udiv	r0, r3, r2
 8007a46:	fb00 f202 	mul.w	r2, r0, r2
 8007a4a:	1a9b      	subs	r3, r3, r2
 8007a4c:	440b      	add	r3, r1
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7ff fbf8 	bl	8007244 <ld_word>
 8007a54:	4603      	mov	r3, r0
 8007a56:	617b      	str	r3, [r7, #20]
			break;
 8007a58:	e030      	b.n	8007abc <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	899b      	ldrh	r3, [r3, #12]
 8007a62:	089b      	lsrs	r3, r3, #2
 8007a64:	b29b      	uxth	r3, r3
 8007a66:	4619      	mov	r1, r3
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007a6e:	4413      	add	r3, r2
 8007a70:	4619      	mov	r1, r3
 8007a72:	6938      	ldr	r0, [r7, #16]
 8007a74:	f7ff fe96 	bl	80077a4 <move_window>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d11d      	bne.n	8007aba <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007a7e:	693b      	ldr	r3, [r7, #16]
 8007a80:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	693a      	ldr	r2, [r7, #16]
 8007a8a:	8992      	ldrh	r2, [r2, #12]
 8007a8c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007a90:	fb00 f202 	mul.w	r2, r0, r2
 8007a94:	1a9b      	subs	r3, r3, r2
 8007a96:	440b      	add	r3, r1
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f7ff fbeb 	bl	8007274 <ld_dword>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007aa4:	617b      	str	r3, [r7, #20]
			break;
 8007aa6:	e009      	b.n	8007abc <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	617b      	str	r3, [r7, #20]
 8007aac:	e006      	b.n	8007abc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007aae:	bf00      	nop
 8007ab0:	e004      	b.n	8007abc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007ab2:	bf00      	nop
 8007ab4:	e002      	b.n	8007abc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007ab6:	bf00      	nop
 8007ab8:	e000      	b.n	8007abc <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007aba:	bf00      	nop
		}
	}

	return val;
 8007abc:	697b      	ldr	r3, [r7, #20]
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3718      	adds	r7, #24
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}

08007ac6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007ac6:	b590      	push	{r4, r7, lr}
 8007ac8:	b089      	sub	sp, #36	; 0x24
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	60f8      	str	r0, [r7, #12]
 8007ace:	60b9      	str	r1, [r7, #8]
 8007ad0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007ad2:	2302      	movs	r3, #2
 8007ad4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007ad6:	68bb      	ldr	r3, [r7, #8]
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	f240 8102 	bls.w	8007ce2 <put_fat+0x21c>
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	699b      	ldr	r3, [r3, #24]
 8007ae2:	68ba      	ldr	r2, [r7, #8]
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	f080 80fc 	bcs.w	8007ce2 <put_fat+0x21c>
		switch (fs->fs_type) {
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	2b03      	cmp	r3, #3
 8007af0:	f000 80b6 	beq.w	8007c60 <put_fat+0x19a>
 8007af4:	2b03      	cmp	r3, #3
 8007af6:	f300 80fd 	bgt.w	8007cf4 <put_fat+0x22e>
 8007afa:	2b01      	cmp	r3, #1
 8007afc:	d003      	beq.n	8007b06 <put_fat+0x40>
 8007afe:	2b02      	cmp	r3, #2
 8007b00:	f000 8083 	beq.w	8007c0a <put_fat+0x144>
 8007b04:	e0f6      	b.n	8007cf4 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007b06:	68bb      	ldr	r3, [r7, #8]
 8007b08:	61bb      	str	r3, [r7, #24]
 8007b0a:	69bb      	ldr	r3, [r7, #24]
 8007b0c:	085b      	lsrs	r3, r3, #1
 8007b0e:	69ba      	ldr	r2, [r7, #24]
 8007b10:	4413      	add	r3, r2
 8007b12:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	899b      	ldrh	r3, [r3, #12]
 8007b1c:	4619      	mov	r1, r3
 8007b1e:	69bb      	ldr	r3, [r7, #24]
 8007b20:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b24:	4413      	add	r3, r2
 8007b26:	4619      	mov	r1, r3
 8007b28:	68f8      	ldr	r0, [r7, #12]
 8007b2a:	f7ff fe3b 	bl	80077a4 <move_window>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007b32:	7ffb      	ldrb	r3, [r7, #31]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f040 80d6 	bne.w	8007ce6 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	1c5a      	adds	r2, r3, #1
 8007b44:	61ba      	str	r2, [r7, #24]
 8007b46:	68fa      	ldr	r2, [r7, #12]
 8007b48:	8992      	ldrh	r2, [r2, #12]
 8007b4a:	fbb3 f0f2 	udiv	r0, r3, r2
 8007b4e:	fb00 f202 	mul.w	r2, r0, r2
 8007b52:	1a9b      	subs	r3, r3, r2
 8007b54:	440b      	add	r3, r1
 8007b56:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007b58:	68bb      	ldr	r3, [r7, #8]
 8007b5a:	f003 0301 	and.w	r3, r3, #1
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d00d      	beq.n	8007b7e <put_fat+0xb8>
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	781b      	ldrb	r3, [r3, #0]
 8007b66:	b25b      	sxtb	r3, r3
 8007b68:	f003 030f 	and.w	r3, r3, #15
 8007b6c:	b25a      	sxtb	r2, r3
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	b2db      	uxtb	r3, r3
 8007b72:	011b      	lsls	r3, r3, #4
 8007b74:	b25b      	sxtb	r3, r3
 8007b76:	4313      	orrs	r3, r2
 8007b78:	b25b      	sxtb	r3, r3
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	e001      	b.n	8007b82 <put_fat+0xbc>
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	697a      	ldr	r2, [r7, #20]
 8007b84:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2201      	movs	r2, #1
 8007b8a:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	899b      	ldrh	r3, [r3, #12]
 8007b94:	4619      	mov	r1, r3
 8007b96:	69bb      	ldr	r3, [r7, #24]
 8007b98:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b9c:	4413      	add	r3, r2
 8007b9e:	4619      	mov	r1, r3
 8007ba0:	68f8      	ldr	r0, [r7, #12]
 8007ba2:	f7ff fdff 	bl	80077a4 <move_window>
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007baa:	7ffb      	ldrb	r3, [r7, #31]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f040 809c 	bne.w	8007cea <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	899b      	ldrh	r3, [r3, #12]
 8007bbc:	461a      	mov	r2, r3
 8007bbe:	69bb      	ldr	r3, [r7, #24]
 8007bc0:	fbb3 f0f2 	udiv	r0, r3, r2
 8007bc4:	fb00 f202 	mul.w	r2, r0, r2
 8007bc8:	1a9b      	subs	r3, r3, r2
 8007bca:	440b      	add	r3, r1
 8007bcc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	f003 0301 	and.w	r3, r3, #1
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d003      	beq.n	8007be0 <put_fat+0x11a>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	091b      	lsrs	r3, r3, #4
 8007bdc:	b2db      	uxtb	r3, r3
 8007bde:	e00e      	b.n	8007bfe <put_fat+0x138>
 8007be0:	697b      	ldr	r3, [r7, #20]
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	b25b      	sxtb	r3, r3
 8007be6:	f023 030f 	bic.w	r3, r3, #15
 8007bea:	b25a      	sxtb	r2, r3
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	0a1b      	lsrs	r3, r3, #8
 8007bf0:	b25b      	sxtb	r3, r3
 8007bf2:	f003 030f 	and.w	r3, r3, #15
 8007bf6:	b25b      	sxtb	r3, r3
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	b25b      	sxtb	r3, r3
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	697a      	ldr	r2, [r7, #20]
 8007c00:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2201      	movs	r2, #1
 8007c06:	70da      	strb	r2, [r3, #3]
			break;
 8007c08:	e074      	b.n	8007cf4 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	899b      	ldrh	r3, [r3, #12]
 8007c12:	085b      	lsrs	r3, r3, #1
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	4619      	mov	r1, r3
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c1e:	4413      	add	r3, r2
 8007c20:	4619      	mov	r1, r3
 8007c22:	68f8      	ldr	r0, [r7, #12]
 8007c24:	f7ff fdbe 	bl	80077a4 <move_window>
 8007c28:	4603      	mov	r3, r0
 8007c2a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007c2c:	7ffb      	ldrb	r3, [r7, #31]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d15d      	bne.n	8007cee <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	005b      	lsls	r3, r3, #1
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	8992      	ldrh	r2, [r2, #12]
 8007c40:	fbb3 f0f2 	udiv	r0, r3, r2
 8007c44:	fb00 f202 	mul.w	r2, r0, r2
 8007c48:	1a9b      	subs	r3, r3, r2
 8007c4a:	440b      	add	r3, r1
 8007c4c:	687a      	ldr	r2, [r7, #4]
 8007c4e:	b292      	uxth	r2, r2
 8007c50:	4611      	mov	r1, r2
 8007c52:	4618      	mov	r0, r3
 8007c54:	f7ff fb31 	bl	80072ba <st_word>
			fs->wflag = 1;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	2201      	movs	r2, #1
 8007c5c:	70da      	strb	r2, [r3, #3]
			break;
 8007c5e:	e049      	b.n	8007cf4 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	899b      	ldrh	r3, [r3, #12]
 8007c68:	089b      	lsrs	r3, r3, #2
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	4619      	mov	r1, r3
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c74:	4413      	add	r3, r2
 8007c76:	4619      	mov	r1, r3
 8007c78:	68f8      	ldr	r0, [r7, #12]
 8007c7a:	f7ff fd93 	bl	80077a4 <move_window>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007c82:	7ffb      	ldrb	r3, [r7, #31]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d134      	bne.n	8007cf2 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	009b      	lsls	r3, r3, #2
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	8992      	ldrh	r2, [r2, #12]
 8007c9c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007ca0:	fb00 f202 	mul.w	r2, r0, r2
 8007ca4:	1a9b      	subs	r3, r3, r2
 8007ca6:	440b      	add	r3, r1
 8007ca8:	4618      	mov	r0, r3
 8007caa:	f7ff fae3 	bl	8007274 <ld_dword>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007cb4:	4323      	orrs	r3, r4
 8007cb6:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	009b      	lsls	r3, r3, #2
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	8992      	ldrh	r2, [r2, #12]
 8007cc6:	fbb3 f0f2 	udiv	r0, r3, r2
 8007cca:	fb00 f202 	mul.w	r2, r0, r2
 8007cce:	1a9b      	subs	r3, r3, r2
 8007cd0:	440b      	add	r3, r1
 8007cd2:	6879      	ldr	r1, [r7, #4]
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	f7ff fb0b 	bl	80072f0 <st_dword>
			fs->wflag = 1;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2201      	movs	r2, #1
 8007cde:	70da      	strb	r2, [r3, #3]
			break;
 8007ce0:	e008      	b.n	8007cf4 <put_fat+0x22e>
		}
	}
 8007ce2:	bf00      	nop
 8007ce4:	e006      	b.n	8007cf4 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007ce6:	bf00      	nop
 8007ce8:	e004      	b.n	8007cf4 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007cea:	bf00      	nop
 8007cec:	e002      	b.n	8007cf4 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007cee:	bf00      	nop
 8007cf0:	e000      	b.n	8007cf4 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007cf2:	bf00      	nop
	return res;
 8007cf4:	7ffb      	ldrb	r3, [r7, #31]
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3724      	adds	r7, #36	; 0x24
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd90      	pop	{r4, r7, pc}

08007cfe <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007cfe:	b580      	push	{r7, lr}
 8007d00:	b088      	sub	sp, #32
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	60f8      	str	r0, [r7, #12]
 8007d06:	60b9      	str	r1, [r7, #8]
 8007d08:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	2b01      	cmp	r3, #1
 8007d18:	d904      	bls.n	8007d24 <remove_chain+0x26>
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	699b      	ldr	r3, [r3, #24]
 8007d1e:	68ba      	ldr	r2, [r7, #8]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	d301      	bcc.n	8007d28 <remove_chain+0x2a>
 8007d24:	2302      	movs	r3, #2
 8007d26:	e04b      	b.n	8007dc0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d00c      	beq.n	8007d48 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007d2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007d32:	6879      	ldr	r1, [r7, #4]
 8007d34:	69b8      	ldr	r0, [r7, #24]
 8007d36:	f7ff fec6 	bl	8007ac6 <put_fat>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007d3e:	7ffb      	ldrb	r3, [r7, #31]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d001      	beq.n	8007d48 <remove_chain+0x4a>
 8007d44:	7ffb      	ldrb	r3, [r7, #31]
 8007d46:	e03b      	b.n	8007dc0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007d48:	68b9      	ldr	r1, [r7, #8]
 8007d4a:	68f8      	ldr	r0, [r7, #12]
 8007d4c:	f7ff fde7 	bl	800791e <get_fat>
 8007d50:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d031      	beq.n	8007dbc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d101      	bne.n	8007d62 <remove_chain+0x64>
 8007d5e:	2302      	movs	r3, #2
 8007d60:	e02e      	b.n	8007dc0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d68:	d101      	bne.n	8007d6e <remove_chain+0x70>
 8007d6a:	2301      	movs	r3, #1
 8007d6c:	e028      	b.n	8007dc0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007d6e:	2200      	movs	r2, #0
 8007d70:	68b9      	ldr	r1, [r7, #8]
 8007d72:	69b8      	ldr	r0, [r7, #24]
 8007d74:	f7ff fea7 	bl	8007ac6 <put_fat>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007d7c:	7ffb      	ldrb	r3, [r7, #31]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d001      	beq.n	8007d86 <remove_chain+0x88>
 8007d82:	7ffb      	ldrb	r3, [r7, #31]
 8007d84:	e01c      	b.n	8007dc0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	695a      	ldr	r2, [r3, #20]
 8007d8a:	69bb      	ldr	r3, [r7, #24]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	3b02      	subs	r3, #2
 8007d90:	429a      	cmp	r2, r3
 8007d92:	d20b      	bcs.n	8007dac <remove_chain+0xae>
			fs->free_clst++;
 8007d94:	69bb      	ldr	r3, [r7, #24]
 8007d96:	695b      	ldr	r3, [r3, #20]
 8007d98:	1c5a      	adds	r2, r3, #1
 8007d9a:	69bb      	ldr	r3, [r7, #24]
 8007d9c:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	791b      	ldrb	r3, [r3, #4]
 8007da2:	f043 0301 	orr.w	r3, r3, #1
 8007da6:	b2da      	uxtb	r2, r3
 8007da8:	69bb      	ldr	r3, [r7, #24]
 8007daa:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	699b      	ldr	r3, [r3, #24]
 8007db4:	68ba      	ldr	r2, [r7, #8]
 8007db6:	429a      	cmp	r2, r3
 8007db8:	d3c6      	bcc.n	8007d48 <remove_chain+0x4a>
 8007dba:	e000      	b.n	8007dbe <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007dbc:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007dbe:	2300      	movs	r3, #0
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	3720      	adds	r7, #32
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b088      	sub	sp, #32
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d10d      	bne.n	8007dfa <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	691b      	ldr	r3, [r3, #16]
 8007de2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007de4:	69bb      	ldr	r3, [r7, #24]
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d004      	beq.n	8007df4 <create_chain+0x2c>
 8007dea:	693b      	ldr	r3, [r7, #16]
 8007dec:	699b      	ldr	r3, [r3, #24]
 8007dee:	69ba      	ldr	r2, [r7, #24]
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d31b      	bcc.n	8007e2c <create_chain+0x64>
 8007df4:	2301      	movs	r3, #1
 8007df6:	61bb      	str	r3, [r7, #24]
 8007df8:	e018      	b.n	8007e2c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007dfa:	6839      	ldr	r1, [r7, #0]
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f7ff fd8e 	bl	800791e <get_fat>
 8007e02:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2b01      	cmp	r3, #1
 8007e08:	d801      	bhi.n	8007e0e <create_chain+0x46>
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e070      	b.n	8007ef0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e14:	d101      	bne.n	8007e1a <create_chain+0x52>
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	e06a      	b.n	8007ef0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	699b      	ldr	r3, [r3, #24]
 8007e1e:	68fa      	ldr	r2, [r7, #12]
 8007e20:	429a      	cmp	r2, r3
 8007e22:	d201      	bcs.n	8007e28 <create_chain+0x60>
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	e063      	b.n	8007ef0 <create_chain+0x128>
		scl = clst;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007e2c:	69bb      	ldr	r3, [r7, #24]
 8007e2e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007e30:	69fb      	ldr	r3, [r7, #28]
 8007e32:	3301      	adds	r3, #1
 8007e34:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	699b      	ldr	r3, [r3, #24]
 8007e3a:	69fa      	ldr	r2, [r7, #28]
 8007e3c:	429a      	cmp	r2, r3
 8007e3e:	d307      	bcc.n	8007e50 <create_chain+0x88>
				ncl = 2;
 8007e40:	2302      	movs	r3, #2
 8007e42:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007e44:	69fa      	ldr	r2, [r7, #28]
 8007e46:	69bb      	ldr	r3, [r7, #24]
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d901      	bls.n	8007e50 <create_chain+0x88>
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	e04f      	b.n	8007ef0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007e50:	69f9      	ldr	r1, [r7, #28]
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f7ff fd63 	bl	800791e <get_fat>
 8007e58:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d00e      	beq.n	8007e7e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d003      	beq.n	8007e6e <create_chain+0xa6>
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e6c:	d101      	bne.n	8007e72 <create_chain+0xaa>
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	e03e      	b.n	8007ef0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007e72:	69fa      	ldr	r2, [r7, #28]
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	429a      	cmp	r2, r3
 8007e78:	d1da      	bne.n	8007e30 <create_chain+0x68>
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	e038      	b.n	8007ef0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007e7e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007e80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007e84:	69f9      	ldr	r1, [r7, #28]
 8007e86:	6938      	ldr	r0, [r7, #16]
 8007e88:	f7ff fe1d 	bl	8007ac6 <put_fat>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007e90:	7dfb      	ldrb	r3, [r7, #23]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d109      	bne.n	8007eaa <create_chain+0xe2>
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d006      	beq.n	8007eaa <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007e9c:	69fa      	ldr	r2, [r7, #28]
 8007e9e:	6839      	ldr	r1, [r7, #0]
 8007ea0:	6938      	ldr	r0, [r7, #16]
 8007ea2:	f7ff fe10 	bl	8007ac6 <put_fat>
 8007ea6:	4603      	mov	r3, r0
 8007ea8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007eaa:	7dfb      	ldrb	r3, [r7, #23]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d116      	bne.n	8007ede <create_chain+0x116>
		fs->last_clst = ncl;
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	69fa      	ldr	r2, [r7, #28]
 8007eb4:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007eb6:	693b      	ldr	r3, [r7, #16]
 8007eb8:	695a      	ldr	r2, [r3, #20]
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	699b      	ldr	r3, [r3, #24]
 8007ebe:	3b02      	subs	r3, #2
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d804      	bhi.n	8007ece <create_chain+0x106>
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	695b      	ldr	r3, [r3, #20]
 8007ec8:	1e5a      	subs	r2, r3, #1
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	791b      	ldrb	r3, [r3, #4]
 8007ed2:	f043 0301 	orr.w	r3, r3, #1
 8007ed6:	b2da      	uxtb	r2, r3
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	711a      	strb	r2, [r3, #4]
 8007edc:	e007      	b.n	8007eee <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007ede:	7dfb      	ldrb	r3, [r7, #23]
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	d102      	bne.n	8007eea <create_chain+0x122>
 8007ee4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007ee8:	e000      	b.n	8007eec <create_chain+0x124>
 8007eea:	2301      	movs	r3, #1
 8007eec:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007eee:	69fb      	ldr	r3, [r7, #28]
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3720      	adds	r7, #32
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}

08007ef8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b087      	sub	sp, #28
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f0c:	3304      	adds	r3, #4
 8007f0e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	899b      	ldrh	r3, [r3, #12]
 8007f14:	461a      	mov	r2, r3
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f1c:	68fa      	ldr	r2, [r7, #12]
 8007f1e:	8952      	ldrh	r2, [r2, #10]
 8007f20:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f24:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	1d1a      	adds	r2, r3, #4
 8007f2a:	613a      	str	r2, [r7, #16]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d101      	bne.n	8007f3a <clmt_clust+0x42>
 8007f36:	2300      	movs	r3, #0
 8007f38:	e010      	b.n	8007f5c <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8007f3a:	697a      	ldr	r2, [r7, #20]
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d307      	bcc.n	8007f52 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8007f42:	697a      	ldr	r2, [r7, #20]
 8007f44:	68bb      	ldr	r3, [r7, #8]
 8007f46:	1ad3      	subs	r3, r2, r3
 8007f48:	617b      	str	r3, [r7, #20]
 8007f4a:	693b      	ldr	r3, [r7, #16]
 8007f4c:	3304      	adds	r3, #4
 8007f4e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007f50:	e7e9      	b.n	8007f26 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8007f52:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	4413      	add	r3, r2
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	371c      	adds	r7, #28
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b086      	sub	sp, #24
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007f7e:	d204      	bcs.n	8007f8a <dir_sdi+0x22>
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	f003 031f 	and.w	r3, r3, #31
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d001      	beq.n	8007f8e <dir_sdi+0x26>
		return FR_INT_ERR;
 8007f8a:	2302      	movs	r3, #2
 8007f8c:	e071      	b.n	8008072 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	683a      	ldr	r2, [r7, #0]
 8007f92:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	689b      	ldr	r3, [r3, #8]
 8007f98:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d106      	bne.n	8007fae <dir_sdi+0x46>
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	2b02      	cmp	r3, #2
 8007fa6:	d902      	bls.n	8007fae <dir_sdi+0x46>
		clst = fs->dirbase;
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fac:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d10c      	bne.n	8007fce <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	095b      	lsrs	r3, r3, #5
 8007fb8:	693a      	ldr	r2, [r7, #16]
 8007fba:	8912      	ldrh	r2, [r2, #8]
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d301      	bcc.n	8007fc4 <dir_sdi+0x5c>
 8007fc0:	2302      	movs	r3, #2
 8007fc2:	e056      	b.n	8008072 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	61da      	str	r2, [r3, #28]
 8007fcc:	e02d      	b.n	800802a <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007fce:	693b      	ldr	r3, [r7, #16]
 8007fd0:	895b      	ldrh	r3, [r3, #10]
 8007fd2:	461a      	mov	r2, r3
 8007fd4:	693b      	ldr	r3, [r7, #16]
 8007fd6:	899b      	ldrh	r3, [r3, #12]
 8007fd8:	fb02 f303 	mul.w	r3, r2, r3
 8007fdc:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007fde:	e019      	b.n	8008014 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6979      	ldr	r1, [r7, #20]
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	f7ff fc9a 	bl	800791e <get_fat>
 8007fea:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007ff2:	d101      	bne.n	8007ff8 <dir_sdi+0x90>
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e03c      	b.n	8008072 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	2b01      	cmp	r3, #1
 8007ffc:	d904      	bls.n	8008008 <dir_sdi+0xa0>
 8007ffe:	693b      	ldr	r3, [r7, #16]
 8008000:	699b      	ldr	r3, [r3, #24]
 8008002:	697a      	ldr	r2, [r7, #20]
 8008004:	429a      	cmp	r2, r3
 8008006:	d301      	bcc.n	800800c <dir_sdi+0xa4>
 8008008:	2302      	movs	r3, #2
 800800a:	e032      	b.n	8008072 <dir_sdi+0x10a>
			ofs -= csz;
 800800c:	683a      	ldr	r2, [r7, #0]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	1ad3      	subs	r3, r2, r3
 8008012:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008014:	683a      	ldr	r2, [r7, #0]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	429a      	cmp	r2, r3
 800801a:	d2e1      	bcs.n	8007fe0 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800801c:	6979      	ldr	r1, [r7, #20]
 800801e:	6938      	ldr	r0, [r7, #16]
 8008020:	f7ff fc5e 	bl	80078e0 <clust2sect>
 8008024:	4602      	mov	r2, r0
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	697a      	ldr	r2, [r7, #20]
 800802e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	69db      	ldr	r3, [r3, #28]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d101      	bne.n	800803c <dir_sdi+0xd4>
 8008038:	2302      	movs	r3, #2
 800803a:	e01a      	b.n	8008072 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	69da      	ldr	r2, [r3, #28]
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	899b      	ldrh	r3, [r3, #12]
 8008044:	4619      	mov	r1, r3
 8008046:	683b      	ldr	r3, [r7, #0]
 8008048:	fbb3 f3f1 	udiv	r3, r3, r1
 800804c:	441a      	add	r2, r3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	899b      	ldrh	r3, [r3, #12]
 800805c:	461a      	mov	r2, r3
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	fbb3 f0f2 	udiv	r0, r3, r2
 8008064:	fb00 f202 	mul.w	r2, r0, r2
 8008068:	1a9b      	subs	r3, r3, r2
 800806a:	18ca      	adds	r2, r1, r3
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008070:	2300      	movs	r3, #0
}
 8008072:	4618      	mov	r0, r3
 8008074:	3718      	adds	r7, #24
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}

0800807a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800807a:	b580      	push	{r7, lr}
 800807c:	b086      	sub	sp, #24
 800807e:	af00      	add	r7, sp, #0
 8008080:	6078      	str	r0, [r7, #4]
 8008082:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	695b      	ldr	r3, [r3, #20]
 800808e:	3320      	adds	r3, #32
 8008090:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	69db      	ldr	r3, [r3, #28]
 8008096:	2b00      	cmp	r3, #0
 8008098:	d003      	beq.n	80080a2 <dir_next+0x28>
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80080a0:	d301      	bcc.n	80080a6 <dir_next+0x2c>
 80080a2:	2304      	movs	r3, #4
 80080a4:	e0bb      	b.n	800821e <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	899b      	ldrh	r3, [r3, #12]
 80080aa:	461a      	mov	r2, r3
 80080ac:	68bb      	ldr	r3, [r7, #8]
 80080ae:	fbb3 f1f2 	udiv	r1, r3, r2
 80080b2:	fb01 f202 	mul.w	r2, r1, r2
 80080b6:	1a9b      	subs	r3, r3, r2
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	f040 809d 	bne.w	80081f8 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	69db      	ldr	r3, [r3, #28]
 80080c2:	1c5a      	adds	r2, r3, #1
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	699b      	ldr	r3, [r3, #24]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d10b      	bne.n	80080e8 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80080d0:	68bb      	ldr	r3, [r7, #8]
 80080d2:	095b      	lsrs	r3, r3, #5
 80080d4:	68fa      	ldr	r2, [r7, #12]
 80080d6:	8912      	ldrh	r2, [r2, #8]
 80080d8:	4293      	cmp	r3, r2
 80080da:	f0c0 808d 	bcc.w	80081f8 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2200      	movs	r2, #0
 80080e2:	61da      	str	r2, [r3, #28]
 80080e4:	2304      	movs	r3, #4
 80080e6:	e09a      	b.n	800821e <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	899b      	ldrh	r3, [r3, #12]
 80080ec:	461a      	mov	r2, r3
 80080ee:	68bb      	ldr	r3, [r7, #8]
 80080f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80080f4:	68fa      	ldr	r2, [r7, #12]
 80080f6:	8952      	ldrh	r2, [r2, #10]
 80080f8:	3a01      	subs	r2, #1
 80080fa:	4013      	ands	r3, r2
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d17b      	bne.n	80081f8 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008100:	687a      	ldr	r2, [r7, #4]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	699b      	ldr	r3, [r3, #24]
 8008106:	4619      	mov	r1, r3
 8008108:	4610      	mov	r0, r2
 800810a:	f7ff fc08 	bl	800791e <get_fat>
 800810e:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	2b01      	cmp	r3, #1
 8008114:	d801      	bhi.n	800811a <dir_next+0xa0>
 8008116:	2302      	movs	r3, #2
 8008118:	e081      	b.n	800821e <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800811a:	697b      	ldr	r3, [r7, #20]
 800811c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008120:	d101      	bne.n	8008126 <dir_next+0xac>
 8008122:	2301      	movs	r3, #1
 8008124:	e07b      	b.n	800821e <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	699b      	ldr	r3, [r3, #24]
 800812a:	697a      	ldr	r2, [r7, #20]
 800812c:	429a      	cmp	r2, r3
 800812e:	d359      	bcc.n	80081e4 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d104      	bne.n	8008140 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	61da      	str	r2, [r3, #28]
 800813c:	2304      	movs	r3, #4
 800813e:	e06e      	b.n	800821e <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	699b      	ldr	r3, [r3, #24]
 8008146:	4619      	mov	r1, r3
 8008148:	4610      	mov	r0, r2
 800814a:	f7ff fe3d 	bl	8007dc8 <create_chain>
 800814e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d101      	bne.n	800815a <dir_next+0xe0>
 8008156:	2307      	movs	r3, #7
 8008158:	e061      	b.n	800821e <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	2b01      	cmp	r3, #1
 800815e:	d101      	bne.n	8008164 <dir_next+0xea>
 8008160:	2302      	movs	r3, #2
 8008162:	e05c      	b.n	800821e <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800816a:	d101      	bne.n	8008170 <dir_next+0xf6>
 800816c:	2301      	movs	r3, #1
 800816e:	e056      	b.n	800821e <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008170:	68f8      	ldr	r0, [r7, #12]
 8008172:	f7ff fad3 	bl	800771c <sync_window>
 8008176:	4603      	mov	r3, r0
 8008178:	2b00      	cmp	r3, #0
 800817a:	d001      	beq.n	8008180 <dir_next+0x106>
 800817c:	2301      	movs	r3, #1
 800817e:	e04e      	b.n	800821e <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	899b      	ldrh	r3, [r3, #12]
 800818a:	461a      	mov	r2, r3
 800818c:	2100      	movs	r1, #0
 800818e:	f7ff f8fc 	bl	800738a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008192:	2300      	movs	r3, #0
 8008194:	613b      	str	r3, [r7, #16]
 8008196:	6979      	ldr	r1, [r7, #20]
 8008198:	68f8      	ldr	r0, [r7, #12]
 800819a:	f7ff fba1 	bl	80078e0 <clust2sect>
 800819e:	4602      	mov	r2, r0
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	631a      	str	r2, [r3, #48]	; 0x30
 80081a4:	e012      	b.n	80081cc <dir_next+0x152>
						fs->wflag = 1;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2201      	movs	r2, #1
 80081aa:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	f7ff fab5 	bl	800771c <sync_window>
 80081b2:	4603      	mov	r3, r0
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d001      	beq.n	80081bc <dir_next+0x142>
 80081b8:	2301      	movs	r3, #1
 80081ba:	e030      	b.n	800821e <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	3301      	adds	r3, #1
 80081c0:	613b      	str	r3, [r7, #16]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081c6:	1c5a      	adds	r2, r3, #1
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	631a      	str	r2, [r3, #48]	; 0x30
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	895b      	ldrh	r3, [r3, #10]
 80081d0:	461a      	mov	r2, r3
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d3e6      	bcc.n	80081a6 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80081dc:	693b      	ldr	r3, [r7, #16]
 80081de:	1ad2      	subs	r2, r2, r3
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	697a      	ldr	r2, [r7, #20]
 80081e8:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80081ea:	6979      	ldr	r1, [r7, #20]
 80081ec:	68f8      	ldr	r0, [r7, #12]
 80081ee:	f7ff fb77 	bl	80078e0 <clust2sect>
 80081f2:	4602      	mov	r2, r0
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	68ba      	ldr	r2, [r7, #8]
 80081fc:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	899b      	ldrh	r3, [r3, #12]
 8008208:	461a      	mov	r2, r3
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008210:	fb00 f202 	mul.w	r2, r0, r2
 8008214:	1a9b      	subs	r3, r3, r2
 8008216:	18ca      	adds	r2, r1, r3
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800821c:	2300      	movs	r3, #0
}
 800821e:	4618      	mov	r0, r3
 8008220:	3718      	adds	r7, #24
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}

08008226 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008226:	b580      	push	{r7, lr}
 8008228:	b086      	sub	sp, #24
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
 800822e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008236:	2100      	movs	r1, #0
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f7ff fe95 	bl	8007f68 <dir_sdi>
 800823e:	4603      	mov	r3, r0
 8008240:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008242:	7dfb      	ldrb	r3, [r7, #23]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d12b      	bne.n	80082a0 <dir_alloc+0x7a>
		n = 0;
 8008248:	2300      	movs	r3, #0
 800824a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	69db      	ldr	r3, [r3, #28]
 8008250:	4619      	mov	r1, r3
 8008252:	68f8      	ldr	r0, [r7, #12]
 8008254:	f7ff faa6 	bl	80077a4 <move_window>
 8008258:	4603      	mov	r3, r0
 800825a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800825c:	7dfb      	ldrb	r3, [r7, #23]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d11d      	bne.n	800829e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6a1b      	ldr	r3, [r3, #32]
 8008266:	781b      	ldrb	r3, [r3, #0]
 8008268:	2be5      	cmp	r3, #229	; 0xe5
 800826a:	d004      	beq.n	8008276 <dir_alloc+0x50>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6a1b      	ldr	r3, [r3, #32]
 8008270:	781b      	ldrb	r3, [r3, #0]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d107      	bne.n	8008286 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	3301      	adds	r3, #1
 800827a:	613b      	str	r3, [r7, #16]
 800827c:	693a      	ldr	r2, [r7, #16]
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	429a      	cmp	r2, r3
 8008282:	d102      	bne.n	800828a <dir_alloc+0x64>
 8008284:	e00c      	b.n	80082a0 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008286:	2300      	movs	r3, #0
 8008288:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800828a:	2101      	movs	r1, #1
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f7ff fef4 	bl	800807a <dir_next>
 8008292:	4603      	mov	r3, r0
 8008294:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008296:	7dfb      	ldrb	r3, [r7, #23]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d0d7      	beq.n	800824c <dir_alloc+0x26>
 800829c:	e000      	b.n	80082a0 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800829e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80082a0:	7dfb      	ldrb	r3, [r7, #23]
 80082a2:	2b04      	cmp	r3, #4
 80082a4:	d101      	bne.n	80082aa <dir_alloc+0x84>
 80082a6:	2307      	movs	r3, #7
 80082a8:	75fb      	strb	r3, [r7, #23]
	return res;
 80082aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80082ac:	4618      	mov	r0, r3
 80082ae:	3718      	adds	r7, #24
 80082b0:	46bd      	mov	sp, r7
 80082b2:	bd80      	pop	{r7, pc}

080082b4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	331a      	adds	r3, #26
 80082c2:	4618      	mov	r0, r3
 80082c4:	f7fe ffbe 	bl	8007244 <ld_word>
 80082c8:	4603      	mov	r3, r0
 80082ca:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	781b      	ldrb	r3, [r3, #0]
 80082d0:	2b03      	cmp	r3, #3
 80082d2:	d109      	bne.n	80082e8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	3314      	adds	r3, #20
 80082d8:	4618      	mov	r0, r3
 80082da:	f7fe ffb3 	bl	8007244 <ld_word>
 80082de:	4603      	mov	r3, r0
 80082e0:	041b      	lsls	r3, r3, #16
 80082e2:	68fa      	ldr	r2, [r7, #12]
 80082e4:	4313      	orrs	r3, r2
 80082e6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80082e8:	68fb      	ldr	r3, [r7, #12]
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	3710      	adds	r7, #16
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}

080082f2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80082f2:	b580      	push	{r7, lr}
 80082f4:	b084      	sub	sp, #16
 80082f6:	af00      	add	r7, sp, #0
 80082f8:	60f8      	str	r0, [r7, #12]
 80082fa:	60b9      	str	r1, [r7, #8]
 80082fc:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	331a      	adds	r3, #26
 8008302:	687a      	ldr	r2, [r7, #4]
 8008304:	b292      	uxth	r2, r2
 8008306:	4611      	mov	r1, r2
 8008308:	4618      	mov	r0, r3
 800830a:	f7fe ffd6 	bl	80072ba <st_word>
	if (fs->fs_type == FS_FAT32) {
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	781b      	ldrb	r3, [r3, #0]
 8008312:	2b03      	cmp	r3, #3
 8008314:	d109      	bne.n	800832a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	f103 0214 	add.w	r2, r3, #20
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	0c1b      	lsrs	r3, r3, #16
 8008320:	b29b      	uxth	r3, r3
 8008322:	4619      	mov	r1, r3
 8008324:	4610      	mov	r0, r2
 8008326:	f7fe ffc8 	bl	80072ba <st_word>
	}
}
 800832a:	bf00      	nop
 800832c:	3710      	adds	r7, #16
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}

08008332 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8008332:	b580      	push	{r7, lr}
 8008334:	b086      	sub	sp, #24
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
 800833a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800833c:	2304      	movs	r3, #4
 800833e:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8008346:	e03c      	b.n	80083c2 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	69db      	ldr	r3, [r3, #28]
 800834c:	4619      	mov	r1, r3
 800834e:	6938      	ldr	r0, [r7, #16]
 8008350:	f7ff fa28 	bl	80077a4 <move_window>
 8008354:	4603      	mov	r3, r0
 8008356:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008358:	7dfb      	ldrb	r3, [r7, #23]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d136      	bne.n	80083cc <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6a1b      	ldr	r3, [r3, #32]
 8008362:	781b      	ldrb	r3, [r3, #0]
 8008364:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8008366:	7bfb      	ldrb	r3, [r7, #15]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d102      	bne.n	8008372 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800836c:	2304      	movs	r3, #4
 800836e:	75fb      	strb	r3, [r7, #23]
 8008370:	e031      	b.n	80083d6 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6a1b      	ldr	r3, [r3, #32]
 8008376:	330b      	adds	r3, #11
 8008378:	781b      	ldrb	r3, [r3, #0]
 800837a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800837e:	73bb      	strb	r3, [r7, #14]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	7bba      	ldrb	r2, [r7, #14]
 8008384:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8008386:	7bfb      	ldrb	r3, [r7, #15]
 8008388:	2be5      	cmp	r3, #229	; 0xe5
 800838a:	d011      	beq.n	80083b0 <dir_read+0x7e>
 800838c:	7bfb      	ldrb	r3, [r7, #15]
 800838e:	2b2e      	cmp	r3, #46	; 0x2e
 8008390:	d00e      	beq.n	80083b0 <dir_read+0x7e>
 8008392:	7bbb      	ldrb	r3, [r7, #14]
 8008394:	2b0f      	cmp	r3, #15
 8008396:	d00b      	beq.n	80083b0 <dir_read+0x7e>
 8008398:	7bbb      	ldrb	r3, [r7, #14]
 800839a:	f023 0320 	bic.w	r3, r3, #32
 800839e:	2b08      	cmp	r3, #8
 80083a0:	bf0c      	ite	eq
 80083a2:	2301      	moveq	r3, #1
 80083a4:	2300      	movne	r3, #0
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	461a      	mov	r2, r3
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d00f      	beq.n	80083d0 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 80083b0:	2100      	movs	r1, #0
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f7ff fe61 	bl	800807a <dir_next>
 80083b8:	4603      	mov	r3, r0
 80083ba:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80083bc:	7dfb      	ldrb	r3, [r7, #23]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d108      	bne.n	80083d4 <dir_read+0xa2>
	while (dp->sect) {
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	69db      	ldr	r3, [r3, #28]
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d1be      	bne.n	8008348 <dir_read+0x16>
 80083ca:	e004      	b.n	80083d6 <dir_read+0xa4>
		if (res != FR_OK) break;
 80083cc:	bf00      	nop
 80083ce:	e002      	b.n	80083d6 <dir_read+0xa4>
				break;
 80083d0:	bf00      	nop
 80083d2:	e000      	b.n	80083d6 <dir_read+0xa4>
		if (res != FR_OK) break;
 80083d4:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 80083d6:	7dfb      	ldrb	r3, [r7, #23]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d002      	beq.n	80083e2 <dir_read+0xb0>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2200      	movs	r2, #0
 80083e0:	61da      	str	r2, [r3, #28]
	return res;
 80083e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	3718      	adds	r7, #24
 80083e8:	46bd      	mov	sp, r7
 80083ea:	bd80      	pop	{r7, pc}

080083ec <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b086      	sub	sp, #24
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80083fa:	2100      	movs	r1, #0
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f7ff fdb3 	bl	8007f68 <dir_sdi>
 8008402:	4603      	mov	r3, r0
 8008404:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008406:	7dfb      	ldrb	r3, [r7, #23]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d001      	beq.n	8008410 <dir_find+0x24>
 800840c:	7dfb      	ldrb	r3, [r7, #23]
 800840e:	e03e      	b.n	800848e <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	69db      	ldr	r3, [r3, #28]
 8008414:	4619      	mov	r1, r3
 8008416:	6938      	ldr	r0, [r7, #16]
 8008418:	f7ff f9c4 	bl	80077a4 <move_window>
 800841c:	4603      	mov	r3, r0
 800841e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008420:	7dfb      	ldrb	r3, [r7, #23]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d12f      	bne.n	8008486 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6a1b      	ldr	r3, [r3, #32]
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800842e:	7bfb      	ldrb	r3, [r7, #15]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d102      	bne.n	800843a <dir_find+0x4e>
 8008434:	2304      	movs	r3, #4
 8008436:	75fb      	strb	r3, [r7, #23]
 8008438:	e028      	b.n	800848c <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6a1b      	ldr	r3, [r3, #32]
 800843e:	330b      	adds	r3, #11
 8008440:	781b      	ldrb	r3, [r3, #0]
 8008442:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008446:	b2da      	uxtb	r2, r3
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6a1b      	ldr	r3, [r3, #32]
 8008450:	330b      	adds	r3, #11
 8008452:	781b      	ldrb	r3, [r3, #0]
 8008454:	f003 0308 	and.w	r3, r3, #8
 8008458:	2b00      	cmp	r3, #0
 800845a:	d10a      	bne.n	8008472 <dir_find+0x86>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6a18      	ldr	r0, [r3, #32]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	3324      	adds	r3, #36	; 0x24
 8008464:	220b      	movs	r2, #11
 8008466:	4619      	mov	r1, r3
 8008468:	f7fe ffaa 	bl	80073c0 <mem_cmp>
 800846c:	4603      	mov	r3, r0
 800846e:	2b00      	cmp	r3, #0
 8008470:	d00b      	beq.n	800848a <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008472:	2100      	movs	r1, #0
 8008474:	6878      	ldr	r0, [r7, #4]
 8008476:	f7ff fe00 	bl	800807a <dir_next>
 800847a:	4603      	mov	r3, r0
 800847c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800847e:	7dfb      	ldrb	r3, [r7, #23]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d0c5      	beq.n	8008410 <dir_find+0x24>
 8008484:	e002      	b.n	800848c <dir_find+0xa0>
		if (res != FR_OK) break;
 8008486:	bf00      	nop
 8008488:	e000      	b.n	800848c <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800848a:	bf00      	nop

	return res;
 800848c:	7dfb      	ldrb	r3, [r7, #23]
}
 800848e:	4618      	mov	r0, r3
 8008490:	3718      	adds	r7, #24
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}

08008496 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008496:	b580      	push	{r7, lr}
 8008498:	b084      	sub	sp, #16
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80084a4:	2101      	movs	r1, #1
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f7ff febd 	bl	8008226 <dir_alloc>
 80084ac:	4603      	mov	r3, r0
 80084ae:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80084b0:	7bfb      	ldrb	r3, [r7, #15]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d11c      	bne.n	80084f0 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	69db      	ldr	r3, [r3, #28]
 80084ba:	4619      	mov	r1, r3
 80084bc:	68b8      	ldr	r0, [r7, #8]
 80084be:	f7ff f971 	bl	80077a4 <move_window>
 80084c2:	4603      	mov	r3, r0
 80084c4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80084c6:	7bfb      	ldrb	r3, [r7, #15]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d111      	bne.n	80084f0 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6a1b      	ldr	r3, [r3, #32]
 80084d0:	2220      	movs	r2, #32
 80084d2:	2100      	movs	r1, #0
 80084d4:	4618      	mov	r0, r3
 80084d6:	f7fe ff58 	bl	800738a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6a18      	ldr	r0, [r3, #32]
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	3324      	adds	r3, #36	; 0x24
 80084e2:	220b      	movs	r2, #11
 80084e4:	4619      	mov	r1, r3
 80084e6:	f7fe ff2f 	bl	8007348 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	2201      	movs	r2, #1
 80084ee:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80084f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	3710      	adds	r7, #16
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b084      	sub	sp, #16
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	69db      	ldr	r3, [r3, #28]
 800850c:	4619      	mov	r1, r3
 800850e:	68f8      	ldr	r0, [r7, #12]
 8008510:	f7ff f948 	bl	80077a4 <move_window>
 8008514:	4603      	mov	r3, r0
 8008516:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8008518:	7afb      	ldrb	r3, [r7, #11]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d106      	bne.n	800852c <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6a1b      	ldr	r3, [r3, #32]
 8008522:	22e5      	movs	r2, #229	; 0xe5
 8008524:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2201      	movs	r2, #1
 800852a:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 800852c:	7afb      	ldrb	r3, [r7, #11]
}
 800852e:	4618      	mov	r0, r3
 8008530:	3710      	adds	r7, #16
 8008532:	46bd      	mov	sp, r7
 8008534:	bd80      	pop	{r7, pc}
	...

08008538 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b088      	sub	sp, #32
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
 8008540:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	60fb      	str	r3, [r7, #12]
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	3324      	adds	r3, #36	; 0x24
 800854c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800854e:	220b      	movs	r2, #11
 8008550:	2120      	movs	r1, #32
 8008552:	68b8      	ldr	r0, [r7, #8]
 8008554:	f7fe ff19 	bl	800738a <mem_set>
	si = i = 0; ni = 8;
 8008558:	2300      	movs	r3, #0
 800855a:	613b      	str	r3, [r7, #16]
 800855c:	693b      	ldr	r3, [r7, #16]
 800855e:	61fb      	str	r3, [r7, #28]
 8008560:	2308      	movs	r3, #8
 8008562:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8008564:	69fb      	ldr	r3, [r7, #28]
 8008566:	1c5a      	adds	r2, r3, #1
 8008568:	61fa      	str	r2, [r7, #28]
 800856a:	68fa      	ldr	r2, [r7, #12]
 800856c:	4413      	add	r3, r2
 800856e:	781b      	ldrb	r3, [r3, #0]
 8008570:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008572:	7efb      	ldrb	r3, [r7, #27]
 8008574:	2b20      	cmp	r3, #32
 8008576:	d94e      	bls.n	8008616 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008578:	7efb      	ldrb	r3, [r7, #27]
 800857a:	2b2f      	cmp	r3, #47	; 0x2f
 800857c:	d006      	beq.n	800858c <create_name+0x54>
 800857e:	7efb      	ldrb	r3, [r7, #27]
 8008580:	2b5c      	cmp	r3, #92	; 0x5c
 8008582:	d110      	bne.n	80085a6 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008584:	e002      	b.n	800858c <create_name+0x54>
 8008586:	69fb      	ldr	r3, [r7, #28]
 8008588:	3301      	adds	r3, #1
 800858a:	61fb      	str	r3, [r7, #28]
 800858c:	68fa      	ldr	r2, [r7, #12]
 800858e:	69fb      	ldr	r3, [r7, #28]
 8008590:	4413      	add	r3, r2
 8008592:	781b      	ldrb	r3, [r3, #0]
 8008594:	2b2f      	cmp	r3, #47	; 0x2f
 8008596:	d0f6      	beq.n	8008586 <create_name+0x4e>
 8008598:	68fa      	ldr	r2, [r7, #12]
 800859a:	69fb      	ldr	r3, [r7, #28]
 800859c:	4413      	add	r3, r2
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	2b5c      	cmp	r3, #92	; 0x5c
 80085a2:	d0f0      	beq.n	8008586 <create_name+0x4e>
			break;
 80085a4:	e038      	b.n	8008618 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80085a6:	7efb      	ldrb	r3, [r7, #27]
 80085a8:	2b2e      	cmp	r3, #46	; 0x2e
 80085aa:	d003      	beq.n	80085b4 <create_name+0x7c>
 80085ac:	693a      	ldr	r2, [r7, #16]
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	429a      	cmp	r2, r3
 80085b2:	d30c      	bcc.n	80085ce <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	2b0b      	cmp	r3, #11
 80085b8:	d002      	beq.n	80085c0 <create_name+0x88>
 80085ba:	7efb      	ldrb	r3, [r7, #27]
 80085bc:	2b2e      	cmp	r3, #46	; 0x2e
 80085be:	d001      	beq.n	80085c4 <create_name+0x8c>
 80085c0:	2306      	movs	r3, #6
 80085c2:	e044      	b.n	800864e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80085c4:	2308      	movs	r3, #8
 80085c6:	613b      	str	r3, [r7, #16]
 80085c8:	230b      	movs	r3, #11
 80085ca:	617b      	str	r3, [r7, #20]
			continue;
 80085cc:	e022      	b.n	8008614 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80085ce:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	da04      	bge.n	80085e0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80085d6:	7efb      	ldrb	r3, [r7, #27]
 80085d8:	3b80      	subs	r3, #128	; 0x80
 80085da:	4a1f      	ldr	r2, [pc, #124]	; (8008658 <create_name+0x120>)
 80085dc:	5cd3      	ldrb	r3, [r2, r3]
 80085de:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80085e0:	7efb      	ldrb	r3, [r7, #27]
 80085e2:	4619      	mov	r1, r3
 80085e4:	481d      	ldr	r0, [pc, #116]	; (800865c <create_name+0x124>)
 80085e6:	f7fe ff12 	bl	800740e <chk_chr>
 80085ea:	4603      	mov	r3, r0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d001      	beq.n	80085f4 <create_name+0xbc>
 80085f0:	2306      	movs	r3, #6
 80085f2:	e02c      	b.n	800864e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80085f4:	7efb      	ldrb	r3, [r7, #27]
 80085f6:	2b60      	cmp	r3, #96	; 0x60
 80085f8:	d905      	bls.n	8008606 <create_name+0xce>
 80085fa:	7efb      	ldrb	r3, [r7, #27]
 80085fc:	2b7a      	cmp	r3, #122	; 0x7a
 80085fe:	d802      	bhi.n	8008606 <create_name+0xce>
 8008600:	7efb      	ldrb	r3, [r7, #27]
 8008602:	3b20      	subs	r3, #32
 8008604:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	1c5a      	adds	r2, r3, #1
 800860a:	613a      	str	r2, [r7, #16]
 800860c:	68ba      	ldr	r2, [r7, #8]
 800860e:	4413      	add	r3, r2
 8008610:	7efa      	ldrb	r2, [r7, #27]
 8008612:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008614:	e7a6      	b.n	8008564 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008616:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008618:	68fa      	ldr	r2, [r7, #12]
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	441a      	add	r2, r3
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d101      	bne.n	800862c <create_name+0xf4>
 8008628:	2306      	movs	r3, #6
 800862a:	e010      	b.n	800864e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	781b      	ldrb	r3, [r3, #0]
 8008630:	2be5      	cmp	r3, #229	; 0xe5
 8008632:	d102      	bne.n	800863a <create_name+0x102>
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	2205      	movs	r2, #5
 8008638:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800863a:	7efb      	ldrb	r3, [r7, #27]
 800863c:	2b20      	cmp	r3, #32
 800863e:	d801      	bhi.n	8008644 <create_name+0x10c>
 8008640:	2204      	movs	r2, #4
 8008642:	e000      	b.n	8008646 <create_name+0x10e>
 8008644:	2200      	movs	r2, #0
 8008646:	68bb      	ldr	r3, [r7, #8]
 8008648:	330b      	adds	r3, #11
 800864a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800864c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800864e:	4618      	mov	r0, r3
 8008650:	3720      	adds	r7, #32
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
 8008656:	bf00      	nop
 8008658:	0800db40 	.word	0x0800db40
 800865c:	0800d038 	.word	0x0800d038

08008660 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008660:	b580      	push	{r7, lr}
 8008662:	b086      	sub	sp, #24
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
 8008668:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008674:	e002      	b.n	800867c <follow_path+0x1c>
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	3301      	adds	r3, #1
 800867a:	603b      	str	r3, [r7, #0]
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	781b      	ldrb	r3, [r3, #0]
 8008680:	2b2f      	cmp	r3, #47	; 0x2f
 8008682:	d0f8      	beq.n	8008676 <follow_path+0x16>
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	781b      	ldrb	r3, [r3, #0]
 8008688:	2b5c      	cmp	r3, #92	; 0x5c
 800868a:	d0f4      	beq.n	8008676 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	2200      	movs	r2, #0
 8008690:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	2b1f      	cmp	r3, #31
 8008698:	d80a      	bhi.n	80086b0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2280      	movs	r2, #128	; 0x80
 800869e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80086a2:	2100      	movs	r1, #0
 80086a4:	6878      	ldr	r0, [r7, #4]
 80086a6:	f7ff fc5f 	bl	8007f68 <dir_sdi>
 80086aa:	4603      	mov	r3, r0
 80086ac:	75fb      	strb	r3, [r7, #23]
 80086ae:	e048      	b.n	8008742 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80086b0:	463b      	mov	r3, r7
 80086b2:	4619      	mov	r1, r3
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f7ff ff3f 	bl	8008538 <create_name>
 80086ba:	4603      	mov	r3, r0
 80086bc:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80086be:	7dfb      	ldrb	r3, [r7, #23]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d139      	bne.n	8008738 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f7ff fe91 	bl	80083ec <dir_find>
 80086ca:	4603      	mov	r3, r0
 80086cc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80086d4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80086d6:	7dfb      	ldrb	r3, [r7, #23]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d00a      	beq.n	80086f2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80086dc:	7dfb      	ldrb	r3, [r7, #23]
 80086de:	2b04      	cmp	r3, #4
 80086e0:	d12c      	bne.n	800873c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80086e2:	7afb      	ldrb	r3, [r7, #11]
 80086e4:	f003 0304 	and.w	r3, r3, #4
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d127      	bne.n	800873c <follow_path+0xdc>
 80086ec:	2305      	movs	r3, #5
 80086ee:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80086f0:	e024      	b.n	800873c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80086f2:	7afb      	ldrb	r3, [r7, #11]
 80086f4:	f003 0304 	and.w	r3, r3, #4
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d121      	bne.n	8008740 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	799b      	ldrb	r3, [r3, #6]
 8008700:	f003 0310 	and.w	r3, r3, #16
 8008704:	2b00      	cmp	r3, #0
 8008706:	d102      	bne.n	800870e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008708:	2305      	movs	r3, #5
 800870a:	75fb      	strb	r3, [r7, #23]
 800870c:	e019      	b.n	8008742 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	695b      	ldr	r3, [r3, #20]
 8008718:	68fa      	ldr	r2, [r7, #12]
 800871a:	8992      	ldrh	r2, [r2, #12]
 800871c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008720:	fb00 f202 	mul.w	r2, r0, r2
 8008724:	1a9b      	subs	r3, r3, r2
 8008726:	440b      	add	r3, r1
 8008728:	4619      	mov	r1, r3
 800872a:	68f8      	ldr	r0, [r7, #12]
 800872c:	f7ff fdc2 	bl	80082b4 <ld_clust>
 8008730:	4602      	mov	r2, r0
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008736:	e7bb      	b.n	80086b0 <follow_path+0x50>
			if (res != FR_OK) break;
 8008738:	bf00      	nop
 800873a:	e002      	b.n	8008742 <follow_path+0xe2>
				break;
 800873c:	bf00      	nop
 800873e:	e000      	b.n	8008742 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008740:	bf00      	nop
			}
		}
	}

	return res;
 8008742:	7dfb      	ldrb	r3, [r7, #23]
}
 8008744:	4618      	mov	r0, r3
 8008746:	3718      	adds	r7, #24
 8008748:	46bd      	mov	sp, r7
 800874a:	bd80      	pop	{r7, pc}

0800874c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800874c:	b480      	push	{r7}
 800874e:	b087      	sub	sp, #28
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008754:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008758:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d031      	beq.n	80087c6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	617b      	str	r3, [r7, #20]
 8008768:	e002      	b.n	8008770 <get_ldnumber+0x24>
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	3301      	adds	r3, #1
 800876e:	617b      	str	r3, [r7, #20]
 8008770:	697b      	ldr	r3, [r7, #20]
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	2b20      	cmp	r3, #32
 8008776:	d903      	bls.n	8008780 <get_ldnumber+0x34>
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	2b3a      	cmp	r3, #58	; 0x3a
 800877e:	d1f4      	bne.n	800876a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	2b3a      	cmp	r3, #58	; 0x3a
 8008786:	d11c      	bne.n	80087c2 <get_ldnumber+0x76>
			tp = *path;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	1c5a      	adds	r2, r3, #1
 8008792:	60fa      	str	r2, [r7, #12]
 8008794:	781b      	ldrb	r3, [r3, #0]
 8008796:	3b30      	subs	r3, #48	; 0x30
 8008798:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	2b09      	cmp	r3, #9
 800879e:	d80e      	bhi.n	80087be <get_ldnumber+0x72>
 80087a0:	68fa      	ldr	r2, [r7, #12]
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d10a      	bne.n	80087be <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d107      	bne.n	80087be <get_ldnumber+0x72>
					vol = (int)i;
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	3301      	adds	r3, #1
 80087b6:	617b      	str	r3, [r7, #20]
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	697a      	ldr	r2, [r7, #20]
 80087bc:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	e002      	b.n	80087c8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80087c2:	2300      	movs	r3, #0
 80087c4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80087c6:	693b      	ldr	r3, [r7, #16]
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	371c      	adds	r7, #28
 80087cc:	46bd      	mov	sp, r7
 80087ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d2:	4770      	bx	lr

080087d4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b082      	sub	sp, #8
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
 80087dc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2200      	movs	r2, #0
 80087e2:	70da      	strb	r2, [r3, #3]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80087ea:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80087ec:	6839      	ldr	r1, [r7, #0]
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f7fe ffd8 	bl	80077a4 <move_window>
 80087f4:	4603      	mov	r3, r0
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d001      	beq.n	80087fe <check_fs+0x2a>
 80087fa:	2304      	movs	r3, #4
 80087fc:	e038      	b.n	8008870 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	3334      	adds	r3, #52	; 0x34
 8008802:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008806:	4618      	mov	r0, r3
 8008808:	f7fe fd1c 	bl	8007244 <ld_word>
 800880c:	4603      	mov	r3, r0
 800880e:	461a      	mov	r2, r3
 8008810:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008814:	429a      	cmp	r2, r3
 8008816:	d001      	beq.n	800881c <check_fs+0x48>
 8008818:	2303      	movs	r3, #3
 800881a:	e029      	b.n	8008870 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008822:	2be9      	cmp	r3, #233	; 0xe9
 8008824:	d009      	beq.n	800883a <check_fs+0x66>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800882c:	2beb      	cmp	r3, #235	; 0xeb
 800882e:	d11e      	bne.n	800886e <check_fs+0x9a>
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8008836:	2b90      	cmp	r3, #144	; 0x90
 8008838:	d119      	bne.n	800886e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	3334      	adds	r3, #52	; 0x34
 800883e:	3336      	adds	r3, #54	; 0x36
 8008840:	4618      	mov	r0, r3
 8008842:	f7fe fd17 	bl	8007274 <ld_dword>
 8008846:	4603      	mov	r3, r0
 8008848:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800884c:	4a0a      	ldr	r2, [pc, #40]	; (8008878 <check_fs+0xa4>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d101      	bne.n	8008856 <check_fs+0x82>
 8008852:	2300      	movs	r3, #0
 8008854:	e00c      	b.n	8008870 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	3334      	adds	r3, #52	; 0x34
 800885a:	3352      	adds	r3, #82	; 0x52
 800885c:	4618      	mov	r0, r3
 800885e:	f7fe fd09 	bl	8007274 <ld_dword>
 8008862:	4603      	mov	r3, r0
 8008864:	4a05      	ldr	r2, [pc, #20]	; (800887c <check_fs+0xa8>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d101      	bne.n	800886e <check_fs+0x9a>
 800886a:	2300      	movs	r3, #0
 800886c:	e000      	b.n	8008870 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800886e:	2302      	movs	r3, #2
}
 8008870:	4618      	mov	r0, r3
 8008872:	3708      	adds	r7, #8
 8008874:	46bd      	mov	sp, r7
 8008876:	bd80      	pop	{r7, pc}
 8008878:	00544146 	.word	0x00544146
 800887c:	33544146 	.word	0x33544146

08008880 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b096      	sub	sp, #88	; 0x58
 8008884:	af00      	add	r7, sp, #0
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	4613      	mov	r3, r2
 800888c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	2200      	movs	r2, #0
 8008892:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008894:	68f8      	ldr	r0, [r7, #12]
 8008896:	f7ff ff59 	bl	800874c <get_ldnumber>
 800889a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800889c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800889e:	2b00      	cmp	r3, #0
 80088a0:	da01      	bge.n	80088a6 <find_volume+0x26>
 80088a2:	230b      	movs	r3, #11
 80088a4:	e262      	b.n	8008d6c <find_volume+0x4ec>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80088a6:	4a9f      	ldr	r2, [pc, #636]	; (8008b24 <find_volume+0x2a4>)
 80088a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088ae:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80088b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d101      	bne.n	80088ba <find_volume+0x3a>
 80088b6:	230c      	movs	r3, #12
 80088b8:	e258      	b.n	8008d6c <find_volume+0x4ec>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80088ba:	68bb      	ldr	r3, [r7, #8]
 80088bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80088be:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80088c0:	79fb      	ldrb	r3, [r7, #7]
 80088c2:	f023 0301 	bic.w	r3, r3, #1
 80088c6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80088c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088ca:	781b      	ldrb	r3, [r3, #0]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d01a      	beq.n	8008906 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80088d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088d2:	785b      	ldrb	r3, [r3, #1]
 80088d4:	4618      	mov	r0, r3
 80088d6:	f7fe fc17 	bl	8007108 <disk_status>
 80088da:	4603      	mov	r3, r0
 80088dc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80088e0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80088e4:	f003 0301 	and.w	r3, r3, #1
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d10c      	bne.n	8008906 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80088ec:	79fb      	ldrb	r3, [r7, #7]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d007      	beq.n	8008902 <find_volume+0x82>
 80088f2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80088f6:	f003 0304 	and.w	r3, r3, #4
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d001      	beq.n	8008902 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80088fe:	230a      	movs	r3, #10
 8008900:	e234      	b.n	8008d6c <find_volume+0x4ec>
			}
			return FR_OK;				/* The file system object is valid */
 8008902:	2300      	movs	r3, #0
 8008904:	e232      	b.n	8008d6c <find_volume+0x4ec>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008906:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008908:	2200      	movs	r2, #0
 800890a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800890c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800890e:	b2da      	uxtb	r2, r3
 8008910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008912:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008916:	785b      	ldrb	r3, [r3, #1]
 8008918:	4618      	mov	r0, r3
 800891a:	f7fe fc0f 	bl	800713c <disk_initialize>
 800891e:	4603      	mov	r3, r0
 8008920:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008924:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008928:	f003 0301 	and.w	r3, r3, #1
 800892c:	2b00      	cmp	r3, #0
 800892e:	d001      	beq.n	8008934 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008930:	2303      	movs	r3, #3
 8008932:	e21b      	b.n	8008d6c <find_volume+0x4ec>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008934:	79fb      	ldrb	r3, [r7, #7]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d007      	beq.n	800894a <find_volume+0xca>
 800893a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800893e:	f003 0304 	and.w	r3, r3, #4
 8008942:	2b00      	cmp	r3, #0
 8008944:	d001      	beq.n	800894a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008946:	230a      	movs	r3, #10
 8008948:	e210      	b.n	8008d6c <find_volume+0x4ec>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800894a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800894c:	7858      	ldrb	r0, [r3, #1]
 800894e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008950:	330c      	adds	r3, #12
 8008952:	461a      	mov	r2, r3
 8008954:	2102      	movs	r1, #2
 8008956:	f7fe fc57 	bl	8007208 <disk_ioctl>
 800895a:	4603      	mov	r3, r0
 800895c:	2b00      	cmp	r3, #0
 800895e:	d001      	beq.n	8008964 <find_volume+0xe4>
 8008960:	2301      	movs	r3, #1
 8008962:	e203      	b.n	8008d6c <find_volume+0x4ec>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8008964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008966:	899b      	ldrh	r3, [r3, #12]
 8008968:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800896c:	d80d      	bhi.n	800898a <find_volume+0x10a>
 800896e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008970:	899b      	ldrh	r3, [r3, #12]
 8008972:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008976:	d308      	bcc.n	800898a <find_volume+0x10a>
 8008978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800897a:	899b      	ldrh	r3, [r3, #12]
 800897c:	461a      	mov	r2, r3
 800897e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008980:	899b      	ldrh	r3, [r3, #12]
 8008982:	3b01      	subs	r3, #1
 8008984:	4013      	ands	r3, r2
 8008986:	2b00      	cmp	r3, #0
 8008988:	d001      	beq.n	800898e <find_volume+0x10e>
 800898a:	2301      	movs	r3, #1
 800898c:	e1ee      	b.n	8008d6c <find_volume+0x4ec>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800898e:	2300      	movs	r3, #0
 8008990:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008992:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008994:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008996:	f7ff ff1d 	bl	80087d4 <check_fs>
 800899a:	4603      	mov	r3, r0
 800899c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80089a0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80089a4:	2b02      	cmp	r3, #2
 80089a6:	d149      	bne.n	8008a3c <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80089a8:	2300      	movs	r3, #0
 80089aa:	643b      	str	r3, [r7, #64]	; 0x40
 80089ac:	e01e      	b.n	80089ec <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80089ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089b0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80089b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089b6:	011b      	lsls	r3, r3, #4
 80089b8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80089bc:	4413      	add	r3, r2
 80089be:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80089c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089c2:	3304      	adds	r3, #4
 80089c4:	781b      	ldrb	r3, [r3, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d006      	beq.n	80089d8 <find_volume+0x158>
 80089ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089cc:	3308      	adds	r3, #8
 80089ce:	4618      	mov	r0, r3
 80089d0:	f7fe fc50 	bl	8007274 <ld_dword>
 80089d4:	4602      	mov	r2, r0
 80089d6:	e000      	b.n	80089da <find_volume+0x15a>
 80089d8:	2200      	movs	r2, #0
 80089da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089dc:	009b      	lsls	r3, r3, #2
 80089de:	3358      	adds	r3, #88	; 0x58
 80089e0:	443b      	add	r3, r7
 80089e2:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80089e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089e8:	3301      	adds	r3, #1
 80089ea:	643b      	str	r3, [r7, #64]	; 0x40
 80089ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089ee:	2b03      	cmp	r3, #3
 80089f0:	d9dd      	bls.n	80089ae <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80089f2:	2300      	movs	r3, #0
 80089f4:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80089f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d002      	beq.n	8008a02 <find_volume+0x182>
 80089fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089fe:	3b01      	subs	r3, #1
 8008a00:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008a02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	3358      	adds	r3, #88	; 0x58
 8008a08:	443b      	add	r3, r7
 8008a0a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008a0e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008a10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d005      	beq.n	8008a22 <find_volume+0x1a2>
 8008a16:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008a18:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008a1a:	f7ff fedb 	bl	80087d4 <check_fs>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	e000      	b.n	8008a24 <find_volume+0x1a4>
 8008a22:	2303      	movs	r3, #3
 8008a24:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008a28:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008a2c:	2b01      	cmp	r3, #1
 8008a2e:	d905      	bls.n	8008a3c <find_volume+0x1bc>
 8008a30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a32:	3301      	adds	r3, #1
 8008a34:	643b      	str	r3, [r7, #64]	; 0x40
 8008a36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a38:	2b03      	cmp	r3, #3
 8008a3a:	d9e2      	bls.n	8008a02 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008a3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008a40:	2b04      	cmp	r3, #4
 8008a42:	d101      	bne.n	8008a48 <find_volume+0x1c8>
 8008a44:	2301      	movs	r3, #1
 8008a46:	e191      	b.n	8008d6c <find_volume+0x4ec>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008a48:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	d901      	bls.n	8008a54 <find_volume+0x1d4>
 8008a50:	230d      	movs	r3, #13
 8008a52:	e18b      	b.n	8008d6c <find_volume+0x4ec>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a56:	3334      	adds	r3, #52	; 0x34
 8008a58:	330b      	adds	r3, #11
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f7fe fbf2 	bl	8007244 <ld_word>
 8008a60:	4603      	mov	r3, r0
 8008a62:	461a      	mov	r2, r3
 8008a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a66:	899b      	ldrh	r3, [r3, #12]
 8008a68:	429a      	cmp	r2, r3
 8008a6a:	d001      	beq.n	8008a70 <find_volume+0x1f0>
 8008a6c:	230d      	movs	r3, #13
 8008a6e:	e17d      	b.n	8008d6c <find_volume+0x4ec>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a72:	3334      	adds	r3, #52	; 0x34
 8008a74:	3316      	adds	r3, #22
 8008a76:	4618      	mov	r0, r3
 8008a78:	f7fe fbe4 	bl	8007244 <ld_word>
 8008a7c:	4603      	mov	r3, r0
 8008a7e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008a80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d106      	bne.n	8008a94 <find_volume+0x214>
 8008a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a88:	3334      	adds	r3, #52	; 0x34
 8008a8a:	3324      	adds	r3, #36	; 0x24
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	f7fe fbf1 	bl	8007274 <ld_dword>
 8008a92:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008a94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a96:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008a98:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a9c:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8008aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aa2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008aa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aa6:	789b      	ldrb	r3, [r3, #2]
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d005      	beq.n	8008ab8 <find_volume+0x238>
 8008aac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aae:	789b      	ldrb	r3, [r3, #2]
 8008ab0:	2b02      	cmp	r3, #2
 8008ab2:	d001      	beq.n	8008ab8 <find_volume+0x238>
 8008ab4:	230d      	movs	r3, #13
 8008ab6:	e159      	b.n	8008d6c <find_volume+0x4ec>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008aba:	789b      	ldrb	r3, [r3, #2]
 8008abc:	461a      	mov	r2, r3
 8008abe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ac0:	fb02 f303 	mul.w	r3, r2, r3
 8008ac4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ac8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008acc:	b29a      	uxth	r2, r3
 8008ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ad0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ad4:	895b      	ldrh	r3, [r3, #10]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d008      	beq.n	8008aec <find_volume+0x26c>
 8008ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008adc:	895b      	ldrh	r3, [r3, #10]
 8008ade:	461a      	mov	r2, r3
 8008ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ae2:	895b      	ldrh	r3, [r3, #10]
 8008ae4:	3b01      	subs	r3, #1
 8008ae6:	4013      	ands	r3, r2
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d001      	beq.n	8008af0 <find_volume+0x270>
 8008aec:	230d      	movs	r3, #13
 8008aee:	e13d      	b.n	8008d6c <find_volume+0x4ec>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008af0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008af2:	3334      	adds	r3, #52	; 0x34
 8008af4:	3311      	adds	r3, #17
 8008af6:	4618      	mov	r0, r3
 8008af8:	f7fe fba4 	bl	8007244 <ld_word>
 8008afc:	4603      	mov	r3, r0
 8008afe:	461a      	mov	r2, r3
 8008b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b02:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b06:	891b      	ldrh	r3, [r3, #8]
 8008b08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b0a:	8992      	ldrh	r2, [r2, #12]
 8008b0c:	0952      	lsrs	r2, r2, #5
 8008b0e:	b292      	uxth	r2, r2
 8008b10:	fbb3 f1f2 	udiv	r1, r3, r2
 8008b14:	fb01 f202 	mul.w	r2, r1, r2
 8008b18:	1a9b      	subs	r3, r3, r2
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d003      	beq.n	8008b28 <find_volume+0x2a8>
 8008b20:	230d      	movs	r3, #13
 8008b22:	e123      	b.n	8008d6c <find_volume+0x4ec>
 8008b24:	200024ec 	.word	0x200024ec

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008b28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b2a:	3334      	adds	r3, #52	; 0x34
 8008b2c:	3313      	adds	r3, #19
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f7fe fb88 	bl	8007244 <ld_word>
 8008b34:	4603      	mov	r3, r0
 8008b36:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008b38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d106      	bne.n	8008b4c <find_volume+0x2cc>
 8008b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b40:	3334      	adds	r3, #52	; 0x34
 8008b42:	3320      	adds	r3, #32
 8008b44:	4618      	mov	r0, r3
 8008b46:	f7fe fb95 	bl	8007274 <ld_dword>
 8008b4a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b4e:	3334      	adds	r3, #52	; 0x34
 8008b50:	330e      	adds	r3, #14
 8008b52:	4618      	mov	r0, r3
 8008b54:	f7fe fb76 	bl	8007244 <ld_word>
 8008b58:	4603      	mov	r3, r0
 8008b5a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008b5c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d101      	bne.n	8008b66 <find_volume+0x2e6>
 8008b62:	230d      	movs	r3, #13
 8008b64:	e102      	b.n	8008d6c <find_volume+0x4ec>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008b66:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008b68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b6a:	4413      	add	r3, r2
 8008b6c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b6e:	8911      	ldrh	r1, [r2, #8]
 8008b70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b72:	8992      	ldrh	r2, [r2, #12]
 8008b74:	0952      	lsrs	r2, r2, #5
 8008b76:	b292      	uxth	r2, r2
 8008b78:	fbb1 f2f2 	udiv	r2, r1, r2
 8008b7c:	b292      	uxth	r2, r2
 8008b7e:	4413      	add	r3, r2
 8008b80:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008b82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b86:	429a      	cmp	r2, r3
 8008b88:	d201      	bcs.n	8008b8e <find_volume+0x30e>
 8008b8a:	230d      	movs	r3, #13
 8008b8c:	e0ee      	b.n	8008d6c <find_volume+0x4ec>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008b8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b92:	1ad3      	subs	r3, r2, r3
 8008b94:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008b96:	8952      	ldrh	r2, [r2, #10]
 8008b98:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b9c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d101      	bne.n	8008ba8 <find_volume+0x328>
 8008ba4:	230d      	movs	r3, #13
 8008ba6:	e0e1      	b.n	8008d6c <find_volume+0x4ec>
		fmt = FS_FAT32;
 8008ba8:	2303      	movs	r3, #3
 8008baa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bb0:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d802      	bhi.n	8008bbe <find_volume+0x33e>
 8008bb8:	2302      	movs	r3, #2
 8008bba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bc0:	f640 72f5 	movw	r2, #4085	; 0xff5
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d802      	bhi.n	8008bce <find_volume+0x34e>
 8008bc8:	2301      	movs	r3, #1
 8008bca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd0:	1c9a      	adds	r2, r3, #2
 8008bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bd4:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8008bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bd8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008bda:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008bdc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008bde:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008be0:	441a      	add	r2, r3
 8008be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008be4:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8008be6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bea:	441a      	add	r2, r3
 8008bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bee:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8008bf0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008bf4:	2b03      	cmp	r3, #3
 8008bf6:	d11e      	bne.n	8008c36 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008bf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bfa:	3334      	adds	r3, #52	; 0x34
 8008bfc:	332a      	adds	r3, #42	; 0x2a
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f7fe fb20 	bl	8007244 <ld_word>
 8008c04:	4603      	mov	r3, r0
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d001      	beq.n	8008c0e <find_volume+0x38e>
 8008c0a:	230d      	movs	r3, #13
 8008c0c:	e0ae      	b.n	8008d6c <find_volume+0x4ec>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c10:	891b      	ldrh	r3, [r3, #8]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d001      	beq.n	8008c1a <find_volume+0x39a>
 8008c16:	230d      	movs	r3, #13
 8008c18:	e0a8      	b.n	8008d6c <find_volume+0x4ec>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c1c:	3334      	adds	r3, #52	; 0x34
 8008c1e:	332c      	adds	r3, #44	; 0x2c
 8008c20:	4618      	mov	r0, r3
 8008c22:	f7fe fb27 	bl	8007274 <ld_dword>
 8008c26:	4602      	mov	r2, r0
 8008c28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c2a:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c2e:	699b      	ldr	r3, [r3, #24]
 8008c30:	009b      	lsls	r3, r3, #2
 8008c32:	647b      	str	r3, [r7, #68]	; 0x44
 8008c34:	e01f      	b.n	8008c76 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008c36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c38:	891b      	ldrh	r3, [r3, #8]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d101      	bne.n	8008c42 <find_volume+0x3c2>
 8008c3e:	230d      	movs	r3, #13
 8008c40:	e094      	b.n	8008d6c <find_volume+0x4ec>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c48:	441a      	add	r2, r3
 8008c4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c4c:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008c4e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008c52:	2b02      	cmp	r3, #2
 8008c54:	d103      	bne.n	8008c5e <find_volume+0x3de>
 8008c56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c58:	699b      	ldr	r3, [r3, #24]
 8008c5a:	005b      	lsls	r3, r3, #1
 8008c5c:	e00a      	b.n	8008c74 <find_volume+0x3f4>
 8008c5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c60:	699a      	ldr	r2, [r3, #24]
 8008c62:	4613      	mov	r3, r2
 8008c64:	005b      	lsls	r3, r3, #1
 8008c66:	4413      	add	r3, r2
 8008c68:	085a      	lsrs	r2, r3, #1
 8008c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c6c:	699b      	ldr	r3, [r3, #24]
 8008c6e:	f003 0301 	and.w	r3, r3, #1
 8008c72:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008c74:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008c76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c78:	69da      	ldr	r2, [r3, #28]
 8008c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c7c:	899b      	ldrh	r3, [r3, #12]
 8008c7e:	4619      	mov	r1, r3
 8008c80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008c82:	440b      	add	r3, r1
 8008c84:	3b01      	subs	r3, #1
 8008c86:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008c88:	8989      	ldrh	r1, [r1, #12]
 8008c8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	d201      	bcs.n	8008c96 <find_volume+0x416>
 8008c92:	230d      	movs	r3, #13
 8008c94:	e06a      	b.n	8008d6c <find_volume+0x4ec>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008c9c:	615a      	str	r2, [r3, #20]
 8008c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca0:	695a      	ldr	r2, [r3, #20]
 8008ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca4:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8008ca6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ca8:	2280      	movs	r2, #128	; 0x80
 8008caa:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008cac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008cb0:	2b03      	cmp	r3, #3
 8008cb2:	d149      	bne.n	8008d48 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cb6:	3334      	adds	r3, #52	; 0x34
 8008cb8:	3330      	adds	r3, #48	; 0x30
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f7fe fac2 	bl	8007244 <ld_word>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	2b01      	cmp	r3, #1
 8008cc4:	d140      	bne.n	8008d48 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008cc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008cc8:	3301      	adds	r3, #1
 8008cca:	4619      	mov	r1, r3
 8008ccc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008cce:	f7fe fd69 	bl	80077a4 <move_window>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d137      	bne.n	8008d48 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8008cd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cda:	2200      	movs	r2, #0
 8008cdc:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce0:	3334      	adds	r3, #52	; 0x34
 8008ce2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f7fe faac 	bl	8007244 <ld_word>
 8008cec:	4603      	mov	r3, r0
 8008cee:	461a      	mov	r2, r3
 8008cf0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d127      	bne.n	8008d48 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008cfa:	3334      	adds	r3, #52	; 0x34
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f7fe fab9 	bl	8007274 <ld_dword>
 8008d02:	4603      	mov	r3, r0
 8008d04:	4a1b      	ldr	r2, [pc, #108]	; (8008d74 <find_volume+0x4f4>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d11e      	bne.n	8008d48 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008d0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d0c:	3334      	adds	r3, #52	; 0x34
 8008d0e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008d12:	4618      	mov	r0, r3
 8008d14:	f7fe faae 	bl	8007274 <ld_dword>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	4a17      	ldr	r2, [pc, #92]	; (8008d78 <find_volume+0x4f8>)
 8008d1c:	4293      	cmp	r3, r2
 8008d1e:	d113      	bne.n	8008d48 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d22:	3334      	adds	r3, #52	; 0x34
 8008d24:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f7fe faa3 	bl	8007274 <ld_dword>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d32:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d36:	3334      	adds	r3, #52	; 0x34
 8008d38:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f7fe fa99 	bl	8007274 <ld_dword>
 8008d42:	4602      	mov	r2, r0
 8008d44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d46:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d4a:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8008d4e:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008d50:	4b0a      	ldr	r3, [pc, #40]	; (8008d7c <find_volume+0x4fc>)
 8008d52:	881b      	ldrh	r3, [r3, #0]
 8008d54:	3301      	adds	r3, #1
 8008d56:	b29a      	uxth	r2, r3
 8008d58:	4b08      	ldr	r3, [pc, #32]	; (8008d7c <find_volume+0x4fc>)
 8008d5a:	801a      	strh	r2, [r3, #0]
 8008d5c:	4b07      	ldr	r3, [pc, #28]	; (8008d7c <find_volume+0x4fc>)
 8008d5e:	881a      	ldrh	r2, [r3, #0]
 8008d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d62:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008d64:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008d66:	f7fe fcb5 	bl	80076d4 <clear_lock>
#endif
	return FR_OK;
 8008d6a:	2300      	movs	r3, #0
}
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	3758      	adds	r7, #88	; 0x58
 8008d70:	46bd      	mov	sp, r7
 8008d72:	bd80      	pop	{r7, pc}
 8008d74:	41615252 	.word	0x41615252
 8008d78:	61417272 	.word	0x61417272
 8008d7c:	200024f0 	.word	0x200024f0

08008d80 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b084      	sub	sp, #16
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	6078      	str	r0, [r7, #4]
 8008d88:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008d8a:	2309      	movs	r3, #9
 8008d8c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d01c      	beq.n	8008dce <validate+0x4e>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d018      	beq.n	8008dce <validate+0x4e>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	781b      	ldrb	r3, [r3, #0]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d013      	beq.n	8008dce <validate+0x4e>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	889a      	ldrh	r2, [r3, #4]
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	88db      	ldrh	r3, [r3, #6]
 8008db0:	429a      	cmp	r2, r3
 8008db2:	d10c      	bne.n	8008dce <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	785b      	ldrb	r3, [r3, #1]
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f7fe f9a4 	bl	8007108 <disk_status>
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	f003 0301 	and.w	r3, r3, #1
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d101      	bne.n	8008dce <validate+0x4e>
			res = FR_OK;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008dce:	7bfb      	ldrb	r3, [r7, #15]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d102      	bne.n	8008dda <validate+0x5a>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	e000      	b.n	8008ddc <validate+0x5c>
 8008dda:	2300      	movs	r3, #0
 8008ddc:	683a      	ldr	r2, [r7, #0]
 8008dde:	6013      	str	r3, [r2, #0]
	return res;
 8008de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008de2:	4618      	mov	r0, r3
 8008de4:	3710      	adds	r7, #16
 8008de6:	46bd      	mov	sp, r7
 8008de8:	bd80      	pop	{r7, pc}
	...

08008dec <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008dec:	b580      	push	{r7, lr}
 8008dee:	b088      	sub	sp, #32
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	60f8      	str	r0, [r7, #12]
 8008df4:	60b9      	str	r1, [r7, #8]
 8008df6:	4613      	mov	r3, r2
 8008df8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008dfe:	f107 0310 	add.w	r3, r7, #16
 8008e02:	4618      	mov	r0, r3
 8008e04:	f7ff fca2 	bl	800874c <get_ldnumber>
 8008e08:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008e0a:	69fb      	ldr	r3, [r7, #28]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	da01      	bge.n	8008e14 <f_mount+0x28>
 8008e10:	230b      	movs	r3, #11
 8008e12:	e02b      	b.n	8008e6c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008e14:	4a17      	ldr	r2, [pc, #92]	; (8008e74 <f_mount+0x88>)
 8008e16:	69fb      	ldr	r3, [r7, #28]
 8008e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008e1c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008e1e:	69bb      	ldr	r3, [r7, #24]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d005      	beq.n	8008e30 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008e24:	69b8      	ldr	r0, [r7, #24]
 8008e26:	f7fe fc55 	bl	80076d4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008e2a:	69bb      	ldr	r3, [r7, #24]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d002      	beq.n	8008e3c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008e3c:	68fa      	ldr	r2, [r7, #12]
 8008e3e:	490d      	ldr	r1, [pc, #52]	; (8008e74 <f_mount+0x88>)
 8008e40:	69fb      	ldr	r3, [r7, #28]
 8008e42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d002      	beq.n	8008e52 <f_mount+0x66>
 8008e4c:	79fb      	ldrb	r3, [r7, #7]
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d001      	beq.n	8008e56 <f_mount+0x6a>
 8008e52:	2300      	movs	r3, #0
 8008e54:	e00a      	b.n	8008e6c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008e56:	f107 010c 	add.w	r1, r7, #12
 8008e5a:	f107 0308 	add.w	r3, r7, #8
 8008e5e:	2200      	movs	r2, #0
 8008e60:	4618      	mov	r0, r3
 8008e62:	f7ff fd0d 	bl	8008880 <find_volume>
 8008e66:	4603      	mov	r3, r0
 8008e68:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3720      	adds	r7, #32
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}
 8008e74:	200024ec 	.word	0x200024ec

08008e78 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b098      	sub	sp, #96	; 0x60
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	60f8      	str	r0, [r7, #12]
 8008e80:	60b9      	str	r1, [r7, #8]
 8008e82:	4613      	mov	r3, r2
 8008e84:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d101      	bne.n	8008e90 <f_open+0x18>
 8008e8c:	2309      	movs	r3, #9
 8008e8e:	e1bb      	b.n	8009208 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008e90:	79fb      	ldrb	r3, [r7, #7]
 8008e92:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008e96:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008e98:	79fa      	ldrb	r2, [r7, #7]
 8008e9a:	f107 0110 	add.w	r1, r7, #16
 8008e9e:	f107 0308 	add.w	r3, r7, #8
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f7ff fcec 	bl	8008880 <find_volume>
 8008ea8:	4603      	mov	r3, r0
 8008eaa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8008eae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	f040 819f 	bne.w	80091f6 <f_open+0x37e>
		dj.obj.fs = fs;
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008ebc:	68ba      	ldr	r2, [r7, #8]
 8008ebe:	f107 0314 	add.w	r3, r7, #20
 8008ec2:	4611      	mov	r1, r2
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f7ff fbcb 	bl	8008660 <follow_path>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008ed0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d11a      	bne.n	8008f0e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008ed8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008edc:	b25b      	sxtb	r3, r3
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	da03      	bge.n	8008eea <f_open+0x72>
				res = FR_INVALID_NAME;
 8008ee2:	2306      	movs	r3, #6
 8008ee4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008ee8:	e011      	b.n	8008f0e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008eea:	79fb      	ldrb	r3, [r7, #7]
 8008eec:	f023 0301 	bic.w	r3, r3, #1
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	bf14      	ite	ne
 8008ef4:	2301      	movne	r3, #1
 8008ef6:	2300      	moveq	r3, #0
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	461a      	mov	r2, r3
 8008efc:	f107 0314 	add.w	r3, r7, #20
 8008f00:	4611      	mov	r1, r2
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7fe fa9e 	bl	8007444 <chk_lock>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008f0e:	79fb      	ldrb	r3, [r7, #7]
 8008f10:	f003 031c 	and.w	r3, r3, #28
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	d07f      	beq.n	8009018 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8008f18:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d017      	beq.n	8008f50 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008f20:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f24:	2b04      	cmp	r3, #4
 8008f26:	d10e      	bne.n	8008f46 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008f28:	f7fe fae8 	bl	80074fc <enq_lock>
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d006      	beq.n	8008f40 <f_open+0xc8>
 8008f32:	f107 0314 	add.w	r3, r7, #20
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7ff faad 	bl	8008496 <dir_register>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	e000      	b.n	8008f42 <f_open+0xca>
 8008f40:	2312      	movs	r3, #18
 8008f42:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008f46:	79fb      	ldrb	r3, [r7, #7]
 8008f48:	f043 0308 	orr.w	r3, r3, #8
 8008f4c:	71fb      	strb	r3, [r7, #7]
 8008f4e:	e010      	b.n	8008f72 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008f50:	7ebb      	ldrb	r3, [r7, #26]
 8008f52:	f003 0311 	and.w	r3, r3, #17
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d003      	beq.n	8008f62 <f_open+0xea>
					res = FR_DENIED;
 8008f5a:	2307      	movs	r3, #7
 8008f5c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008f60:	e007      	b.n	8008f72 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008f62:	79fb      	ldrb	r3, [r7, #7]
 8008f64:	f003 0304 	and.w	r3, r3, #4
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d002      	beq.n	8008f72 <f_open+0xfa>
 8008f6c:	2308      	movs	r3, #8
 8008f6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008f72:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d168      	bne.n	800904c <f_open+0x1d4>
 8008f7a:	79fb      	ldrb	r3, [r7, #7]
 8008f7c:	f003 0308 	and.w	r3, r3, #8
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d063      	beq.n	800904c <f_open+0x1d4>
				dw = GET_FATTIME();
 8008f84:	f7fe f862 	bl	800704c <get_fattime>
 8008f88:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008f8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f8c:	330e      	adds	r3, #14
 8008f8e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008f90:	4618      	mov	r0, r3
 8008f92:	f7fe f9ad 	bl	80072f0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008f96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f98:	3316      	adds	r3, #22
 8008f9a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f7fe f9a7 	bl	80072f0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fa4:	330b      	adds	r3, #11
 8008fa6:	2220      	movs	r2, #32
 8008fa8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008fae:	4611      	mov	r1, r2
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	f7ff f97f 	bl	80082b4 <ld_clust>
 8008fb6:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f7ff f997 	bl	80082f2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008fc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fc6:	331c      	adds	r3, #28
 8008fc8:	2100      	movs	r1, #0
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f7fe f990 	bl	80072f0 <st_dword>
					fs->wflag = 1;
 8008fd0:	693b      	ldr	r3, [r7, #16]
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008fd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d037      	beq.n	800904c <f_open+0x1d4>
						dw = fs->winsect;
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fe0:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008fe2:	f107 0314 	add.w	r3, r7, #20
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008fea:	4618      	mov	r0, r3
 8008fec:	f7fe fe87 	bl	8007cfe <remove_chain>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8008ff6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d126      	bne.n	800904c <f_open+0x1d4>
							res = move_window(fs, dw);
 8008ffe:	693b      	ldr	r3, [r7, #16]
 8009000:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009002:	4618      	mov	r0, r3
 8009004:	f7fe fbce 	bl	80077a4 <move_window>
 8009008:	4603      	mov	r3, r0
 800900a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800900e:	693b      	ldr	r3, [r7, #16]
 8009010:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009012:	3a01      	subs	r2, #1
 8009014:	611a      	str	r2, [r3, #16]
 8009016:	e019      	b.n	800904c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009018:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800901c:	2b00      	cmp	r3, #0
 800901e:	d115      	bne.n	800904c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009020:	7ebb      	ldrb	r3, [r7, #26]
 8009022:	f003 0310 	and.w	r3, r3, #16
 8009026:	2b00      	cmp	r3, #0
 8009028:	d003      	beq.n	8009032 <f_open+0x1ba>
					res = FR_NO_FILE;
 800902a:	2304      	movs	r3, #4
 800902c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009030:	e00c      	b.n	800904c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009032:	79fb      	ldrb	r3, [r7, #7]
 8009034:	f003 0302 	and.w	r3, r3, #2
 8009038:	2b00      	cmp	r3, #0
 800903a:	d007      	beq.n	800904c <f_open+0x1d4>
 800903c:	7ebb      	ldrb	r3, [r7, #26]
 800903e:	f003 0301 	and.w	r3, r3, #1
 8009042:	2b00      	cmp	r3, #0
 8009044:	d002      	beq.n	800904c <f_open+0x1d4>
						res = FR_DENIED;
 8009046:	2307      	movs	r3, #7
 8009048:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800904c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009050:	2b00      	cmp	r3, #0
 8009052:	d128      	bne.n	80090a6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009054:	79fb      	ldrb	r3, [r7, #7]
 8009056:	f003 0308 	and.w	r3, r3, #8
 800905a:	2b00      	cmp	r3, #0
 800905c:	d003      	beq.n	8009066 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800905e:	79fb      	ldrb	r3, [r7, #7]
 8009060:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009064:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009066:	693b      	ldr	r3, [r7, #16]
 8009068:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800906e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009074:	79fb      	ldrb	r3, [r7, #7]
 8009076:	f023 0301 	bic.w	r3, r3, #1
 800907a:	2b00      	cmp	r3, #0
 800907c:	bf14      	ite	ne
 800907e:	2301      	movne	r3, #1
 8009080:	2300      	moveq	r3, #0
 8009082:	b2db      	uxtb	r3, r3
 8009084:	461a      	mov	r2, r3
 8009086:	f107 0314 	add.w	r3, r7, #20
 800908a:	4611      	mov	r1, r2
 800908c:	4618      	mov	r0, r3
 800908e:	f7fe fa57 	bl	8007540 <inc_lock>
 8009092:	4602      	mov	r2, r0
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	691b      	ldr	r3, [r3, #16]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d102      	bne.n	80090a6 <f_open+0x22e>
 80090a0:	2302      	movs	r3, #2
 80090a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80090a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	f040 80a3 	bne.w	80091f6 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80090b4:	4611      	mov	r1, r2
 80090b6:	4618      	mov	r0, r3
 80090b8:	f7ff f8fc 	bl	80082b4 <ld_clust>
 80090bc:	4602      	mov	r2, r0
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80090c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090c4:	331c      	adds	r3, #28
 80090c6:	4618      	mov	r0, r3
 80090c8:	f7fe f8d4 	bl	8007274 <ld_dword>
 80090cc:	4602      	mov	r2, r0
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	2200      	movs	r2, #0
 80090d6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80090d8:	693a      	ldr	r2, [r7, #16]
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80090de:	693b      	ldr	r3, [r7, #16]
 80090e0:	88da      	ldrh	r2, [r3, #6]
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	79fa      	ldrb	r2, [r7, #7]
 80090ea:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	2200      	movs	r2, #0
 80090f0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2200      	movs	r2, #0
 80090f6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2200      	movs	r2, #0
 80090fc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	3330      	adds	r3, #48	; 0x30
 8009102:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009106:	2100      	movs	r1, #0
 8009108:	4618      	mov	r0, r3
 800910a:	f7fe f93e 	bl	800738a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800910e:	79fb      	ldrb	r3, [r7, #7]
 8009110:	f003 0320 	and.w	r3, r3, #32
 8009114:	2b00      	cmp	r3, #0
 8009116:	d06e      	beq.n	80091f6 <f_open+0x37e>
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d06a      	beq.n	80091f6 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	68da      	ldr	r2, [r3, #12]
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	895b      	ldrh	r3, [r3, #10]
 800912c:	461a      	mov	r2, r3
 800912e:	693b      	ldr	r3, [r7, #16]
 8009130:	899b      	ldrh	r3, [r3, #12]
 8009132:	fb02 f303 	mul.w	r3, r2, r3
 8009136:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	68db      	ldr	r3, [r3, #12]
 8009142:	657b      	str	r3, [r7, #84]	; 0x54
 8009144:	e016      	b.n	8009174 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800914a:	4618      	mov	r0, r3
 800914c:	f7fe fbe7 	bl	800791e <get_fat>
 8009150:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009152:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009154:	2b01      	cmp	r3, #1
 8009156:	d802      	bhi.n	800915e <f_open+0x2e6>
 8009158:	2302      	movs	r3, #2
 800915a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800915e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009160:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009164:	d102      	bne.n	800916c <f_open+0x2f4>
 8009166:	2301      	movs	r3, #1
 8009168:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800916c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800916e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009170:	1ad3      	subs	r3, r2, r3
 8009172:	657b      	str	r3, [r7, #84]	; 0x54
 8009174:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009178:	2b00      	cmp	r3, #0
 800917a:	d103      	bne.n	8009184 <f_open+0x30c>
 800917c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800917e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009180:	429a      	cmp	r2, r3
 8009182:	d8e0      	bhi.n	8009146 <f_open+0x2ce>
				}
				fp->clust = clst;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009188:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800918a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800918e:	2b00      	cmp	r3, #0
 8009190:	d131      	bne.n	80091f6 <f_open+0x37e>
 8009192:	693b      	ldr	r3, [r7, #16]
 8009194:	899b      	ldrh	r3, [r3, #12]
 8009196:	461a      	mov	r2, r3
 8009198:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800919a:	fbb3 f1f2 	udiv	r1, r3, r2
 800919e:	fb01 f202 	mul.w	r2, r1, r2
 80091a2:	1a9b      	subs	r3, r3, r2
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d026      	beq.n	80091f6 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80091ac:	4618      	mov	r0, r3
 80091ae:	f7fe fb97 	bl	80078e0 <clust2sect>
 80091b2:	6478      	str	r0, [r7, #68]	; 0x44
 80091b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d103      	bne.n	80091c2 <f_open+0x34a>
						res = FR_INT_ERR;
 80091ba:	2302      	movs	r3, #2
 80091bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80091c0:	e019      	b.n	80091f6 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80091c2:	693b      	ldr	r3, [r7, #16]
 80091c4:	899b      	ldrh	r3, [r3, #12]
 80091c6:	461a      	mov	r2, r3
 80091c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80091ca:	fbb3 f2f2 	udiv	r2, r3, r2
 80091ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091d0:	441a      	add	r2, r3
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	7858      	ldrb	r0, [r3, #1]
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	6a1a      	ldr	r2, [r3, #32]
 80091e4:	2301      	movs	r3, #1
 80091e6:	f7fd ffcf 	bl	8007188 <disk_read>
 80091ea:	4603      	mov	r3, r0
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d002      	beq.n	80091f6 <f_open+0x37e>
 80091f0:	2301      	movs	r3, #1
 80091f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80091f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d002      	beq.n	8009204 <f_open+0x38c>
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	2200      	movs	r2, #0
 8009202:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009204:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8009208:	4618      	mov	r0, r3
 800920a:	3760      	adds	r7, #96	; 0x60
 800920c:	46bd      	mov	sp, r7
 800920e:	bd80      	pop	{r7, pc}

08009210 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b08e      	sub	sp, #56	; 0x38
 8009214:	af00      	add	r7, sp, #0
 8009216:	60f8      	str	r0, [r7, #12]
 8009218:	60b9      	str	r1, [r7, #8]
 800921a:	607a      	str	r2, [r7, #4]
 800921c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	2200      	movs	r2, #0
 8009226:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	f107 0214 	add.w	r2, r7, #20
 800922e:	4611      	mov	r1, r2
 8009230:	4618      	mov	r0, r3
 8009232:	f7ff fda5 	bl	8008d80 <validate>
 8009236:	4603      	mov	r3, r0
 8009238:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800923c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009240:	2b00      	cmp	r3, #0
 8009242:	d107      	bne.n	8009254 <f_read+0x44>
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	7d5b      	ldrb	r3, [r3, #21]
 8009248:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800924c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009250:	2b00      	cmp	r3, #0
 8009252:	d002      	beq.n	800925a <f_read+0x4a>
 8009254:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009258:	e135      	b.n	80094c6 <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	7d1b      	ldrb	r3, [r3, #20]
 800925e:	f003 0301 	and.w	r3, r3, #1
 8009262:	2b00      	cmp	r3, #0
 8009264:	d101      	bne.n	800926a <f_read+0x5a>
 8009266:	2307      	movs	r3, #7
 8009268:	e12d      	b.n	80094c6 <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	68da      	ldr	r2, [r3, #12]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	699b      	ldr	r3, [r3, #24]
 8009272:	1ad3      	subs	r3, r2, r3
 8009274:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8009276:	687a      	ldr	r2, [r7, #4]
 8009278:	6a3b      	ldr	r3, [r7, #32]
 800927a:	429a      	cmp	r2, r3
 800927c:	f240 811e 	bls.w	80094bc <f_read+0x2ac>
 8009280:	6a3b      	ldr	r3, [r7, #32]
 8009282:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8009284:	e11a      	b.n	80094bc <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	699b      	ldr	r3, [r3, #24]
 800928a:	697a      	ldr	r2, [r7, #20]
 800928c:	8992      	ldrh	r2, [r2, #12]
 800928e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009292:	fb01 f202 	mul.w	r2, r1, r2
 8009296:	1a9b      	subs	r3, r3, r2
 8009298:	2b00      	cmp	r3, #0
 800929a:	f040 80d5 	bne.w	8009448 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	699b      	ldr	r3, [r3, #24]
 80092a2:	697a      	ldr	r2, [r7, #20]
 80092a4:	8992      	ldrh	r2, [r2, #12]
 80092a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80092aa:	697a      	ldr	r2, [r7, #20]
 80092ac:	8952      	ldrh	r2, [r2, #10]
 80092ae:	3a01      	subs	r2, #1
 80092b0:	4013      	ands	r3, r2
 80092b2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80092b4:	69fb      	ldr	r3, [r7, #28]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d12f      	bne.n	800931a <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	699b      	ldr	r3, [r3, #24]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d103      	bne.n	80092ca <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	689b      	ldr	r3, [r3, #8]
 80092c6:	633b      	str	r3, [r7, #48]	; 0x30
 80092c8:	e013      	b.n	80092f2 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d007      	beq.n	80092e2 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	699b      	ldr	r3, [r3, #24]
 80092d6:	4619      	mov	r1, r3
 80092d8:	68f8      	ldr	r0, [r7, #12]
 80092da:	f7fe fe0d 	bl	8007ef8 <clmt_clust>
 80092de:	6338      	str	r0, [r7, #48]	; 0x30
 80092e0:	e007      	b.n	80092f2 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80092e2:	68fa      	ldr	r2, [r7, #12]
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	69db      	ldr	r3, [r3, #28]
 80092e8:	4619      	mov	r1, r3
 80092ea:	4610      	mov	r0, r2
 80092ec:	f7fe fb17 	bl	800791e <get_fat>
 80092f0:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80092f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f4:	2b01      	cmp	r3, #1
 80092f6:	d804      	bhi.n	8009302 <f_read+0xf2>
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2202      	movs	r2, #2
 80092fc:	755a      	strb	r2, [r3, #21]
 80092fe:	2302      	movs	r3, #2
 8009300:	e0e1      	b.n	80094c6 <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009304:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009308:	d104      	bne.n	8009314 <f_read+0x104>
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2201      	movs	r2, #1
 800930e:	755a      	strb	r2, [r3, #21]
 8009310:	2301      	movs	r3, #1
 8009312:	e0d8      	b.n	80094c6 <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009318:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800931a:	697a      	ldr	r2, [r7, #20]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	69db      	ldr	r3, [r3, #28]
 8009320:	4619      	mov	r1, r3
 8009322:	4610      	mov	r0, r2
 8009324:	f7fe fadc 	bl	80078e0 <clust2sect>
 8009328:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800932a:	69bb      	ldr	r3, [r7, #24]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d104      	bne.n	800933a <f_read+0x12a>
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2202      	movs	r2, #2
 8009334:	755a      	strb	r2, [r3, #21]
 8009336:	2302      	movs	r3, #2
 8009338:	e0c5      	b.n	80094c6 <f_read+0x2b6>
			sect += csect;
 800933a:	69ba      	ldr	r2, [r7, #24]
 800933c:	69fb      	ldr	r3, [r7, #28]
 800933e:	4413      	add	r3, r2
 8009340:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	899b      	ldrh	r3, [r3, #12]
 8009346:	461a      	mov	r2, r3
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	fbb3 f3f2 	udiv	r3, r3, r2
 800934e:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8009350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009352:	2b00      	cmp	r3, #0
 8009354:	d041      	beq.n	80093da <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009356:	69fa      	ldr	r2, [r7, #28]
 8009358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800935a:	4413      	add	r3, r2
 800935c:	697a      	ldr	r2, [r7, #20]
 800935e:	8952      	ldrh	r2, [r2, #10]
 8009360:	4293      	cmp	r3, r2
 8009362:	d905      	bls.n	8009370 <f_read+0x160>
					cc = fs->csize - csect;
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	895b      	ldrh	r3, [r3, #10]
 8009368:	461a      	mov	r2, r3
 800936a:	69fb      	ldr	r3, [r7, #28]
 800936c:	1ad3      	subs	r3, r2, r3
 800936e:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	7858      	ldrb	r0, [r3, #1]
 8009374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009376:	69ba      	ldr	r2, [r7, #24]
 8009378:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800937a:	f7fd ff05 	bl	8007188 <disk_read>
 800937e:	4603      	mov	r3, r0
 8009380:	2b00      	cmp	r3, #0
 8009382:	d004      	beq.n	800938e <f_read+0x17e>
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	2201      	movs	r2, #1
 8009388:	755a      	strb	r2, [r3, #21]
 800938a:	2301      	movs	r3, #1
 800938c:	e09b      	b.n	80094c6 <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	7d1b      	ldrb	r3, [r3, #20]
 8009392:	b25b      	sxtb	r3, r3
 8009394:	2b00      	cmp	r3, #0
 8009396:	da18      	bge.n	80093ca <f_read+0x1ba>
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	6a1a      	ldr	r2, [r3, #32]
 800939c:	69bb      	ldr	r3, [r7, #24]
 800939e:	1ad3      	subs	r3, r2, r3
 80093a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d911      	bls.n	80093ca <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	6a1a      	ldr	r2, [r3, #32]
 80093aa:	69bb      	ldr	r3, [r7, #24]
 80093ac:	1ad3      	subs	r3, r2, r3
 80093ae:	697a      	ldr	r2, [r7, #20]
 80093b0:	8992      	ldrh	r2, [r2, #12]
 80093b2:	fb02 f303 	mul.w	r3, r2, r3
 80093b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093b8:	18d0      	adds	r0, r2, r3
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80093c0:	697b      	ldr	r3, [r7, #20]
 80093c2:	899b      	ldrh	r3, [r3, #12]
 80093c4:	461a      	mov	r2, r3
 80093c6:	f7fd ffbf 	bl	8007348 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	899b      	ldrh	r3, [r3, #12]
 80093ce:	461a      	mov	r2, r3
 80093d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093d2:	fb02 f303 	mul.w	r3, r2, r3
 80093d6:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 80093d8:	e05c      	b.n	8009494 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	6a1b      	ldr	r3, [r3, #32]
 80093de:	69ba      	ldr	r2, [r7, #24]
 80093e0:	429a      	cmp	r2, r3
 80093e2:	d02e      	beq.n	8009442 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	7d1b      	ldrb	r3, [r3, #20]
 80093e8:	b25b      	sxtb	r3, r3
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	da18      	bge.n	8009420 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	7858      	ldrb	r0, [r3, #1]
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	6a1a      	ldr	r2, [r3, #32]
 80093fc:	2301      	movs	r3, #1
 80093fe:	f7fd fee3 	bl	80071c8 <disk_write>
 8009402:	4603      	mov	r3, r0
 8009404:	2b00      	cmp	r3, #0
 8009406:	d004      	beq.n	8009412 <f_read+0x202>
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	2201      	movs	r2, #1
 800940c:	755a      	strb	r2, [r3, #21]
 800940e:	2301      	movs	r3, #1
 8009410:	e059      	b.n	80094c6 <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	7d1b      	ldrb	r3, [r3, #20]
 8009416:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800941a:	b2da      	uxtb	r2, r3
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	7858      	ldrb	r0, [r3, #1]
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800942a:	2301      	movs	r3, #1
 800942c:	69ba      	ldr	r2, [r7, #24]
 800942e:	f7fd feab 	bl	8007188 <disk_read>
 8009432:	4603      	mov	r3, r0
 8009434:	2b00      	cmp	r3, #0
 8009436:	d004      	beq.n	8009442 <f_read+0x232>
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2201      	movs	r2, #1
 800943c:	755a      	strb	r2, [r3, #21]
 800943e:	2301      	movs	r3, #1
 8009440:	e041      	b.n	80094c6 <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	69ba      	ldr	r2, [r7, #24]
 8009446:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	899b      	ldrh	r3, [r3, #12]
 800944c:	4618      	mov	r0, r3
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	699b      	ldr	r3, [r3, #24]
 8009452:	697a      	ldr	r2, [r7, #20]
 8009454:	8992      	ldrh	r2, [r2, #12]
 8009456:	fbb3 f1f2 	udiv	r1, r3, r2
 800945a:	fb01 f202 	mul.w	r2, r1, r2
 800945e:	1a9b      	subs	r3, r3, r2
 8009460:	1ac3      	subs	r3, r0, r3
 8009462:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8009464:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	429a      	cmp	r2, r3
 800946a:	d901      	bls.n	8009470 <f_read+0x260>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	699b      	ldr	r3, [r3, #24]
 800947a:	697a      	ldr	r2, [r7, #20]
 800947c:	8992      	ldrh	r2, [r2, #12]
 800947e:	fbb3 f0f2 	udiv	r0, r3, r2
 8009482:	fb00 f202 	mul.w	r2, r0, r2
 8009486:	1a9b      	subs	r3, r3, r2
 8009488:	440b      	add	r3, r1
 800948a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800948c:	4619      	mov	r1, r3
 800948e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009490:	f7fd ff5a 	bl	8007348 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8009494:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009498:	4413      	add	r3, r2
 800949a:	627b      	str	r3, [r7, #36]	; 0x24
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	699a      	ldr	r2, [r3, #24]
 80094a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094a2:	441a      	add	r2, r3
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	619a      	str	r2, [r3, #24]
 80094a8:	683b      	ldr	r3, [r7, #0]
 80094aa:	681a      	ldr	r2, [r3, #0]
 80094ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094ae:	441a      	add	r2, r3
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	601a      	str	r2, [r3, #0]
 80094b4:	687a      	ldr	r2, [r7, #4]
 80094b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094b8:	1ad3      	subs	r3, r2, r3
 80094ba:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	f47f aee1 	bne.w	8009286 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80094c4:	2300      	movs	r3, #0
}
 80094c6:	4618      	mov	r0, r3
 80094c8:	3738      	adds	r7, #56	; 0x38
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}

080094ce <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80094ce:	b580      	push	{r7, lr}
 80094d0:	b08c      	sub	sp, #48	; 0x30
 80094d2:	af00      	add	r7, sp, #0
 80094d4:	60f8      	str	r0, [r7, #12]
 80094d6:	60b9      	str	r1, [r7, #8]
 80094d8:	607a      	str	r2, [r7, #4]
 80094da:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	2200      	movs	r2, #0
 80094e4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	f107 0210 	add.w	r2, r7, #16
 80094ec:	4611      	mov	r1, r2
 80094ee:	4618      	mov	r0, r3
 80094f0:	f7ff fc46 	bl	8008d80 <validate>
 80094f4:	4603      	mov	r3, r0
 80094f6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80094fa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d107      	bne.n	8009512 <f_write+0x44>
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	7d5b      	ldrb	r3, [r3, #21]
 8009506:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800950a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800950e:	2b00      	cmp	r3, #0
 8009510:	d002      	beq.n	8009518 <f_write+0x4a>
 8009512:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009516:	e16a      	b.n	80097ee <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	7d1b      	ldrb	r3, [r3, #20]
 800951c:	f003 0302 	and.w	r3, r3, #2
 8009520:	2b00      	cmp	r3, #0
 8009522:	d101      	bne.n	8009528 <f_write+0x5a>
 8009524:	2307      	movs	r3, #7
 8009526:	e162      	b.n	80097ee <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	699a      	ldr	r2, [r3, #24]
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	441a      	add	r2, r3
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	699b      	ldr	r3, [r3, #24]
 8009534:	429a      	cmp	r2, r3
 8009536:	f080 814c 	bcs.w	80097d2 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	699b      	ldr	r3, [r3, #24]
 800953e:	43db      	mvns	r3, r3
 8009540:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009542:	e146      	b.n	80097d2 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	699b      	ldr	r3, [r3, #24]
 8009548:	693a      	ldr	r2, [r7, #16]
 800954a:	8992      	ldrh	r2, [r2, #12]
 800954c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009550:	fb01 f202 	mul.w	r2, r1, r2
 8009554:	1a9b      	subs	r3, r3, r2
 8009556:	2b00      	cmp	r3, #0
 8009558:	f040 80f1 	bne.w	800973e <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	699b      	ldr	r3, [r3, #24]
 8009560:	693a      	ldr	r2, [r7, #16]
 8009562:	8992      	ldrh	r2, [r2, #12]
 8009564:	fbb3 f3f2 	udiv	r3, r3, r2
 8009568:	693a      	ldr	r2, [r7, #16]
 800956a:	8952      	ldrh	r2, [r2, #10]
 800956c:	3a01      	subs	r2, #1
 800956e:	4013      	ands	r3, r2
 8009570:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009572:	69bb      	ldr	r3, [r7, #24]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d143      	bne.n	8009600 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	699b      	ldr	r3, [r3, #24]
 800957c:	2b00      	cmp	r3, #0
 800957e:	d10c      	bne.n	800959a <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009588:	2b00      	cmp	r3, #0
 800958a:	d11a      	bne.n	80095c2 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2100      	movs	r1, #0
 8009590:	4618      	mov	r0, r3
 8009592:	f7fe fc19 	bl	8007dc8 <create_chain>
 8009596:	62b8      	str	r0, [r7, #40]	; 0x28
 8009598:	e013      	b.n	80095c2 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d007      	beq.n	80095b2 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	699b      	ldr	r3, [r3, #24]
 80095a6:	4619      	mov	r1, r3
 80095a8:	68f8      	ldr	r0, [r7, #12]
 80095aa:	f7fe fca5 	bl	8007ef8 <clmt_clust>
 80095ae:	62b8      	str	r0, [r7, #40]	; 0x28
 80095b0:	e007      	b.n	80095c2 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80095b2:	68fa      	ldr	r2, [r7, #12]
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	69db      	ldr	r3, [r3, #28]
 80095b8:	4619      	mov	r1, r3
 80095ba:	4610      	mov	r0, r2
 80095bc:	f7fe fc04 	bl	8007dc8 <create_chain>
 80095c0:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80095c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	f000 8109 	beq.w	80097dc <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80095ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095cc:	2b01      	cmp	r3, #1
 80095ce:	d104      	bne.n	80095da <f_write+0x10c>
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2202      	movs	r2, #2
 80095d4:	755a      	strb	r2, [r3, #21]
 80095d6:	2302      	movs	r3, #2
 80095d8:	e109      	b.n	80097ee <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80095da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095e0:	d104      	bne.n	80095ec <f_write+0x11e>
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	2201      	movs	r2, #1
 80095e6:	755a      	strb	r2, [r3, #21]
 80095e8:	2301      	movs	r3, #1
 80095ea:	e100      	b.n	80097ee <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80095f0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d102      	bne.n	8009600 <f_write+0x132>
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80095fe:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	7d1b      	ldrb	r3, [r3, #20]
 8009604:	b25b      	sxtb	r3, r3
 8009606:	2b00      	cmp	r3, #0
 8009608:	da18      	bge.n	800963c <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	7858      	ldrb	r0, [r3, #1]
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	6a1a      	ldr	r2, [r3, #32]
 8009618:	2301      	movs	r3, #1
 800961a:	f7fd fdd5 	bl	80071c8 <disk_write>
 800961e:	4603      	mov	r3, r0
 8009620:	2b00      	cmp	r3, #0
 8009622:	d004      	beq.n	800962e <f_write+0x160>
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	2201      	movs	r2, #1
 8009628:	755a      	strb	r2, [r3, #21]
 800962a:	2301      	movs	r3, #1
 800962c:	e0df      	b.n	80097ee <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	7d1b      	ldrb	r3, [r3, #20]
 8009632:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009636:	b2da      	uxtb	r2, r3
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800963c:	693a      	ldr	r2, [r7, #16]
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	69db      	ldr	r3, [r3, #28]
 8009642:	4619      	mov	r1, r3
 8009644:	4610      	mov	r0, r2
 8009646:	f7fe f94b 	bl	80078e0 <clust2sect>
 800964a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800964c:	697b      	ldr	r3, [r7, #20]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d104      	bne.n	800965c <f_write+0x18e>
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2202      	movs	r2, #2
 8009656:	755a      	strb	r2, [r3, #21]
 8009658:	2302      	movs	r3, #2
 800965a:	e0c8      	b.n	80097ee <f_write+0x320>
			sect += csect;
 800965c:	697a      	ldr	r2, [r7, #20]
 800965e:	69bb      	ldr	r3, [r7, #24]
 8009660:	4413      	add	r3, r2
 8009662:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009664:	693b      	ldr	r3, [r7, #16]
 8009666:	899b      	ldrh	r3, [r3, #12]
 8009668:	461a      	mov	r2, r3
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009670:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009672:	6a3b      	ldr	r3, [r7, #32]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d043      	beq.n	8009700 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009678:	69ba      	ldr	r2, [r7, #24]
 800967a:	6a3b      	ldr	r3, [r7, #32]
 800967c:	4413      	add	r3, r2
 800967e:	693a      	ldr	r2, [r7, #16]
 8009680:	8952      	ldrh	r2, [r2, #10]
 8009682:	4293      	cmp	r3, r2
 8009684:	d905      	bls.n	8009692 <f_write+0x1c4>
					cc = fs->csize - csect;
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	895b      	ldrh	r3, [r3, #10]
 800968a:	461a      	mov	r2, r3
 800968c:	69bb      	ldr	r3, [r7, #24]
 800968e:	1ad3      	subs	r3, r2, r3
 8009690:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	7858      	ldrb	r0, [r3, #1]
 8009696:	6a3b      	ldr	r3, [r7, #32]
 8009698:	697a      	ldr	r2, [r7, #20]
 800969a:	69f9      	ldr	r1, [r7, #28]
 800969c:	f7fd fd94 	bl	80071c8 <disk_write>
 80096a0:	4603      	mov	r3, r0
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d004      	beq.n	80096b0 <f_write+0x1e2>
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	2201      	movs	r2, #1
 80096aa:	755a      	strb	r2, [r3, #21]
 80096ac:	2301      	movs	r3, #1
 80096ae:	e09e      	b.n	80097ee <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	6a1a      	ldr	r2, [r3, #32]
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	1ad3      	subs	r3, r2, r3
 80096b8:	6a3a      	ldr	r2, [r7, #32]
 80096ba:	429a      	cmp	r2, r3
 80096bc:	d918      	bls.n	80096f0 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	6a1a      	ldr	r2, [r3, #32]
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	1ad3      	subs	r3, r2, r3
 80096cc:	693a      	ldr	r2, [r7, #16]
 80096ce:	8992      	ldrh	r2, [r2, #12]
 80096d0:	fb02 f303 	mul.w	r3, r2, r3
 80096d4:	69fa      	ldr	r2, [r7, #28]
 80096d6:	18d1      	adds	r1, r2, r3
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	899b      	ldrh	r3, [r3, #12]
 80096dc:	461a      	mov	r2, r3
 80096de:	f7fd fe33 	bl	8007348 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	7d1b      	ldrb	r3, [r3, #20]
 80096e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80096ea:	b2da      	uxtb	r2, r3
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	899b      	ldrh	r3, [r3, #12]
 80096f4:	461a      	mov	r2, r3
 80096f6:	6a3b      	ldr	r3, [r7, #32]
 80096f8:	fb02 f303 	mul.w	r3, r2, r3
 80096fc:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80096fe:	e04b      	b.n	8009798 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	6a1b      	ldr	r3, [r3, #32]
 8009704:	697a      	ldr	r2, [r7, #20]
 8009706:	429a      	cmp	r2, r3
 8009708:	d016      	beq.n	8009738 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	699a      	ldr	r2, [r3, #24]
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009712:	429a      	cmp	r2, r3
 8009714:	d210      	bcs.n	8009738 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	7858      	ldrb	r0, [r3, #1]
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009720:	2301      	movs	r3, #1
 8009722:	697a      	ldr	r2, [r7, #20]
 8009724:	f7fd fd30 	bl	8007188 <disk_read>
 8009728:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800972a:	2b00      	cmp	r3, #0
 800972c:	d004      	beq.n	8009738 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	2201      	movs	r2, #1
 8009732:	755a      	strb	r2, [r3, #21]
 8009734:	2301      	movs	r3, #1
 8009736:	e05a      	b.n	80097ee <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	697a      	ldr	r2, [r7, #20]
 800973c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	899b      	ldrh	r3, [r3, #12]
 8009742:	4618      	mov	r0, r3
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	699b      	ldr	r3, [r3, #24]
 8009748:	693a      	ldr	r2, [r7, #16]
 800974a:	8992      	ldrh	r2, [r2, #12]
 800974c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009750:	fb01 f202 	mul.w	r2, r1, r2
 8009754:	1a9b      	subs	r3, r3, r2
 8009756:	1ac3      	subs	r3, r0, r3
 8009758:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800975a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	429a      	cmp	r2, r3
 8009760:	d901      	bls.n	8009766 <f_write+0x298>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	699b      	ldr	r3, [r3, #24]
 8009770:	693a      	ldr	r2, [r7, #16]
 8009772:	8992      	ldrh	r2, [r2, #12]
 8009774:	fbb3 f0f2 	udiv	r0, r3, r2
 8009778:	fb00 f202 	mul.w	r2, r0, r2
 800977c:	1a9b      	subs	r3, r3, r2
 800977e:	440b      	add	r3, r1
 8009780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009782:	69f9      	ldr	r1, [r7, #28]
 8009784:	4618      	mov	r0, r3
 8009786:	f7fd fddf 	bl	8007348 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	7d1b      	ldrb	r3, [r3, #20]
 800978e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009792:	b2da      	uxtb	r2, r3
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009798:	69fa      	ldr	r2, [r7, #28]
 800979a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800979c:	4413      	add	r3, r2
 800979e:	61fb      	str	r3, [r7, #28]
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	699a      	ldr	r2, [r3, #24]
 80097a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097a6:	441a      	add	r2, r3
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	619a      	str	r2, [r3, #24]
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	68da      	ldr	r2, [r3, #12]
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	699b      	ldr	r3, [r3, #24]
 80097b4:	429a      	cmp	r2, r3
 80097b6:	bf38      	it	cc
 80097b8:	461a      	movcc	r2, r3
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	60da      	str	r2, [r3, #12]
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	681a      	ldr	r2, [r3, #0]
 80097c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097c4:	441a      	add	r2, r3
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	601a      	str	r2, [r3, #0]
 80097ca:	687a      	ldr	r2, [r7, #4]
 80097cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ce:	1ad3      	subs	r3, r2, r3
 80097d0:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	f47f aeb5 	bne.w	8009544 <f_write+0x76>
 80097da:	e000      	b.n	80097de <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80097dc:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	7d1b      	ldrb	r3, [r3, #20]
 80097e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097e6:	b2da      	uxtb	r2, r3
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80097ec:	2300      	movs	r3, #0
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3730      	adds	r7, #48	; 0x30
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}

080097f6 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80097f6:	b580      	push	{r7, lr}
 80097f8:	b086      	sub	sp, #24
 80097fa:	af00      	add	r7, sp, #0
 80097fc:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f107 0208 	add.w	r2, r7, #8
 8009804:	4611      	mov	r1, r2
 8009806:	4618      	mov	r0, r3
 8009808:	f7ff faba 	bl	8008d80 <validate>
 800980c:	4603      	mov	r3, r0
 800980e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009810:	7dfb      	ldrb	r3, [r7, #23]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d168      	bne.n	80098e8 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	7d1b      	ldrb	r3, [r3, #20]
 800981a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800981e:	2b00      	cmp	r3, #0
 8009820:	d062      	beq.n	80098e8 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	7d1b      	ldrb	r3, [r3, #20]
 8009826:	b25b      	sxtb	r3, r3
 8009828:	2b00      	cmp	r3, #0
 800982a:	da15      	bge.n	8009858 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	7858      	ldrb	r0, [r3, #1]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6a1a      	ldr	r2, [r3, #32]
 800983a:	2301      	movs	r3, #1
 800983c:	f7fd fcc4 	bl	80071c8 <disk_write>
 8009840:	4603      	mov	r3, r0
 8009842:	2b00      	cmp	r3, #0
 8009844:	d001      	beq.n	800984a <f_sync+0x54>
 8009846:	2301      	movs	r3, #1
 8009848:	e04f      	b.n	80098ea <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	7d1b      	ldrb	r3, [r3, #20]
 800984e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009852:	b2da      	uxtb	r2, r3
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009858:	f7fd fbf8 	bl	800704c <get_fattime>
 800985c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800985e:	68ba      	ldr	r2, [r7, #8]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009864:	4619      	mov	r1, r3
 8009866:	4610      	mov	r0, r2
 8009868:	f7fd ff9c 	bl	80077a4 <move_window>
 800986c:	4603      	mov	r3, r0
 800986e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009870:	7dfb      	ldrb	r3, [r7, #23]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d138      	bne.n	80098e8 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800987a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	330b      	adds	r3, #11
 8009880:	781a      	ldrb	r2, [r3, #0]
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	330b      	adds	r3, #11
 8009886:	f042 0220 	orr.w	r2, r2, #32
 800988a:	b2d2      	uxtb	r2, r2
 800988c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6818      	ldr	r0, [r3, #0]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	461a      	mov	r2, r3
 8009898:	68f9      	ldr	r1, [r7, #12]
 800989a:	f7fe fd2a 	bl	80082f2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	f103 021c 	add.w	r2, r3, #28
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	68db      	ldr	r3, [r3, #12]
 80098a8:	4619      	mov	r1, r3
 80098aa:	4610      	mov	r0, r2
 80098ac:	f7fd fd20 	bl	80072f0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	3316      	adds	r3, #22
 80098b4:	6939      	ldr	r1, [r7, #16]
 80098b6:	4618      	mov	r0, r3
 80098b8:	f7fd fd1a 	bl	80072f0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	3312      	adds	r3, #18
 80098c0:	2100      	movs	r1, #0
 80098c2:	4618      	mov	r0, r3
 80098c4:	f7fd fcf9 	bl	80072ba <st_word>
					fs->wflag = 1;
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	2201      	movs	r2, #1
 80098cc:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	4618      	mov	r0, r3
 80098d2:	f7fd ff95 	bl	8007800 <sync_fs>
 80098d6:	4603      	mov	r3, r0
 80098d8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	7d1b      	ldrb	r3, [r3, #20]
 80098de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80098e2:	b2da      	uxtb	r2, r3
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80098e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3718      	adds	r7, #24
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}

080098f2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b084      	sub	sp, #16
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f7ff ff7b 	bl	80097f6 <f_sync>
 8009900:	4603      	mov	r3, r0
 8009902:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009904:	7bfb      	ldrb	r3, [r7, #15]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d118      	bne.n	800993c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f107 0208 	add.w	r2, r7, #8
 8009910:	4611      	mov	r1, r2
 8009912:	4618      	mov	r0, r3
 8009914:	f7ff fa34 	bl	8008d80 <validate>
 8009918:	4603      	mov	r3, r0
 800991a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800991c:	7bfb      	ldrb	r3, [r7, #15]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d10c      	bne.n	800993c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	691b      	ldr	r3, [r3, #16]
 8009926:	4618      	mov	r0, r3
 8009928:	f7fd fe98 	bl	800765c <dec_lock>
 800992c:	4603      	mov	r3, r0
 800992e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009930:	7bfb      	ldrb	r3, [r7, #15]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d102      	bne.n	800993c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2200      	movs	r2, #0
 800993a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800993c:	7bfb      	ldrb	r3, [r7, #15]
}
 800993e:	4618      	mov	r0, r3
 8009940:	3710      	adds	r7, #16
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}

08009946 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8009946:	b580      	push	{r7, lr}
 8009948:	b092      	sub	sp, #72	; 0x48
 800994a:	af00      	add	r7, sp, #0
 800994c:	60f8      	str	r0, [r7, #12]
 800994e:	60b9      	str	r1, [r7, #8]
 8009950:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8009952:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8009956:	f107 030c 	add.w	r3, r7, #12
 800995a:	2200      	movs	r2, #0
 800995c:	4618      	mov	r0, r3
 800995e:	f7fe ff8f 	bl	8008880 <find_volume>
 8009962:	4603      	mov	r3, r0
 8009964:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8009968:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800996c:	2b00      	cmp	r3, #0
 800996e:	f040 8099 	bne.w	8009aa4 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8009972:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8009978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800997a:	695a      	ldr	r2, [r3, #20]
 800997c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800997e:	699b      	ldr	r3, [r3, #24]
 8009980:	3b02      	subs	r3, #2
 8009982:	429a      	cmp	r2, r3
 8009984:	d804      	bhi.n	8009990 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8009986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009988:	695a      	ldr	r2, [r3, #20]
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	601a      	str	r2, [r3, #0]
 800998e:	e089      	b.n	8009aa4 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8009990:	2300      	movs	r3, #0
 8009992:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8009994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	2b01      	cmp	r3, #1
 800999a:	d128      	bne.n	80099ee <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800999c:	2302      	movs	r3, #2
 800999e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80099a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099a2:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 80099a4:	f107 0314 	add.w	r3, r7, #20
 80099a8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80099aa:	4618      	mov	r0, r3
 80099ac:	f7fd ffb7 	bl	800791e <get_fat>
 80099b0:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 80099b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80099b8:	d103      	bne.n	80099c2 <f_getfree+0x7c>
 80099ba:	2301      	movs	r3, #1
 80099bc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80099c0:	e063      	b.n	8009a8a <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 80099c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	d103      	bne.n	80099d0 <f_getfree+0x8a>
 80099c8:	2302      	movs	r3, #2
 80099ca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80099ce:	e05c      	b.n	8009a8a <f_getfree+0x144>
					if (stat == 0) nfree++;
 80099d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d102      	bne.n	80099dc <f_getfree+0x96>
 80099d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80099d8:	3301      	adds	r3, #1
 80099da:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 80099dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80099de:	3301      	adds	r3, #1
 80099e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80099e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099e4:	699b      	ldr	r3, [r3, #24]
 80099e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d3db      	bcc.n	80099a4 <f_getfree+0x5e>
 80099ec:	e04d      	b.n	8009a8a <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 80099ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099f0:	699b      	ldr	r3, [r3, #24]
 80099f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80099f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80099f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099f8:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 80099fa:	2300      	movs	r3, #0
 80099fc:	637b      	str	r3, [r7, #52]	; 0x34
 80099fe:	2300      	movs	r3, #0
 8009a00:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 8009a02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d113      	bne.n	8009a30 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8009a08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009a0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a0c:	1c5a      	adds	r2, r3, #1
 8009a0e:	63ba      	str	r2, [r7, #56]	; 0x38
 8009a10:	4619      	mov	r1, r3
 8009a12:	f7fd fec7 	bl	80077a4 <move_window>
 8009a16:	4603      	mov	r3, r0
 8009a18:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 8009a1c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d131      	bne.n	8009a88 <f_getfree+0x142>
							p = fs->win;
 8009a24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a26:	3334      	adds	r3, #52	; 0x34
 8009a28:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 8009a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a2c:	899b      	ldrh	r3, [r3, #12]
 8009a2e:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8009a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a32:	781b      	ldrb	r3, [r3, #0]
 8009a34:	2b02      	cmp	r3, #2
 8009a36:	d10f      	bne.n	8009a58 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8009a38:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a3a:	f7fd fc03 	bl	8007244 <ld_word>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d102      	bne.n	8009a4a <f_getfree+0x104>
 8009a44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a46:	3301      	adds	r3, #1
 8009a48:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 8009a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a4c:	3302      	adds	r3, #2
 8009a4e:	633b      	str	r3, [r7, #48]	; 0x30
 8009a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a52:	3b02      	subs	r3, #2
 8009a54:	637b      	str	r3, [r7, #52]	; 0x34
 8009a56:	e010      	b.n	8009a7a <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8009a58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009a5a:	f7fd fc0b 	bl	8007274 <ld_dword>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d102      	bne.n	8009a6e <f_getfree+0x128>
 8009a68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a6a:	3301      	adds	r3, #1
 8009a6c:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 8009a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a70:	3304      	adds	r3, #4
 8009a72:	633b      	str	r3, [r7, #48]	; 0x30
 8009a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a76:	3b04      	subs	r3, #4
 8009a78:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 8009a7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a7c:	3b01      	subs	r3, #1
 8009a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009a80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d1bd      	bne.n	8009a02 <f_getfree+0xbc>
 8009a86:	e000      	b.n	8009a8a <f_getfree+0x144>
							if (res != FR_OK) break;
 8009a88:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8009a8a:	68bb      	ldr	r3, [r7, #8]
 8009a8c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a8e:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8009a90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a94:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8009a96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a98:	791a      	ldrb	r2, [r3, #4]
 8009a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a9c:	f042 0201 	orr.w	r2, r2, #1
 8009aa0:	b2d2      	uxtb	r2, r2
 8009aa2:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8009aa4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3748      	adds	r7, #72	; 0x48
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}

08009ab0 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b09e      	sub	sp, #120	; 0x78
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8009abc:	f107 010c 	add.w	r1, r7, #12
 8009ac0:	1d3b      	adds	r3, r7, #4
 8009ac2:	2202      	movs	r2, #2
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	f7fe fedb 	bl	8008880 <find_volume>
 8009aca:	4603      	mov	r3, r0
 8009acc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 8009ad4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	f040 808e 	bne.w	8009bfa <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 8009ade:	687a      	ldr	r2, [r7, #4]
 8009ae0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009ae4:	4611      	mov	r1, r2
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	f7fe fdba 	bl	8008660 <follow_path>
 8009aec:	4603      	mov	r3, r0
 8009aee:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 8009af2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d108      	bne.n	8009b0c <f_unlink+0x5c>
 8009afa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009afe:	2102      	movs	r1, #2
 8009b00:	4618      	mov	r0, r3
 8009b02:	f7fd fc9f 	bl	8007444 <chk_lock>
 8009b06:	4603      	mov	r3, r0
 8009b08:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 8009b0c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d172      	bne.n	8009bfa <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 8009b14:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8009b18:	b25b      	sxtb	r3, r3
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	da03      	bge.n	8009b26 <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 8009b1e:	2306      	movs	r3, #6
 8009b20:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8009b24:	e008      	b.n	8009b38 <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 8009b26:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8009b2a:	f003 0301 	and.w	r3, r3, #1
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d002      	beq.n	8009b38 <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 8009b32:	2307      	movs	r3, #7
 8009b34:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 8009b38:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d134      	bne.n	8009baa <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009b44:	4611      	mov	r1, r2
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7fe fbb4 	bl	80082b4 <ld_clust>
 8009b4c:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 8009b4e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8009b52:	f003 0310 	and.w	r3, r3, #16
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d027      	beq.n	8009baa <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 8009b5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009b60:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 8009b62:	f107 0310 	add.w	r3, r7, #16
 8009b66:	2100      	movs	r1, #0
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f7fe f9fd 	bl	8007f68 <dir_sdi>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 8009b74:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d116      	bne.n	8009baa <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 8009b7c:	f107 0310 	add.w	r3, r7, #16
 8009b80:	2100      	movs	r1, #0
 8009b82:	4618      	mov	r0, r3
 8009b84:	f7fe fbd5 	bl	8008332 <dir_read>
 8009b88:	4603      	mov	r3, r0
 8009b8a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 8009b8e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d102      	bne.n	8009b9c <f_unlink+0xec>
 8009b96:	2307      	movs	r3, #7
 8009b98:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 8009b9c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8009ba0:	2b04      	cmp	r3, #4
 8009ba2:	d102      	bne.n	8009baa <f_unlink+0xfa>
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 8009baa:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d123      	bne.n	8009bfa <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 8009bb2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	f7fe fc9f 	bl	80084fa <dir_remove>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 8009bc2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d10c      	bne.n	8009be4 <f_unlink+0x134>
 8009bca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d009      	beq.n	8009be4 <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 8009bd0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8009bd8:	4618      	mov	r0, r3
 8009bda:	f7fe f890 	bl	8007cfe <remove_chain>
 8009bde:	4603      	mov	r3, r0
 8009be0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 8009be4:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d106      	bne.n	8009bfa <f_unlink+0x14a>
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	4618      	mov	r0, r3
 8009bf0:	f7fd fe06 	bl	8007800 <sync_fs>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8009bfa:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3778      	adds	r7, #120	; 0x78
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b088      	sub	sp, #32
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	60f8      	str	r0, [r7, #12]
 8009c0e:	60b9      	str	r1, [r7, #8]
 8009c10:	607a      	str	r2, [r7, #4]
	int n = 0;
 8009c12:	2300      	movs	r3, #0
 8009c14:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8009c1a:	e01b      	b.n	8009c54 <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8009c1c:	f107 0310 	add.w	r3, r7, #16
 8009c20:	f107 0114 	add.w	r1, r7, #20
 8009c24:	2201      	movs	r2, #1
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f7ff faf2 	bl	8009210 <f_read>
		if (rc != 1) break;
 8009c2c:	693b      	ldr	r3, [r7, #16]
 8009c2e:	2b01      	cmp	r3, #1
 8009c30:	d116      	bne.n	8009c60 <f_gets+0x5a>
		c = s[0];
 8009c32:	7d3b      	ldrb	r3, [r7, #20]
 8009c34:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8009c36:	7dfb      	ldrb	r3, [r7, #23]
 8009c38:	2b0d      	cmp	r3, #13
 8009c3a:	d100      	bne.n	8009c3e <f_gets+0x38>
 8009c3c:	e00a      	b.n	8009c54 <f_gets+0x4e>
		*p++ = c;
 8009c3e:	69bb      	ldr	r3, [r7, #24]
 8009c40:	1c5a      	adds	r2, r3, #1
 8009c42:	61ba      	str	r2, [r7, #24]
 8009c44:	7dfa      	ldrb	r2, [r7, #23]
 8009c46:	701a      	strb	r2, [r3, #0]
		n++;
 8009c48:	69fb      	ldr	r3, [r7, #28]
 8009c4a:	3301      	adds	r3, #1
 8009c4c:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8009c4e:	7dfb      	ldrb	r3, [r7, #23]
 8009c50:	2b0a      	cmp	r3, #10
 8009c52:	d007      	beq.n	8009c64 <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	3b01      	subs	r3, #1
 8009c58:	69fa      	ldr	r2, [r7, #28]
 8009c5a:	429a      	cmp	r2, r3
 8009c5c:	dbde      	blt.n	8009c1c <f_gets+0x16>
 8009c5e:	e002      	b.n	8009c66 <f_gets+0x60>
		if (rc != 1) break;
 8009c60:	bf00      	nop
 8009c62:	e000      	b.n	8009c66 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 8009c64:	bf00      	nop
	}
	*p = 0;
 8009c66:	69bb      	ldr	r3, [r7, #24]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8009c6c:	69fb      	ldr	r3, [r7, #28]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d001      	beq.n	8009c76 <f_gets+0x70>
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	e000      	b.n	8009c78 <f_gets+0x72>
 8009c76:	2300      	movs	r3, #0
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	3720      	adds	r7, #32
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bd80      	pop	{r7, pc}

08009c80 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b084      	sub	sp, #16
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
 8009c88:	460b      	mov	r3, r1
 8009c8a:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8009c8c:	78fb      	ldrb	r3, [r7, #3]
 8009c8e:	2b0a      	cmp	r3, #10
 8009c90:	d103      	bne.n	8009c9a <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8009c92:	210d      	movs	r1, #13
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f7ff fff3 	bl	8009c80 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	685b      	ldr	r3, [r3, #4]
 8009c9e:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	db25      	blt.n	8009cf2 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	1c5a      	adds	r2, r3, #1
 8009caa:	60fa      	str	r2, [r7, #12]
 8009cac:	687a      	ldr	r2, [r7, #4]
 8009cae:	4413      	add	r3, r2
 8009cb0:	78fa      	ldrb	r2, [r7, #3]
 8009cb2:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2b3c      	cmp	r3, #60	; 0x3c
 8009cb8:	dd12      	ble.n	8009ce0 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6818      	ldr	r0, [r3, #0]
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f103 010c 	add.w	r1, r3, #12
 8009cc4:	68fa      	ldr	r2, [r7, #12]
 8009cc6:	f107 0308 	add.w	r3, r7, #8
 8009cca:	f7ff fc00 	bl	80094ce <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8009cce:	68ba      	ldr	r2, [r7, #8]
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	429a      	cmp	r2, r3
 8009cd4:	d101      	bne.n	8009cda <putc_bfd+0x5a>
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	e001      	b.n	8009cde <putc_bfd+0x5e>
 8009cda:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009cde:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	68fa      	ldr	r2, [r7, #12]
 8009ce4:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	689b      	ldr	r3, [r3, #8]
 8009cea:	1c5a      	adds	r2, r3, #1
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	609a      	str	r2, [r3, #8]
 8009cf0:	e000      	b.n	8009cf4 <putc_bfd+0x74>
	if (i < 0) return;
 8009cf2:	bf00      	nop
}
 8009cf4:	3710      	adds	r7, #16
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd80      	pop	{r7, pc}

08009cfa <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 8009cfa:	b580      	push	{r7, lr}
 8009cfc:	b084      	sub	sp, #16
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	db16      	blt.n	8009d38 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6818      	ldr	r0, [r3, #0]
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f103 010c 	add.w	r1, r3, #12
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	685b      	ldr	r3, [r3, #4]
 8009d18:	461a      	mov	r2, r3
 8009d1a:	f107 030c 	add.w	r3, r7, #12
 8009d1e:	f7ff fbd6 	bl	80094ce <f_write>
 8009d22:	4603      	mov	r3, r0
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d107      	bne.n	8009d38 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	685b      	ldr	r3, [r3, #4]
 8009d2c:	68fa      	ldr	r2, [r7, #12]
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d102      	bne.n	8009d38 <putc_flush+0x3e>
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	689b      	ldr	r3, [r3, #8]
 8009d36:	e001      	b.n	8009d3c <putc_flush+0x42>
	return EOF;
 8009d38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3710      	adds	r7, #16
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}

08009d44 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b083      	sub	sp, #12
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
 8009d4c:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	683a      	ldr	r2, [r7, #0]
 8009d52:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	2200      	movs	r2, #0
 8009d58:	605a      	str	r2, [r3, #4]
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	685a      	ldr	r2, [r3, #4]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	609a      	str	r2, [r3, #8]
}
 8009d62:	bf00      	nop
 8009d64:	370c      	adds	r7, #12
 8009d66:	46bd      	mov	sp, r7
 8009d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6c:	4770      	bx	lr

08009d6e <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8009d6e:	b580      	push	{r7, lr}
 8009d70:	b096      	sub	sp, #88	; 0x58
 8009d72:	af00      	add	r7, sp, #0
 8009d74:	6078      	str	r0, [r7, #4]
 8009d76:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 8009d78:	f107 030c 	add.w	r3, r7, #12
 8009d7c:	6839      	ldr	r1, [r7, #0]
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f7ff ffe0 	bl	8009d44 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 8009d84:	e009      	b.n	8009d9a <f_puts+0x2c>
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	1c5a      	adds	r2, r3, #1
 8009d8a:	607a      	str	r2, [r7, #4]
 8009d8c:	781a      	ldrb	r2, [r3, #0]
 8009d8e:	f107 030c 	add.w	r3, r7, #12
 8009d92:	4611      	mov	r1, r2
 8009d94:	4618      	mov	r0, r3
 8009d96:	f7ff ff73 	bl	8009c80 <putc_bfd>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	781b      	ldrb	r3, [r3, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d1f1      	bne.n	8009d86 <f_puts+0x18>
	return putc_flush(&pb);
 8009da2:	f107 030c 	add.w	r3, r7, #12
 8009da6:	4618      	mov	r0, r3
 8009da8:	f7ff ffa7 	bl	8009cfa <putc_flush>
 8009dac:	4603      	mov	r3, r0
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3758      	adds	r7, #88	; 0x58
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}
	...

08009db8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009db8:	b480      	push	{r7}
 8009dba:	b087      	sub	sp, #28
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	60f8      	str	r0, [r7, #12]
 8009dc0:	60b9      	str	r1, [r7, #8]
 8009dc2:	4613      	mov	r3, r2
 8009dc4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009dce:	4b1f      	ldr	r3, [pc, #124]	; (8009e4c <FATFS_LinkDriverEx+0x94>)
 8009dd0:	7a5b      	ldrb	r3, [r3, #9]
 8009dd2:	b2db      	uxtb	r3, r3
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d131      	bne.n	8009e3c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009dd8:	4b1c      	ldr	r3, [pc, #112]	; (8009e4c <FATFS_LinkDriverEx+0x94>)
 8009dda:	7a5b      	ldrb	r3, [r3, #9]
 8009ddc:	b2db      	uxtb	r3, r3
 8009dde:	461a      	mov	r2, r3
 8009de0:	4b1a      	ldr	r3, [pc, #104]	; (8009e4c <FATFS_LinkDriverEx+0x94>)
 8009de2:	2100      	movs	r1, #0
 8009de4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009de6:	4b19      	ldr	r3, [pc, #100]	; (8009e4c <FATFS_LinkDriverEx+0x94>)
 8009de8:	7a5b      	ldrb	r3, [r3, #9]
 8009dea:	b2db      	uxtb	r3, r3
 8009dec:	4a17      	ldr	r2, [pc, #92]	; (8009e4c <FATFS_LinkDriverEx+0x94>)
 8009dee:	009b      	lsls	r3, r3, #2
 8009df0:	4413      	add	r3, r2
 8009df2:	68fa      	ldr	r2, [r7, #12]
 8009df4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009df6:	4b15      	ldr	r3, [pc, #84]	; (8009e4c <FATFS_LinkDriverEx+0x94>)
 8009df8:	7a5b      	ldrb	r3, [r3, #9]
 8009dfa:	b2db      	uxtb	r3, r3
 8009dfc:	461a      	mov	r2, r3
 8009dfe:	4b13      	ldr	r3, [pc, #76]	; (8009e4c <FATFS_LinkDriverEx+0x94>)
 8009e00:	4413      	add	r3, r2
 8009e02:	79fa      	ldrb	r2, [r7, #7]
 8009e04:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009e06:	4b11      	ldr	r3, [pc, #68]	; (8009e4c <FATFS_LinkDriverEx+0x94>)
 8009e08:	7a5b      	ldrb	r3, [r3, #9]
 8009e0a:	b2db      	uxtb	r3, r3
 8009e0c:	1c5a      	adds	r2, r3, #1
 8009e0e:	b2d1      	uxtb	r1, r2
 8009e10:	4a0e      	ldr	r2, [pc, #56]	; (8009e4c <FATFS_LinkDriverEx+0x94>)
 8009e12:	7251      	strb	r1, [r2, #9]
 8009e14:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009e16:	7dbb      	ldrb	r3, [r7, #22]
 8009e18:	3330      	adds	r3, #48	; 0x30
 8009e1a:	b2da      	uxtb	r2, r3
 8009e1c:	68bb      	ldr	r3, [r7, #8]
 8009e1e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	3301      	adds	r3, #1
 8009e24:	223a      	movs	r2, #58	; 0x3a
 8009e26:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009e28:	68bb      	ldr	r3, [r7, #8]
 8009e2a:	3302      	adds	r3, #2
 8009e2c:	222f      	movs	r2, #47	; 0x2f
 8009e2e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009e30:	68bb      	ldr	r3, [r7, #8]
 8009e32:	3303      	adds	r3, #3
 8009e34:	2200      	movs	r2, #0
 8009e36:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009e3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	371c      	adds	r7, #28
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr
 8009e4a:	bf00      	nop
 8009e4c:	20002514 	.word	0x20002514

08009e50 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b082      	sub	sp, #8
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
 8009e58:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	6839      	ldr	r1, [r7, #0]
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f7ff ffaa 	bl	8009db8 <FATFS_LinkDriverEx>
 8009e64:	4603      	mov	r3, r0
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3708      	adds	r7, #8
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}
	...

08009e70 <__errno>:
 8009e70:	4b01      	ldr	r3, [pc, #4]	; (8009e78 <__errno+0x8>)
 8009e72:	6818      	ldr	r0, [r3, #0]
 8009e74:	4770      	bx	lr
 8009e76:	bf00      	nop
 8009e78:	20000024 	.word	0x20000024

08009e7c <__libc_init_array>:
 8009e7c:	b570      	push	{r4, r5, r6, lr}
 8009e7e:	4d0d      	ldr	r5, [pc, #52]	; (8009eb4 <__libc_init_array+0x38>)
 8009e80:	4c0d      	ldr	r4, [pc, #52]	; (8009eb8 <__libc_init_array+0x3c>)
 8009e82:	1b64      	subs	r4, r4, r5
 8009e84:	10a4      	asrs	r4, r4, #2
 8009e86:	2600      	movs	r6, #0
 8009e88:	42a6      	cmp	r6, r4
 8009e8a:	d109      	bne.n	8009ea0 <__libc_init_array+0x24>
 8009e8c:	4d0b      	ldr	r5, [pc, #44]	; (8009ebc <__libc_init_array+0x40>)
 8009e8e:	4c0c      	ldr	r4, [pc, #48]	; (8009ec0 <__libc_init_array+0x44>)
 8009e90:	f002 ffae 	bl	800cdf0 <_init>
 8009e94:	1b64      	subs	r4, r4, r5
 8009e96:	10a4      	asrs	r4, r4, #2
 8009e98:	2600      	movs	r6, #0
 8009e9a:	42a6      	cmp	r6, r4
 8009e9c:	d105      	bne.n	8009eaa <__libc_init_array+0x2e>
 8009e9e:	bd70      	pop	{r4, r5, r6, pc}
 8009ea0:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ea4:	4798      	blx	r3
 8009ea6:	3601      	adds	r6, #1
 8009ea8:	e7ee      	b.n	8009e88 <__libc_init_array+0xc>
 8009eaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8009eae:	4798      	blx	r3
 8009eb0:	3601      	adds	r6, #1
 8009eb2:	e7f2      	b.n	8009e9a <__libc_init_array+0x1e>
 8009eb4:	0800dfa4 	.word	0x0800dfa4
 8009eb8:	0800dfa4 	.word	0x0800dfa4
 8009ebc:	0800dfa4 	.word	0x0800dfa4
 8009ec0:	0800dfa8 	.word	0x0800dfa8

08009ec4 <malloc>:
 8009ec4:	4b02      	ldr	r3, [pc, #8]	; (8009ed0 <malloc+0xc>)
 8009ec6:	4601      	mov	r1, r0
 8009ec8:	6818      	ldr	r0, [r3, #0]
 8009eca:	f000 b87f 	b.w	8009fcc <_malloc_r>
 8009ece:	bf00      	nop
 8009ed0:	20000024 	.word	0x20000024

08009ed4 <free>:
 8009ed4:	4b02      	ldr	r3, [pc, #8]	; (8009ee0 <free+0xc>)
 8009ed6:	4601      	mov	r1, r0
 8009ed8:	6818      	ldr	r0, [r3, #0]
 8009eda:	f000 b80b 	b.w	8009ef4 <_free_r>
 8009ede:	bf00      	nop
 8009ee0:	20000024 	.word	0x20000024

08009ee4 <memset>:
 8009ee4:	4402      	add	r2, r0
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	4293      	cmp	r3, r2
 8009eea:	d100      	bne.n	8009eee <memset+0xa>
 8009eec:	4770      	bx	lr
 8009eee:	f803 1b01 	strb.w	r1, [r3], #1
 8009ef2:	e7f9      	b.n	8009ee8 <memset+0x4>

08009ef4 <_free_r>:
 8009ef4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ef6:	2900      	cmp	r1, #0
 8009ef8:	d044      	beq.n	8009f84 <_free_r+0x90>
 8009efa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009efe:	9001      	str	r0, [sp, #4]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	f1a1 0404 	sub.w	r4, r1, #4
 8009f06:	bfb8      	it	lt
 8009f08:	18e4      	addlt	r4, r4, r3
 8009f0a:	f001 ff7d 	bl	800be08 <__malloc_lock>
 8009f0e:	4a1e      	ldr	r2, [pc, #120]	; (8009f88 <_free_r+0x94>)
 8009f10:	9801      	ldr	r0, [sp, #4]
 8009f12:	6813      	ldr	r3, [r2, #0]
 8009f14:	b933      	cbnz	r3, 8009f24 <_free_r+0x30>
 8009f16:	6063      	str	r3, [r4, #4]
 8009f18:	6014      	str	r4, [r2, #0]
 8009f1a:	b003      	add	sp, #12
 8009f1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f20:	f001 bf78 	b.w	800be14 <__malloc_unlock>
 8009f24:	42a3      	cmp	r3, r4
 8009f26:	d908      	bls.n	8009f3a <_free_r+0x46>
 8009f28:	6825      	ldr	r5, [r4, #0]
 8009f2a:	1961      	adds	r1, r4, r5
 8009f2c:	428b      	cmp	r3, r1
 8009f2e:	bf01      	itttt	eq
 8009f30:	6819      	ldreq	r1, [r3, #0]
 8009f32:	685b      	ldreq	r3, [r3, #4]
 8009f34:	1949      	addeq	r1, r1, r5
 8009f36:	6021      	streq	r1, [r4, #0]
 8009f38:	e7ed      	b.n	8009f16 <_free_r+0x22>
 8009f3a:	461a      	mov	r2, r3
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	b10b      	cbz	r3, 8009f44 <_free_r+0x50>
 8009f40:	42a3      	cmp	r3, r4
 8009f42:	d9fa      	bls.n	8009f3a <_free_r+0x46>
 8009f44:	6811      	ldr	r1, [r2, #0]
 8009f46:	1855      	adds	r5, r2, r1
 8009f48:	42a5      	cmp	r5, r4
 8009f4a:	d10b      	bne.n	8009f64 <_free_r+0x70>
 8009f4c:	6824      	ldr	r4, [r4, #0]
 8009f4e:	4421      	add	r1, r4
 8009f50:	1854      	adds	r4, r2, r1
 8009f52:	42a3      	cmp	r3, r4
 8009f54:	6011      	str	r1, [r2, #0]
 8009f56:	d1e0      	bne.n	8009f1a <_free_r+0x26>
 8009f58:	681c      	ldr	r4, [r3, #0]
 8009f5a:	685b      	ldr	r3, [r3, #4]
 8009f5c:	6053      	str	r3, [r2, #4]
 8009f5e:	4421      	add	r1, r4
 8009f60:	6011      	str	r1, [r2, #0]
 8009f62:	e7da      	b.n	8009f1a <_free_r+0x26>
 8009f64:	d902      	bls.n	8009f6c <_free_r+0x78>
 8009f66:	230c      	movs	r3, #12
 8009f68:	6003      	str	r3, [r0, #0]
 8009f6a:	e7d6      	b.n	8009f1a <_free_r+0x26>
 8009f6c:	6825      	ldr	r5, [r4, #0]
 8009f6e:	1961      	adds	r1, r4, r5
 8009f70:	428b      	cmp	r3, r1
 8009f72:	bf04      	itt	eq
 8009f74:	6819      	ldreq	r1, [r3, #0]
 8009f76:	685b      	ldreq	r3, [r3, #4]
 8009f78:	6063      	str	r3, [r4, #4]
 8009f7a:	bf04      	itt	eq
 8009f7c:	1949      	addeq	r1, r1, r5
 8009f7e:	6021      	streq	r1, [r4, #0]
 8009f80:	6054      	str	r4, [r2, #4]
 8009f82:	e7ca      	b.n	8009f1a <_free_r+0x26>
 8009f84:	b003      	add	sp, #12
 8009f86:	bd30      	pop	{r4, r5, pc}
 8009f88:	20002520 	.word	0x20002520

08009f8c <sbrk_aligned>:
 8009f8c:	b570      	push	{r4, r5, r6, lr}
 8009f8e:	4e0e      	ldr	r6, [pc, #56]	; (8009fc8 <sbrk_aligned+0x3c>)
 8009f90:	460c      	mov	r4, r1
 8009f92:	6831      	ldr	r1, [r6, #0]
 8009f94:	4605      	mov	r5, r0
 8009f96:	b911      	cbnz	r1, 8009f9e <sbrk_aligned+0x12>
 8009f98:	f000 fd84 	bl	800aaa4 <_sbrk_r>
 8009f9c:	6030      	str	r0, [r6, #0]
 8009f9e:	4621      	mov	r1, r4
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	f000 fd7f 	bl	800aaa4 <_sbrk_r>
 8009fa6:	1c43      	adds	r3, r0, #1
 8009fa8:	d00a      	beq.n	8009fc0 <sbrk_aligned+0x34>
 8009faa:	1cc4      	adds	r4, r0, #3
 8009fac:	f024 0403 	bic.w	r4, r4, #3
 8009fb0:	42a0      	cmp	r0, r4
 8009fb2:	d007      	beq.n	8009fc4 <sbrk_aligned+0x38>
 8009fb4:	1a21      	subs	r1, r4, r0
 8009fb6:	4628      	mov	r0, r5
 8009fb8:	f000 fd74 	bl	800aaa4 <_sbrk_r>
 8009fbc:	3001      	adds	r0, #1
 8009fbe:	d101      	bne.n	8009fc4 <sbrk_aligned+0x38>
 8009fc0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009fc4:	4620      	mov	r0, r4
 8009fc6:	bd70      	pop	{r4, r5, r6, pc}
 8009fc8:	20002524 	.word	0x20002524

08009fcc <_malloc_r>:
 8009fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fd0:	1ccd      	adds	r5, r1, #3
 8009fd2:	f025 0503 	bic.w	r5, r5, #3
 8009fd6:	3508      	adds	r5, #8
 8009fd8:	2d0c      	cmp	r5, #12
 8009fda:	bf38      	it	cc
 8009fdc:	250c      	movcc	r5, #12
 8009fde:	2d00      	cmp	r5, #0
 8009fe0:	4607      	mov	r7, r0
 8009fe2:	db01      	blt.n	8009fe8 <_malloc_r+0x1c>
 8009fe4:	42a9      	cmp	r1, r5
 8009fe6:	d905      	bls.n	8009ff4 <_malloc_r+0x28>
 8009fe8:	230c      	movs	r3, #12
 8009fea:	603b      	str	r3, [r7, #0]
 8009fec:	2600      	movs	r6, #0
 8009fee:	4630      	mov	r0, r6
 8009ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ff4:	4e2e      	ldr	r6, [pc, #184]	; (800a0b0 <_malloc_r+0xe4>)
 8009ff6:	f001 ff07 	bl	800be08 <__malloc_lock>
 8009ffa:	6833      	ldr	r3, [r6, #0]
 8009ffc:	461c      	mov	r4, r3
 8009ffe:	bb34      	cbnz	r4, 800a04e <_malloc_r+0x82>
 800a000:	4629      	mov	r1, r5
 800a002:	4638      	mov	r0, r7
 800a004:	f7ff ffc2 	bl	8009f8c <sbrk_aligned>
 800a008:	1c43      	adds	r3, r0, #1
 800a00a:	4604      	mov	r4, r0
 800a00c:	d14d      	bne.n	800a0aa <_malloc_r+0xde>
 800a00e:	6834      	ldr	r4, [r6, #0]
 800a010:	4626      	mov	r6, r4
 800a012:	2e00      	cmp	r6, #0
 800a014:	d140      	bne.n	800a098 <_malloc_r+0xcc>
 800a016:	6823      	ldr	r3, [r4, #0]
 800a018:	4631      	mov	r1, r6
 800a01a:	4638      	mov	r0, r7
 800a01c:	eb04 0803 	add.w	r8, r4, r3
 800a020:	f000 fd40 	bl	800aaa4 <_sbrk_r>
 800a024:	4580      	cmp	r8, r0
 800a026:	d13a      	bne.n	800a09e <_malloc_r+0xd2>
 800a028:	6821      	ldr	r1, [r4, #0]
 800a02a:	3503      	adds	r5, #3
 800a02c:	1a6d      	subs	r5, r5, r1
 800a02e:	f025 0503 	bic.w	r5, r5, #3
 800a032:	3508      	adds	r5, #8
 800a034:	2d0c      	cmp	r5, #12
 800a036:	bf38      	it	cc
 800a038:	250c      	movcc	r5, #12
 800a03a:	4629      	mov	r1, r5
 800a03c:	4638      	mov	r0, r7
 800a03e:	f7ff ffa5 	bl	8009f8c <sbrk_aligned>
 800a042:	3001      	adds	r0, #1
 800a044:	d02b      	beq.n	800a09e <_malloc_r+0xd2>
 800a046:	6823      	ldr	r3, [r4, #0]
 800a048:	442b      	add	r3, r5
 800a04a:	6023      	str	r3, [r4, #0]
 800a04c:	e00e      	b.n	800a06c <_malloc_r+0xa0>
 800a04e:	6822      	ldr	r2, [r4, #0]
 800a050:	1b52      	subs	r2, r2, r5
 800a052:	d41e      	bmi.n	800a092 <_malloc_r+0xc6>
 800a054:	2a0b      	cmp	r2, #11
 800a056:	d916      	bls.n	800a086 <_malloc_r+0xba>
 800a058:	1961      	adds	r1, r4, r5
 800a05a:	42a3      	cmp	r3, r4
 800a05c:	6025      	str	r5, [r4, #0]
 800a05e:	bf18      	it	ne
 800a060:	6059      	strne	r1, [r3, #4]
 800a062:	6863      	ldr	r3, [r4, #4]
 800a064:	bf08      	it	eq
 800a066:	6031      	streq	r1, [r6, #0]
 800a068:	5162      	str	r2, [r4, r5]
 800a06a:	604b      	str	r3, [r1, #4]
 800a06c:	4638      	mov	r0, r7
 800a06e:	f104 060b 	add.w	r6, r4, #11
 800a072:	f001 fecf 	bl	800be14 <__malloc_unlock>
 800a076:	f026 0607 	bic.w	r6, r6, #7
 800a07a:	1d23      	adds	r3, r4, #4
 800a07c:	1af2      	subs	r2, r6, r3
 800a07e:	d0b6      	beq.n	8009fee <_malloc_r+0x22>
 800a080:	1b9b      	subs	r3, r3, r6
 800a082:	50a3      	str	r3, [r4, r2]
 800a084:	e7b3      	b.n	8009fee <_malloc_r+0x22>
 800a086:	6862      	ldr	r2, [r4, #4]
 800a088:	42a3      	cmp	r3, r4
 800a08a:	bf0c      	ite	eq
 800a08c:	6032      	streq	r2, [r6, #0]
 800a08e:	605a      	strne	r2, [r3, #4]
 800a090:	e7ec      	b.n	800a06c <_malloc_r+0xa0>
 800a092:	4623      	mov	r3, r4
 800a094:	6864      	ldr	r4, [r4, #4]
 800a096:	e7b2      	b.n	8009ffe <_malloc_r+0x32>
 800a098:	4634      	mov	r4, r6
 800a09a:	6876      	ldr	r6, [r6, #4]
 800a09c:	e7b9      	b.n	800a012 <_malloc_r+0x46>
 800a09e:	230c      	movs	r3, #12
 800a0a0:	603b      	str	r3, [r7, #0]
 800a0a2:	4638      	mov	r0, r7
 800a0a4:	f001 feb6 	bl	800be14 <__malloc_unlock>
 800a0a8:	e7a1      	b.n	8009fee <_malloc_r+0x22>
 800a0aa:	6025      	str	r5, [r4, #0]
 800a0ac:	e7de      	b.n	800a06c <_malloc_r+0xa0>
 800a0ae:	bf00      	nop
 800a0b0:	20002520 	.word	0x20002520

0800a0b4 <__cvt>:
 800a0b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0b8:	ec55 4b10 	vmov	r4, r5, d0
 800a0bc:	2d00      	cmp	r5, #0
 800a0be:	460e      	mov	r6, r1
 800a0c0:	4619      	mov	r1, r3
 800a0c2:	462b      	mov	r3, r5
 800a0c4:	bfbb      	ittet	lt
 800a0c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a0ca:	461d      	movlt	r5, r3
 800a0cc:	2300      	movge	r3, #0
 800a0ce:	232d      	movlt	r3, #45	; 0x2d
 800a0d0:	700b      	strb	r3, [r1, #0]
 800a0d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a0d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a0d8:	4691      	mov	r9, r2
 800a0da:	f023 0820 	bic.w	r8, r3, #32
 800a0de:	bfbc      	itt	lt
 800a0e0:	4622      	movlt	r2, r4
 800a0e2:	4614      	movlt	r4, r2
 800a0e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a0e8:	d005      	beq.n	800a0f6 <__cvt+0x42>
 800a0ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a0ee:	d100      	bne.n	800a0f2 <__cvt+0x3e>
 800a0f0:	3601      	adds	r6, #1
 800a0f2:	2102      	movs	r1, #2
 800a0f4:	e000      	b.n	800a0f8 <__cvt+0x44>
 800a0f6:	2103      	movs	r1, #3
 800a0f8:	ab03      	add	r3, sp, #12
 800a0fa:	9301      	str	r3, [sp, #4]
 800a0fc:	ab02      	add	r3, sp, #8
 800a0fe:	9300      	str	r3, [sp, #0]
 800a100:	ec45 4b10 	vmov	d0, r4, r5
 800a104:	4653      	mov	r3, sl
 800a106:	4632      	mov	r2, r6
 800a108:	f000 fe5e 	bl	800adc8 <_dtoa_r>
 800a10c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a110:	4607      	mov	r7, r0
 800a112:	d102      	bne.n	800a11a <__cvt+0x66>
 800a114:	f019 0f01 	tst.w	r9, #1
 800a118:	d022      	beq.n	800a160 <__cvt+0xac>
 800a11a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a11e:	eb07 0906 	add.w	r9, r7, r6
 800a122:	d110      	bne.n	800a146 <__cvt+0x92>
 800a124:	783b      	ldrb	r3, [r7, #0]
 800a126:	2b30      	cmp	r3, #48	; 0x30
 800a128:	d10a      	bne.n	800a140 <__cvt+0x8c>
 800a12a:	2200      	movs	r2, #0
 800a12c:	2300      	movs	r3, #0
 800a12e:	4620      	mov	r0, r4
 800a130:	4629      	mov	r1, r5
 800a132:	f7f6 fce1 	bl	8000af8 <__aeabi_dcmpeq>
 800a136:	b918      	cbnz	r0, 800a140 <__cvt+0x8c>
 800a138:	f1c6 0601 	rsb	r6, r6, #1
 800a13c:	f8ca 6000 	str.w	r6, [sl]
 800a140:	f8da 3000 	ldr.w	r3, [sl]
 800a144:	4499      	add	r9, r3
 800a146:	2200      	movs	r2, #0
 800a148:	2300      	movs	r3, #0
 800a14a:	4620      	mov	r0, r4
 800a14c:	4629      	mov	r1, r5
 800a14e:	f7f6 fcd3 	bl	8000af8 <__aeabi_dcmpeq>
 800a152:	b108      	cbz	r0, 800a158 <__cvt+0xa4>
 800a154:	f8cd 900c 	str.w	r9, [sp, #12]
 800a158:	2230      	movs	r2, #48	; 0x30
 800a15a:	9b03      	ldr	r3, [sp, #12]
 800a15c:	454b      	cmp	r3, r9
 800a15e:	d307      	bcc.n	800a170 <__cvt+0xbc>
 800a160:	9b03      	ldr	r3, [sp, #12]
 800a162:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a164:	1bdb      	subs	r3, r3, r7
 800a166:	4638      	mov	r0, r7
 800a168:	6013      	str	r3, [r2, #0]
 800a16a:	b004      	add	sp, #16
 800a16c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a170:	1c59      	adds	r1, r3, #1
 800a172:	9103      	str	r1, [sp, #12]
 800a174:	701a      	strb	r2, [r3, #0]
 800a176:	e7f0      	b.n	800a15a <__cvt+0xa6>

0800a178 <__exponent>:
 800a178:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a17a:	4603      	mov	r3, r0
 800a17c:	2900      	cmp	r1, #0
 800a17e:	bfb8      	it	lt
 800a180:	4249      	neglt	r1, r1
 800a182:	f803 2b02 	strb.w	r2, [r3], #2
 800a186:	bfb4      	ite	lt
 800a188:	222d      	movlt	r2, #45	; 0x2d
 800a18a:	222b      	movge	r2, #43	; 0x2b
 800a18c:	2909      	cmp	r1, #9
 800a18e:	7042      	strb	r2, [r0, #1]
 800a190:	dd2a      	ble.n	800a1e8 <__exponent+0x70>
 800a192:	f10d 0407 	add.w	r4, sp, #7
 800a196:	46a4      	mov	ip, r4
 800a198:	270a      	movs	r7, #10
 800a19a:	46a6      	mov	lr, r4
 800a19c:	460a      	mov	r2, r1
 800a19e:	fb91 f6f7 	sdiv	r6, r1, r7
 800a1a2:	fb07 1516 	mls	r5, r7, r6, r1
 800a1a6:	3530      	adds	r5, #48	; 0x30
 800a1a8:	2a63      	cmp	r2, #99	; 0x63
 800a1aa:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800a1ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a1b2:	4631      	mov	r1, r6
 800a1b4:	dcf1      	bgt.n	800a19a <__exponent+0x22>
 800a1b6:	3130      	adds	r1, #48	; 0x30
 800a1b8:	f1ae 0502 	sub.w	r5, lr, #2
 800a1bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a1c0:	1c44      	adds	r4, r0, #1
 800a1c2:	4629      	mov	r1, r5
 800a1c4:	4561      	cmp	r1, ip
 800a1c6:	d30a      	bcc.n	800a1de <__exponent+0x66>
 800a1c8:	f10d 0209 	add.w	r2, sp, #9
 800a1cc:	eba2 020e 	sub.w	r2, r2, lr
 800a1d0:	4565      	cmp	r5, ip
 800a1d2:	bf88      	it	hi
 800a1d4:	2200      	movhi	r2, #0
 800a1d6:	4413      	add	r3, r2
 800a1d8:	1a18      	subs	r0, r3, r0
 800a1da:	b003      	add	sp, #12
 800a1dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a1e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a1e6:	e7ed      	b.n	800a1c4 <__exponent+0x4c>
 800a1e8:	2330      	movs	r3, #48	; 0x30
 800a1ea:	3130      	adds	r1, #48	; 0x30
 800a1ec:	7083      	strb	r3, [r0, #2]
 800a1ee:	70c1      	strb	r1, [r0, #3]
 800a1f0:	1d03      	adds	r3, r0, #4
 800a1f2:	e7f1      	b.n	800a1d8 <__exponent+0x60>

0800a1f4 <_printf_float>:
 800a1f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1f8:	ed2d 8b02 	vpush	{d8}
 800a1fc:	b08d      	sub	sp, #52	; 0x34
 800a1fe:	460c      	mov	r4, r1
 800a200:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a204:	4616      	mov	r6, r2
 800a206:	461f      	mov	r7, r3
 800a208:	4605      	mov	r5, r0
 800a20a:	f001 fd83 	bl	800bd14 <_localeconv_r>
 800a20e:	f8d0 a000 	ldr.w	sl, [r0]
 800a212:	4650      	mov	r0, sl
 800a214:	f7f5 ffee 	bl	80001f4 <strlen>
 800a218:	2300      	movs	r3, #0
 800a21a:	930a      	str	r3, [sp, #40]	; 0x28
 800a21c:	6823      	ldr	r3, [r4, #0]
 800a21e:	9305      	str	r3, [sp, #20]
 800a220:	f8d8 3000 	ldr.w	r3, [r8]
 800a224:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a228:	3307      	adds	r3, #7
 800a22a:	f023 0307 	bic.w	r3, r3, #7
 800a22e:	f103 0208 	add.w	r2, r3, #8
 800a232:	f8c8 2000 	str.w	r2, [r8]
 800a236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a23a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a23e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a242:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a246:	9307      	str	r3, [sp, #28]
 800a248:	f8cd 8018 	str.w	r8, [sp, #24]
 800a24c:	ee08 0a10 	vmov	s16, r0
 800a250:	4b9f      	ldr	r3, [pc, #636]	; (800a4d0 <_printf_float+0x2dc>)
 800a252:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a256:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a25a:	f7f6 fc7f 	bl	8000b5c <__aeabi_dcmpun>
 800a25e:	bb88      	cbnz	r0, 800a2c4 <_printf_float+0xd0>
 800a260:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a264:	4b9a      	ldr	r3, [pc, #616]	; (800a4d0 <_printf_float+0x2dc>)
 800a266:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a26a:	f7f6 fc59 	bl	8000b20 <__aeabi_dcmple>
 800a26e:	bb48      	cbnz	r0, 800a2c4 <_printf_float+0xd0>
 800a270:	2200      	movs	r2, #0
 800a272:	2300      	movs	r3, #0
 800a274:	4640      	mov	r0, r8
 800a276:	4649      	mov	r1, r9
 800a278:	f7f6 fc48 	bl	8000b0c <__aeabi_dcmplt>
 800a27c:	b110      	cbz	r0, 800a284 <_printf_float+0x90>
 800a27e:	232d      	movs	r3, #45	; 0x2d
 800a280:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a284:	4b93      	ldr	r3, [pc, #588]	; (800a4d4 <_printf_float+0x2e0>)
 800a286:	4894      	ldr	r0, [pc, #592]	; (800a4d8 <_printf_float+0x2e4>)
 800a288:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a28c:	bf94      	ite	ls
 800a28e:	4698      	movls	r8, r3
 800a290:	4680      	movhi	r8, r0
 800a292:	2303      	movs	r3, #3
 800a294:	6123      	str	r3, [r4, #16]
 800a296:	9b05      	ldr	r3, [sp, #20]
 800a298:	f023 0204 	bic.w	r2, r3, #4
 800a29c:	6022      	str	r2, [r4, #0]
 800a29e:	f04f 0900 	mov.w	r9, #0
 800a2a2:	9700      	str	r7, [sp, #0]
 800a2a4:	4633      	mov	r3, r6
 800a2a6:	aa0b      	add	r2, sp, #44	; 0x2c
 800a2a8:	4621      	mov	r1, r4
 800a2aa:	4628      	mov	r0, r5
 800a2ac:	f000 f9d8 	bl	800a660 <_printf_common>
 800a2b0:	3001      	adds	r0, #1
 800a2b2:	f040 8090 	bne.w	800a3d6 <_printf_float+0x1e2>
 800a2b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a2ba:	b00d      	add	sp, #52	; 0x34
 800a2bc:	ecbd 8b02 	vpop	{d8}
 800a2c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2c4:	4642      	mov	r2, r8
 800a2c6:	464b      	mov	r3, r9
 800a2c8:	4640      	mov	r0, r8
 800a2ca:	4649      	mov	r1, r9
 800a2cc:	f7f6 fc46 	bl	8000b5c <__aeabi_dcmpun>
 800a2d0:	b140      	cbz	r0, 800a2e4 <_printf_float+0xf0>
 800a2d2:	464b      	mov	r3, r9
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	bfbc      	itt	lt
 800a2d8:	232d      	movlt	r3, #45	; 0x2d
 800a2da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a2de:	487f      	ldr	r0, [pc, #508]	; (800a4dc <_printf_float+0x2e8>)
 800a2e0:	4b7f      	ldr	r3, [pc, #508]	; (800a4e0 <_printf_float+0x2ec>)
 800a2e2:	e7d1      	b.n	800a288 <_printf_float+0x94>
 800a2e4:	6863      	ldr	r3, [r4, #4]
 800a2e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a2ea:	9206      	str	r2, [sp, #24]
 800a2ec:	1c5a      	adds	r2, r3, #1
 800a2ee:	d13f      	bne.n	800a370 <_printf_float+0x17c>
 800a2f0:	2306      	movs	r3, #6
 800a2f2:	6063      	str	r3, [r4, #4]
 800a2f4:	9b05      	ldr	r3, [sp, #20]
 800a2f6:	6861      	ldr	r1, [r4, #4]
 800a2f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	9303      	str	r3, [sp, #12]
 800a300:	ab0a      	add	r3, sp, #40	; 0x28
 800a302:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a306:	ab09      	add	r3, sp, #36	; 0x24
 800a308:	ec49 8b10 	vmov	d0, r8, r9
 800a30c:	9300      	str	r3, [sp, #0]
 800a30e:	6022      	str	r2, [r4, #0]
 800a310:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a314:	4628      	mov	r0, r5
 800a316:	f7ff fecd 	bl	800a0b4 <__cvt>
 800a31a:	9b06      	ldr	r3, [sp, #24]
 800a31c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a31e:	2b47      	cmp	r3, #71	; 0x47
 800a320:	4680      	mov	r8, r0
 800a322:	d108      	bne.n	800a336 <_printf_float+0x142>
 800a324:	1cc8      	adds	r0, r1, #3
 800a326:	db02      	blt.n	800a32e <_printf_float+0x13a>
 800a328:	6863      	ldr	r3, [r4, #4]
 800a32a:	4299      	cmp	r1, r3
 800a32c:	dd41      	ble.n	800a3b2 <_printf_float+0x1be>
 800a32e:	f1ab 0b02 	sub.w	fp, fp, #2
 800a332:	fa5f fb8b 	uxtb.w	fp, fp
 800a336:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a33a:	d820      	bhi.n	800a37e <_printf_float+0x18a>
 800a33c:	3901      	subs	r1, #1
 800a33e:	465a      	mov	r2, fp
 800a340:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a344:	9109      	str	r1, [sp, #36]	; 0x24
 800a346:	f7ff ff17 	bl	800a178 <__exponent>
 800a34a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a34c:	1813      	adds	r3, r2, r0
 800a34e:	2a01      	cmp	r2, #1
 800a350:	4681      	mov	r9, r0
 800a352:	6123      	str	r3, [r4, #16]
 800a354:	dc02      	bgt.n	800a35c <_printf_float+0x168>
 800a356:	6822      	ldr	r2, [r4, #0]
 800a358:	07d2      	lsls	r2, r2, #31
 800a35a:	d501      	bpl.n	800a360 <_printf_float+0x16c>
 800a35c:	3301      	adds	r3, #1
 800a35e:	6123      	str	r3, [r4, #16]
 800a360:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a364:	2b00      	cmp	r3, #0
 800a366:	d09c      	beq.n	800a2a2 <_printf_float+0xae>
 800a368:	232d      	movs	r3, #45	; 0x2d
 800a36a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a36e:	e798      	b.n	800a2a2 <_printf_float+0xae>
 800a370:	9a06      	ldr	r2, [sp, #24]
 800a372:	2a47      	cmp	r2, #71	; 0x47
 800a374:	d1be      	bne.n	800a2f4 <_printf_float+0x100>
 800a376:	2b00      	cmp	r3, #0
 800a378:	d1bc      	bne.n	800a2f4 <_printf_float+0x100>
 800a37a:	2301      	movs	r3, #1
 800a37c:	e7b9      	b.n	800a2f2 <_printf_float+0xfe>
 800a37e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a382:	d118      	bne.n	800a3b6 <_printf_float+0x1c2>
 800a384:	2900      	cmp	r1, #0
 800a386:	6863      	ldr	r3, [r4, #4]
 800a388:	dd0b      	ble.n	800a3a2 <_printf_float+0x1ae>
 800a38a:	6121      	str	r1, [r4, #16]
 800a38c:	b913      	cbnz	r3, 800a394 <_printf_float+0x1a0>
 800a38e:	6822      	ldr	r2, [r4, #0]
 800a390:	07d0      	lsls	r0, r2, #31
 800a392:	d502      	bpl.n	800a39a <_printf_float+0x1a6>
 800a394:	3301      	adds	r3, #1
 800a396:	440b      	add	r3, r1
 800a398:	6123      	str	r3, [r4, #16]
 800a39a:	65a1      	str	r1, [r4, #88]	; 0x58
 800a39c:	f04f 0900 	mov.w	r9, #0
 800a3a0:	e7de      	b.n	800a360 <_printf_float+0x16c>
 800a3a2:	b913      	cbnz	r3, 800a3aa <_printf_float+0x1b6>
 800a3a4:	6822      	ldr	r2, [r4, #0]
 800a3a6:	07d2      	lsls	r2, r2, #31
 800a3a8:	d501      	bpl.n	800a3ae <_printf_float+0x1ba>
 800a3aa:	3302      	adds	r3, #2
 800a3ac:	e7f4      	b.n	800a398 <_printf_float+0x1a4>
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	e7f2      	b.n	800a398 <_printf_float+0x1a4>
 800a3b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a3b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3b8:	4299      	cmp	r1, r3
 800a3ba:	db05      	blt.n	800a3c8 <_printf_float+0x1d4>
 800a3bc:	6823      	ldr	r3, [r4, #0]
 800a3be:	6121      	str	r1, [r4, #16]
 800a3c0:	07d8      	lsls	r0, r3, #31
 800a3c2:	d5ea      	bpl.n	800a39a <_printf_float+0x1a6>
 800a3c4:	1c4b      	adds	r3, r1, #1
 800a3c6:	e7e7      	b.n	800a398 <_printf_float+0x1a4>
 800a3c8:	2900      	cmp	r1, #0
 800a3ca:	bfd4      	ite	le
 800a3cc:	f1c1 0202 	rsble	r2, r1, #2
 800a3d0:	2201      	movgt	r2, #1
 800a3d2:	4413      	add	r3, r2
 800a3d4:	e7e0      	b.n	800a398 <_printf_float+0x1a4>
 800a3d6:	6823      	ldr	r3, [r4, #0]
 800a3d8:	055a      	lsls	r2, r3, #21
 800a3da:	d407      	bmi.n	800a3ec <_printf_float+0x1f8>
 800a3dc:	6923      	ldr	r3, [r4, #16]
 800a3de:	4642      	mov	r2, r8
 800a3e0:	4631      	mov	r1, r6
 800a3e2:	4628      	mov	r0, r5
 800a3e4:	47b8      	blx	r7
 800a3e6:	3001      	adds	r0, #1
 800a3e8:	d12c      	bne.n	800a444 <_printf_float+0x250>
 800a3ea:	e764      	b.n	800a2b6 <_printf_float+0xc2>
 800a3ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a3f0:	f240 80e0 	bls.w	800a5b4 <_printf_float+0x3c0>
 800a3f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	f7f6 fb7c 	bl	8000af8 <__aeabi_dcmpeq>
 800a400:	2800      	cmp	r0, #0
 800a402:	d034      	beq.n	800a46e <_printf_float+0x27a>
 800a404:	4a37      	ldr	r2, [pc, #220]	; (800a4e4 <_printf_float+0x2f0>)
 800a406:	2301      	movs	r3, #1
 800a408:	4631      	mov	r1, r6
 800a40a:	4628      	mov	r0, r5
 800a40c:	47b8      	blx	r7
 800a40e:	3001      	adds	r0, #1
 800a410:	f43f af51 	beq.w	800a2b6 <_printf_float+0xc2>
 800a414:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a418:	429a      	cmp	r2, r3
 800a41a:	db02      	blt.n	800a422 <_printf_float+0x22e>
 800a41c:	6823      	ldr	r3, [r4, #0]
 800a41e:	07d8      	lsls	r0, r3, #31
 800a420:	d510      	bpl.n	800a444 <_printf_float+0x250>
 800a422:	ee18 3a10 	vmov	r3, s16
 800a426:	4652      	mov	r2, sl
 800a428:	4631      	mov	r1, r6
 800a42a:	4628      	mov	r0, r5
 800a42c:	47b8      	blx	r7
 800a42e:	3001      	adds	r0, #1
 800a430:	f43f af41 	beq.w	800a2b6 <_printf_float+0xc2>
 800a434:	f04f 0800 	mov.w	r8, #0
 800a438:	f104 091a 	add.w	r9, r4, #26
 800a43c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a43e:	3b01      	subs	r3, #1
 800a440:	4543      	cmp	r3, r8
 800a442:	dc09      	bgt.n	800a458 <_printf_float+0x264>
 800a444:	6823      	ldr	r3, [r4, #0]
 800a446:	079b      	lsls	r3, r3, #30
 800a448:	f100 8105 	bmi.w	800a656 <_printf_float+0x462>
 800a44c:	68e0      	ldr	r0, [r4, #12]
 800a44e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a450:	4298      	cmp	r0, r3
 800a452:	bfb8      	it	lt
 800a454:	4618      	movlt	r0, r3
 800a456:	e730      	b.n	800a2ba <_printf_float+0xc6>
 800a458:	2301      	movs	r3, #1
 800a45a:	464a      	mov	r2, r9
 800a45c:	4631      	mov	r1, r6
 800a45e:	4628      	mov	r0, r5
 800a460:	47b8      	blx	r7
 800a462:	3001      	adds	r0, #1
 800a464:	f43f af27 	beq.w	800a2b6 <_printf_float+0xc2>
 800a468:	f108 0801 	add.w	r8, r8, #1
 800a46c:	e7e6      	b.n	800a43c <_printf_float+0x248>
 800a46e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a470:	2b00      	cmp	r3, #0
 800a472:	dc39      	bgt.n	800a4e8 <_printf_float+0x2f4>
 800a474:	4a1b      	ldr	r2, [pc, #108]	; (800a4e4 <_printf_float+0x2f0>)
 800a476:	2301      	movs	r3, #1
 800a478:	4631      	mov	r1, r6
 800a47a:	4628      	mov	r0, r5
 800a47c:	47b8      	blx	r7
 800a47e:	3001      	adds	r0, #1
 800a480:	f43f af19 	beq.w	800a2b6 <_printf_float+0xc2>
 800a484:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a488:	4313      	orrs	r3, r2
 800a48a:	d102      	bne.n	800a492 <_printf_float+0x29e>
 800a48c:	6823      	ldr	r3, [r4, #0]
 800a48e:	07d9      	lsls	r1, r3, #31
 800a490:	d5d8      	bpl.n	800a444 <_printf_float+0x250>
 800a492:	ee18 3a10 	vmov	r3, s16
 800a496:	4652      	mov	r2, sl
 800a498:	4631      	mov	r1, r6
 800a49a:	4628      	mov	r0, r5
 800a49c:	47b8      	blx	r7
 800a49e:	3001      	adds	r0, #1
 800a4a0:	f43f af09 	beq.w	800a2b6 <_printf_float+0xc2>
 800a4a4:	f04f 0900 	mov.w	r9, #0
 800a4a8:	f104 0a1a 	add.w	sl, r4, #26
 800a4ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4ae:	425b      	negs	r3, r3
 800a4b0:	454b      	cmp	r3, r9
 800a4b2:	dc01      	bgt.n	800a4b8 <_printf_float+0x2c4>
 800a4b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4b6:	e792      	b.n	800a3de <_printf_float+0x1ea>
 800a4b8:	2301      	movs	r3, #1
 800a4ba:	4652      	mov	r2, sl
 800a4bc:	4631      	mov	r1, r6
 800a4be:	4628      	mov	r0, r5
 800a4c0:	47b8      	blx	r7
 800a4c2:	3001      	adds	r0, #1
 800a4c4:	f43f aef7 	beq.w	800a2b6 <_printf_float+0xc2>
 800a4c8:	f109 0901 	add.w	r9, r9, #1
 800a4cc:	e7ee      	b.n	800a4ac <_printf_float+0x2b8>
 800a4ce:	bf00      	nop
 800a4d0:	7fefffff 	.word	0x7fefffff
 800a4d4:	0800dbc4 	.word	0x0800dbc4
 800a4d8:	0800dbc8 	.word	0x0800dbc8
 800a4dc:	0800dbd0 	.word	0x0800dbd0
 800a4e0:	0800dbcc 	.word	0x0800dbcc
 800a4e4:	0800dbd4 	.word	0x0800dbd4
 800a4e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a4ec:	429a      	cmp	r2, r3
 800a4ee:	bfa8      	it	ge
 800a4f0:	461a      	movge	r2, r3
 800a4f2:	2a00      	cmp	r2, #0
 800a4f4:	4691      	mov	r9, r2
 800a4f6:	dc37      	bgt.n	800a568 <_printf_float+0x374>
 800a4f8:	f04f 0b00 	mov.w	fp, #0
 800a4fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a500:	f104 021a 	add.w	r2, r4, #26
 800a504:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a506:	9305      	str	r3, [sp, #20]
 800a508:	eba3 0309 	sub.w	r3, r3, r9
 800a50c:	455b      	cmp	r3, fp
 800a50e:	dc33      	bgt.n	800a578 <_printf_float+0x384>
 800a510:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a514:	429a      	cmp	r2, r3
 800a516:	db3b      	blt.n	800a590 <_printf_float+0x39c>
 800a518:	6823      	ldr	r3, [r4, #0]
 800a51a:	07da      	lsls	r2, r3, #31
 800a51c:	d438      	bmi.n	800a590 <_printf_float+0x39c>
 800a51e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a520:	9a05      	ldr	r2, [sp, #20]
 800a522:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a524:	1a9a      	subs	r2, r3, r2
 800a526:	eba3 0901 	sub.w	r9, r3, r1
 800a52a:	4591      	cmp	r9, r2
 800a52c:	bfa8      	it	ge
 800a52e:	4691      	movge	r9, r2
 800a530:	f1b9 0f00 	cmp.w	r9, #0
 800a534:	dc35      	bgt.n	800a5a2 <_printf_float+0x3ae>
 800a536:	f04f 0800 	mov.w	r8, #0
 800a53a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a53e:	f104 0a1a 	add.w	sl, r4, #26
 800a542:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a546:	1a9b      	subs	r3, r3, r2
 800a548:	eba3 0309 	sub.w	r3, r3, r9
 800a54c:	4543      	cmp	r3, r8
 800a54e:	f77f af79 	ble.w	800a444 <_printf_float+0x250>
 800a552:	2301      	movs	r3, #1
 800a554:	4652      	mov	r2, sl
 800a556:	4631      	mov	r1, r6
 800a558:	4628      	mov	r0, r5
 800a55a:	47b8      	blx	r7
 800a55c:	3001      	adds	r0, #1
 800a55e:	f43f aeaa 	beq.w	800a2b6 <_printf_float+0xc2>
 800a562:	f108 0801 	add.w	r8, r8, #1
 800a566:	e7ec      	b.n	800a542 <_printf_float+0x34e>
 800a568:	4613      	mov	r3, r2
 800a56a:	4631      	mov	r1, r6
 800a56c:	4642      	mov	r2, r8
 800a56e:	4628      	mov	r0, r5
 800a570:	47b8      	blx	r7
 800a572:	3001      	adds	r0, #1
 800a574:	d1c0      	bne.n	800a4f8 <_printf_float+0x304>
 800a576:	e69e      	b.n	800a2b6 <_printf_float+0xc2>
 800a578:	2301      	movs	r3, #1
 800a57a:	4631      	mov	r1, r6
 800a57c:	4628      	mov	r0, r5
 800a57e:	9205      	str	r2, [sp, #20]
 800a580:	47b8      	blx	r7
 800a582:	3001      	adds	r0, #1
 800a584:	f43f ae97 	beq.w	800a2b6 <_printf_float+0xc2>
 800a588:	9a05      	ldr	r2, [sp, #20]
 800a58a:	f10b 0b01 	add.w	fp, fp, #1
 800a58e:	e7b9      	b.n	800a504 <_printf_float+0x310>
 800a590:	ee18 3a10 	vmov	r3, s16
 800a594:	4652      	mov	r2, sl
 800a596:	4631      	mov	r1, r6
 800a598:	4628      	mov	r0, r5
 800a59a:	47b8      	blx	r7
 800a59c:	3001      	adds	r0, #1
 800a59e:	d1be      	bne.n	800a51e <_printf_float+0x32a>
 800a5a0:	e689      	b.n	800a2b6 <_printf_float+0xc2>
 800a5a2:	9a05      	ldr	r2, [sp, #20]
 800a5a4:	464b      	mov	r3, r9
 800a5a6:	4442      	add	r2, r8
 800a5a8:	4631      	mov	r1, r6
 800a5aa:	4628      	mov	r0, r5
 800a5ac:	47b8      	blx	r7
 800a5ae:	3001      	adds	r0, #1
 800a5b0:	d1c1      	bne.n	800a536 <_printf_float+0x342>
 800a5b2:	e680      	b.n	800a2b6 <_printf_float+0xc2>
 800a5b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a5b6:	2a01      	cmp	r2, #1
 800a5b8:	dc01      	bgt.n	800a5be <_printf_float+0x3ca>
 800a5ba:	07db      	lsls	r3, r3, #31
 800a5bc:	d538      	bpl.n	800a630 <_printf_float+0x43c>
 800a5be:	2301      	movs	r3, #1
 800a5c0:	4642      	mov	r2, r8
 800a5c2:	4631      	mov	r1, r6
 800a5c4:	4628      	mov	r0, r5
 800a5c6:	47b8      	blx	r7
 800a5c8:	3001      	adds	r0, #1
 800a5ca:	f43f ae74 	beq.w	800a2b6 <_printf_float+0xc2>
 800a5ce:	ee18 3a10 	vmov	r3, s16
 800a5d2:	4652      	mov	r2, sl
 800a5d4:	4631      	mov	r1, r6
 800a5d6:	4628      	mov	r0, r5
 800a5d8:	47b8      	blx	r7
 800a5da:	3001      	adds	r0, #1
 800a5dc:	f43f ae6b 	beq.w	800a2b6 <_printf_float+0xc2>
 800a5e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	f7f6 fa86 	bl	8000af8 <__aeabi_dcmpeq>
 800a5ec:	b9d8      	cbnz	r0, 800a626 <_printf_float+0x432>
 800a5ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5f0:	f108 0201 	add.w	r2, r8, #1
 800a5f4:	3b01      	subs	r3, #1
 800a5f6:	4631      	mov	r1, r6
 800a5f8:	4628      	mov	r0, r5
 800a5fa:	47b8      	blx	r7
 800a5fc:	3001      	adds	r0, #1
 800a5fe:	d10e      	bne.n	800a61e <_printf_float+0x42a>
 800a600:	e659      	b.n	800a2b6 <_printf_float+0xc2>
 800a602:	2301      	movs	r3, #1
 800a604:	4652      	mov	r2, sl
 800a606:	4631      	mov	r1, r6
 800a608:	4628      	mov	r0, r5
 800a60a:	47b8      	blx	r7
 800a60c:	3001      	adds	r0, #1
 800a60e:	f43f ae52 	beq.w	800a2b6 <_printf_float+0xc2>
 800a612:	f108 0801 	add.w	r8, r8, #1
 800a616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a618:	3b01      	subs	r3, #1
 800a61a:	4543      	cmp	r3, r8
 800a61c:	dcf1      	bgt.n	800a602 <_printf_float+0x40e>
 800a61e:	464b      	mov	r3, r9
 800a620:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a624:	e6dc      	b.n	800a3e0 <_printf_float+0x1ec>
 800a626:	f04f 0800 	mov.w	r8, #0
 800a62a:	f104 0a1a 	add.w	sl, r4, #26
 800a62e:	e7f2      	b.n	800a616 <_printf_float+0x422>
 800a630:	2301      	movs	r3, #1
 800a632:	4642      	mov	r2, r8
 800a634:	e7df      	b.n	800a5f6 <_printf_float+0x402>
 800a636:	2301      	movs	r3, #1
 800a638:	464a      	mov	r2, r9
 800a63a:	4631      	mov	r1, r6
 800a63c:	4628      	mov	r0, r5
 800a63e:	47b8      	blx	r7
 800a640:	3001      	adds	r0, #1
 800a642:	f43f ae38 	beq.w	800a2b6 <_printf_float+0xc2>
 800a646:	f108 0801 	add.w	r8, r8, #1
 800a64a:	68e3      	ldr	r3, [r4, #12]
 800a64c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a64e:	1a5b      	subs	r3, r3, r1
 800a650:	4543      	cmp	r3, r8
 800a652:	dcf0      	bgt.n	800a636 <_printf_float+0x442>
 800a654:	e6fa      	b.n	800a44c <_printf_float+0x258>
 800a656:	f04f 0800 	mov.w	r8, #0
 800a65a:	f104 0919 	add.w	r9, r4, #25
 800a65e:	e7f4      	b.n	800a64a <_printf_float+0x456>

0800a660 <_printf_common>:
 800a660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a664:	4616      	mov	r6, r2
 800a666:	4699      	mov	r9, r3
 800a668:	688a      	ldr	r2, [r1, #8]
 800a66a:	690b      	ldr	r3, [r1, #16]
 800a66c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a670:	4293      	cmp	r3, r2
 800a672:	bfb8      	it	lt
 800a674:	4613      	movlt	r3, r2
 800a676:	6033      	str	r3, [r6, #0]
 800a678:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a67c:	4607      	mov	r7, r0
 800a67e:	460c      	mov	r4, r1
 800a680:	b10a      	cbz	r2, 800a686 <_printf_common+0x26>
 800a682:	3301      	adds	r3, #1
 800a684:	6033      	str	r3, [r6, #0]
 800a686:	6823      	ldr	r3, [r4, #0]
 800a688:	0699      	lsls	r1, r3, #26
 800a68a:	bf42      	ittt	mi
 800a68c:	6833      	ldrmi	r3, [r6, #0]
 800a68e:	3302      	addmi	r3, #2
 800a690:	6033      	strmi	r3, [r6, #0]
 800a692:	6825      	ldr	r5, [r4, #0]
 800a694:	f015 0506 	ands.w	r5, r5, #6
 800a698:	d106      	bne.n	800a6a8 <_printf_common+0x48>
 800a69a:	f104 0a19 	add.w	sl, r4, #25
 800a69e:	68e3      	ldr	r3, [r4, #12]
 800a6a0:	6832      	ldr	r2, [r6, #0]
 800a6a2:	1a9b      	subs	r3, r3, r2
 800a6a4:	42ab      	cmp	r3, r5
 800a6a6:	dc26      	bgt.n	800a6f6 <_printf_common+0x96>
 800a6a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a6ac:	1e13      	subs	r3, r2, #0
 800a6ae:	6822      	ldr	r2, [r4, #0]
 800a6b0:	bf18      	it	ne
 800a6b2:	2301      	movne	r3, #1
 800a6b4:	0692      	lsls	r2, r2, #26
 800a6b6:	d42b      	bmi.n	800a710 <_printf_common+0xb0>
 800a6b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a6bc:	4649      	mov	r1, r9
 800a6be:	4638      	mov	r0, r7
 800a6c0:	47c0      	blx	r8
 800a6c2:	3001      	adds	r0, #1
 800a6c4:	d01e      	beq.n	800a704 <_printf_common+0xa4>
 800a6c6:	6823      	ldr	r3, [r4, #0]
 800a6c8:	68e5      	ldr	r5, [r4, #12]
 800a6ca:	6832      	ldr	r2, [r6, #0]
 800a6cc:	f003 0306 	and.w	r3, r3, #6
 800a6d0:	2b04      	cmp	r3, #4
 800a6d2:	bf08      	it	eq
 800a6d4:	1aad      	subeq	r5, r5, r2
 800a6d6:	68a3      	ldr	r3, [r4, #8]
 800a6d8:	6922      	ldr	r2, [r4, #16]
 800a6da:	bf0c      	ite	eq
 800a6dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a6e0:	2500      	movne	r5, #0
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	bfc4      	itt	gt
 800a6e6:	1a9b      	subgt	r3, r3, r2
 800a6e8:	18ed      	addgt	r5, r5, r3
 800a6ea:	2600      	movs	r6, #0
 800a6ec:	341a      	adds	r4, #26
 800a6ee:	42b5      	cmp	r5, r6
 800a6f0:	d11a      	bne.n	800a728 <_printf_common+0xc8>
 800a6f2:	2000      	movs	r0, #0
 800a6f4:	e008      	b.n	800a708 <_printf_common+0xa8>
 800a6f6:	2301      	movs	r3, #1
 800a6f8:	4652      	mov	r2, sl
 800a6fa:	4649      	mov	r1, r9
 800a6fc:	4638      	mov	r0, r7
 800a6fe:	47c0      	blx	r8
 800a700:	3001      	adds	r0, #1
 800a702:	d103      	bne.n	800a70c <_printf_common+0xac>
 800a704:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a70c:	3501      	adds	r5, #1
 800a70e:	e7c6      	b.n	800a69e <_printf_common+0x3e>
 800a710:	18e1      	adds	r1, r4, r3
 800a712:	1c5a      	adds	r2, r3, #1
 800a714:	2030      	movs	r0, #48	; 0x30
 800a716:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a71a:	4422      	add	r2, r4
 800a71c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a720:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a724:	3302      	adds	r3, #2
 800a726:	e7c7      	b.n	800a6b8 <_printf_common+0x58>
 800a728:	2301      	movs	r3, #1
 800a72a:	4622      	mov	r2, r4
 800a72c:	4649      	mov	r1, r9
 800a72e:	4638      	mov	r0, r7
 800a730:	47c0      	blx	r8
 800a732:	3001      	adds	r0, #1
 800a734:	d0e6      	beq.n	800a704 <_printf_common+0xa4>
 800a736:	3601      	adds	r6, #1
 800a738:	e7d9      	b.n	800a6ee <_printf_common+0x8e>
	...

0800a73c <_printf_i>:
 800a73c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a740:	7e0f      	ldrb	r7, [r1, #24]
 800a742:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a744:	2f78      	cmp	r7, #120	; 0x78
 800a746:	4691      	mov	r9, r2
 800a748:	4680      	mov	r8, r0
 800a74a:	460c      	mov	r4, r1
 800a74c:	469a      	mov	sl, r3
 800a74e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a752:	d807      	bhi.n	800a764 <_printf_i+0x28>
 800a754:	2f62      	cmp	r7, #98	; 0x62
 800a756:	d80a      	bhi.n	800a76e <_printf_i+0x32>
 800a758:	2f00      	cmp	r7, #0
 800a75a:	f000 80d8 	beq.w	800a90e <_printf_i+0x1d2>
 800a75e:	2f58      	cmp	r7, #88	; 0x58
 800a760:	f000 80a3 	beq.w	800a8aa <_printf_i+0x16e>
 800a764:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a768:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a76c:	e03a      	b.n	800a7e4 <_printf_i+0xa8>
 800a76e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a772:	2b15      	cmp	r3, #21
 800a774:	d8f6      	bhi.n	800a764 <_printf_i+0x28>
 800a776:	a101      	add	r1, pc, #4	; (adr r1, 800a77c <_printf_i+0x40>)
 800a778:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a77c:	0800a7d5 	.word	0x0800a7d5
 800a780:	0800a7e9 	.word	0x0800a7e9
 800a784:	0800a765 	.word	0x0800a765
 800a788:	0800a765 	.word	0x0800a765
 800a78c:	0800a765 	.word	0x0800a765
 800a790:	0800a765 	.word	0x0800a765
 800a794:	0800a7e9 	.word	0x0800a7e9
 800a798:	0800a765 	.word	0x0800a765
 800a79c:	0800a765 	.word	0x0800a765
 800a7a0:	0800a765 	.word	0x0800a765
 800a7a4:	0800a765 	.word	0x0800a765
 800a7a8:	0800a8f5 	.word	0x0800a8f5
 800a7ac:	0800a819 	.word	0x0800a819
 800a7b0:	0800a8d7 	.word	0x0800a8d7
 800a7b4:	0800a765 	.word	0x0800a765
 800a7b8:	0800a765 	.word	0x0800a765
 800a7bc:	0800a917 	.word	0x0800a917
 800a7c0:	0800a765 	.word	0x0800a765
 800a7c4:	0800a819 	.word	0x0800a819
 800a7c8:	0800a765 	.word	0x0800a765
 800a7cc:	0800a765 	.word	0x0800a765
 800a7d0:	0800a8df 	.word	0x0800a8df
 800a7d4:	682b      	ldr	r3, [r5, #0]
 800a7d6:	1d1a      	adds	r2, r3, #4
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	602a      	str	r2, [r5, #0]
 800a7dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a7e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	e0a3      	b.n	800a930 <_printf_i+0x1f4>
 800a7e8:	6820      	ldr	r0, [r4, #0]
 800a7ea:	6829      	ldr	r1, [r5, #0]
 800a7ec:	0606      	lsls	r6, r0, #24
 800a7ee:	f101 0304 	add.w	r3, r1, #4
 800a7f2:	d50a      	bpl.n	800a80a <_printf_i+0xce>
 800a7f4:	680e      	ldr	r6, [r1, #0]
 800a7f6:	602b      	str	r3, [r5, #0]
 800a7f8:	2e00      	cmp	r6, #0
 800a7fa:	da03      	bge.n	800a804 <_printf_i+0xc8>
 800a7fc:	232d      	movs	r3, #45	; 0x2d
 800a7fe:	4276      	negs	r6, r6
 800a800:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a804:	485e      	ldr	r0, [pc, #376]	; (800a980 <_printf_i+0x244>)
 800a806:	230a      	movs	r3, #10
 800a808:	e019      	b.n	800a83e <_printf_i+0x102>
 800a80a:	680e      	ldr	r6, [r1, #0]
 800a80c:	602b      	str	r3, [r5, #0]
 800a80e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a812:	bf18      	it	ne
 800a814:	b236      	sxthne	r6, r6
 800a816:	e7ef      	b.n	800a7f8 <_printf_i+0xbc>
 800a818:	682b      	ldr	r3, [r5, #0]
 800a81a:	6820      	ldr	r0, [r4, #0]
 800a81c:	1d19      	adds	r1, r3, #4
 800a81e:	6029      	str	r1, [r5, #0]
 800a820:	0601      	lsls	r1, r0, #24
 800a822:	d501      	bpl.n	800a828 <_printf_i+0xec>
 800a824:	681e      	ldr	r6, [r3, #0]
 800a826:	e002      	b.n	800a82e <_printf_i+0xf2>
 800a828:	0646      	lsls	r6, r0, #25
 800a82a:	d5fb      	bpl.n	800a824 <_printf_i+0xe8>
 800a82c:	881e      	ldrh	r6, [r3, #0]
 800a82e:	4854      	ldr	r0, [pc, #336]	; (800a980 <_printf_i+0x244>)
 800a830:	2f6f      	cmp	r7, #111	; 0x6f
 800a832:	bf0c      	ite	eq
 800a834:	2308      	moveq	r3, #8
 800a836:	230a      	movne	r3, #10
 800a838:	2100      	movs	r1, #0
 800a83a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a83e:	6865      	ldr	r5, [r4, #4]
 800a840:	60a5      	str	r5, [r4, #8]
 800a842:	2d00      	cmp	r5, #0
 800a844:	bfa2      	ittt	ge
 800a846:	6821      	ldrge	r1, [r4, #0]
 800a848:	f021 0104 	bicge.w	r1, r1, #4
 800a84c:	6021      	strge	r1, [r4, #0]
 800a84e:	b90e      	cbnz	r6, 800a854 <_printf_i+0x118>
 800a850:	2d00      	cmp	r5, #0
 800a852:	d04d      	beq.n	800a8f0 <_printf_i+0x1b4>
 800a854:	4615      	mov	r5, r2
 800a856:	fbb6 f1f3 	udiv	r1, r6, r3
 800a85a:	fb03 6711 	mls	r7, r3, r1, r6
 800a85e:	5dc7      	ldrb	r7, [r0, r7]
 800a860:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a864:	4637      	mov	r7, r6
 800a866:	42bb      	cmp	r3, r7
 800a868:	460e      	mov	r6, r1
 800a86a:	d9f4      	bls.n	800a856 <_printf_i+0x11a>
 800a86c:	2b08      	cmp	r3, #8
 800a86e:	d10b      	bne.n	800a888 <_printf_i+0x14c>
 800a870:	6823      	ldr	r3, [r4, #0]
 800a872:	07de      	lsls	r6, r3, #31
 800a874:	d508      	bpl.n	800a888 <_printf_i+0x14c>
 800a876:	6923      	ldr	r3, [r4, #16]
 800a878:	6861      	ldr	r1, [r4, #4]
 800a87a:	4299      	cmp	r1, r3
 800a87c:	bfde      	ittt	le
 800a87e:	2330      	movle	r3, #48	; 0x30
 800a880:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a884:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a888:	1b52      	subs	r2, r2, r5
 800a88a:	6122      	str	r2, [r4, #16]
 800a88c:	f8cd a000 	str.w	sl, [sp]
 800a890:	464b      	mov	r3, r9
 800a892:	aa03      	add	r2, sp, #12
 800a894:	4621      	mov	r1, r4
 800a896:	4640      	mov	r0, r8
 800a898:	f7ff fee2 	bl	800a660 <_printf_common>
 800a89c:	3001      	adds	r0, #1
 800a89e:	d14c      	bne.n	800a93a <_printf_i+0x1fe>
 800a8a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a8a4:	b004      	add	sp, #16
 800a8a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8aa:	4835      	ldr	r0, [pc, #212]	; (800a980 <_printf_i+0x244>)
 800a8ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a8b0:	6829      	ldr	r1, [r5, #0]
 800a8b2:	6823      	ldr	r3, [r4, #0]
 800a8b4:	f851 6b04 	ldr.w	r6, [r1], #4
 800a8b8:	6029      	str	r1, [r5, #0]
 800a8ba:	061d      	lsls	r5, r3, #24
 800a8bc:	d514      	bpl.n	800a8e8 <_printf_i+0x1ac>
 800a8be:	07df      	lsls	r7, r3, #31
 800a8c0:	bf44      	itt	mi
 800a8c2:	f043 0320 	orrmi.w	r3, r3, #32
 800a8c6:	6023      	strmi	r3, [r4, #0]
 800a8c8:	b91e      	cbnz	r6, 800a8d2 <_printf_i+0x196>
 800a8ca:	6823      	ldr	r3, [r4, #0]
 800a8cc:	f023 0320 	bic.w	r3, r3, #32
 800a8d0:	6023      	str	r3, [r4, #0]
 800a8d2:	2310      	movs	r3, #16
 800a8d4:	e7b0      	b.n	800a838 <_printf_i+0xfc>
 800a8d6:	6823      	ldr	r3, [r4, #0]
 800a8d8:	f043 0320 	orr.w	r3, r3, #32
 800a8dc:	6023      	str	r3, [r4, #0]
 800a8de:	2378      	movs	r3, #120	; 0x78
 800a8e0:	4828      	ldr	r0, [pc, #160]	; (800a984 <_printf_i+0x248>)
 800a8e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a8e6:	e7e3      	b.n	800a8b0 <_printf_i+0x174>
 800a8e8:	0659      	lsls	r1, r3, #25
 800a8ea:	bf48      	it	mi
 800a8ec:	b2b6      	uxthmi	r6, r6
 800a8ee:	e7e6      	b.n	800a8be <_printf_i+0x182>
 800a8f0:	4615      	mov	r5, r2
 800a8f2:	e7bb      	b.n	800a86c <_printf_i+0x130>
 800a8f4:	682b      	ldr	r3, [r5, #0]
 800a8f6:	6826      	ldr	r6, [r4, #0]
 800a8f8:	6961      	ldr	r1, [r4, #20]
 800a8fa:	1d18      	adds	r0, r3, #4
 800a8fc:	6028      	str	r0, [r5, #0]
 800a8fe:	0635      	lsls	r5, r6, #24
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	d501      	bpl.n	800a908 <_printf_i+0x1cc>
 800a904:	6019      	str	r1, [r3, #0]
 800a906:	e002      	b.n	800a90e <_printf_i+0x1d2>
 800a908:	0670      	lsls	r0, r6, #25
 800a90a:	d5fb      	bpl.n	800a904 <_printf_i+0x1c8>
 800a90c:	8019      	strh	r1, [r3, #0]
 800a90e:	2300      	movs	r3, #0
 800a910:	6123      	str	r3, [r4, #16]
 800a912:	4615      	mov	r5, r2
 800a914:	e7ba      	b.n	800a88c <_printf_i+0x150>
 800a916:	682b      	ldr	r3, [r5, #0]
 800a918:	1d1a      	adds	r2, r3, #4
 800a91a:	602a      	str	r2, [r5, #0]
 800a91c:	681d      	ldr	r5, [r3, #0]
 800a91e:	6862      	ldr	r2, [r4, #4]
 800a920:	2100      	movs	r1, #0
 800a922:	4628      	mov	r0, r5
 800a924:	f7f5 fc74 	bl	8000210 <memchr>
 800a928:	b108      	cbz	r0, 800a92e <_printf_i+0x1f2>
 800a92a:	1b40      	subs	r0, r0, r5
 800a92c:	6060      	str	r0, [r4, #4]
 800a92e:	6863      	ldr	r3, [r4, #4]
 800a930:	6123      	str	r3, [r4, #16]
 800a932:	2300      	movs	r3, #0
 800a934:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a938:	e7a8      	b.n	800a88c <_printf_i+0x150>
 800a93a:	6923      	ldr	r3, [r4, #16]
 800a93c:	462a      	mov	r2, r5
 800a93e:	4649      	mov	r1, r9
 800a940:	4640      	mov	r0, r8
 800a942:	47d0      	blx	sl
 800a944:	3001      	adds	r0, #1
 800a946:	d0ab      	beq.n	800a8a0 <_printf_i+0x164>
 800a948:	6823      	ldr	r3, [r4, #0]
 800a94a:	079b      	lsls	r3, r3, #30
 800a94c:	d413      	bmi.n	800a976 <_printf_i+0x23a>
 800a94e:	68e0      	ldr	r0, [r4, #12]
 800a950:	9b03      	ldr	r3, [sp, #12]
 800a952:	4298      	cmp	r0, r3
 800a954:	bfb8      	it	lt
 800a956:	4618      	movlt	r0, r3
 800a958:	e7a4      	b.n	800a8a4 <_printf_i+0x168>
 800a95a:	2301      	movs	r3, #1
 800a95c:	4632      	mov	r2, r6
 800a95e:	4649      	mov	r1, r9
 800a960:	4640      	mov	r0, r8
 800a962:	47d0      	blx	sl
 800a964:	3001      	adds	r0, #1
 800a966:	d09b      	beq.n	800a8a0 <_printf_i+0x164>
 800a968:	3501      	adds	r5, #1
 800a96a:	68e3      	ldr	r3, [r4, #12]
 800a96c:	9903      	ldr	r1, [sp, #12]
 800a96e:	1a5b      	subs	r3, r3, r1
 800a970:	42ab      	cmp	r3, r5
 800a972:	dcf2      	bgt.n	800a95a <_printf_i+0x21e>
 800a974:	e7eb      	b.n	800a94e <_printf_i+0x212>
 800a976:	2500      	movs	r5, #0
 800a978:	f104 0619 	add.w	r6, r4, #25
 800a97c:	e7f5      	b.n	800a96a <_printf_i+0x22e>
 800a97e:	bf00      	nop
 800a980:	0800dbd6 	.word	0x0800dbd6
 800a984:	0800dbe7 	.word	0x0800dbe7

0800a988 <iprintf>:
 800a988:	b40f      	push	{r0, r1, r2, r3}
 800a98a:	4b0a      	ldr	r3, [pc, #40]	; (800a9b4 <iprintf+0x2c>)
 800a98c:	b513      	push	{r0, r1, r4, lr}
 800a98e:	681c      	ldr	r4, [r3, #0]
 800a990:	b124      	cbz	r4, 800a99c <iprintf+0x14>
 800a992:	69a3      	ldr	r3, [r4, #24]
 800a994:	b913      	cbnz	r3, 800a99c <iprintf+0x14>
 800a996:	4620      	mov	r0, r4
 800a998:	f001 f91e 	bl	800bbd8 <__sinit>
 800a99c:	ab05      	add	r3, sp, #20
 800a99e:	9a04      	ldr	r2, [sp, #16]
 800a9a0:	68a1      	ldr	r1, [r4, #8]
 800a9a2:	9301      	str	r3, [sp, #4]
 800a9a4:	4620      	mov	r0, r4
 800a9a6:	f001 ff5b 	bl	800c860 <_vfiprintf_r>
 800a9aa:	b002      	add	sp, #8
 800a9ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9b0:	b004      	add	sp, #16
 800a9b2:	4770      	bx	lr
 800a9b4:	20000024 	.word	0x20000024

0800a9b8 <_puts_r>:
 800a9b8:	b570      	push	{r4, r5, r6, lr}
 800a9ba:	460e      	mov	r6, r1
 800a9bc:	4605      	mov	r5, r0
 800a9be:	b118      	cbz	r0, 800a9c8 <_puts_r+0x10>
 800a9c0:	6983      	ldr	r3, [r0, #24]
 800a9c2:	b90b      	cbnz	r3, 800a9c8 <_puts_r+0x10>
 800a9c4:	f001 f908 	bl	800bbd8 <__sinit>
 800a9c8:	69ab      	ldr	r3, [r5, #24]
 800a9ca:	68ac      	ldr	r4, [r5, #8]
 800a9cc:	b913      	cbnz	r3, 800a9d4 <_puts_r+0x1c>
 800a9ce:	4628      	mov	r0, r5
 800a9d0:	f001 f902 	bl	800bbd8 <__sinit>
 800a9d4:	4b2c      	ldr	r3, [pc, #176]	; (800aa88 <_puts_r+0xd0>)
 800a9d6:	429c      	cmp	r4, r3
 800a9d8:	d120      	bne.n	800aa1c <_puts_r+0x64>
 800a9da:	686c      	ldr	r4, [r5, #4]
 800a9dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a9de:	07db      	lsls	r3, r3, #31
 800a9e0:	d405      	bmi.n	800a9ee <_puts_r+0x36>
 800a9e2:	89a3      	ldrh	r3, [r4, #12]
 800a9e4:	0598      	lsls	r0, r3, #22
 800a9e6:	d402      	bmi.n	800a9ee <_puts_r+0x36>
 800a9e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9ea:	f001 f998 	bl	800bd1e <__retarget_lock_acquire_recursive>
 800a9ee:	89a3      	ldrh	r3, [r4, #12]
 800a9f0:	0719      	lsls	r1, r3, #28
 800a9f2:	d51d      	bpl.n	800aa30 <_puts_r+0x78>
 800a9f4:	6923      	ldr	r3, [r4, #16]
 800a9f6:	b1db      	cbz	r3, 800aa30 <_puts_r+0x78>
 800a9f8:	3e01      	subs	r6, #1
 800a9fa:	68a3      	ldr	r3, [r4, #8]
 800a9fc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aa00:	3b01      	subs	r3, #1
 800aa02:	60a3      	str	r3, [r4, #8]
 800aa04:	bb39      	cbnz	r1, 800aa56 <_puts_r+0x9e>
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	da38      	bge.n	800aa7c <_puts_r+0xc4>
 800aa0a:	4622      	mov	r2, r4
 800aa0c:	210a      	movs	r1, #10
 800aa0e:	4628      	mov	r0, r5
 800aa10:	f000 f88c 	bl	800ab2c <__swbuf_r>
 800aa14:	3001      	adds	r0, #1
 800aa16:	d011      	beq.n	800aa3c <_puts_r+0x84>
 800aa18:	250a      	movs	r5, #10
 800aa1a:	e011      	b.n	800aa40 <_puts_r+0x88>
 800aa1c:	4b1b      	ldr	r3, [pc, #108]	; (800aa8c <_puts_r+0xd4>)
 800aa1e:	429c      	cmp	r4, r3
 800aa20:	d101      	bne.n	800aa26 <_puts_r+0x6e>
 800aa22:	68ac      	ldr	r4, [r5, #8]
 800aa24:	e7da      	b.n	800a9dc <_puts_r+0x24>
 800aa26:	4b1a      	ldr	r3, [pc, #104]	; (800aa90 <_puts_r+0xd8>)
 800aa28:	429c      	cmp	r4, r3
 800aa2a:	bf08      	it	eq
 800aa2c:	68ec      	ldreq	r4, [r5, #12]
 800aa2e:	e7d5      	b.n	800a9dc <_puts_r+0x24>
 800aa30:	4621      	mov	r1, r4
 800aa32:	4628      	mov	r0, r5
 800aa34:	f000 f8cc 	bl	800abd0 <__swsetup_r>
 800aa38:	2800      	cmp	r0, #0
 800aa3a:	d0dd      	beq.n	800a9f8 <_puts_r+0x40>
 800aa3c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800aa40:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa42:	07da      	lsls	r2, r3, #31
 800aa44:	d405      	bmi.n	800aa52 <_puts_r+0x9a>
 800aa46:	89a3      	ldrh	r3, [r4, #12]
 800aa48:	059b      	lsls	r3, r3, #22
 800aa4a:	d402      	bmi.n	800aa52 <_puts_r+0x9a>
 800aa4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa4e:	f001 f967 	bl	800bd20 <__retarget_lock_release_recursive>
 800aa52:	4628      	mov	r0, r5
 800aa54:	bd70      	pop	{r4, r5, r6, pc}
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	da04      	bge.n	800aa64 <_puts_r+0xac>
 800aa5a:	69a2      	ldr	r2, [r4, #24]
 800aa5c:	429a      	cmp	r2, r3
 800aa5e:	dc06      	bgt.n	800aa6e <_puts_r+0xb6>
 800aa60:	290a      	cmp	r1, #10
 800aa62:	d004      	beq.n	800aa6e <_puts_r+0xb6>
 800aa64:	6823      	ldr	r3, [r4, #0]
 800aa66:	1c5a      	adds	r2, r3, #1
 800aa68:	6022      	str	r2, [r4, #0]
 800aa6a:	7019      	strb	r1, [r3, #0]
 800aa6c:	e7c5      	b.n	800a9fa <_puts_r+0x42>
 800aa6e:	4622      	mov	r2, r4
 800aa70:	4628      	mov	r0, r5
 800aa72:	f000 f85b 	bl	800ab2c <__swbuf_r>
 800aa76:	3001      	adds	r0, #1
 800aa78:	d1bf      	bne.n	800a9fa <_puts_r+0x42>
 800aa7a:	e7df      	b.n	800aa3c <_puts_r+0x84>
 800aa7c:	6823      	ldr	r3, [r4, #0]
 800aa7e:	250a      	movs	r5, #10
 800aa80:	1c5a      	adds	r2, r3, #1
 800aa82:	6022      	str	r2, [r4, #0]
 800aa84:	701d      	strb	r5, [r3, #0]
 800aa86:	e7db      	b.n	800aa40 <_puts_r+0x88>
 800aa88:	0800dca8 	.word	0x0800dca8
 800aa8c:	0800dcc8 	.word	0x0800dcc8
 800aa90:	0800dc88 	.word	0x0800dc88

0800aa94 <puts>:
 800aa94:	4b02      	ldr	r3, [pc, #8]	; (800aaa0 <puts+0xc>)
 800aa96:	4601      	mov	r1, r0
 800aa98:	6818      	ldr	r0, [r3, #0]
 800aa9a:	f7ff bf8d 	b.w	800a9b8 <_puts_r>
 800aa9e:	bf00      	nop
 800aaa0:	20000024 	.word	0x20000024

0800aaa4 <_sbrk_r>:
 800aaa4:	b538      	push	{r3, r4, r5, lr}
 800aaa6:	4d06      	ldr	r5, [pc, #24]	; (800aac0 <_sbrk_r+0x1c>)
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	4604      	mov	r4, r0
 800aaac:	4608      	mov	r0, r1
 800aaae:	602b      	str	r3, [r5, #0]
 800aab0:	f7f8 fa94 	bl	8002fdc <_sbrk>
 800aab4:	1c43      	adds	r3, r0, #1
 800aab6:	d102      	bne.n	800aabe <_sbrk_r+0x1a>
 800aab8:	682b      	ldr	r3, [r5, #0]
 800aaba:	b103      	cbz	r3, 800aabe <_sbrk_r+0x1a>
 800aabc:	6023      	str	r3, [r4, #0]
 800aabe:	bd38      	pop	{r3, r4, r5, pc}
 800aac0:	2000252c 	.word	0x2000252c

0800aac4 <sniprintf>:
 800aac4:	b40c      	push	{r2, r3}
 800aac6:	b530      	push	{r4, r5, lr}
 800aac8:	4b17      	ldr	r3, [pc, #92]	; (800ab28 <sniprintf+0x64>)
 800aaca:	1e0c      	subs	r4, r1, #0
 800aacc:	681d      	ldr	r5, [r3, #0]
 800aace:	b09d      	sub	sp, #116	; 0x74
 800aad0:	da08      	bge.n	800aae4 <sniprintf+0x20>
 800aad2:	238b      	movs	r3, #139	; 0x8b
 800aad4:	602b      	str	r3, [r5, #0]
 800aad6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aada:	b01d      	add	sp, #116	; 0x74
 800aadc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aae0:	b002      	add	sp, #8
 800aae2:	4770      	bx	lr
 800aae4:	f44f 7302 	mov.w	r3, #520	; 0x208
 800aae8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800aaec:	bf14      	ite	ne
 800aaee:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800aaf2:	4623      	moveq	r3, r4
 800aaf4:	9304      	str	r3, [sp, #16]
 800aaf6:	9307      	str	r3, [sp, #28]
 800aaf8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800aafc:	9002      	str	r0, [sp, #8]
 800aafe:	9006      	str	r0, [sp, #24]
 800ab00:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ab04:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ab06:	ab21      	add	r3, sp, #132	; 0x84
 800ab08:	a902      	add	r1, sp, #8
 800ab0a:	4628      	mov	r0, r5
 800ab0c:	9301      	str	r3, [sp, #4]
 800ab0e:	f001 fd7d 	bl	800c60c <_svfiprintf_r>
 800ab12:	1c43      	adds	r3, r0, #1
 800ab14:	bfbc      	itt	lt
 800ab16:	238b      	movlt	r3, #139	; 0x8b
 800ab18:	602b      	strlt	r3, [r5, #0]
 800ab1a:	2c00      	cmp	r4, #0
 800ab1c:	d0dd      	beq.n	800aada <sniprintf+0x16>
 800ab1e:	9b02      	ldr	r3, [sp, #8]
 800ab20:	2200      	movs	r2, #0
 800ab22:	701a      	strb	r2, [r3, #0]
 800ab24:	e7d9      	b.n	800aada <sniprintf+0x16>
 800ab26:	bf00      	nop
 800ab28:	20000024 	.word	0x20000024

0800ab2c <__swbuf_r>:
 800ab2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab2e:	460e      	mov	r6, r1
 800ab30:	4614      	mov	r4, r2
 800ab32:	4605      	mov	r5, r0
 800ab34:	b118      	cbz	r0, 800ab3e <__swbuf_r+0x12>
 800ab36:	6983      	ldr	r3, [r0, #24]
 800ab38:	b90b      	cbnz	r3, 800ab3e <__swbuf_r+0x12>
 800ab3a:	f001 f84d 	bl	800bbd8 <__sinit>
 800ab3e:	4b21      	ldr	r3, [pc, #132]	; (800abc4 <__swbuf_r+0x98>)
 800ab40:	429c      	cmp	r4, r3
 800ab42:	d12b      	bne.n	800ab9c <__swbuf_r+0x70>
 800ab44:	686c      	ldr	r4, [r5, #4]
 800ab46:	69a3      	ldr	r3, [r4, #24]
 800ab48:	60a3      	str	r3, [r4, #8]
 800ab4a:	89a3      	ldrh	r3, [r4, #12]
 800ab4c:	071a      	lsls	r2, r3, #28
 800ab4e:	d52f      	bpl.n	800abb0 <__swbuf_r+0x84>
 800ab50:	6923      	ldr	r3, [r4, #16]
 800ab52:	b36b      	cbz	r3, 800abb0 <__swbuf_r+0x84>
 800ab54:	6923      	ldr	r3, [r4, #16]
 800ab56:	6820      	ldr	r0, [r4, #0]
 800ab58:	1ac0      	subs	r0, r0, r3
 800ab5a:	6963      	ldr	r3, [r4, #20]
 800ab5c:	b2f6      	uxtb	r6, r6
 800ab5e:	4283      	cmp	r3, r0
 800ab60:	4637      	mov	r7, r6
 800ab62:	dc04      	bgt.n	800ab6e <__swbuf_r+0x42>
 800ab64:	4621      	mov	r1, r4
 800ab66:	4628      	mov	r0, r5
 800ab68:	f000 ffa2 	bl	800bab0 <_fflush_r>
 800ab6c:	bb30      	cbnz	r0, 800abbc <__swbuf_r+0x90>
 800ab6e:	68a3      	ldr	r3, [r4, #8]
 800ab70:	3b01      	subs	r3, #1
 800ab72:	60a3      	str	r3, [r4, #8]
 800ab74:	6823      	ldr	r3, [r4, #0]
 800ab76:	1c5a      	adds	r2, r3, #1
 800ab78:	6022      	str	r2, [r4, #0]
 800ab7a:	701e      	strb	r6, [r3, #0]
 800ab7c:	6963      	ldr	r3, [r4, #20]
 800ab7e:	3001      	adds	r0, #1
 800ab80:	4283      	cmp	r3, r0
 800ab82:	d004      	beq.n	800ab8e <__swbuf_r+0x62>
 800ab84:	89a3      	ldrh	r3, [r4, #12]
 800ab86:	07db      	lsls	r3, r3, #31
 800ab88:	d506      	bpl.n	800ab98 <__swbuf_r+0x6c>
 800ab8a:	2e0a      	cmp	r6, #10
 800ab8c:	d104      	bne.n	800ab98 <__swbuf_r+0x6c>
 800ab8e:	4621      	mov	r1, r4
 800ab90:	4628      	mov	r0, r5
 800ab92:	f000 ff8d 	bl	800bab0 <_fflush_r>
 800ab96:	b988      	cbnz	r0, 800abbc <__swbuf_r+0x90>
 800ab98:	4638      	mov	r0, r7
 800ab9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab9c:	4b0a      	ldr	r3, [pc, #40]	; (800abc8 <__swbuf_r+0x9c>)
 800ab9e:	429c      	cmp	r4, r3
 800aba0:	d101      	bne.n	800aba6 <__swbuf_r+0x7a>
 800aba2:	68ac      	ldr	r4, [r5, #8]
 800aba4:	e7cf      	b.n	800ab46 <__swbuf_r+0x1a>
 800aba6:	4b09      	ldr	r3, [pc, #36]	; (800abcc <__swbuf_r+0xa0>)
 800aba8:	429c      	cmp	r4, r3
 800abaa:	bf08      	it	eq
 800abac:	68ec      	ldreq	r4, [r5, #12]
 800abae:	e7ca      	b.n	800ab46 <__swbuf_r+0x1a>
 800abb0:	4621      	mov	r1, r4
 800abb2:	4628      	mov	r0, r5
 800abb4:	f000 f80c 	bl	800abd0 <__swsetup_r>
 800abb8:	2800      	cmp	r0, #0
 800abba:	d0cb      	beq.n	800ab54 <__swbuf_r+0x28>
 800abbc:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800abc0:	e7ea      	b.n	800ab98 <__swbuf_r+0x6c>
 800abc2:	bf00      	nop
 800abc4:	0800dca8 	.word	0x0800dca8
 800abc8:	0800dcc8 	.word	0x0800dcc8
 800abcc:	0800dc88 	.word	0x0800dc88

0800abd0 <__swsetup_r>:
 800abd0:	4b32      	ldr	r3, [pc, #200]	; (800ac9c <__swsetup_r+0xcc>)
 800abd2:	b570      	push	{r4, r5, r6, lr}
 800abd4:	681d      	ldr	r5, [r3, #0]
 800abd6:	4606      	mov	r6, r0
 800abd8:	460c      	mov	r4, r1
 800abda:	b125      	cbz	r5, 800abe6 <__swsetup_r+0x16>
 800abdc:	69ab      	ldr	r3, [r5, #24]
 800abde:	b913      	cbnz	r3, 800abe6 <__swsetup_r+0x16>
 800abe0:	4628      	mov	r0, r5
 800abe2:	f000 fff9 	bl	800bbd8 <__sinit>
 800abe6:	4b2e      	ldr	r3, [pc, #184]	; (800aca0 <__swsetup_r+0xd0>)
 800abe8:	429c      	cmp	r4, r3
 800abea:	d10f      	bne.n	800ac0c <__swsetup_r+0x3c>
 800abec:	686c      	ldr	r4, [r5, #4]
 800abee:	89a3      	ldrh	r3, [r4, #12]
 800abf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800abf4:	0719      	lsls	r1, r3, #28
 800abf6:	d42c      	bmi.n	800ac52 <__swsetup_r+0x82>
 800abf8:	06dd      	lsls	r5, r3, #27
 800abfa:	d411      	bmi.n	800ac20 <__swsetup_r+0x50>
 800abfc:	2309      	movs	r3, #9
 800abfe:	6033      	str	r3, [r6, #0]
 800ac00:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ac04:	81a3      	strh	r3, [r4, #12]
 800ac06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ac0a:	e03e      	b.n	800ac8a <__swsetup_r+0xba>
 800ac0c:	4b25      	ldr	r3, [pc, #148]	; (800aca4 <__swsetup_r+0xd4>)
 800ac0e:	429c      	cmp	r4, r3
 800ac10:	d101      	bne.n	800ac16 <__swsetup_r+0x46>
 800ac12:	68ac      	ldr	r4, [r5, #8]
 800ac14:	e7eb      	b.n	800abee <__swsetup_r+0x1e>
 800ac16:	4b24      	ldr	r3, [pc, #144]	; (800aca8 <__swsetup_r+0xd8>)
 800ac18:	429c      	cmp	r4, r3
 800ac1a:	bf08      	it	eq
 800ac1c:	68ec      	ldreq	r4, [r5, #12]
 800ac1e:	e7e6      	b.n	800abee <__swsetup_r+0x1e>
 800ac20:	0758      	lsls	r0, r3, #29
 800ac22:	d512      	bpl.n	800ac4a <__swsetup_r+0x7a>
 800ac24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac26:	b141      	cbz	r1, 800ac3a <__swsetup_r+0x6a>
 800ac28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac2c:	4299      	cmp	r1, r3
 800ac2e:	d002      	beq.n	800ac36 <__swsetup_r+0x66>
 800ac30:	4630      	mov	r0, r6
 800ac32:	f7ff f95f 	bl	8009ef4 <_free_r>
 800ac36:	2300      	movs	r3, #0
 800ac38:	6363      	str	r3, [r4, #52]	; 0x34
 800ac3a:	89a3      	ldrh	r3, [r4, #12]
 800ac3c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ac40:	81a3      	strh	r3, [r4, #12]
 800ac42:	2300      	movs	r3, #0
 800ac44:	6063      	str	r3, [r4, #4]
 800ac46:	6923      	ldr	r3, [r4, #16]
 800ac48:	6023      	str	r3, [r4, #0]
 800ac4a:	89a3      	ldrh	r3, [r4, #12]
 800ac4c:	f043 0308 	orr.w	r3, r3, #8
 800ac50:	81a3      	strh	r3, [r4, #12]
 800ac52:	6923      	ldr	r3, [r4, #16]
 800ac54:	b94b      	cbnz	r3, 800ac6a <__swsetup_r+0x9a>
 800ac56:	89a3      	ldrh	r3, [r4, #12]
 800ac58:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ac5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac60:	d003      	beq.n	800ac6a <__swsetup_r+0x9a>
 800ac62:	4621      	mov	r1, r4
 800ac64:	4630      	mov	r0, r6
 800ac66:	f001 f881 	bl	800bd6c <__smakebuf_r>
 800ac6a:	89a0      	ldrh	r0, [r4, #12]
 800ac6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac70:	f010 0301 	ands.w	r3, r0, #1
 800ac74:	d00a      	beq.n	800ac8c <__swsetup_r+0xbc>
 800ac76:	2300      	movs	r3, #0
 800ac78:	60a3      	str	r3, [r4, #8]
 800ac7a:	6963      	ldr	r3, [r4, #20]
 800ac7c:	425b      	negs	r3, r3
 800ac7e:	61a3      	str	r3, [r4, #24]
 800ac80:	6923      	ldr	r3, [r4, #16]
 800ac82:	b943      	cbnz	r3, 800ac96 <__swsetup_r+0xc6>
 800ac84:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ac88:	d1ba      	bne.n	800ac00 <__swsetup_r+0x30>
 800ac8a:	bd70      	pop	{r4, r5, r6, pc}
 800ac8c:	0781      	lsls	r1, r0, #30
 800ac8e:	bf58      	it	pl
 800ac90:	6963      	ldrpl	r3, [r4, #20]
 800ac92:	60a3      	str	r3, [r4, #8]
 800ac94:	e7f4      	b.n	800ac80 <__swsetup_r+0xb0>
 800ac96:	2000      	movs	r0, #0
 800ac98:	e7f7      	b.n	800ac8a <__swsetup_r+0xba>
 800ac9a:	bf00      	nop
 800ac9c:	20000024 	.word	0x20000024
 800aca0:	0800dca8 	.word	0x0800dca8
 800aca4:	0800dcc8 	.word	0x0800dcc8
 800aca8:	0800dc88 	.word	0x0800dc88

0800acac <quorem>:
 800acac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acb0:	6903      	ldr	r3, [r0, #16]
 800acb2:	690c      	ldr	r4, [r1, #16]
 800acb4:	42a3      	cmp	r3, r4
 800acb6:	4607      	mov	r7, r0
 800acb8:	f2c0 8081 	blt.w	800adbe <quorem+0x112>
 800acbc:	3c01      	subs	r4, #1
 800acbe:	f101 0814 	add.w	r8, r1, #20
 800acc2:	f100 0514 	add.w	r5, r0, #20
 800acc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800acca:	9301      	str	r3, [sp, #4]
 800accc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800acd0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800acd4:	3301      	adds	r3, #1
 800acd6:	429a      	cmp	r2, r3
 800acd8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800acdc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ace0:	fbb2 f6f3 	udiv	r6, r2, r3
 800ace4:	d331      	bcc.n	800ad4a <quorem+0x9e>
 800ace6:	f04f 0e00 	mov.w	lr, #0
 800acea:	4640      	mov	r0, r8
 800acec:	46ac      	mov	ip, r5
 800acee:	46f2      	mov	sl, lr
 800acf0:	f850 2b04 	ldr.w	r2, [r0], #4
 800acf4:	b293      	uxth	r3, r2
 800acf6:	fb06 e303 	mla	r3, r6, r3, lr
 800acfa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800acfe:	b29b      	uxth	r3, r3
 800ad00:	ebaa 0303 	sub.w	r3, sl, r3
 800ad04:	f8dc a000 	ldr.w	sl, [ip]
 800ad08:	0c12      	lsrs	r2, r2, #16
 800ad0a:	fa13 f38a 	uxtah	r3, r3, sl
 800ad0e:	fb06 e202 	mla	r2, r6, r2, lr
 800ad12:	9300      	str	r3, [sp, #0]
 800ad14:	9b00      	ldr	r3, [sp, #0]
 800ad16:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800ad1a:	b292      	uxth	r2, r2
 800ad1c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800ad20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad24:	f8bd 3000 	ldrh.w	r3, [sp]
 800ad28:	4581      	cmp	r9, r0
 800ad2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad2e:	f84c 3b04 	str.w	r3, [ip], #4
 800ad32:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800ad36:	d2db      	bcs.n	800acf0 <quorem+0x44>
 800ad38:	f855 300b 	ldr.w	r3, [r5, fp]
 800ad3c:	b92b      	cbnz	r3, 800ad4a <quorem+0x9e>
 800ad3e:	9b01      	ldr	r3, [sp, #4]
 800ad40:	3b04      	subs	r3, #4
 800ad42:	429d      	cmp	r5, r3
 800ad44:	461a      	mov	r2, r3
 800ad46:	d32e      	bcc.n	800ada6 <quorem+0xfa>
 800ad48:	613c      	str	r4, [r7, #16]
 800ad4a:	4638      	mov	r0, r7
 800ad4c:	f001 faea 	bl	800c324 <__mcmp>
 800ad50:	2800      	cmp	r0, #0
 800ad52:	db24      	blt.n	800ad9e <quorem+0xf2>
 800ad54:	3601      	adds	r6, #1
 800ad56:	4628      	mov	r0, r5
 800ad58:	f04f 0c00 	mov.w	ip, #0
 800ad5c:	f858 2b04 	ldr.w	r2, [r8], #4
 800ad60:	f8d0 e000 	ldr.w	lr, [r0]
 800ad64:	b293      	uxth	r3, r2
 800ad66:	ebac 0303 	sub.w	r3, ip, r3
 800ad6a:	0c12      	lsrs	r2, r2, #16
 800ad6c:	fa13 f38e 	uxtah	r3, r3, lr
 800ad70:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ad74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ad78:	b29b      	uxth	r3, r3
 800ad7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ad7e:	45c1      	cmp	r9, r8
 800ad80:	f840 3b04 	str.w	r3, [r0], #4
 800ad84:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ad88:	d2e8      	bcs.n	800ad5c <quorem+0xb0>
 800ad8a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad92:	b922      	cbnz	r2, 800ad9e <quorem+0xf2>
 800ad94:	3b04      	subs	r3, #4
 800ad96:	429d      	cmp	r5, r3
 800ad98:	461a      	mov	r2, r3
 800ad9a:	d30a      	bcc.n	800adb2 <quorem+0x106>
 800ad9c:	613c      	str	r4, [r7, #16]
 800ad9e:	4630      	mov	r0, r6
 800ada0:	b003      	add	sp, #12
 800ada2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ada6:	6812      	ldr	r2, [r2, #0]
 800ada8:	3b04      	subs	r3, #4
 800adaa:	2a00      	cmp	r2, #0
 800adac:	d1cc      	bne.n	800ad48 <quorem+0x9c>
 800adae:	3c01      	subs	r4, #1
 800adb0:	e7c7      	b.n	800ad42 <quorem+0x96>
 800adb2:	6812      	ldr	r2, [r2, #0]
 800adb4:	3b04      	subs	r3, #4
 800adb6:	2a00      	cmp	r2, #0
 800adb8:	d1f0      	bne.n	800ad9c <quorem+0xf0>
 800adba:	3c01      	subs	r4, #1
 800adbc:	e7eb      	b.n	800ad96 <quorem+0xea>
 800adbe:	2000      	movs	r0, #0
 800adc0:	e7ee      	b.n	800ada0 <quorem+0xf4>
 800adc2:	0000      	movs	r0, r0
 800adc4:	0000      	movs	r0, r0
	...

0800adc8 <_dtoa_r>:
 800adc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adcc:	ed2d 8b04 	vpush	{d8-d9}
 800add0:	ec57 6b10 	vmov	r6, r7, d0
 800add4:	b093      	sub	sp, #76	; 0x4c
 800add6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800add8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800addc:	9106      	str	r1, [sp, #24]
 800adde:	ee10 aa10 	vmov	sl, s0
 800ade2:	4604      	mov	r4, r0
 800ade4:	9209      	str	r2, [sp, #36]	; 0x24
 800ade6:	930c      	str	r3, [sp, #48]	; 0x30
 800ade8:	46bb      	mov	fp, r7
 800adea:	b975      	cbnz	r5, 800ae0a <_dtoa_r+0x42>
 800adec:	2010      	movs	r0, #16
 800adee:	f7ff f869 	bl	8009ec4 <malloc>
 800adf2:	4602      	mov	r2, r0
 800adf4:	6260      	str	r0, [r4, #36]	; 0x24
 800adf6:	b920      	cbnz	r0, 800ae02 <_dtoa_r+0x3a>
 800adf8:	4ba7      	ldr	r3, [pc, #668]	; (800b098 <_dtoa_r+0x2d0>)
 800adfa:	21ea      	movs	r1, #234	; 0xea
 800adfc:	48a7      	ldr	r0, [pc, #668]	; (800b09c <_dtoa_r+0x2d4>)
 800adfe:	f001 feb5 	bl	800cb6c <__assert_func>
 800ae02:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ae06:	6005      	str	r5, [r0, #0]
 800ae08:	60c5      	str	r5, [r0, #12]
 800ae0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae0c:	6819      	ldr	r1, [r3, #0]
 800ae0e:	b151      	cbz	r1, 800ae26 <_dtoa_r+0x5e>
 800ae10:	685a      	ldr	r2, [r3, #4]
 800ae12:	604a      	str	r2, [r1, #4]
 800ae14:	2301      	movs	r3, #1
 800ae16:	4093      	lsls	r3, r2
 800ae18:	608b      	str	r3, [r1, #8]
 800ae1a:	4620      	mov	r0, r4
 800ae1c:	f001 f840 	bl	800bea0 <_Bfree>
 800ae20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae22:	2200      	movs	r2, #0
 800ae24:	601a      	str	r2, [r3, #0]
 800ae26:	1e3b      	subs	r3, r7, #0
 800ae28:	bfaa      	itet	ge
 800ae2a:	2300      	movge	r3, #0
 800ae2c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800ae30:	f8c8 3000 	strge.w	r3, [r8]
 800ae34:	4b9a      	ldr	r3, [pc, #616]	; (800b0a0 <_dtoa_r+0x2d8>)
 800ae36:	bfbc      	itt	lt
 800ae38:	2201      	movlt	r2, #1
 800ae3a:	f8c8 2000 	strlt.w	r2, [r8]
 800ae3e:	ea33 030b 	bics.w	r3, r3, fp
 800ae42:	d11b      	bne.n	800ae7c <_dtoa_r+0xb4>
 800ae44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ae46:	f242 730f 	movw	r3, #9999	; 0x270f
 800ae4a:	6013      	str	r3, [r2, #0]
 800ae4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae50:	4333      	orrs	r3, r6
 800ae52:	f000 8592 	beq.w	800b97a <_dtoa_r+0xbb2>
 800ae56:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae58:	b963      	cbnz	r3, 800ae74 <_dtoa_r+0xac>
 800ae5a:	4b92      	ldr	r3, [pc, #584]	; (800b0a4 <_dtoa_r+0x2dc>)
 800ae5c:	e022      	b.n	800aea4 <_dtoa_r+0xdc>
 800ae5e:	4b92      	ldr	r3, [pc, #584]	; (800b0a8 <_dtoa_r+0x2e0>)
 800ae60:	9301      	str	r3, [sp, #4]
 800ae62:	3308      	adds	r3, #8
 800ae64:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ae66:	6013      	str	r3, [r2, #0]
 800ae68:	9801      	ldr	r0, [sp, #4]
 800ae6a:	b013      	add	sp, #76	; 0x4c
 800ae6c:	ecbd 8b04 	vpop	{d8-d9}
 800ae70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae74:	4b8b      	ldr	r3, [pc, #556]	; (800b0a4 <_dtoa_r+0x2dc>)
 800ae76:	9301      	str	r3, [sp, #4]
 800ae78:	3303      	adds	r3, #3
 800ae7a:	e7f3      	b.n	800ae64 <_dtoa_r+0x9c>
 800ae7c:	2200      	movs	r2, #0
 800ae7e:	2300      	movs	r3, #0
 800ae80:	4650      	mov	r0, sl
 800ae82:	4659      	mov	r1, fp
 800ae84:	f7f5 fe38 	bl	8000af8 <__aeabi_dcmpeq>
 800ae88:	ec4b ab19 	vmov	d9, sl, fp
 800ae8c:	4680      	mov	r8, r0
 800ae8e:	b158      	cbz	r0, 800aea8 <_dtoa_r+0xe0>
 800ae90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ae92:	2301      	movs	r3, #1
 800ae94:	6013      	str	r3, [r2, #0]
 800ae96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	f000 856b 	beq.w	800b974 <_dtoa_r+0xbac>
 800ae9e:	4883      	ldr	r0, [pc, #524]	; (800b0ac <_dtoa_r+0x2e4>)
 800aea0:	6018      	str	r0, [r3, #0]
 800aea2:	1e43      	subs	r3, r0, #1
 800aea4:	9301      	str	r3, [sp, #4]
 800aea6:	e7df      	b.n	800ae68 <_dtoa_r+0xa0>
 800aea8:	ec4b ab10 	vmov	d0, sl, fp
 800aeac:	aa10      	add	r2, sp, #64	; 0x40
 800aeae:	a911      	add	r1, sp, #68	; 0x44
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	f001 fadd 	bl	800c470 <__d2b>
 800aeb6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800aeba:	ee08 0a10 	vmov	s16, r0
 800aebe:	2d00      	cmp	r5, #0
 800aec0:	f000 8084 	beq.w	800afcc <_dtoa_r+0x204>
 800aec4:	ee19 3a90 	vmov	r3, s19
 800aec8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aecc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800aed0:	4656      	mov	r6, sl
 800aed2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800aed6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800aeda:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800aede:	4b74      	ldr	r3, [pc, #464]	; (800b0b0 <_dtoa_r+0x2e8>)
 800aee0:	2200      	movs	r2, #0
 800aee2:	4630      	mov	r0, r6
 800aee4:	4639      	mov	r1, r7
 800aee6:	f7f5 f9e7 	bl	80002b8 <__aeabi_dsub>
 800aeea:	a365      	add	r3, pc, #404	; (adr r3, 800b080 <_dtoa_r+0x2b8>)
 800aeec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aef0:	f7f5 fb9a 	bl	8000628 <__aeabi_dmul>
 800aef4:	a364      	add	r3, pc, #400	; (adr r3, 800b088 <_dtoa_r+0x2c0>)
 800aef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aefa:	f7f5 f9df 	bl	80002bc <__adddf3>
 800aefe:	4606      	mov	r6, r0
 800af00:	4628      	mov	r0, r5
 800af02:	460f      	mov	r7, r1
 800af04:	f7f5 fb26 	bl	8000554 <__aeabi_i2d>
 800af08:	a361      	add	r3, pc, #388	; (adr r3, 800b090 <_dtoa_r+0x2c8>)
 800af0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af0e:	f7f5 fb8b 	bl	8000628 <__aeabi_dmul>
 800af12:	4602      	mov	r2, r0
 800af14:	460b      	mov	r3, r1
 800af16:	4630      	mov	r0, r6
 800af18:	4639      	mov	r1, r7
 800af1a:	f7f5 f9cf 	bl	80002bc <__adddf3>
 800af1e:	4606      	mov	r6, r0
 800af20:	460f      	mov	r7, r1
 800af22:	f7f5 fe31 	bl	8000b88 <__aeabi_d2iz>
 800af26:	2200      	movs	r2, #0
 800af28:	9000      	str	r0, [sp, #0]
 800af2a:	2300      	movs	r3, #0
 800af2c:	4630      	mov	r0, r6
 800af2e:	4639      	mov	r1, r7
 800af30:	f7f5 fdec 	bl	8000b0c <__aeabi_dcmplt>
 800af34:	b150      	cbz	r0, 800af4c <_dtoa_r+0x184>
 800af36:	9800      	ldr	r0, [sp, #0]
 800af38:	f7f5 fb0c 	bl	8000554 <__aeabi_i2d>
 800af3c:	4632      	mov	r2, r6
 800af3e:	463b      	mov	r3, r7
 800af40:	f7f5 fdda 	bl	8000af8 <__aeabi_dcmpeq>
 800af44:	b910      	cbnz	r0, 800af4c <_dtoa_r+0x184>
 800af46:	9b00      	ldr	r3, [sp, #0]
 800af48:	3b01      	subs	r3, #1
 800af4a:	9300      	str	r3, [sp, #0]
 800af4c:	9b00      	ldr	r3, [sp, #0]
 800af4e:	2b16      	cmp	r3, #22
 800af50:	d85a      	bhi.n	800b008 <_dtoa_r+0x240>
 800af52:	9a00      	ldr	r2, [sp, #0]
 800af54:	4b57      	ldr	r3, [pc, #348]	; (800b0b4 <_dtoa_r+0x2ec>)
 800af56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800af5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af5e:	ec51 0b19 	vmov	r0, r1, d9
 800af62:	f7f5 fdd3 	bl	8000b0c <__aeabi_dcmplt>
 800af66:	2800      	cmp	r0, #0
 800af68:	d050      	beq.n	800b00c <_dtoa_r+0x244>
 800af6a:	9b00      	ldr	r3, [sp, #0]
 800af6c:	3b01      	subs	r3, #1
 800af6e:	9300      	str	r3, [sp, #0]
 800af70:	2300      	movs	r3, #0
 800af72:	930b      	str	r3, [sp, #44]	; 0x2c
 800af74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af76:	1b5d      	subs	r5, r3, r5
 800af78:	1e6b      	subs	r3, r5, #1
 800af7a:	9305      	str	r3, [sp, #20]
 800af7c:	bf45      	ittet	mi
 800af7e:	f1c5 0301 	rsbmi	r3, r5, #1
 800af82:	9304      	strmi	r3, [sp, #16]
 800af84:	2300      	movpl	r3, #0
 800af86:	2300      	movmi	r3, #0
 800af88:	bf4c      	ite	mi
 800af8a:	9305      	strmi	r3, [sp, #20]
 800af8c:	9304      	strpl	r3, [sp, #16]
 800af8e:	9b00      	ldr	r3, [sp, #0]
 800af90:	2b00      	cmp	r3, #0
 800af92:	db3d      	blt.n	800b010 <_dtoa_r+0x248>
 800af94:	9b05      	ldr	r3, [sp, #20]
 800af96:	9a00      	ldr	r2, [sp, #0]
 800af98:	920a      	str	r2, [sp, #40]	; 0x28
 800af9a:	4413      	add	r3, r2
 800af9c:	9305      	str	r3, [sp, #20]
 800af9e:	2300      	movs	r3, #0
 800afa0:	9307      	str	r3, [sp, #28]
 800afa2:	9b06      	ldr	r3, [sp, #24]
 800afa4:	2b09      	cmp	r3, #9
 800afa6:	f200 8089 	bhi.w	800b0bc <_dtoa_r+0x2f4>
 800afaa:	2b05      	cmp	r3, #5
 800afac:	bfc4      	itt	gt
 800afae:	3b04      	subgt	r3, #4
 800afb0:	9306      	strgt	r3, [sp, #24]
 800afb2:	9b06      	ldr	r3, [sp, #24]
 800afb4:	f1a3 0302 	sub.w	r3, r3, #2
 800afb8:	bfcc      	ite	gt
 800afba:	2500      	movgt	r5, #0
 800afbc:	2501      	movle	r5, #1
 800afbe:	2b03      	cmp	r3, #3
 800afc0:	f200 8087 	bhi.w	800b0d2 <_dtoa_r+0x30a>
 800afc4:	e8df f003 	tbb	[pc, r3]
 800afc8:	59383a2d 	.word	0x59383a2d
 800afcc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800afd0:	441d      	add	r5, r3
 800afd2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800afd6:	2b20      	cmp	r3, #32
 800afd8:	bfc1      	itttt	gt
 800afda:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800afde:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800afe2:	fa0b f303 	lslgt.w	r3, fp, r3
 800afe6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800afea:	bfda      	itte	le
 800afec:	f1c3 0320 	rsble	r3, r3, #32
 800aff0:	fa06 f003 	lslle.w	r0, r6, r3
 800aff4:	4318      	orrgt	r0, r3
 800aff6:	f7f5 fa9d 	bl	8000534 <__aeabi_ui2d>
 800affa:	2301      	movs	r3, #1
 800affc:	4606      	mov	r6, r0
 800affe:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b002:	3d01      	subs	r5, #1
 800b004:	930e      	str	r3, [sp, #56]	; 0x38
 800b006:	e76a      	b.n	800aede <_dtoa_r+0x116>
 800b008:	2301      	movs	r3, #1
 800b00a:	e7b2      	b.n	800af72 <_dtoa_r+0x1aa>
 800b00c:	900b      	str	r0, [sp, #44]	; 0x2c
 800b00e:	e7b1      	b.n	800af74 <_dtoa_r+0x1ac>
 800b010:	9b04      	ldr	r3, [sp, #16]
 800b012:	9a00      	ldr	r2, [sp, #0]
 800b014:	1a9b      	subs	r3, r3, r2
 800b016:	9304      	str	r3, [sp, #16]
 800b018:	4253      	negs	r3, r2
 800b01a:	9307      	str	r3, [sp, #28]
 800b01c:	2300      	movs	r3, #0
 800b01e:	930a      	str	r3, [sp, #40]	; 0x28
 800b020:	e7bf      	b.n	800afa2 <_dtoa_r+0x1da>
 800b022:	2300      	movs	r3, #0
 800b024:	9308      	str	r3, [sp, #32]
 800b026:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b028:	2b00      	cmp	r3, #0
 800b02a:	dc55      	bgt.n	800b0d8 <_dtoa_r+0x310>
 800b02c:	2301      	movs	r3, #1
 800b02e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b032:	461a      	mov	r2, r3
 800b034:	9209      	str	r2, [sp, #36]	; 0x24
 800b036:	e00c      	b.n	800b052 <_dtoa_r+0x28a>
 800b038:	2301      	movs	r3, #1
 800b03a:	e7f3      	b.n	800b024 <_dtoa_r+0x25c>
 800b03c:	2300      	movs	r3, #0
 800b03e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b040:	9308      	str	r3, [sp, #32]
 800b042:	9b00      	ldr	r3, [sp, #0]
 800b044:	4413      	add	r3, r2
 800b046:	9302      	str	r3, [sp, #8]
 800b048:	3301      	adds	r3, #1
 800b04a:	2b01      	cmp	r3, #1
 800b04c:	9303      	str	r3, [sp, #12]
 800b04e:	bfb8      	it	lt
 800b050:	2301      	movlt	r3, #1
 800b052:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b054:	2200      	movs	r2, #0
 800b056:	6042      	str	r2, [r0, #4]
 800b058:	2204      	movs	r2, #4
 800b05a:	f102 0614 	add.w	r6, r2, #20
 800b05e:	429e      	cmp	r6, r3
 800b060:	6841      	ldr	r1, [r0, #4]
 800b062:	d93d      	bls.n	800b0e0 <_dtoa_r+0x318>
 800b064:	4620      	mov	r0, r4
 800b066:	f000 fedb 	bl	800be20 <_Balloc>
 800b06a:	9001      	str	r0, [sp, #4]
 800b06c:	2800      	cmp	r0, #0
 800b06e:	d13b      	bne.n	800b0e8 <_dtoa_r+0x320>
 800b070:	4b11      	ldr	r3, [pc, #68]	; (800b0b8 <_dtoa_r+0x2f0>)
 800b072:	4602      	mov	r2, r0
 800b074:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b078:	e6c0      	b.n	800adfc <_dtoa_r+0x34>
 800b07a:	2301      	movs	r3, #1
 800b07c:	e7df      	b.n	800b03e <_dtoa_r+0x276>
 800b07e:	bf00      	nop
 800b080:	636f4361 	.word	0x636f4361
 800b084:	3fd287a7 	.word	0x3fd287a7
 800b088:	8b60c8b3 	.word	0x8b60c8b3
 800b08c:	3fc68a28 	.word	0x3fc68a28
 800b090:	509f79fb 	.word	0x509f79fb
 800b094:	3fd34413 	.word	0x3fd34413
 800b098:	0800dc05 	.word	0x0800dc05
 800b09c:	0800dc1c 	.word	0x0800dc1c
 800b0a0:	7ff00000 	.word	0x7ff00000
 800b0a4:	0800dc01 	.word	0x0800dc01
 800b0a8:	0800dbf8 	.word	0x0800dbf8
 800b0ac:	0800dbd5 	.word	0x0800dbd5
 800b0b0:	3ff80000 	.word	0x3ff80000
 800b0b4:	0800dd70 	.word	0x0800dd70
 800b0b8:	0800dc77 	.word	0x0800dc77
 800b0bc:	2501      	movs	r5, #1
 800b0be:	2300      	movs	r3, #0
 800b0c0:	9306      	str	r3, [sp, #24]
 800b0c2:	9508      	str	r5, [sp, #32]
 800b0c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b0c8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	2312      	movs	r3, #18
 800b0d0:	e7b0      	b.n	800b034 <_dtoa_r+0x26c>
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	9308      	str	r3, [sp, #32]
 800b0d6:	e7f5      	b.n	800b0c4 <_dtoa_r+0x2fc>
 800b0d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0da:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b0de:	e7b8      	b.n	800b052 <_dtoa_r+0x28a>
 800b0e0:	3101      	adds	r1, #1
 800b0e2:	6041      	str	r1, [r0, #4]
 800b0e4:	0052      	lsls	r2, r2, #1
 800b0e6:	e7b8      	b.n	800b05a <_dtoa_r+0x292>
 800b0e8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b0ea:	9a01      	ldr	r2, [sp, #4]
 800b0ec:	601a      	str	r2, [r3, #0]
 800b0ee:	9b03      	ldr	r3, [sp, #12]
 800b0f0:	2b0e      	cmp	r3, #14
 800b0f2:	f200 809d 	bhi.w	800b230 <_dtoa_r+0x468>
 800b0f6:	2d00      	cmp	r5, #0
 800b0f8:	f000 809a 	beq.w	800b230 <_dtoa_r+0x468>
 800b0fc:	9b00      	ldr	r3, [sp, #0]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	dd32      	ble.n	800b168 <_dtoa_r+0x3a0>
 800b102:	4ab7      	ldr	r2, [pc, #732]	; (800b3e0 <_dtoa_r+0x618>)
 800b104:	f003 030f 	and.w	r3, r3, #15
 800b108:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b10c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b110:	9b00      	ldr	r3, [sp, #0]
 800b112:	05d8      	lsls	r0, r3, #23
 800b114:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b118:	d516      	bpl.n	800b148 <_dtoa_r+0x380>
 800b11a:	4bb2      	ldr	r3, [pc, #712]	; (800b3e4 <_dtoa_r+0x61c>)
 800b11c:	ec51 0b19 	vmov	r0, r1, d9
 800b120:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b124:	f7f5 fbaa 	bl	800087c <__aeabi_ddiv>
 800b128:	f007 070f 	and.w	r7, r7, #15
 800b12c:	4682      	mov	sl, r0
 800b12e:	468b      	mov	fp, r1
 800b130:	2503      	movs	r5, #3
 800b132:	4eac      	ldr	r6, [pc, #688]	; (800b3e4 <_dtoa_r+0x61c>)
 800b134:	b957      	cbnz	r7, 800b14c <_dtoa_r+0x384>
 800b136:	4642      	mov	r2, r8
 800b138:	464b      	mov	r3, r9
 800b13a:	4650      	mov	r0, sl
 800b13c:	4659      	mov	r1, fp
 800b13e:	f7f5 fb9d 	bl	800087c <__aeabi_ddiv>
 800b142:	4682      	mov	sl, r0
 800b144:	468b      	mov	fp, r1
 800b146:	e028      	b.n	800b19a <_dtoa_r+0x3d2>
 800b148:	2502      	movs	r5, #2
 800b14a:	e7f2      	b.n	800b132 <_dtoa_r+0x36a>
 800b14c:	07f9      	lsls	r1, r7, #31
 800b14e:	d508      	bpl.n	800b162 <_dtoa_r+0x39a>
 800b150:	4640      	mov	r0, r8
 800b152:	4649      	mov	r1, r9
 800b154:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b158:	f7f5 fa66 	bl	8000628 <__aeabi_dmul>
 800b15c:	3501      	adds	r5, #1
 800b15e:	4680      	mov	r8, r0
 800b160:	4689      	mov	r9, r1
 800b162:	107f      	asrs	r7, r7, #1
 800b164:	3608      	adds	r6, #8
 800b166:	e7e5      	b.n	800b134 <_dtoa_r+0x36c>
 800b168:	f000 809b 	beq.w	800b2a2 <_dtoa_r+0x4da>
 800b16c:	9b00      	ldr	r3, [sp, #0]
 800b16e:	4f9d      	ldr	r7, [pc, #628]	; (800b3e4 <_dtoa_r+0x61c>)
 800b170:	425e      	negs	r6, r3
 800b172:	4b9b      	ldr	r3, [pc, #620]	; (800b3e0 <_dtoa_r+0x618>)
 800b174:	f006 020f 	and.w	r2, r6, #15
 800b178:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b180:	ec51 0b19 	vmov	r0, r1, d9
 800b184:	f7f5 fa50 	bl	8000628 <__aeabi_dmul>
 800b188:	1136      	asrs	r6, r6, #4
 800b18a:	4682      	mov	sl, r0
 800b18c:	468b      	mov	fp, r1
 800b18e:	2300      	movs	r3, #0
 800b190:	2502      	movs	r5, #2
 800b192:	2e00      	cmp	r6, #0
 800b194:	d17a      	bne.n	800b28c <_dtoa_r+0x4c4>
 800b196:	2b00      	cmp	r3, #0
 800b198:	d1d3      	bne.n	800b142 <_dtoa_r+0x37a>
 800b19a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	f000 8082 	beq.w	800b2a6 <_dtoa_r+0x4de>
 800b1a2:	4b91      	ldr	r3, [pc, #580]	; (800b3e8 <_dtoa_r+0x620>)
 800b1a4:	2200      	movs	r2, #0
 800b1a6:	4650      	mov	r0, sl
 800b1a8:	4659      	mov	r1, fp
 800b1aa:	f7f5 fcaf 	bl	8000b0c <__aeabi_dcmplt>
 800b1ae:	2800      	cmp	r0, #0
 800b1b0:	d079      	beq.n	800b2a6 <_dtoa_r+0x4de>
 800b1b2:	9b03      	ldr	r3, [sp, #12]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d076      	beq.n	800b2a6 <_dtoa_r+0x4de>
 800b1b8:	9b02      	ldr	r3, [sp, #8]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	dd36      	ble.n	800b22c <_dtoa_r+0x464>
 800b1be:	9b00      	ldr	r3, [sp, #0]
 800b1c0:	4650      	mov	r0, sl
 800b1c2:	4659      	mov	r1, fp
 800b1c4:	1e5f      	subs	r7, r3, #1
 800b1c6:	2200      	movs	r2, #0
 800b1c8:	4b88      	ldr	r3, [pc, #544]	; (800b3ec <_dtoa_r+0x624>)
 800b1ca:	f7f5 fa2d 	bl	8000628 <__aeabi_dmul>
 800b1ce:	9e02      	ldr	r6, [sp, #8]
 800b1d0:	4682      	mov	sl, r0
 800b1d2:	468b      	mov	fp, r1
 800b1d4:	3501      	adds	r5, #1
 800b1d6:	4628      	mov	r0, r5
 800b1d8:	f7f5 f9bc 	bl	8000554 <__aeabi_i2d>
 800b1dc:	4652      	mov	r2, sl
 800b1de:	465b      	mov	r3, fp
 800b1e0:	f7f5 fa22 	bl	8000628 <__aeabi_dmul>
 800b1e4:	4b82      	ldr	r3, [pc, #520]	; (800b3f0 <_dtoa_r+0x628>)
 800b1e6:	2200      	movs	r2, #0
 800b1e8:	f7f5 f868 	bl	80002bc <__adddf3>
 800b1ec:	46d0      	mov	r8, sl
 800b1ee:	46d9      	mov	r9, fp
 800b1f0:	4682      	mov	sl, r0
 800b1f2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b1f6:	2e00      	cmp	r6, #0
 800b1f8:	d158      	bne.n	800b2ac <_dtoa_r+0x4e4>
 800b1fa:	4b7e      	ldr	r3, [pc, #504]	; (800b3f4 <_dtoa_r+0x62c>)
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	4640      	mov	r0, r8
 800b200:	4649      	mov	r1, r9
 800b202:	f7f5 f859 	bl	80002b8 <__aeabi_dsub>
 800b206:	4652      	mov	r2, sl
 800b208:	465b      	mov	r3, fp
 800b20a:	4680      	mov	r8, r0
 800b20c:	4689      	mov	r9, r1
 800b20e:	f7f5 fc9b 	bl	8000b48 <__aeabi_dcmpgt>
 800b212:	2800      	cmp	r0, #0
 800b214:	f040 8295 	bne.w	800b742 <_dtoa_r+0x97a>
 800b218:	4652      	mov	r2, sl
 800b21a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b21e:	4640      	mov	r0, r8
 800b220:	4649      	mov	r1, r9
 800b222:	f7f5 fc73 	bl	8000b0c <__aeabi_dcmplt>
 800b226:	2800      	cmp	r0, #0
 800b228:	f040 8289 	bne.w	800b73e <_dtoa_r+0x976>
 800b22c:	ec5b ab19 	vmov	sl, fp, d9
 800b230:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b232:	2b00      	cmp	r3, #0
 800b234:	f2c0 8148 	blt.w	800b4c8 <_dtoa_r+0x700>
 800b238:	9a00      	ldr	r2, [sp, #0]
 800b23a:	2a0e      	cmp	r2, #14
 800b23c:	f300 8144 	bgt.w	800b4c8 <_dtoa_r+0x700>
 800b240:	4b67      	ldr	r3, [pc, #412]	; (800b3e0 <_dtoa_r+0x618>)
 800b242:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b246:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b24a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	f280 80d5 	bge.w	800b3fc <_dtoa_r+0x634>
 800b252:	9b03      	ldr	r3, [sp, #12]
 800b254:	2b00      	cmp	r3, #0
 800b256:	f300 80d1 	bgt.w	800b3fc <_dtoa_r+0x634>
 800b25a:	f040 826f 	bne.w	800b73c <_dtoa_r+0x974>
 800b25e:	4b65      	ldr	r3, [pc, #404]	; (800b3f4 <_dtoa_r+0x62c>)
 800b260:	2200      	movs	r2, #0
 800b262:	4640      	mov	r0, r8
 800b264:	4649      	mov	r1, r9
 800b266:	f7f5 f9df 	bl	8000628 <__aeabi_dmul>
 800b26a:	4652      	mov	r2, sl
 800b26c:	465b      	mov	r3, fp
 800b26e:	f7f5 fc61 	bl	8000b34 <__aeabi_dcmpge>
 800b272:	9e03      	ldr	r6, [sp, #12]
 800b274:	4637      	mov	r7, r6
 800b276:	2800      	cmp	r0, #0
 800b278:	f040 8245 	bne.w	800b706 <_dtoa_r+0x93e>
 800b27c:	9d01      	ldr	r5, [sp, #4]
 800b27e:	2331      	movs	r3, #49	; 0x31
 800b280:	f805 3b01 	strb.w	r3, [r5], #1
 800b284:	9b00      	ldr	r3, [sp, #0]
 800b286:	3301      	adds	r3, #1
 800b288:	9300      	str	r3, [sp, #0]
 800b28a:	e240      	b.n	800b70e <_dtoa_r+0x946>
 800b28c:	07f2      	lsls	r2, r6, #31
 800b28e:	d505      	bpl.n	800b29c <_dtoa_r+0x4d4>
 800b290:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b294:	f7f5 f9c8 	bl	8000628 <__aeabi_dmul>
 800b298:	3501      	adds	r5, #1
 800b29a:	2301      	movs	r3, #1
 800b29c:	1076      	asrs	r6, r6, #1
 800b29e:	3708      	adds	r7, #8
 800b2a0:	e777      	b.n	800b192 <_dtoa_r+0x3ca>
 800b2a2:	2502      	movs	r5, #2
 800b2a4:	e779      	b.n	800b19a <_dtoa_r+0x3d2>
 800b2a6:	9f00      	ldr	r7, [sp, #0]
 800b2a8:	9e03      	ldr	r6, [sp, #12]
 800b2aa:	e794      	b.n	800b1d6 <_dtoa_r+0x40e>
 800b2ac:	9901      	ldr	r1, [sp, #4]
 800b2ae:	4b4c      	ldr	r3, [pc, #304]	; (800b3e0 <_dtoa_r+0x618>)
 800b2b0:	4431      	add	r1, r6
 800b2b2:	910d      	str	r1, [sp, #52]	; 0x34
 800b2b4:	9908      	ldr	r1, [sp, #32]
 800b2b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b2ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b2be:	2900      	cmp	r1, #0
 800b2c0:	d043      	beq.n	800b34a <_dtoa_r+0x582>
 800b2c2:	494d      	ldr	r1, [pc, #308]	; (800b3f8 <_dtoa_r+0x630>)
 800b2c4:	2000      	movs	r0, #0
 800b2c6:	f7f5 fad9 	bl	800087c <__aeabi_ddiv>
 800b2ca:	4652      	mov	r2, sl
 800b2cc:	465b      	mov	r3, fp
 800b2ce:	f7f4 fff3 	bl	80002b8 <__aeabi_dsub>
 800b2d2:	9d01      	ldr	r5, [sp, #4]
 800b2d4:	4682      	mov	sl, r0
 800b2d6:	468b      	mov	fp, r1
 800b2d8:	4649      	mov	r1, r9
 800b2da:	4640      	mov	r0, r8
 800b2dc:	f7f5 fc54 	bl	8000b88 <__aeabi_d2iz>
 800b2e0:	4606      	mov	r6, r0
 800b2e2:	f7f5 f937 	bl	8000554 <__aeabi_i2d>
 800b2e6:	4602      	mov	r2, r0
 800b2e8:	460b      	mov	r3, r1
 800b2ea:	4640      	mov	r0, r8
 800b2ec:	4649      	mov	r1, r9
 800b2ee:	f7f4 ffe3 	bl	80002b8 <__aeabi_dsub>
 800b2f2:	3630      	adds	r6, #48	; 0x30
 800b2f4:	f805 6b01 	strb.w	r6, [r5], #1
 800b2f8:	4652      	mov	r2, sl
 800b2fa:	465b      	mov	r3, fp
 800b2fc:	4680      	mov	r8, r0
 800b2fe:	4689      	mov	r9, r1
 800b300:	f7f5 fc04 	bl	8000b0c <__aeabi_dcmplt>
 800b304:	2800      	cmp	r0, #0
 800b306:	d163      	bne.n	800b3d0 <_dtoa_r+0x608>
 800b308:	4642      	mov	r2, r8
 800b30a:	464b      	mov	r3, r9
 800b30c:	4936      	ldr	r1, [pc, #216]	; (800b3e8 <_dtoa_r+0x620>)
 800b30e:	2000      	movs	r0, #0
 800b310:	f7f4 ffd2 	bl	80002b8 <__aeabi_dsub>
 800b314:	4652      	mov	r2, sl
 800b316:	465b      	mov	r3, fp
 800b318:	f7f5 fbf8 	bl	8000b0c <__aeabi_dcmplt>
 800b31c:	2800      	cmp	r0, #0
 800b31e:	f040 80b5 	bne.w	800b48c <_dtoa_r+0x6c4>
 800b322:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b324:	429d      	cmp	r5, r3
 800b326:	d081      	beq.n	800b22c <_dtoa_r+0x464>
 800b328:	4b30      	ldr	r3, [pc, #192]	; (800b3ec <_dtoa_r+0x624>)
 800b32a:	2200      	movs	r2, #0
 800b32c:	4650      	mov	r0, sl
 800b32e:	4659      	mov	r1, fp
 800b330:	f7f5 f97a 	bl	8000628 <__aeabi_dmul>
 800b334:	4b2d      	ldr	r3, [pc, #180]	; (800b3ec <_dtoa_r+0x624>)
 800b336:	4682      	mov	sl, r0
 800b338:	468b      	mov	fp, r1
 800b33a:	4640      	mov	r0, r8
 800b33c:	4649      	mov	r1, r9
 800b33e:	2200      	movs	r2, #0
 800b340:	f7f5 f972 	bl	8000628 <__aeabi_dmul>
 800b344:	4680      	mov	r8, r0
 800b346:	4689      	mov	r9, r1
 800b348:	e7c6      	b.n	800b2d8 <_dtoa_r+0x510>
 800b34a:	4650      	mov	r0, sl
 800b34c:	4659      	mov	r1, fp
 800b34e:	f7f5 f96b 	bl	8000628 <__aeabi_dmul>
 800b352:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b354:	9d01      	ldr	r5, [sp, #4]
 800b356:	930f      	str	r3, [sp, #60]	; 0x3c
 800b358:	4682      	mov	sl, r0
 800b35a:	468b      	mov	fp, r1
 800b35c:	4649      	mov	r1, r9
 800b35e:	4640      	mov	r0, r8
 800b360:	f7f5 fc12 	bl	8000b88 <__aeabi_d2iz>
 800b364:	4606      	mov	r6, r0
 800b366:	f7f5 f8f5 	bl	8000554 <__aeabi_i2d>
 800b36a:	3630      	adds	r6, #48	; 0x30
 800b36c:	4602      	mov	r2, r0
 800b36e:	460b      	mov	r3, r1
 800b370:	4640      	mov	r0, r8
 800b372:	4649      	mov	r1, r9
 800b374:	f7f4 ffa0 	bl	80002b8 <__aeabi_dsub>
 800b378:	f805 6b01 	strb.w	r6, [r5], #1
 800b37c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b37e:	429d      	cmp	r5, r3
 800b380:	4680      	mov	r8, r0
 800b382:	4689      	mov	r9, r1
 800b384:	f04f 0200 	mov.w	r2, #0
 800b388:	d124      	bne.n	800b3d4 <_dtoa_r+0x60c>
 800b38a:	4b1b      	ldr	r3, [pc, #108]	; (800b3f8 <_dtoa_r+0x630>)
 800b38c:	4650      	mov	r0, sl
 800b38e:	4659      	mov	r1, fp
 800b390:	f7f4 ff94 	bl	80002bc <__adddf3>
 800b394:	4602      	mov	r2, r0
 800b396:	460b      	mov	r3, r1
 800b398:	4640      	mov	r0, r8
 800b39a:	4649      	mov	r1, r9
 800b39c:	f7f5 fbd4 	bl	8000b48 <__aeabi_dcmpgt>
 800b3a0:	2800      	cmp	r0, #0
 800b3a2:	d173      	bne.n	800b48c <_dtoa_r+0x6c4>
 800b3a4:	4652      	mov	r2, sl
 800b3a6:	465b      	mov	r3, fp
 800b3a8:	4913      	ldr	r1, [pc, #76]	; (800b3f8 <_dtoa_r+0x630>)
 800b3aa:	2000      	movs	r0, #0
 800b3ac:	f7f4 ff84 	bl	80002b8 <__aeabi_dsub>
 800b3b0:	4602      	mov	r2, r0
 800b3b2:	460b      	mov	r3, r1
 800b3b4:	4640      	mov	r0, r8
 800b3b6:	4649      	mov	r1, r9
 800b3b8:	f7f5 fba8 	bl	8000b0c <__aeabi_dcmplt>
 800b3bc:	2800      	cmp	r0, #0
 800b3be:	f43f af35 	beq.w	800b22c <_dtoa_r+0x464>
 800b3c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b3c4:	1e6b      	subs	r3, r5, #1
 800b3c6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b3c8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b3cc:	2b30      	cmp	r3, #48	; 0x30
 800b3ce:	d0f8      	beq.n	800b3c2 <_dtoa_r+0x5fa>
 800b3d0:	9700      	str	r7, [sp, #0]
 800b3d2:	e049      	b.n	800b468 <_dtoa_r+0x6a0>
 800b3d4:	4b05      	ldr	r3, [pc, #20]	; (800b3ec <_dtoa_r+0x624>)
 800b3d6:	f7f5 f927 	bl	8000628 <__aeabi_dmul>
 800b3da:	4680      	mov	r8, r0
 800b3dc:	4689      	mov	r9, r1
 800b3de:	e7bd      	b.n	800b35c <_dtoa_r+0x594>
 800b3e0:	0800dd70 	.word	0x0800dd70
 800b3e4:	0800dd48 	.word	0x0800dd48
 800b3e8:	3ff00000 	.word	0x3ff00000
 800b3ec:	40240000 	.word	0x40240000
 800b3f0:	401c0000 	.word	0x401c0000
 800b3f4:	40140000 	.word	0x40140000
 800b3f8:	3fe00000 	.word	0x3fe00000
 800b3fc:	9d01      	ldr	r5, [sp, #4]
 800b3fe:	4656      	mov	r6, sl
 800b400:	465f      	mov	r7, fp
 800b402:	4642      	mov	r2, r8
 800b404:	464b      	mov	r3, r9
 800b406:	4630      	mov	r0, r6
 800b408:	4639      	mov	r1, r7
 800b40a:	f7f5 fa37 	bl	800087c <__aeabi_ddiv>
 800b40e:	f7f5 fbbb 	bl	8000b88 <__aeabi_d2iz>
 800b412:	4682      	mov	sl, r0
 800b414:	f7f5 f89e 	bl	8000554 <__aeabi_i2d>
 800b418:	4642      	mov	r2, r8
 800b41a:	464b      	mov	r3, r9
 800b41c:	f7f5 f904 	bl	8000628 <__aeabi_dmul>
 800b420:	4602      	mov	r2, r0
 800b422:	460b      	mov	r3, r1
 800b424:	4630      	mov	r0, r6
 800b426:	4639      	mov	r1, r7
 800b428:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b42c:	f7f4 ff44 	bl	80002b8 <__aeabi_dsub>
 800b430:	f805 6b01 	strb.w	r6, [r5], #1
 800b434:	9e01      	ldr	r6, [sp, #4]
 800b436:	9f03      	ldr	r7, [sp, #12]
 800b438:	1bae      	subs	r6, r5, r6
 800b43a:	42b7      	cmp	r7, r6
 800b43c:	4602      	mov	r2, r0
 800b43e:	460b      	mov	r3, r1
 800b440:	d135      	bne.n	800b4ae <_dtoa_r+0x6e6>
 800b442:	f7f4 ff3b 	bl	80002bc <__adddf3>
 800b446:	4642      	mov	r2, r8
 800b448:	464b      	mov	r3, r9
 800b44a:	4606      	mov	r6, r0
 800b44c:	460f      	mov	r7, r1
 800b44e:	f7f5 fb7b 	bl	8000b48 <__aeabi_dcmpgt>
 800b452:	b9d0      	cbnz	r0, 800b48a <_dtoa_r+0x6c2>
 800b454:	4642      	mov	r2, r8
 800b456:	464b      	mov	r3, r9
 800b458:	4630      	mov	r0, r6
 800b45a:	4639      	mov	r1, r7
 800b45c:	f7f5 fb4c 	bl	8000af8 <__aeabi_dcmpeq>
 800b460:	b110      	cbz	r0, 800b468 <_dtoa_r+0x6a0>
 800b462:	f01a 0f01 	tst.w	sl, #1
 800b466:	d110      	bne.n	800b48a <_dtoa_r+0x6c2>
 800b468:	4620      	mov	r0, r4
 800b46a:	ee18 1a10 	vmov	r1, s16
 800b46e:	f000 fd17 	bl	800bea0 <_Bfree>
 800b472:	2300      	movs	r3, #0
 800b474:	9800      	ldr	r0, [sp, #0]
 800b476:	702b      	strb	r3, [r5, #0]
 800b478:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b47a:	3001      	adds	r0, #1
 800b47c:	6018      	str	r0, [r3, #0]
 800b47e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b480:	2b00      	cmp	r3, #0
 800b482:	f43f acf1 	beq.w	800ae68 <_dtoa_r+0xa0>
 800b486:	601d      	str	r5, [r3, #0]
 800b488:	e4ee      	b.n	800ae68 <_dtoa_r+0xa0>
 800b48a:	9f00      	ldr	r7, [sp, #0]
 800b48c:	462b      	mov	r3, r5
 800b48e:	461d      	mov	r5, r3
 800b490:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b494:	2a39      	cmp	r2, #57	; 0x39
 800b496:	d106      	bne.n	800b4a6 <_dtoa_r+0x6de>
 800b498:	9a01      	ldr	r2, [sp, #4]
 800b49a:	429a      	cmp	r2, r3
 800b49c:	d1f7      	bne.n	800b48e <_dtoa_r+0x6c6>
 800b49e:	9901      	ldr	r1, [sp, #4]
 800b4a0:	2230      	movs	r2, #48	; 0x30
 800b4a2:	3701      	adds	r7, #1
 800b4a4:	700a      	strb	r2, [r1, #0]
 800b4a6:	781a      	ldrb	r2, [r3, #0]
 800b4a8:	3201      	adds	r2, #1
 800b4aa:	701a      	strb	r2, [r3, #0]
 800b4ac:	e790      	b.n	800b3d0 <_dtoa_r+0x608>
 800b4ae:	4ba6      	ldr	r3, [pc, #664]	; (800b748 <_dtoa_r+0x980>)
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	f7f5 f8b9 	bl	8000628 <__aeabi_dmul>
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	4606      	mov	r6, r0
 800b4bc:	460f      	mov	r7, r1
 800b4be:	f7f5 fb1b 	bl	8000af8 <__aeabi_dcmpeq>
 800b4c2:	2800      	cmp	r0, #0
 800b4c4:	d09d      	beq.n	800b402 <_dtoa_r+0x63a>
 800b4c6:	e7cf      	b.n	800b468 <_dtoa_r+0x6a0>
 800b4c8:	9a08      	ldr	r2, [sp, #32]
 800b4ca:	2a00      	cmp	r2, #0
 800b4cc:	f000 80d7 	beq.w	800b67e <_dtoa_r+0x8b6>
 800b4d0:	9a06      	ldr	r2, [sp, #24]
 800b4d2:	2a01      	cmp	r2, #1
 800b4d4:	f300 80ba 	bgt.w	800b64c <_dtoa_r+0x884>
 800b4d8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b4da:	2a00      	cmp	r2, #0
 800b4dc:	f000 80b2 	beq.w	800b644 <_dtoa_r+0x87c>
 800b4e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b4e4:	9e07      	ldr	r6, [sp, #28]
 800b4e6:	9d04      	ldr	r5, [sp, #16]
 800b4e8:	9a04      	ldr	r2, [sp, #16]
 800b4ea:	441a      	add	r2, r3
 800b4ec:	9204      	str	r2, [sp, #16]
 800b4ee:	9a05      	ldr	r2, [sp, #20]
 800b4f0:	2101      	movs	r1, #1
 800b4f2:	441a      	add	r2, r3
 800b4f4:	4620      	mov	r0, r4
 800b4f6:	9205      	str	r2, [sp, #20]
 800b4f8:	f000 fd8a 	bl	800c010 <__i2b>
 800b4fc:	4607      	mov	r7, r0
 800b4fe:	2d00      	cmp	r5, #0
 800b500:	dd0c      	ble.n	800b51c <_dtoa_r+0x754>
 800b502:	9b05      	ldr	r3, [sp, #20]
 800b504:	2b00      	cmp	r3, #0
 800b506:	dd09      	ble.n	800b51c <_dtoa_r+0x754>
 800b508:	42ab      	cmp	r3, r5
 800b50a:	9a04      	ldr	r2, [sp, #16]
 800b50c:	bfa8      	it	ge
 800b50e:	462b      	movge	r3, r5
 800b510:	1ad2      	subs	r2, r2, r3
 800b512:	9204      	str	r2, [sp, #16]
 800b514:	9a05      	ldr	r2, [sp, #20]
 800b516:	1aed      	subs	r5, r5, r3
 800b518:	1ad3      	subs	r3, r2, r3
 800b51a:	9305      	str	r3, [sp, #20]
 800b51c:	9b07      	ldr	r3, [sp, #28]
 800b51e:	b31b      	cbz	r3, 800b568 <_dtoa_r+0x7a0>
 800b520:	9b08      	ldr	r3, [sp, #32]
 800b522:	2b00      	cmp	r3, #0
 800b524:	f000 80af 	beq.w	800b686 <_dtoa_r+0x8be>
 800b528:	2e00      	cmp	r6, #0
 800b52a:	dd13      	ble.n	800b554 <_dtoa_r+0x78c>
 800b52c:	4639      	mov	r1, r7
 800b52e:	4632      	mov	r2, r6
 800b530:	4620      	mov	r0, r4
 800b532:	f000 fe2d 	bl	800c190 <__pow5mult>
 800b536:	ee18 2a10 	vmov	r2, s16
 800b53a:	4601      	mov	r1, r0
 800b53c:	4607      	mov	r7, r0
 800b53e:	4620      	mov	r0, r4
 800b540:	f000 fd7c 	bl	800c03c <__multiply>
 800b544:	ee18 1a10 	vmov	r1, s16
 800b548:	4680      	mov	r8, r0
 800b54a:	4620      	mov	r0, r4
 800b54c:	f000 fca8 	bl	800bea0 <_Bfree>
 800b550:	ee08 8a10 	vmov	s16, r8
 800b554:	9b07      	ldr	r3, [sp, #28]
 800b556:	1b9a      	subs	r2, r3, r6
 800b558:	d006      	beq.n	800b568 <_dtoa_r+0x7a0>
 800b55a:	ee18 1a10 	vmov	r1, s16
 800b55e:	4620      	mov	r0, r4
 800b560:	f000 fe16 	bl	800c190 <__pow5mult>
 800b564:	ee08 0a10 	vmov	s16, r0
 800b568:	2101      	movs	r1, #1
 800b56a:	4620      	mov	r0, r4
 800b56c:	f000 fd50 	bl	800c010 <__i2b>
 800b570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b572:	2b00      	cmp	r3, #0
 800b574:	4606      	mov	r6, r0
 800b576:	f340 8088 	ble.w	800b68a <_dtoa_r+0x8c2>
 800b57a:	461a      	mov	r2, r3
 800b57c:	4601      	mov	r1, r0
 800b57e:	4620      	mov	r0, r4
 800b580:	f000 fe06 	bl	800c190 <__pow5mult>
 800b584:	9b06      	ldr	r3, [sp, #24]
 800b586:	2b01      	cmp	r3, #1
 800b588:	4606      	mov	r6, r0
 800b58a:	f340 8081 	ble.w	800b690 <_dtoa_r+0x8c8>
 800b58e:	f04f 0800 	mov.w	r8, #0
 800b592:	6933      	ldr	r3, [r6, #16]
 800b594:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b598:	6918      	ldr	r0, [r3, #16]
 800b59a:	f000 fce9 	bl	800bf70 <__hi0bits>
 800b59e:	f1c0 0020 	rsb	r0, r0, #32
 800b5a2:	9b05      	ldr	r3, [sp, #20]
 800b5a4:	4418      	add	r0, r3
 800b5a6:	f010 001f 	ands.w	r0, r0, #31
 800b5aa:	f000 8092 	beq.w	800b6d2 <_dtoa_r+0x90a>
 800b5ae:	f1c0 0320 	rsb	r3, r0, #32
 800b5b2:	2b04      	cmp	r3, #4
 800b5b4:	f340 808a 	ble.w	800b6cc <_dtoa_r+0x904>
 800b5b8:	f1c0 001c 	rsb	r0, r0, #28
 800b5bc:	9b04      	ldr	r3, [sp, #16]
 800b5be:	4403      	add	r3, r0
 800b5c0:	9304      	str	r3, [sp, #16]
 800b5c2:	9b05      	ldr	r3, [sp, #20]
 800b5c4:	4403      	add	r3, r0
 800b5c6:	4405      	add	r5, r0
 800b5c8:	9305      	str	r3, [sp, #20]
 800b5ca:	9b04      	ldr	r3, [sp, #16]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	dd07      	ble.n	800b5e0 <_dtoa_r+0x818>
 800b5d0:	ee18 1a10 	vmov	r1, s16
 800b5d4:	461a      	mov	r2, r3
 800b5d6:	4620      	mov	r0, r4
 800b5d8:	f000 fe34 	bl	800c244 <__lshift>
 800b5dc:	ee08 0a10 	vmov	s16, r0
 800b5e0:	9b05      	ldr	r3, [sp, #20]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	dd05      	ble.n	800b5f2 <_dtoa_r+0x82a>
 800b5e6:	4631      	mov	r1, r6
 800b5e8:	461a      	mov	r2, r3
 800b5ea:	4620      	mov	r0, r4
 800b5ec:	f000 fe2a 	bl	800c244 <__lshift>
 800b5f0:	4606      	mov	r6, r0
 800b5f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d06e      	beq.n	800b6d6 <_dtoa_r+0x90e>
 800b5f8:	ee18 0a10 	vmov	r0, s16
 800b5fc:	4631      	mov	r1, r6
 800b5fe:	f000 fe91 	bl	800c324 <__mcmp>
 800b602:	2800      	cmp	r0, #0
 800b604:	da67      	bge.n	800b6d6 <_dtoa_r+0x90e>
 800b606:	9b00      	ldr	r3, [sp, #0]
 800b608:	3b01      	subs	r3, #1
 800b60a:	ee18 1a10 	vmov	r1, s16
 800b60e:	9300      	str	r3, [sp, #0]
 800b610:	220a      	movs	r2, #10
 800b612:	2300      	movs	r3, #0
 800b614:	4620      	mov	r0, r4
 800b616:	f000 fc65 	bl	800bee4 <__multadd>
 800b61a:	9b08      	ldr	r3, [sp, #32]
 800b61c:	ee08 0a10 	vmov	s16, r0
 800b620:	2b00      	cmp	r3, #0
 800b622:	f000 81b1 	beq.w	800b988 <_dtoa_r+0xbc0>
 800b626:	2300      	movs	r3, #0
 800b628:	4639      	mov	r1, r7
 800b62a:	220a      	movs	r2, #10
 800b62c:	4620      	mov	r0, r4
 800b62e:	f000 fc59 	bl	800bee4 <__multadd>
 800b632:	9b02      	ldr	r3, [sp, #8]
 800b634:	2b00      	cmp	r3, #0
 800b636:	4607      	mov	r7, r0
 800b638:	f300 808e 	bgt.w	800b758 <_dtoa_r+0x990>
 800b63c:	9b06      	ldr	r3, [sp, #24]
 800b63e:	2b02      	cmp	r3, #2
 800b640:	dc51      	bgt.n	800b6e6 <_dtoa_r+0x91e>
 800b642:	e089      	b.n	800b758 <_dtoa_r+0x990>
 800b644:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b646:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b64a:	e74b      	b.n	800b4e4 <_dtoa_r+0x71c>
 800b64c:	9b03      	ldr	r3, [sp, #12]
 800b64e:	1e5e      	subs	r6, r3, #1
 800b650:	9b07      	ldr	r3, [sp, #28]
 800b652:	42b3      	cmp	r3, r6
 800b654:	bfbf      	itttt	lt
 800b656:	9b07      	ldrlt	r3, [sp, #28]
 800b658:	9607      	strlt	r6, [sp, #28]
 800b65a:	1af2      	sublt	r2, r6, r3
 800b65c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b65e:	bfb6      	itet	lt
 800b660:	189b      	addlt	r3, r3, r2
 800b662:	1b9e      	subge	r6, r3, r6
 800b664:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b666:	9b03      	ldr	r3, [sp, #12]
 800b668:	bfb8      	it	lt
 800b66a:	2600      	movlt	r6, #0
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	bfb7      	itett	lt
 800b670:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b674:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b678:	1a9d      	sublt	r5, r3, r2
 800b67a:	2300      	movlt	r3, #0
 800b67c:	e734      	b.n	800b4e8 <_dtoa_r+0x720>
 800b67e:	9e07      	ldr	r6, [sp, #28]
 800b680:	9d04      	ldr	r5, [sp, #16]
 800b682:	9f08      	ldr	r7, [sp, #32]
 800b684:	e73b      	b.n	800b4fe <_dtoa_r+0x736>
 800b686:	9a07      	ldr	r2, [sp, #28]
 800b688:	e767      	b.n	800b55a <_dtoa_r+0x792>
 800b68a:	9b06      	ldr	r3, [sp, #24]
 800b68c:	2b01      	cmp	r3, #1
 800b68e:	dc18      	bgt.n	800b6c2 <_dtoa_r+0x8fa>
 800b690:	f1ba 0f00 	cmp.w	sl, #0
 800b694:	d115      	bne.n	800b6c2 <_dtoa_r+0x8fa>
 800b696:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b69a:	b993      	cbnz	r3, 800b6c2 <_dtoa_r+0x8fa>
 800b69c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b6a0:	0d1b      	lsrs	r3, r3, #20
 800b6a2:	051b      	lsls	r3, r3, #20
 800b6a4:	b183      	cbz	r3, 800b6c8 <_dtoa_r+0x900>
 800b6a6:	9b04      	ldr	r3, [sp, #16]
 800b6a8:	3301      	adds	r3, #1
 800b6aa:	9304      	str	r3, [sp, #16]
 800b6ac:	9b05      	ldr	r3, [sp, #20]
 800b6ae:	3301      	adds	r3, #1
 800b6b0:	9305      	str	r3, [sp, #20]
 800b6b2:	f04f 0801 	mov.w	r8, #1
 800b6b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	f47f af6a 	bne.w	800b592 <_dtoa_r+0x7ca>
 800b6be:	2001      	movs	r0, #1
 800b6c0:	e76f      	b.n	800b5a2 <_dtoa_r+0x7da>
 800b6c2:	f04f 0800 	mov.w	r8, #0
 800b6c6:	e7f6      	b.n	800b6b6 <_dtoa_r+0x8ee>
 800b6c8:	4698      	mov	r8, r3
 800b6ca:	e7f4      	b.n	800b6b6 <_dtoa_r+0x8ee>
 800b6cc:	f43f af7d 	beq.w	800b5ca <_dtoa_r+0x802>
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	301c      	adds	r0, #28
 800b6d4:	e772      	b.n	800b5bc <_dtoa_r+0x7f4>
 800b6d6:	9b03      	ldr	r3, [sp, #12]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	dc37      	bgt.n	800b74c <_dtoa_r+0x984>
 800b6dc:	9b06      	ldr	r3, [sp, #24]
 800b6de:	2b02      	cmp	r3, #2
 800b6e0:	dd34      	ble.n	800b74c <_dtoa_r+0x984>
 800b6e2:	9b03      	ldr	r3, [sp, #12]
 800b6e4:	9302      	str	r3, [sp, #8]
 800b6e6:	9b02      	ldr	r3, [sp, #8]
 800b6e8:	b96b      	cbnz	r3, 800b706 <_dtoa_r+0x93e>
 800b6ea:	4631      	mov	r1, r6
 800b6ec:	2205      	movs	r2, #5
 800b6ee:	4620      	mov	r0, r4
 800b6f0:	f000 fbf8 	bl	800bee4 <__multadd>
 800b6f4:	4601      	mov	r1, r0
 800b6f6:	4606      	mov	r6, r0
 800b6f8:	ee18 0a10 	vmov	r0, s16
 800b6fc:	f000 fe12 	bl	800c324 <__mcmp>
 800b700:	2800      	cmp	r0, #0
 800b702:	f73f adbb 	bgt.w	800b27c <_dtoa_r+0x4b4>
 800b706:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b708:	9d01      	ldr	r5, [sp, #4]
 800b70a:	43db      	mvns	r3, r3
 800b70c:	9300      	str	r3, [sp, #0]
 800b70e:	f04f 0800 	mov.w	r8, #0
 800b712:	4631      	mov	r1, r6
 800b714:	4620      	mov	r0, r4
 800b716:	f000 fbc3 	bl	800bea0 <_Bfree>
 800b71a:	2f00      	cmp	r7, #0
 800b71c:	f43f aea4 	beq.w	800b468 <_dtoa_r+0x6a0>
 800b720:	f1b8 0f00 	cmp.w	r8, #0
 800b724:	d005      	beq.n	800b732 <_dtoa_r+0x96a>
 800b726:	45b8      	cmp	r8, r7
 800b728:	d003      	beq.n	800b732 <_dtoa_r+0x96a>
 800b72a:	4641      	mov	r1, r8
 800b72c:	4620      	mov	r0, r4
 800b72e:	f000 fbb7 	bl	800bea0 <_Bfree>
 800b732:	4639      	mov	r1, r7
 800b734:	4620      	mov	r0, r4
 800b736:	f000 fbb3 	bl	800bea0 <_Bfree>
 800b73a:	e695      	b.n	800b468 <_dtoa_r+0x6a0>
 800b73c:	2600      	movs	r6, #0
 800b73e:	4637      	mov	r7, r6
 800b740:	e7e1      	b.n	800b706 <_dtoa_r+0x93e>
 800b742:	9700      	str	r7, [sp, #0]
 800b744:	4637      	mov	r7, r6
 800b746:	e599      	b.n	800b27c <_dtoa_r+0x4b4>
 800b748:	40240000 	.word	0x40240000
 800b74c:	9b08      	ldr	r3, [sp, #32]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	f000 80ca 	beq.w	800b8e8 <_dtoa_r+0xb20>
 800b754:	9b03      	ldr	r3, [sp, #12]
 800b756:	9302      	str	r3, [sp, #8]
 800b758:	2d00      	cmp	r5, #0
 800b75a:	dd05      	ble.n	800b768 <_dtoa_r+0x9a0>
 800b75c:	4639      	mov	r1, r7
 800b75e:	462a      	mov	r2, r5
 800b760:	4620      	mov	r0, r4
 800b762:	f000 fd6f 	bl	800c244 <__lshift>
 800b766:	4607      	mov	r7, r0
 800b768:	f1b8 0f00 	cmp.w	r8, #0
 800b76c:	d05b      	beq.n	800b826 <_dtoa_r+0xa5e>
 800b76e:	6879      	ldr	r1, [r7, #4]
 800b770:	4620      	mov	r0, r4
 800b772:	f000 fb55 	bl	800be20 <_Balloc>
 800b776:	4605      	mov	r5, r0
 800b778:	b928      	cbnz	r0, 800b786 <_dtoa_r+0x9be>
 800b77a:	4b87      	ldr	r3, [pc, #540]	; (800b998 <_dtoa_r+0xbd0>)
 800b77c:	4602      	mov	r2, r0
 800b77e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b782:	f7ff bb3b 	b.w	800adfc <_dtoa_r+0x34>
 800b786:	693a      	ldr	r2, [r7, #16]
 800b788:	3202      	adds	r2, #2
 800b78a:	0092      	lsls	r2, r2, #2
 800b78c:	f107 010c 	add.w	r1, r7, #12
 800b790:	300c      	adds	r0, #12
 800b792:	f000 fb2b 	bl	800bdec <memcpy>
 800b796:	2201      	movs	r2, #1
 800b798:	4629      	mov	r1, r5
 800b79a:	4620      	mov	r0, r4
 800b79c:	f000 fd52 	bl	800c244 <__lshift>
 800b7a0:	9b01      	ldr	r3, [sp, #4]
 800b7a2:	f103 0901 	add.w	r9, r3, #1
 800b7a6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b7aa:	4413      	add	r3, r2
 800b7ac:	9305      	str	r3, [sp, #20]
 800b7ae:	f00a 0301 	and.w	r3, sl, #1
 800b7b2:	46b8      	mov	r8, r7
 800b7b4:	9304      	str	r3, [sp, #16]
 800b7b6:	4607      	mov	r7, r0
 800b7b8:	4631      	mov	r1, r6
 800b7ba:	ee18 0a10 	vmov	r0, s16
 800b7be:	f7ff fa75 	bl	800acac <quorem>
 800b7c2:	4641      	mov	r1, r8
 800b7c4:	9002      	str	r0, [sp, #8]
 800b7c6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b7ca:	ee18 0a10 	vmov	r0, s16
 800b7ce:	f000 fda9 	bl	800c324 <__mcmp>
 800b7d2:	463a      	mov	r2, r7
 800b7d4:	9003      	str	r0, [sp, #12]
 800b7d6:	4631      	mov	r1, r6
 800b7d8:	4620      	mov	r0, r4
 800b7da:	f000 fdbf 	bl	800c35c <__mdiff>
 800b7de:	68c2      	ldr	r2, [r0, #12]
 800b7e0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800b7e4:	4605      	mov	r5, r0
 800b7e6:	bb02      	cbnz	r2, 800b82a <_dtoa_r+0xa62>
 800b7e8:	4601      	mov	r1, r0
 800b7ea:	ee18 0a10 	vmov	r0, s16
 800b7ee:	f000 fd99 	bl	800c324 <__mcmp>
 800b7f2:	4602      	mov	r2, r0
 800b7f4:	4629      	mov	r1, r5
 800b7f6:	4620      	mov	r0, r4
 800b7f8:	9207      	str	r2, [sp, #28]
 800b7fa:	f000 fb51 	bl	800bea0 <_Bfree>
 800b7fe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b802:	ea43 0102 	orr.w	r1, r3, r2
 800b806:	9b04      	ldr	r3, [sp, #16]
 800b808:	430b      	orrs	r3, r1
 800b80a:	464d      	mov	r5, r9
 800b80c:	d10f      	bne.n	800b82e <_dtoa_r+0xa66>
 800b80e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b812:	d02a      	beq.n	800b86a <_dtoa_r+0xaa2>
 800b814:	9b03      	ldr	r3, [sp, #12]
 800b816:	2b00      	cmp	r3, #0
 800b818:	dd02      	ble.n	800b820 <_dtoa_r+0xa58>
 800b81a:	9b02      	ldr	r3, [sp, #8]
 800b81c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b820:	f88b a000 	strb.w	sl, [fp]
 800b824:	e775      	b.n	800b712 <_dtoa_r+0x94a>
 800b826:	4638      	mov	r0, r7
 800b828:	e7ba      	b.n	800b7a0 <_dtoa_r+0x9d8>
 800b82a:	2201      	movs	r2, #1
 800b82c:	e7e2      	b.n	800b7f4 <_dtoa_r+0xa2c>
 800b82e:	9b03      	ldr	r3, [sp, #12]
 800b830:	2b00      	cmp	r3, #0
 800b832:	db04      	blt.n	800b83e <_dtoa_r+0xa76>
 800b834:	9906      	ldr	r1, [sp, #24]
 800b836:	430b      	orrs	r3, r1
 800b838:	9904      	ldr	r1, [sp, #16]
 800b83a:	430b      	orrs	r3, r1
 800b83c:	d122      	bne.n	800b884 <_dtoa_r+0xabc>
 800b83e:	2a00      	cmp	r2, #0
 800b840:	ddee      	ble.n	800b820 <_dtoa_r+0xa58>
 800b842:	ee18 1a10 	vmov	r1, s16
 800b846:	2201      	movs	r2, #1
 800b848:	4620      	mov	r0, r4
 800b84a:	f000 fcfb 	bl	800c244 <__lshift>
 800b84e:	4631      	mov	r1, r6
 800b850:	ee08 0a10 	vmov	s16, r0
 800b854:	f000 fd66 	bl	800c324 <__mcmp>
 800b858:	2800      	cmp	r0, #0
 800b85a:	dc03      	bgt.n	800b864 <_dtoa_r+0xa9c>
 800b85c:	d1e0      	bne.n	800b820 <_dtoa_r+0xa58>
 800b85e:	f01a 0f01 	tst.w	sl, #1
 800b862:	d0dd      	beq.n	800b820 <_dtoa_r+0xa58>
 800b864:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b868:	d1d7      	bne.n	800b81a <_dtoa_r+0xa52>
 800b86a:	2339      	movs	r3, #57	; 0x39
 800b86c:	f88b 3000 	strb.w	r3, [fp]
 800b870:	462b      	mov	r3, r5
 800b872:	461d      	mov	r5, r3
 800b874:	3b01      	subs	r3, #1
 800b876:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b87a:	2a39      	cmp	r2, #57	; 0x39
 800b87c:	d071      	beq.n	800b962 <_dtoa_r+0xb9a>
 800b87e:	3201      	adds	r2, #1
 800b880:	701a      	strb	r2, [r3, #0]
 800b882:	e746      	b.n	800b712 <_dtoa_r+0x94a>
 800b884:	2a00      	cmp	r2, #0
 800b886:	dd07      	ble.n	800b898 <_dtoa_r+0xad0>
 800b888:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b88c:	d0ed      	beq.n	800b86a <_dtoa_r+0xaa2>
 800b88e:	f10a 0301 	add.w	r3, sl, #1
 800b892:	f88b 3000 	strb.w	r3, [fp]
 800b896:	e73c      	b.n	800b712 <_dtoa_r+0x94a>
 800b898:	9b05      	ldr	r3, [sp, #20]
 800b89a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b89e:	4599      	cmp	r9, r3
 800b8a0:	d047      	beq.n	800b932 <_dtoa_r+0xb6a>
 800b8a2:	ee18 1a10 	vmov	r1, s16
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	220a      	movs	r2, #10
 800b8aa:	4620      	mov	r0, r4
 800b8ac:	f000 fb1a 	bl	800bee4 <__multadd>
 800b8b0:	45b8      	cmp	r8, r7
 800b8b2:	ee08 0a10 	vmov	s16, r0
 800b8b6:	f04f 0300 	mov.w	r3, #0
 800b8ba:	f04f 020a 	mov.w	r2, #10
 800b8be:	4641      	mov	r1, r8
 800b8c0:	4620      	mov	r0, r4
 800b8c2:	d106      	bne.n	800b8d2 <_dtoa_r+0xb0a>
 800b8c4:	f000 fb0e 	bl	800bee4 <__multadd>
 800b8c8:	4680      	mov	r8, r0
 800b8ca:	4607      	mov	r7, r0
 800b8cc:	f109 0901 	add.w	r9, r9, #1
 800b8d0:	e772      	b.n	800b7b8 <_dtoa_r+0x9f0>
 800b8d2:	f000 fb07 	bl	800bee4 <__multadd>
 800b8d6:	4639      	mov	r1, r7
 800b8d8:	4680      	mov	r8, r0
 800b8da:	2300      	movs	r3, #0
 800b8dc:	220a      	movs	r2, #10
 800b8de:	4620      	mov	r0, r4
 800b8e0:	f000 fb00 	bl	800bee4 <__multadd>
 800b8e4:	4607      	mov	r7, r0
 800b8e6:	e7f1      	b.n	800b8cc <_dtoa_r+0xb04>
 800b8e8:	9b03      	ldr	r3, [sp, #12]
 800b8ea:	9302      	str	r3, [sp, #8]
 800b8ec:	9d01      	ldr	r5, [sp, #4]
 800b8ee:	ee18 0a10 	vmov	r0, s16
 800b8f2:	4631      	mov	r1, r6
 800b8f4:	f7ff f9da 	bl	800acac <quorem>
 800b8f8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b8fc:	9b01      	ldr	r3, [sp, #4]
 800b8fe:	f805 ab01 	strb.w	sl, [r5], #1
 800b902:	1aea      	subs	r2, r5, r3
 800b904:	9b02      	ldr	r3, [sp, #8]
 800b906:	4293      	cmp	r3, r2
 800b908:	dd09      	ble.n	800b91e <_dtoa_r+0xb56>
 800b90a:	ee18 1a10 	vmov	r1, s16
 800b90e:	2300      	movs	r3, #0
 800b910:	220a      	movs	r2, #10
 800b912:	4620      	mov	r0, r4
 800b914:	f000 fae6 	bl	800bee4 <__multadd>
 800b918:	ee08 0a10 	vmov	s16, r0
 800b91c:	e7e7      	b.n	800b8ee <_dtoa_r+0xb26>
 800b91e:	9b02      	ldr	r3, [sp, #8]
 800b920:	2b00      	cmp	r3, #0
 800b922:	bfc8      	it	gt
 800b924:	461d      	movgt	r5, r3
 800b926:	9b01      	ldr	r3, [sp, #4]
 800b928:	bfd8      	it	le
 800b92a:	2501      	movle	r5, #1
 800b92c:	441d      	add	r5, r3
 800b92e:	f04f 0800 	mov.w	r8, #0
 800b932:	ee18 1a10 	vmov	r1, s16
 800b936:	2201      	movs	r2, #1
 800b938:	4620      	mov	r0, r4
 800b93a:	f000 fc83 	bl	800c244 <__lshift>
 800b93e:	4631      	mov	r1, r6
 800b940:	ee08 0a10 	vmov	s16, r0
 800b944:	f000 fcee 	bl	800c324 <__mcmp>
 800b948:	2800      	cmp	r0, #0
 800b94a:	dc91      	bgt.n	800b870 <_dtoa_r+0xaa8>
 800b94c:	d102      	bne.n	800b954 <_dtoa_r+0xb8c>
 800b94e:	f01a 0f01 	tst.w	sl, #1
 800b952:	d18d      	bne.n	800b870 <_dtoa_r+0xaa8>
 800b954:	462b      	mov	r3, r5
 800b956:	461d      	mov	r5, r3
 800b958:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b95c:	2a30      	cmp	r2, #48	; 0x30
 800b95e:	d0fa      	beq.n	800b956 <_dtoa_r+0xb8e>
 800b960:	e6d7      	b.n	800b712 <_dtoa_r+0x94a>
 800b962:	9a01      	ldr	r2, [sp, #4]
 800b964:	429a      	cmp	r2, r3
 800b966:	d184      	bne.n	800b872 <_dtoa_r+0xaaa>
 800b968:	9b00      	ldr	r3, [sp, #0]
 800b96a:	3301      	adds	r3, #1
 800b96c:	9300      	str	r3, [sp, #0]
 800b96e:	2331      	movs	r3, #49	; 0x31
 800b970:	7013      	strb	r3, [r2, #0]
 800b972:	e6ce      	b.n	800b712 <_dtoa_r+0x94a>
 800b974:	4b09      	ldr	r3, [pc, #36]	; (800b99c <_dtoa_r+0xbd4>)
 800b976:	f7ff ba95 	b.w	800aea4 <_dtoa_r+0xdc>
 800b97a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	f47f aa6e 	bne.w	800ae5e <_dtoa_r+0x96>
 800b982:	4b07      	ldr	r3, [pc, #28]	; (800b9a0 <_dtoa_r+0xbd8>)
 800b984:	f7ff ba8e 	b.w	800aea4 <_dtoa_r+0xdc>
 800b988:	9b02      	ldr	r3, [sp, #8]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	dcae      	bgt.n	800b8ec <_dtoa_r+0xb24>
 800b98e:	9b06      	ldr	r3, [sp, #24]
 800b990:	2b02      	cmp	r3, #2
 800b992:	f73f aea8 	bgt.w	800b6e6 <_dtoa_r+0x91e>
 800b996:	e7a9      	b.n	800b8ec <_dtoa_r+0xb24>
 800b998:	0800dc77 	.word	0x0800dc77
 800b99c:	0800dbd4 	.word	0x0800dbd4
 800b9a0:	0800dbf8 	.word	0x0800dbf8

0800b9a4 <__sflush_r>:
 800b9a4:	898a      	ldrh	r2, [r1, #12]
 800b9a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9aa:	4605      	mov	r5, r0
 800b9ac:	0710      	lsls	r0, r2, #28
 800b9ae:	460c      	mov	r4, r1
 800b9b0:	d458      	bmi.n	800ba64 <__sflush_r+0xc0>
 800b9b2:	684b      	ldr	r3, [r1, #4]
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	dc05      	bgt.n	800b9c4 <__sflush_r+0x20>
 800b9b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	dc02      	bgt.n	800b9c4 <__sflush_r+0x20>
 800b9be:	2000      	movs	r0, #0
 800b9c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b9c6:	2e00      	cmp	r6, #0
 800b9c8:	d0f9      	beq.n	800b9be <__sflush_r+0x1a>
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b9d0:	682f      	ldr	r7, [r5, #0]
 800b9d2:	602b      	str	r3, [r5, #0]
 800b9d4:	d032      	beq.n	800ba3c <__sflush_r+0x98>
 800b9d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b9d8:	89a3      	ldrh	r3, [r4, #12]
 800b9da:	075a      	lsls	r2, r3, #29
 800b9dc:	d505      	bpl.n	800b9ea <__sflush_r+0x46>
 800b9de:	6863      	ldr	r3, [r4, #4]
 800b9e0:	1ac0      	subs	r0, r0, r3
 800b9e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b9e4:	b10b      	cbz	r3, 800b9ea <__sflush_r+0x46>
 800b9e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b9e8:	1ac0      	subs	r0, r0, r3
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	4602      	mov	r2, r0
 800b9ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b9f0:	6a21      	ldr	r1, [r4, #32]
 800b9f2:	4628      	mov	r0, r5
 800b9f4:	47b0      	blx	r6
 800b9f6:	1c43      	adds	r3, r0, #1
 800b9f8:	89a3      	ldrh	r3, [r4, #12]
 800b9fa:	d106      	bne.n	800ba0a <__sflush_r+0x66>
 800b9fc:	6829      	ldr	r1, [r5, #0]
 800b9fe:	291d      	cmp	r1, #29
 800ba00:	d82c      	bhi.n	800ba5c <__sflush_r+0xb8>
 800ba02:	4a2a      	ldr	r2, [pc, #168]	; (800baac <__sflush_r+0x108>)
 800ba04:	40ca      	lsrs	r2, r1
 800ba06:	07d6      	lsls	r6, r2, #31
 800ba08:	d528      	bpl.n	800ba5c <__sflush_r+0xb8>
 800ba0a:	2200      	movs	r2, #0
 800ba0c:	6062      	str	r2, [r4, #4]
 800ba0e:	04d9      	lsls	r1, r3, #19
 800ba10:	6922      	ldr	r2, [r4, #16]
 800ba12:	6022      	str	r2, [r4, #0]
 800ba14:	d504      	bpl.n	800ba20 <__sflush_r+0x7c>
 800ba16:	1c42      	adds	r2, r0, #1
 800ba18:	d101      	bne.n	800ba1e <__sflush_r+0x7a>
 800ba1a:	682b      	ldr	r3, [r5, #0]
 800ba1c:	b903      	cbnz	r3, 800ba20 <__sflush_r+0x7c>
 800ba1e:	6560      	str	r0, [r4, #84]	; 0x54
 800ba20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba22:	602f      	str	r7, [r5, #0]
 800ba24:	2900      	cmp	r1, #0
 800ba26:	d0ca      	beq.n	800b9be <__sflush_r+0x1a>
 800ba28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba2c:	4299      	cmp	r1, r3
 800ba2e:	d002      	beq.n	800ba36 <__sflush_r+0x92>
 800ba30:	4628      	mov	r0, r5
 800ba32:	f7fe fa5f 	bl	8009ef4 <_free_r>
 800ba36:	2000      	movs	r0, #0
 800ba38:	6360      	str	r0, [r4, #52]	; 0x34
 800ba3a:	e7c1      	b.n	800b9c0 <__sflush_r+0x1c>
 800ba3c:	6a21      	ldr	r1, [r4, #32]
 800ba3e:	2301      	movs	r3, #1
 800ba40:	4628      	mov	r0, r5
 800ba42:	47b0      	blx	r6
 800ba44:	1c41      	adds	r1, r0, #1
 800ba46:	d1c7      	bne.n	800b9d8 <__sflush_r+0x34>
 800ba48:	682b      	ldr	r3, [r5, #0]
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d0c4      	beq.n	800b9d8 <__sflush_r+0x34>
 800ba4e:	2b1d      	cmp	r3, #29
 800ba50:	d001      	beq.n	800ba56 <__sflush_r+0xb2>
 800ba52:	2b16      	cmp	r3, #22
 800ba54:	d101      	bne.n	800ba5a <__sflush_r+0xb6>
 800ba56:	602f      	str	r7, [r5, #0]
 800ba58:	e7b1      	b.n	800b9be <__sflush_r+0x1a>
 800ba5a:	89a3      	ldrh	r3, [r4, #12]
 800ba5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba60:	81a3      	strh	r3, [r4, #12]
 800ba62:	e7ad      	b.n	800b9c0 <__sflush_r+0x1c>
 800ba64:	690f      	ldr	r7, [r1, #16]
 800ba66:	2f00      	cmp	r7, #0
 800ba68:	d0a9      	beq.n	800b9be <__sflush_r+0x1a>
 800ba6a:	0793      	lsls	r3, r2, #30
 800ba6c:	680e      	ldr	r6, [r1, #0]
 800ba6e:	bf08      	it	eq
 800ba70:	694b      	ldreq	r3, [r1, #20]
 800ba72:	600f      	str	r7, [r1, #0]
 800ba74:	bf18      	it	ne
 800ba76:	2300      	movne	r3, #0
 800ba78:	eba6 0807 	sub.w	r8, r6, r7
 800ba7c:	608b      	str	r3, [r1, #8]
 800ba7e:	f1b8 0f00 	cmp.w	r8, #0
 800ba82:	dd9c      	ble.n	800b9be <__sflush_r+0x1a>
 800ba84:	6a21      	ldr	r1, [r4, #32]
 800ba86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ba88:	4643      	mov	r3, r8
 800ba8a:	463a      	mov	r2, r7
 800ba8c:	4628      	mov	r0, r5
 800ba8e:	47b0      	blx	r6
 800ba90:	2800      	cmp	r0, #0
 800ba92:	dc06      	bgt.n	800baa2 <__sflush_r+0xfe>
 800ba94:	89a3      	ldrh	r3, [r4, #12]
 800ba96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba9a:	81a3      	strh	r3, [r4, #12]
 800ba9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800baa0:	e78e      	b.n	800b9c0 <__sflush_r+0x1c>
 800baa2:	4407      	add	r7, r0
 800baa4:	eba8 0800 	sub.w	r8, r8, r0
 800baa8:	e7e9      	b.n	800ba7e <__sflush_r+0xda>
 800baaa:	bf00      	nop
 800baac:	20400001 	.word	0x20400001

0800bab0 <_fflush_r>:
 800bab0:	b538      	push	{r3, r4, r5, lr}
 800bab2:	690b      	ldr	r3, [r1, #16]
 800bab4:	4605      	mov	r5, r0
 800bab6:	460c      	mov	r4, r1
 800bab8:	b913      	cbnz	r3, 800bac0 <_fflush_r+0x10>
 800baba:	2500      	movs	r5, #0
 800babc:	4628      	mov	r0, r5
 800babe:	bd38      	pop	{r3, r4, r5, pc}
 800bac0:	b118      	cbz	r0, 800baca <_fflush_r+0x1a>
 800bac2:	6983      	ldr	r3, [r0, #24]
 800bac4:	b90b      	cbnz	r3, 800baca <_fflush_r+0x1a>
 800bac6:	f000 f887 	bl	800bbd8 <__sinit>
 800baca:	4b14      	ldr	r3, [pc, #80]	; (800bb1c <_fflush_r+0x6c>)
 800bacc:	429c      	cmp	r4, r3
 800bace:	d11b      	bne.n	800bb08 <_fflush_r+0x58>
 800bad0:	686c      	ldr	r4, [r5, #4]
 800bad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d0ef      	beq.n	800baba <_fflush_r+0xa>
 800bada:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800badc:	07d0      	lsls	r0, r2, #31
 800bade:	d404      	bmi.n	800baea <_fflush_r+0x3a>
 800bae0:	0599      	lsls	r1, r3, #22
 800bae2:	d402      	bmi.n	800baea <_fflush_r+0x3a>
 800bae4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bae6:	f000 f91a 	bl	800bd1e <__retarget_lock_acquire_recursive>
 800baea:	4628      	mov	r0, r5
 800baec:	4621      	mov	r1, r4
 800baee:	f7ff ff59 	bl	800b9a4 <__sflush_r>
 800baf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800baf4:	07da      	lsls	r2, r3, #31
 800baf6:	4605      	mov	r5, r0
 800baf8:	d4e0      	bmi.n	800babc <_fflush_r+0xc>
 800bafa:	89a3      	ldrh	r3, [r4, #12]
 800bafc:	059b      	lsls	r3, r3, #22
 800bafe:	d4dd      	bmi.n	800babc <_fflush_r+0xc>
 800bb00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb02:	f000 f90d 	bl	800bd20 <__retarget_lock_release_recursive>
 800bb06:	e7d9      	b.n	800babc <_fflush_r+0xc>
 800bb08:	4b05      	ldr	r3, [pc, #20]	; (800bb20 <_fflush_r+0x70>)
 800bb0a:	429c      	cmp	r4, r3
 800bb0c:	d101      	bne.n	800bb12 <_fflush_r+0x62>
 800bb0e:	68ac      	ldr	r4, [r5, #8]
 800bb10:	e7df      	b.n	800bad2 <_fflush_r+0x22>
 800bb12:	4b04      	ldr	r3, [pc, #16]	; (800bb24 <_fflush_r+0x74>)
 800bb14:	429c      	cmp	r4, r3
 800bb16:	bf08      	it	eq
 800bb18:	68ec      	ldreq	r4, [r5, #12]
 800bb1a:	e7da      	b.n	800bad2 <_fflush_r+0x22>
 800bb1c:	0800dca8 	.word	0x0800dca8
 800bb20:	0800dcc8 	.word	0x0800dcc8
 800bb24:	0800dc88 	.word	0x0800dc88

0800bb28 <std>:
 800bb28:	2300      	movs	r3, #0
 800bb2a:	b510      	push	{r4, lr}
 800bb2c:	4604      	mov	r4, r0
 800bb2e:	e9c0 3300 	strd	r3, r3, [r0]
 800bb32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bb36:	6083      	str	r3, [r0, #8]
 800bb38:	8181      	strh	r1, [r0, #12]
 800bb3a:	6643      	str	r3, [r0, #100]	; 0x64
 800bb3c:	81c2      	strh	r2, [r0, #14]
 800bb3e:	6183      	str	r3, [r0, #24]
 800bb40:	4619      	mov	r1, r3
 800bb42:	2208      	movs	r2, #8
 800bb44:	305c      	adds	r0, #92	; 0x5c
 800bb46:	f7fe f9cd 	bl	8009ee4 <memset>
 800bb4a:	4b05      	ldr	r3, [pc, #20]	; (800bb60 <std+0x38>)
 800bb4c:	6263      	str	r3, [r4, #36]	; 0x24
 800bb4e:	4b05      	ldr	r3, [pc, #20]	; (800bb64 <std+0x3c>)
 800bb50:	62a3      	str	r3, [r4, #40]	; 0x28
 800bb52:	4b05      	ldr	r3, [pc, #20]	; (800bb68 <std+0x40>)
 800bb54:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bb56:	4b05      	ldr	r3, [pc, #20]	; (800bb6c <std+0x44>)
 800bb58:	6224      	str	r4, [r4, #32]
 800bb5a:	6323      	str	r3, [r4, #48]	; 0x30
 800bb5c:	bd10      	pop	{r4, pc}
 800bb5e:	bf00      	nop
 800bb60:	0800cac1 	.word	0x0800cac1
 800bb64:	0800cae3 	.word	0x0800cae3
 800bb68:	0800cb1b 	.word	0x0800cb1b
 800bb6c:	0800cb3f 	.word	0x0800cb3f

0800bb70 <_cleanup_r>:
 800bb70:	4901      	ldr	r1, [pc, #4]	; (800bb78 <_cleanup_r+0x8>)
 800bb72:	f000 b8af 	b.w	800bcd4 <_fwalk_reent>
 800bb76:	bf00      	nop
 800bb78:	0800bab1 	.word	0x0800bab1

0800bb7c <__sfmoreglue>:
 800bb7c:	b570      	push	{r4, r5, r6, lr}
 800bb7e:	2268      	movs	r2, #104	; 0x68
 800bb80:	1e4d      	subs	r5, r1, #1
 800bb82:	4355      	muls	r5, r2
 800bb84:	460e      	mov	r6, r1
 800bb86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bb8a:	f7fe fa1f 	bl	8009fcc <_malloc_r>
 800bb8e:	4604      	mov	r4, r0
 800bb90:	b140      	cbz	r0, 800bba4 <__sfmoreglue+0x28>
 800bb92:	2100      	movs	r1, #0
 800bb94:	e9c0 1600 	strd	r1, r6, [r0]
 800bb98:	300c      	adds	r0, #12
 800bb9a:	60a0      	str	r0, [r4, #8]
 800bb9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bba0:	f7fe f9a0 	bl	8009ee4 <memset>
 800bba4:	4620      	mov	r0, r4
 800bba6:	bd70      	pop	{r4, r5, r6, pc}

0800bba8 <__sfp_lock_acquire>:
 800bba8:	4801      	ldr	r0, [pc, #4]	; (800bbb0 <__sfp_lock_acquire+0x8>)
 800bbaa:	f000 b8b8 	b.w	800bd1e <__retarget_lock_acquire_recursive>
 800bbae:	bf00      	nop
 800bbb0:	20002529 	.word	0x20002529

0800bbb4 <__sfp_lock_release>:
 800bbb4:	4801      	ldr	r0, [pc, #4]	; (800bbbc <__sfp_lock_release+0x8>)
 800bbb6:	f000 b8b3 	b.w	800bd20 <__retarget_lock_release_recursive>
 800bbba:	bf00      	nop
 800bbbc:	20002529 	.word	0x20002529

0800bbc0 <__sinit_lock_acquire>:
 800bbc0:	4801      	ldr	r0, [pc, #4]	; (800bbc8 <__sinit_lock_acquire+0x8>)
 800bbc2:	f000 b8ac 	b.w	800bd1e <__retarget_lock_acquire_recursive>
 800bbc6:	bf00      	nop
 800bbc8:	2000252a 	.word	0x2000252a

0800bbcc <__sinit_lock_release>:
 800bbcc:	4801      	ldr	r0, [pc, #4]	; (800bbd4 <__sinit_lock_release+0x8>)
 800bbce:	f000 b8a7 	b.w	800bd20 <__retarget_lock_release_recursive>
 800bbd2:	bf00      	nop
 800bbd4:	2000252a 	.word	0x2000252a

0800bbd8 <__sinit>:
 800bbd8:	b510      	push	{r4, lr}
 800bbda:	4604      	mov	r4, r0
 800bbdc:	f7ff fff0 	bl	800bbc0 <__sinit_lock_acquire>
 800bbe0:	69a3      	ldr	r3, [r4, #24]
 800bbe2:	b11b      	cbz	r3, 800bbec <__sinit+0x14>
 800bbe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbe8:	f7ff bff0 	b.w	800bbcc <__sinit_lock_release>
 800bbec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bbf0:	6523      	str	r3, [r4, #80]	; 0x50
 800bbf2:	4b13      	ldr	r3, [pc, #76]	; (800bc40 <__sinit+0x68>)
 800bbf4:	4a13      	ldr	r2, [pc, #76]	; (800bc44 <__sinit+0x6c>)
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	62a2      	str	r2, [r4, #40]	; 0x28
 800bbfa:	42a3      	cmp	r3, r4
 800bbfc:	bf04      	itt	eq
 800bbfe:	2301      	moveq	r3, #1
 800bc00:	61a3      	streq	r3, [r4, #24]
 800bc02:	4620      	mov	r0, r4
 800bc04:	f000 f820 	bl	800bc48 <__sfp>
 800bc08:	6060      	str	r0, [r4, #4]
 800bc0a:	4620      	mov	r0, r4
 800bc0c:	f000 f81c 	bl	800bc48 <__sfp>
 800bc10:	60a0      	str	r0, [r4, #8]
 800bc12:	4620      	mov	r0, r4
 800bc14:	f000 f818 	bl	800bc48 <__sfp>
 800bc18:	2200      	movs	r2, #0
 800bc1a:	60e0      	str	r0, [r4, #12]
 800bc1c:	2104      	movs	r1, #4
 800bc1e:	6860      	ldr	r0, [r4, #4]
 800bc20:	f7ff ff82 	bl	800bb28 <std>
 800bc24:	68a0      	ldr	r0, [r4, #8]
 800bc26:	2201      	movs	r2, #1
 800bc28:	2109      	movs	r1, #9
 800bc2a:	f7ff ff7d 	bl	800bb28 <std>
 800bc2e:	68e0      	ldr	r0, [r4, #12]
 800bc30:	2202      	movs	r2, #2
 800bc32:	2112      	movs	r1, #18
 800bc34:	f7ff ff78 	bl	800bb28 <std>
 800bc38:	2301      	movs	r3, #1
 800bc3a:	61a3      	str	r3, [r4, #24]
 800bc3c:	e7d2      	b.n	800bbe4 <__sinit+0xc>
 800bc3e:	bf00      	nop
 800bc40:	0800dbc0 	.word	0x0800dbc0
 800bc44:	0800bb71 	.word	0x0800bb71

0800bc48 <__sfp>:
 800bc48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc4a:	4607      	mov	r7, r0
 800bc4c:	f7ff ffac 	bl	800bba8 <__sfp_lock_acquire>
 800bc50:	4b1e      	ldr	r3, [pc, #120]	; (800bccc <__sfp+0x84>)
 800bc52:	681e      	ldr	r6, [r3, #0]
 800bc54:	69b3      	ldr	r3, [r6, #24]
 800bc56:	b913      	cbnz	r3, 800bc5e <__sfp+0x16>
 800bc58:	4630      	mov	r0, r6
 800bc5a:	f7ff ffbd 	bl	800bbd8 <__sinit>
 800bc5e:	3648      	adds	r6, #72	; 0x48
 800bc60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bc64:	3b01      	subs	r3, #1
 800bc66:	d503      	bpl.n	800bc70 <__sfp+0x28>
 800bc68:	6833      	ldr	r3, [r6, #0]
 800bc6a:	b30b      	cbz	r3, 800bcb0 <__sfp+0x68>
 800bc6c:	6836      	ldr	r6, [r6, #0]
 800bc6e:	e7f7      	b.n	800bc60 <__sfp+0x18>
 800bc70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bc74:	b9d5      	cbnz	r5, 800bcac <__sfp+0x64>
 800bc76:	4b16      	ldr	r3, [pc, #88]	; (800bcd0 <__sfp+0x88>)
 800bc78:	60e3      	str	r3, [r4, #12]
 800bc7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bc7e:	6665      	str	r5, [r4, #100]	; 0x64
 800bc80:	f000 f84c 	bl	800bd1c <__retarget_lock_init_recursive>
 800bc84:	f7ff ff96 	bl	800bbb4 <__sfp_lock_release>
 800bc88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bc8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bc90:	6025      	str	r5, [r4, #0]
 800bc92:	61a5      	str	r5, [r4, #24]
 800bc94:	2208      	movs	r2, #8
 800bc96:	4629      	mov	r1, r5
 800bc98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bc9c:	f7fe f922 	bl	8009ee4 <memset>
 800bca0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bca4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bca8:	4620      	mov	r0, r4
 800bcaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcac:	3468      	adds	r4, #104	; 0x68
 800bcae:	e7d9      	b.n	800bc64 <__sfp+0x1c>
 800bcb0:	2104      	movs	r1, #4
 800bcb2:	4638      	mov	r0, r7
 800bcb4:	f7ff ff62 	bl	800bb7c <__sfmoreglue>
 800bcb8:	4604      	mov	r4, r0
 800bcba:	6030      	str	r0, [r6, #0]
 800bcbc:	2800      	cmp	r0, #0
 800bcbe:	d1d5      	bne.n	800bc6c <__sfp+0x24>
 800bcc0:	f7ff ff78 	bl	800bbb4 <__sfp_lock_release>
 800bcc4:	230c      	movs	r3, #12
 800bcc6:	603b      	str	r3, [r7, #0]
 800bcc8:	e7ee      	b.n	800bca8 <__sfp+0x60>
 800bcca:	bf00      	nop
 800bccc:	0800dbc0 	.word	0x0800dbc0
 800bcd0:	ffff0001 	.word	0xffff0001

0800bcd4 <_fwalk_reent>:
 800bcd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bcd8:	4606      	mov	r6, r0
 800bcda:	4688      	mov	r8, r1
 800bcdc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bce0:	2700      	movs	r7, #0
 800bce2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bce6:	f1b9 0901 	subs.w	r9, r9, #1
 800bcea:	d505      	bpl.n	800bcf8 <_fwalk_reent+0x24>
 800bcec:	6824      	ldr	r4, [r4, #0]
 800bcee:	2c00      	cmp	r4, #0
 800bcf0:	d1f7      	bne.n	800bce2 <_fwalk_reent+0xe>
 800bcf2:	4638      	mov	r0, r7
 800bcf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcf8:	89ab      	ldrh	r3, [r5, #12]
 800bcfa:	2b01      	cmp	r3, #1
 800bcfc:	d907      	bls.n	800bd0e <_fwalk_reent+0x3a>
 800bcfe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bd02:	3301      	adds	r3, #1
 800bd04:	d003      	beq.n	800bd0e <_fwalk_reent+0x3a>
 800bd06:	4629      	mov	r1, r5
 800bd08:	4630      	mov	r0, r6
 800bd0a:	47c0      	blx	r8
 800bd0c:	4307      	orrs	r7, r0
 800bd0e:	3568      	adds	r5, #104	; 0x68
 800bd10:	e7e9      	b.n	800bce6 <_fwalk_reent+0x12>
	...

0800bd14 <_localeconv_r>:
 800bd14:	4800      	ldr	r0, [pc, #0]	; (800bd18 <_localeconv_r+0x4>)
 800bd16:	4770      	bx	lr
 800bd18:	20000178 	.word	0x20000178

0800bd1c <__retarget_lock_init_recursive>:
 800bd1c:	4770      	bx	lr

0800bd1e <__retarget_lock_acquire_recursive>:
 800bd1e:	4770      	bx	lr

0800bd20 <__retarget_lock_release_recursive>:
 800bd20:	4770      	bx	lr

0800bd22 <__swhatbuf_r>:
 800bd22:	b570      	push	{r4, r5, r6, lr}
 800bd24:	460e      	mov	r6, r1
 800bd26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd2a:	2900      	cmp	r1, #0
 800bd2c:	b096      	sub	sp, #88	; 0x58
 800bd2e:	4614      	mov	r4, r2
 800bd30:	461d      	mov	r5, r3
 800bd32:	da08      	bge.n	800bd46 <__swhatbuf_r+0x24>
 800bd34:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	602a      	str	r2, [r5, #0]
 800bd3c:	061a      	lsls	r2, r3, #24
 800bd3e:	d410      	bmi.n	800bd62 <__swhatbuf_r+0x40>
 800bd40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bd44:	e00e      	b.n	800bd64 <__swhatbuf_r+0x42>
 800bd46:	466a      	mov	r2, sp
 800bd48:	f000 ff50 	bl	800cbec <_fstat_r>
 800bd4c:	2800      	cmp	r0, #0
 800bd4e:	dbf1      	blt.n	800bd34 <__swhatbuf_r+0x12>
 800bd50:	9a01      	ldr	r2, [sp, #4]
 800bd52:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bd56:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bd5a:	425a      	negs	r2, r3
 800bd5c:	415a      	adcs	r2, r3
 800bd5e:	602a      	str	r2, [r5, #0]
 800bd60:	e7ee      	b.n	800bd40 <__swhatbuf_r+0x1e>
 800bd62:	2340      	movs	r3, #64	; 0x40
 800bd64:	2000      	movs	r0, #0
 800bd66:	6023      	str	r3, [r4, #0]
 800bd68:	b016      	add	sp, #88	; 0x58
 800bd6a:	bd70      	pop	{r4, r5, r6, pc}

0800bd6c <__smakebuf_r>:
 800bd6c:	898b      	ldrh	r3, [r1, #12]
 800bd6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bd70:	079d      	lsls	r5, r3, #30
 800bd72:	4606      	mov	r6, r0
 800bd74:	460c      	mov	r4, r1
 800bd76:	d507      	bpl.n	800bd88 <__smakebuf_r+0x1c>
 800bd78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bd7c:	6023      	str	r3, [r4, #0]
 800bd7e:	6123      	str	r3, [r4, #16]
 800bd80:	2301      	movs	r3, #1
 800bd82:	6163      	str	r3, [r4, #20]
 800bd84:	b002      	add	sp, #8
 800bd86:	bd70      	pop	{r4, r5, r6, pc}
 800bd88:	ab01      	add	r3, sp, #4
 800bd8a:	466a      	mov	r2, sp
 800bd8c:	f7ff ffc9 	bl	800bd22 <__swhatbuf_r>
 800bd90:	9900      	ldr	r1, [sp, #0]
 800bd92:	4605      	mov	r5, r0
 800bd94:	4630      	mov	r0, r6
 800bd96:	f7fe f919 	bl	8009fcc <_malloc_r>
 800bd9a:	b948      	cbnz	r0, 800bdb0 <__smakebuf_r+0x44>
 800bd9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bda0:	059a      	lsls	r2, r3, #22
 800bda2:	d4ef      	bmi.n	800bd84 <__smakebuf_r+0x18>
 800bda4:	f023 0303 	bic.w	r3, r3, #3
 800bda8:	f043 0302 	orr.w	r3, r3, #2
 800bdac:	81a3      	strh	r3, [r4, #12]
 800bdae:	e7e3      	b.n	800bd78 <__smakebuf_r+0xc>
 800bdb0:	4b0d      	ldr	r3, [pc, #52]	; (800bde8 <__smakebuf_r+0x7c>)
 800bdb2:	62b3      	str	r3, [r6, #40]	; 0x28
 800bdb4:	89a3      	ldrh	r3, [r4, #12]
 800bdb6:	6020      	str	r0, [r4, #0]
 800bdb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bdbc:	81a3      	strh	r3, [r4, #12]
 800bdbe:	9b00      	ldr	r3, [sp, #0]
 800bdc0:	6163      	str	r3, [r4, #20]
 800bdc2:	9b01      	ldr	r3, [sp, #4]
 800bdc4:	6120      	str	r0, [r4, #16]
 800bdc6:	b15b      	cbz	r3, 800bde0 <__smakebuf_r+0x74>
 800bdc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bdcc:	4630      	mov	r0, r6
 800bdce:	f000 ff1f 	bl	800cc10 <_isatty_r>
 800bdd2:	b128      	cbz	r0, 800bde0 <__smakebuf_r+0x74>
 800bdd4:	89a3      	ldrh	r3, [r4, #12]
 800bdd6:	f023 0303 	bic.w	r3, r3, #3
 800bdda:	f043 0301 	orr.w	r3, r3, #1
 800bdde:	81a3      	strh	r3, [r4, #12]
 800bde0:	89a0      	ldrh	r0, [r4, #12]
 800bde2:	4305      	orrs	r5, r0
 800bde4:	81a5      	strh	r5, [r4, #12]
 800bde6:	e7cd      	b.n	800bd84 <__smakebuf_r+0x18>
 800bde8:	0800bb71 	.word	0x0800bb71

0800bdec <memcpy>:
 800bdec:	440a      	add	r2, r1
 800bdee:	4291      	cmp	r1, r2
 800bdf0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bdf4:	d100      	bne.n	800bdf8 <memcpy+0xc>
 800bdf6:	4770      	bx	lr
 800bdf8:	b510      	push	{r4, lr}
 800bdfa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bdfe:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be02:	4291      	cmp	r1, r2
 800be04:	d1f9      	bne.n	800bdfa <memcpy+0xe>
 800be06:	bd10      	pop	{r4, pc}

0800be08 <__malloc_lock>:
 800be08:	4801      	ldr	r0, [pc, #4]	; (800be10 <__malloc_lock+0x8>)
 800be0a:	f7ff bf88 	b.w	800bd1e <__retarget_lock_acquire_recursive>
 800be0e:	bf00      	nop
 800be10:	20002528 	.word	0x20002528

0800be14 <__malloc_unlock>:
 800be14:	4801      	ldr	r0, [pc, #4]	; (800be1c <__malloc_unlock+0x8>)
 800be16:	f7ff bf83 	b.w	800bd20 <__retarget_lock_release_recursive>
 800be1a:	bf00      	nop
 800be1c:	20002528 	.word	0x20002528

0800be20 <_Balloc>:
 800be20:	b570      	push	{r4, r5, r6, lr}
 800be22:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800be24:	4604      	mov	r4, r0
 800be26:	460d      	mov	r5, r1
 800be28:	b976      	cbnz	r6, 800be48 <_Balloc+0x28>
 800be2a:	2010      	movs	r0, #16
 800be2c:	f7fe f84a 	bl	8009ec4 <malloc>
 800be30:	4602      	mov	r2, r0
 800be32:	6260      	str	r0, [r4, #36]	; 0x24
 800be34:	b920      	cbnz	r0, 800be40 <_Balloc+0x20>
 800be36:	4b18      	ldr	r3, [pc, #96]	; (800be98 <_Balloc+0x78>)
 800be38:	4818      	ldr	r0, [pc, #96]	; (800be9c <_Balloc+0x7c>)
 800be3a:	2166      	movs	r1, #102	; 0x66
 800be3c:	f000 fe96 	bl	800cb6c <__assert_func>
 800be40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be44:	6006      	str	r6, [r0, #0]
 800be46:	60c6      	str	r6, [r0, #12]
 800be48:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800be4a:	68f3      	ldr	r3, [r6, #12]
 800be4c:	b183      	cbz	r3, 800be70 <_Balloc+0x50>
 800be4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be50:	68db      	ldr	r3, [r3, #12]
 800be52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800be56:	b9b8      	cbnz	r0, 800be88 <_Balloc+0x68>
 800be58:	2101      	movs	r1, #1
 800be5a:	fa01 f605 	lsl.w	r6, r1, r5
 800be5e:	1d72      	adds	r2, r6, #5
 800be60:	0092      	lsls	r2, r2, #2
 800be62:	4620      	mov	r0, r4
 800be64:	f000 fb60 	bl	800c528 <_calloc_r>
 800be68:	b160      	cbz	r0, 800be84 <_Balloc+0x64>
 800be6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800be6e:	e00e      	b.n	800be8e <_Balloc+0x6e>
 800be70:	2221      	movs	r2, #33	; 0x21
 800be72:	2104      	movs	r1, #4
 800be74:	4620      	mov	r0, r4
 800be76:	f000 fb57 	bl	800c528 <_calloc_r>
 800be7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be7c:	60f0      	str	r0, [r6, #12]
 800be7e:	68db      	ldr	r3, [r3, #12]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d1e4      	bne.n	800be4e <_Balloc+0x2e>
 800be84:	2000      	movs	r0, #0
 800be86:	bd70      	pop	{r4, r5, r6, pc}
 800be88:	6802      	ldr	r2, [r0, #0]
 800be8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be8e:	2300      	movs	r3, #0
 800be90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be94:	e7f7      	b.n	800be86 <_Balloc+0x66>
 800be96:	bf00      	nop
 800be98:	0800dc05 	.word	0x0800dc05
 800be9c:	0800dce8 	.word	0x0800dce8

0800bea0 <_Bfree>:
 800bea0:	b570      	push	{r4, r5, r6, lr}
 800bea2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bea4:	4605      	mov	r5, r0
 800bea6:	460c      	mov	r4, r1
 800bea8:	b976      	cbnz	r6, 800bec8 <_Bfree+0x28>
 800beaa:	2010      	movs	r0, #16
 800beac:	f7fe f80a 	bl	8009ec4 <malloc>
 800beb0:	4602      	mov	r2, r0
 800beb2:	6268      	str	r0, [r5, #36]	; 0x24
 800beb4:	b920      	cbnz	r0, 800bec0 <_Bfree+0x20>
 800beb6:	4b09      	ldr	r3, [pc, #36]	; (800bedc <_Bfree+0x3c>)
 800beb8:	4809      	ldr	r0, [pc, #36]	; (800bee0 <_Bfree+0x40>)
 800beba:	218a      	movs	r1, #138	; 0x8a
 800bebc:	f000 fe56 	bl	800cb6c <__assert_func>
 800bec0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bec4:	6006      	str	r6, [r0, #0]
 800bec6:	60c6      	str	r6, [r0, #12]
 800bec8:	b13c      	cbz	r4, 800beda <_Bfree+0x3a>
 800beca:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800becc:	6862      	ldr	r2, [r4, #4]
 800bece:	68db      	ldr	r3, [r3, #12]
 800bed0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bed4:	6021      	str	r1, [r4, #0]
 800bed6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800beda:	bd70      	pop	{r4, r5, r6, pc}
 800bedc:	0800dc05 	.word	0x0800dc05
 800bee0:	0800dce8 	.word	0x0800dce8

0800bee4 <__multadd>:
 800bee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bee8:	690d      	ldr	r5, [r1, #16]
 800beea:	4607      	mov	r7, r0
 800beec:	460c      	mov	r4, r1
 800beee:	461e      	mov	r6, r3
 800bef0:	f101 0c14 	add.w	ip, r1, #20
 800bef4:	2000      	movs	r0, #0
 800bef6:	f8dc 3000 	ldr.w	r3, [ip]
 800befa:	b299      	uxth	r1, r3
 800befc:	fb02 6101 	mla	r1, r2, r1, r6
 800bf00:	0c1e      	lsrs	r6, r3, #16
 800bf02:	0c0b      	lsrs	r3, r1, #16
 800bf04:	fb02 3306 	mla	r3, r2, r6, r3
 800bf08:	b289      	uxth	r1, r1
 800bf0a:	3001      	adds	r0, #1
 800bf0c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bf10:	4285      	cmp	r5, r0
 800bf12:	f84c 1b04 	str.w	r1, [ip], #4
 800bf16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bf1a:	dcec      	bgt.n	800bef6 <__multadd+0x12>
 800bf1c:	b30e      	cbz	r6, 800bf62 <__multadd+0x7e>
 800bf1e:	68a3      	ldr	r3, [r4, #8]
 800bf20:	42ab      	cmp	r3, r5
 800bf22:	dc19      	bgt.n	800bf58 <__multadd+0x74>
 800bf24:	6861      	ldr	r1, [r4, #4]
 800bf26:	4638      	mov	r0, r7
 800bf28:	3101      	adds	r1, #1
 800bf2a:	f7ff ff79 	bl	800be20 <_Balloc>
 800bf2e:	4680      	mov	r8, r0
 800bf30:	b928      	cbnz	r0, 800bf3e <__multadd+0x5a>
 800bf32:	4602      	mov	r2, r0
 800bf34:	4b0c      	ldr	r3, [pc, #48]	; (800bf68 <__multadd+0x84>)
 800bf36:	480d      	ldr	r0, [pc, #52]	; (800bf6c <__multadd+0x88>)
 800bf38:	21b5      	movs	r1, #181	; 0xb5
 800bf3a:	f000 fe17 	bl	800cb6c <__assert_func>
 800bf3e:	6922      	ldr	r2, [r4, #16]
 800bf40:	3202      	adds	r2, #2
 800bf42:	f104 010c 	add.w	r1, r4, #12
 800bf46:	0092      	lsls	r2, r2, #2
 800bf48:	300c      	adds	r0, #12
 800bf4a:	f7ff ff4f 	bl	800bdec <memcpy>
 800bf4e:	4621      	mov	r1, r4
 800bf50:	4638      	mov	r0, r7
 800bf52:	f7ff ffa5 	bl	800bea0 <_Bfree>
 800bf56:	4644      	mov	r4, r8
 800bf58:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bf5c:	3501      	adds	r5, #1
 800bf5e:	615e      	str	r6, [r3, #20]
 800bf60:	6125      	str	r5, [r4, #16]
 800bf62:	4620      	mov	r0, r4
 800bf64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf68:	0800dc77 	.word	0x0800dc77
 800bf6c:	0800dce8 	.word	0x0800dce8

0800bf70 <__hi0bits>:
 800bf70:	0c03      	lsrs	r3, r0, #16
 800bf72:	041b      	lsls	r3, r3, #16
 800bf74:	b9d3      	cbnz	r3, 800bfac <__hi0bits+0x3c>
 800bf76:	0400      	lsls	r0, r0, #16
 800bf78:	2310      	movs	r3, #16
 800bf7a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bf7e:	bf04      	itt	eq
 800bf80:	0200      	lsleq	r0, r0, #8
 800bf82:	3308      	addeq	r3, #8
 800bf84:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bf88:	bf04      	itt	eq
 800bf8a:	0100      	lsleq	r0, r0, #4
 800bf8c:	3304      	addeq	r3, #4
 800bf8e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bf92:	bf04      	itt	eq
 800bf94:	0080      	lsleq	r0, r0, #2
 800bf96:	3302      	addeq	r3, #2
 800bf98:	2800      	cmp	r0, #0
 800bf9a:	db05      	blt.n	800bfa8 <__hi0bits+0x38>
 800bf9c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bfa0:	f103 0301 	add.w	r3, r3, #1
 800bfa4:	bf08      	it	eq
 800bfa6:	2320      	moveq	r3, #32
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	4770      	bx	lr
 800bfac:	2300      	movs	r3, #0
 800bfae:	e7e4      	b.n	800bf7a <__hi0bits+0xa>

0800bfb0 <__lo0bits>:
 800bfb0:	6803      	ldr	r3, [r0, #0]
 800bfb2:	f013 0207 	ands.w	r2, r3, #7
 800bfb6:	4601      	mov	r1, r0
 800bfb8:	d00b      	beq.n	800bfd2 <__lo0bits+0x22>
 800bfba:	07da      	lsls	r2, r3, #31
 800bfbc:	d423      	bmi.n	800c006 <__lo0bits+0x56>
 800bfbe:	0798      	lsls	r0, r3, #30
 800bfc0:	bf49      	itett	mi
 800bfc2:	085b      	lsrmi	r3, r3, #1
 800bfc4:	089b      	lsrpl	r3, r3, #2
 800bfc6:	2001      	movmi	r0, #1
 800bfc8:	600b      	strmi	r3, [r1, #0]
 800bfca:	bf5c      	itt	pl
 800bfcc:	600b      	strpl	r3, [r1, #0]
 800bfce:	2002      	movpl	r0, #2
 800bfd0:	4770      	bx	lr
 800bfd2:	b298      	uxth	r0, r3
 800bfd4:	b9a8      	cbnz	r0, 800c002 <__lo0bits+0x52>
 800bfd6:	0c1b      	lsrs	r3, r3, #16
 800bfd8:	2010      	movs	r0, #16
 800bfda:	b2da      	uxtb	r2, r3
 800bfdc:	b90a      	cbnz	r2, 800bfe2 <__lo0bits+0x32>
 800bfde:	3008      	adds	r0, #8
 800bfe0:	0a1b      	lsrs	r3, r3, #8
 800bfe2:	071a      	lsls	r2, r3, #28
 800bfe4:	bf04      	itt	eq
 800bfe6:	091b      	lsreq	r3, r3, #4
 800bfe8:	3004      	addeq	r0, #4
 800bfea:	079a      	lsls	r2, r3, #30
 800bfec:	bf04      	itt	eq
 800bfee:	089b      	lsreq	r3, r3, #2
 800bff0:	3002      	addeq	r0, #2
 800bff2:	07da      	lsls	r2, r3, #31
 800bff4:	d403      	bmi.n	800bffe <__lo0bits+0x4e>
 800bff6:	085b      	lsrs	r3, r3, #1
 800bff8:	f100 0001 	add.w	r0, r0, #1
 800bffc:	d005      	beq.n	800c00a <__lo0bits+0x5a>
 800bffe:	600b      	str	r3, [r1, #0]
 800c000:	4770      	bx	lr
 800c002:	4610      	mov	r0, r2
 800c004:	e7e9      	b.n	800bfda <__lo0bits+0x2a>
 800c006:	2000      	movs	r0, #0
 800c008:	4770      	bx	lr
 800c00a:	2020      	movs	r0, #32
 800c00c:	4770      	bx	lr
	...

0800c010 <__i2b>:
 800c010:	b510      	push	{r4, lr}
 800c012:	460c      	mov	r4, r1
 800c014:	2101      	movs	r1, #1
 800c016:	f7ff ff03 	bl	800be20 <_Balloc>
 800c01a:	4602      	mov	r2, r0
 800c01c:	b928      	cbnz	r0, 800c02a <__i2b+0x1a>
 800c01e:	4b05      	ldr	r3, [pc, #20]	; (800c034 <__i2b+0x24>)
 800c020:	4805      	ldr	r0, [pc, #20]	; (800c038 <__i2b+0x28>)
 800c022:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c026:	f000 fda1 	bl	800cb6c <__assert_func>
 800c02a:	2301      	movs	r3, #1
 800c02c:	6144      	str	r4, [r0, #20]
 800c02e:	6103      	str	r3, [r0, #16]
 800c030:	bd10      	pop	{r4, pc}
 800c032:	bf00      	nop
 800c034:	0800dc77 	.word	0x0800dc77
 800c038:	0800dce8 	.word	0x0800dce8

0800c03c <__multiply>:
 800c03c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c040:	4691      	mov	r9, r2
 800c042:	690a      	ldr	r2, [r1, #16]
 800c044:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c048:	429a      	cmp	r2, r3
 800c04a:	bfb8      	it	lt
 800c04c:	460b      	movlt	r3, r1
 800c04e:	460c      	mov	r4, r1
 800c050:	bfbc      	itt	lt
 800c052:	464c      	movlt	r4, r9
 800c054:	4699      	movlt	r9, r3
 800c056:	6927      	ldr	r7, [r4, #16]
 800c058:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c05c:	68a3      	ldr	r3, [r4, #8]
 800c05e:	6861      	ldr	r1, [r4, #4]
 800c060:	eb07 060a 	add.w	r6, r7, sl
 800c064:	42b3      	cmp	r3, r6
 800c066:	b085      	sub	sp, #20
 800c068:	bfb8      	it	lt
 800c06a:	3101      	addlt	r1, #1
 800c06c:	f7ff fed8 	bl	800be20 <_Balloc>
 800c070:	b930      	cbnz	r0, 800c080 <__multiply+0x44>
 800c072:	4602      	mov	r2, r0
 800c074:	4b44      	ldr	r3, [pc, #272]	; (800c188 <__multiply+0x14c>)
 800c076:	4845      	ldr	r0, [pc, #276]	; (800c18c <__multiply+0x150>)
 800c078:	f240 115d 	movw	r1, #349	; 0x15d
 800c07c:	f000 fd76 	bl	800cb6c <__assert_func>
 800c080:	f100 0514 	add.w	r5, r0, #20
 800c084:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c088:	462b      	mov	r3, r5
 800c08a:	2200      	movs	r2, #0
 800c08c:	4543      	cmp	r3, r8
 800c08e:	d321      	bcc.n	800c0d4 <__multiply+0x98>
 800c090:	f104 0314 	add.w	r3, r4, #20
 800c094:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c098:	f109 0314 	add.w	r3, r9, #20
 800c09c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c0a0:	9202      	str	r2, [sp, #8]
 800c0a2:	1b3a      	subs	r2, r7, r4
 800c0a4:	3a15      	subs	r2, #21
 800c0a6:	f022 0203 	bic.w	r2, r2, #3
 800c0aa:	3204      	adds	r2, #4
 800c0ac:	f104 0115 	add.w	r1, r4, #21
 800c0b0:	428f      	cmp	r7, r1
 800c0b2:	bf38      	it	cc
 800c0b4:	2204      	movcc	r2, #4
 800c0b6:	9201      	str	r2, [sp, #4]
 800c0b8:	9a02      	ldr	r2, [sp, #8]
 800c0ba:	9303      	str	r3, [sp, #12]
 800c0bc:	429a      	cmp	r2, r3
 800c0be:	d80c      	bhi.n	800c0da <__multiply+0x9e>
 800c0c0:	2e00      	cmp	r6, #0
 800c0c2:	dd03      	ble.n	800c0cc <__multiply+0x90>
 800c0c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d05a      	beq.n	800c182 <__multiply+0x146>
 800c0cc:	6106      	str	r6, [r0, #16]
 800c0ce:	b005      	add	sp, #20
 800c0d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0d4:	f843 2b04 	str.w	r2, [r3], #4
 800c0d8:	e7d8      	b.n	800c08c <__multiply+0x50>
 800c0da:	f8b3 a000 	ldrh.w	sl, [r3]
 800c0de:	f1ba 0f00 	cmp.w	sl, #0
 800c0e2:	d024      	beq.n	800c12e <__multiply+0xf2>
 800c0e4:	f104 0e14 	add.w	lr, r4, #20
 800c0e8:	46a9      	mov	r9, r5
 800c0ea:	f04f 0c00 	mov.w	ip, #0
 800c0ee:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c0f2:	f8d9 1000 	ldr.w	r1, [r9]
 800c0f6:	fa1f fb82 	uxth.w	fp, r2
 800c0fa:	b289      	uxth	r1, r1
 800c0fc:	fb0a 110b 	mla	r1, sl, fp, r1
 800c100:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c104:	f8d9 2000 	ldr.w	r2, [r9]
 800c108:	4461      	add	r1, ip
 800c10a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c10e:	fb0a c20b 	mla	r2, sl, fp, ip
 800c112:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c116:	b289      	uxth	r1, r1
 800c118:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c11c:	4577      	cmp	r7, lr
 800c11e:	f849 1b04 	str.w	r1, [r9], #4
 800c122:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c126:	d8e2      	bhi.n	800c0ee <__multiply+0xb2>
 800c128:	9a01      	ldr	r2, [sp, #4]
 800c12a:	f845 c002 	str.w	ip, [r5, r2]
 800c12e:	9a03      	ldr	r2, [sp, #12]
 800c130:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c134:	3304      	adds	r3, #4
 800c136:	f1b9 0f00 	cmp.w	r9, #0
 800c13a:	d020      	beq.n	800c17e <__multiply+0x142>
 800c13c:	6829      	ldr	r1, [r5, #0]
 800c13e:	f104 0c14 	add.w	ip, r4, #20
 800c142:	46ae      	mov	lr, r5
 800c144:	f04f 0a00 	mov.w	sl, #0
 800c148:	f8bc b000 	ldrh.w	fp, [ip]
 800c14c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c150:	fb09 220b 	mla	r2, r9, fp, r2
 800c154:	4492      	add	sl, r2
 800c156:	b289      	uxth	r1, r1
 800c158:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c15c:	f84e 1b04 	str.w	r1, [lr], #4
 800c160:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c164:	f8be 1000 	ldrh.w	r1, [lr]
 800c168:	0c12      	lsrs	r2, r2, #16
 800c16a:	fb09 1102 	mla	r1, r9, r2, r1
 800c16e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c172:	4567      	cmp	r7, ip
 800c174:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c178:	d8e6      	bhi.n	800c148 <__multiply+0x10c>
 800c17a:	9a01      	ldr	r2, [sp, #4]
 800c17c:	50a9      	str	r1, [r5, r2]
 800c17e:	3504      	adds	r5, #4
 800c180:	e79a      	b.n	800c0b8 <__multiply+0x7c>
 800c182:	3e01      	subs	r6, #1
 800c184:	e79c      	b.n	800c0c0 <__multiply+0x84>
 800c186:	bf00      	nop
 800c188:	0800dc77 	.word	0x0800dc77
 800c18c:	0800dce8 	.word	0x0800dce8

0800c190 <__pow5mult>:
 800c190:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c194:	4615      	mov	r5, r2
 800c196:	f012 0203 	ands.w	r2, r2, #3
 800c19a:	4606      	mov	r6, r0
 800c19c:	460f      	mov	r7, r1
 800c19e:	d007      	beq.n	800c1b0 <__pow5mult+0x20>
 800c1a0:	4c25      	ldr	r4, [pc, #148]	; (800c238 <__pow5mult+0xa8>)
 800c1a2:	3a01      	subs	r2, #1
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c1aa:	f7ff fe9b 	bl	800bee4 <__multadd>
 800c1ae:	4607      	mov	r7, r0
 800c1b0:	10ad      	asrs	r5, r5, #2
 800c1b2:	d03d      	beq.n	800c230 <__pow5mult+0xa0>
 800c1b4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c1b6:	b97c      	cbnz	r4, 800c1d8 <__pow5mult+0x48>
 800c1b8:	2010      	movs	r0, #16
 800c1ba:	f7fd fe83 	bl	8009ec4 <malloc>
 800c1be:	4602      	mov	r2, r0
 800c1c0:	6270      	str	r0, [r6, #36]	; 0x24
 800c1c2:	b928      	cbnz	r0, 800c1d0 <__pow5mult+0x40>
 800c1c4:	4b1d      	ldr	r3, [pc, #116]	; (800c23c <__pow5mult+0xac>)
 800c1c6:	481e      	ldr	r0, [pc, #120]	; (800c240 <__pow5mult+0xb0>)
 800c1c8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c1cc:	f000 fcce 	bl	800cb6c <__assert_func>
 800c1d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c1d4:	6004      	str	r4, [r0, #0]
 800c1d6:	60c4      	str	r4, [r0, #12]
 800c1d8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c1dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c1e0:	b94c      	cbnz	r4, 800c1f6 <__pow5mult+0x66>
 800c1e2:	f240 2171 	movw	r1, #625	; 0x271
 800c1e6:	4630      	mov	r0, r6
 800c1e8:	f7ff ff12 	bl	800c010 <__i2b>
 800c1ec:	2300      	movs	r3, #0
 800c1ee:	f8c8 0008 	str.w	r0, [r8, #8]
 800c1f2:	4604      	mov	r4, r0
 800c1f4:	6003      	str	r3, [r0, #0]
 800c1f6:	f04f 0900 	mov.w	r9, #0
 800c1fa:	07eb      	lsls	r3, r5, #31
 800c1fc:	d50a      	bpl.n	800c214 <__pow5mult+0x84>
 800c1fe:	4639      	mov	r1, r7
 800c200:	4622      	mov	r2, r4
 800c202:	4630      	mov	r0, r6
 800c204:	f7ff ff1a 	bl	800c03c <__multiply>
 800c208:	4639      	mov	r1, r7
 800c20a:	4680      	mov	r8, r0
 800c20c:	4630      	mov	r0, r6
 800c20e:	f7ff fe47 	bl	800bea0 <_Bfree>
 800c212:	4647      	mov	r7, r8
 800c214:	106d      	asrs	r5, r5, #1
 800c216:	d00b      	beq.n	800c230 <__pow5mult+0xa0>
 800c218:	6820      	ldr	r0, [r4, #0]
 800c21a:	b938      	cbnz	r0, 800c22c <__pow5mult+0x9c>
 800c21c:	4622      	mov	r2, r4
 800c21e:	4621      	mov	r1, r4
 800c220:	4630      	mov	r0, r6
 800c222:	f7ff ff0b 	bl	800c03c <__multiply>
 800c226:	6020      	str	r0, [r4, #0]
 800c228:	f8c0 9000 	str.w	r9, [r0]
 800c22c:	4604      	mov	r4, r0
 800c22e:	e7e4      	b.n	800c1fa <__pow5mult+0x6a>
 800c230:	4638      	mov	r0, r7
 800c232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c236:	bf00      	nop
 800c238:	0800de38 	.word	0x0800de38
 800c23c:	0800dc05 	.word	0x0800dc05
 800c240:	0800dce8 	.word	0x0800dce8

0800c244 <__lshift>:
 800c244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c248:	460c      	mov	r4, r1
 800c24a:	6849      	ldr	r1, [r1, #4]
 800c24c:	6923      	ldr	r3, [r4, #16]
 800c24e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c252:	68a3      	ldr	r3, [r4, #8]
 800c254:	4607      	mov	r7, r0
 800c256:	4691      	mov	r9, r2
 800c258:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c25c:	f108 0601 	add.w	r6, r8, #1
 800c260:	42b3      	cmp	r3, r6
 800c262:	db0b      	blt.n	800c27c <__lshift+0x38>
 800c264:	4638      	mov	r0, r7
 800c266:	f7ff fddb 	bl	800be20 <_Balloc>
 800c26a:	4605      	mov	r5, r0
 800c26c:	b948      	cbnz	r0, 800c282 <__lshift+0x3e>
 800c26e:	4602      	mov	r2, r0
 800c270:	4b2a      	ldr	r3, [pc, #168]	; (800c31c <__lshift+0xd8>)
 800c272:	482b      	ldr	r0, [pc, #172]	; (800c320 <__lshift+0xdc>)
 800c274:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c278:	f000 fc78 	bl	800cb6c <__assert_func>
 800c27c:	3101      	adds	r1, #1
 800c27e:	005b      	lsls	r3, r3, #1
 800c280:	e7ee      	b.n	800c260 <__lshift+0x1c>
 800c282:	2300      	movs	r3, #0
 800c284:	f100 0114 	add.w	r1, r0, #20
 800c288:	f100 0210 	add.w	r2, r0, #16
 800c28c:	4618      	mov	r0, r3
 800c28e:	4553      	cmp	r3, sl
 800c290:	db37      	blt.n	800c302 <__lshift+0xbe>
 800c292:	6920      	ldr	r0, [r4, #16]
 800c294:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c298:	f104 0314 	add.w	r3, r4, #20
 800c29c:	f019 091f 	ands.w	r9, r9, #31
 800c2a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c2a4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c2a8:	d02f      	beq.n	800c30a <__lshift+0xc6>
 800c2aa:	f1c9 0e20 	rsb	lr, r9, #32
 800c2ae:	468a      	mov	sl, r1
 800c2b0:	f04f 0c00 	mov.w	ip, #0
 800c2b4:	681a      	ldr	r2, [r3, #0]
 800c2b6:	fa02 f209 	lsl.w	r2, r2, r9
 800c2ba:	ea42 020c 	orr.w	r2, r2, ip
 800c2be:	f84a 2b04 	str.w	r2, [sl], #4
 800c2c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2c6:	4298      	cmp	r0, r3
 800c2c8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c2cc:	d8f2      	bhi.n	800c2b4 <__lshift+0x70>
 800c2ce:	1b03      	subs	r3, r0, r4
 800c2d0:	3b15      	subs	r3, #21
 800c2d2:	f023 0303 	bic.w	r3, r3, #3
 800c2d6:	3304      	adds	r3, #4
 800c2d8:	f104 0215 	add.w	r2, r4, #21
 800c2dc:	4290      	cmp	r0, r2
 800c2de:	bf38      	it	cc
 800c2e0:	2304      	movcc	r3, #4
 800c2e2:	f841 c003 	str.w	ip, [r1, r3]
 800c2e6:	f1bc 0f00 	cmp.w	ip, #0
 800c2ea:	d001      	beq.n	800c2f0 <__lshift+0xac>
 800c2ec:	f108 0602 	add.w	r6, r8, #2
 800c2f0:	3e01      	subs	r6, #1
 800c2f2:	4638      	mov	r0, r7
 800c2f4:	612e      	str	r6, [r5, #16]
 800c2f6:	4621      	mov	r1, r4
 800c2f8:	f7ff fdd2 	bl	800bea0 <_Bfree>
 800c2fc:	4628      	mov	r0, r5
 800c2fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c302:	f842 0f04 	str.w	r0, [r2, #4]!
 800c306:	3301      	adds	r3, #1
 800c308:	e7c1      	b.n	800c28e <__lshift+0x4a>
 800c30a:	3904      	subs	r1, #4
 800c30c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c310:	f841 2f04 	str.w	r2, [r1, #4]!
 800c314:	4298      	cmp	r0, r3
 800c316:	d8f9      	bhi.n	800c30c <__lshift+0xc8>
 800c318:	e7ea      	b.n	800c2f0 <__lshift+0xac>
 800c31a:	bf00      	nop
 800c31c:	0800dc77 	.word	0x0800dc77
 800c320:	0800dce8 	.word	0x0800dce8

0800c324 <__mcmp>:
 800c324:	b530      	push	{r4, r5, lr}
 800c326:	6902      	ldr	r2, [r0, #16]
 800c328:	690c      	ldr	r4, [r1, #16]
 800c32a:	1b12      	subs	r2, r2, r4
 800c32c:	d10e      	bne.n	800c34c <__mcmp+0x28>
 800c32e:	f100 0314 	add.w	r3, r0, #20
 800c332:	3114      	adds	r1, #20
 800c334:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c338:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c33c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c340:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c344:	42a5      	cmp	r5, r4
 800c346:	d003      	beq.n	800c350 <__mcmp+0x2c>
 800c348:	d305      	bcc.n	800c356 <__mcmp+0x32>
 800c34a:	2201      	movs	r2, #1
 800c34c:	4610      	mov	r0, r2
 800c34e:	bd30      	pop	{r4, r5, pc}
 800c350:	4283      	cmp	r3, r0
 800c352:	d3f3      	bcc.n	800c33c <__mcmp+0x18>
 800c354:	e7fa      	b.n	800c34c <__mcmp+0x28>
 800c356:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c35a:	e7f7      	b.n	800c34c <__mcmp+0x28>

0800c35c <__mdiff>:
 800c35c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c360:	460c      	mov	r4, r1
 800c362:	4606      	mov	r6, r0
 800c364:	4611      	mov	r1, r2
 800c366:	4620      	mov	r0, r4
 800c368:	4690      	mov	r8, r2
 800c36a:	f7ff ffdb 	bl	800c324 <__mcmp>
 800c36e:	1e05      	subs	r5, r0, #0
 800c370:	d110      	bne.n	800c394 <__mdiff+0x38>
 800c372:	4629      	mov	r1, r5
 800c374:	4630      	mov	r0, r6
 800c376:	f7ff fd53 	bl	800be20 <_Balloc>
 800c37a:	b930      	cbnz	r0, 800c38a <__mdiff+0x2e>
 800c37c:	4b3a      	ldr	r3, [pc, #232]	; (800c468 <__mdiff+0x10c>)
 800c37e:	4602      	mov	r2, r0
 800c380:	f240 2132 	movw	r1, #562	; 0x232
 800c384:	4839      	ldr	r0, [pc, #228]	; (800c46c <__mdiff+0x110>)
 800c386:	f000 fbf1 	bl	800cb6c <__assert_func>
 800c38a:	2301      	movs	r3, #1
 800c38c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c390:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c394:	bfa4      	itt	ge
 800c396:	4643      	movge	r3, r8
 800c398:	46a0      	movge	r8, r4
 800c39a:	4630      	mov	r0, r6
 800c39c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c3a0:	bfa6      	itte	ge
 800c3a2:	461c      	movge	r4, r3
 800c3a4:	2500      	movge	r5, #0
 800c3a6:	2501      	movlt	r5, #1
 800c3a8:	f7ff fd3a 	bl	800be20 <_Balloc>
 800c3ac:	b920      	cbnz	r0, 800c3b8 <__mdiff+0x5c>
 800c3ae:	4b2e      	ldr	r3, [pc, #184]	; (800c468 <__mdiff+0x10c>)
 800c3b0:	4602      	mov	r2, r0
 800c3b2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c3b6:	e7e5      	b.n	800c384 <__mdiff+0x28>
 800c3b8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c3bc:	6926      	ldr	r6, [r4, #16]
 800c3be:	60c5      	str	r5, [r0, #12]
 800c3c0:	f104 0914 	add.w	r9, r4, #20
 800c3c4:	f108 0514 	add.w	r5, r8, #20
 800c3c8:	f100 0e14 	add.w	lr, r0, #20
 800c3cc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c3d0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c3d4:	f108 0210 	add.w	r2, r8, #16
 800c3d8:	46f2      	mov	sl, lr
 800c3da:	2100      	movs	r1, #0
 800c3dc:	f859 3b04 	ldr.w	r3, [r9], #4
 800c3e0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c3e4:	fa1f f883 	uxth.w	r8, r3
 800c3e8:	fa11 f18b 	uxtah	r1, r1, fp
 800c3ec:	0c1b      	lsrs	r3, r3, #16
 800c3ee:	eba1 0808 	sub.w	r8, r1, r8
 800c3f2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c3f6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c3fa:	fa1f f888 	uxth.w	r8, r8
 800c3fe:	1419      	asrs	r1, r3, #16
 800c400:	454e      	cmp	r6, r9
 800c402:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c406:	f84a 3b04 	str.w	r3, [sl], #4
 800c40a:	d8e7      	bhi.n	800c3dc <__mdiff+0x80>
 800c40c:	1b33      	subs	r3, r6, r4
 800c40e:	3b15      	subs	r3, #21
 800c410:	f023 0303 	bic.w	r3, r3, #3
 800c414:	3304      	adds	r3, #4
 800c416:	3415      	adds	r4, #21
 800c418:	42a6      	cmp	r6, r4
 800c41a:	bf38      	it	cc
 800c41c:	2304      	movcc	r3, #4
 800c41e:	441d      	add	r5, r3
 800c420:	4473      	add	r3, lr
 800c422:	469e      	mov	lr, r3
 800c424:	462e      	mov	r6, r5
 800c426:	4566      	cmp	r6, ip
 800c428:	d30e      	bcc.n	800c448 <__mdiff+0xec>
 800c42a:	f10c 0203 	add.w	r2, ip, #3
 800c42e:	1b52      	subs	r2, r2, r5
 800c430:	f022 0203 	bic.w	r2, r2, #3
 800c434:	3d03      	subs	r5, #3
 800c436:	45ac      	cmp	ip, r5
 800c438:	bf38      	it	cc
 800c43a:	2200      	movcc	r2, #0
 800c43c:	441a      	add	r2, r3
 800c43e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c442:	b17b      	cbz	r3, 800c464 <__mdiff+0x108>
 800c444:	6107      	str	r7, [r0, #16]
 800c446:	e7a3      	b.n	800c390 <__mdiff+0x34>
 800c448:	f856 8b04 	ldr.w	r8, [r6], #4
 800c44c:	fa11 f288 	uxtah	r2, r1, r8
 800c450:	1414      	asrs	r4, r2, #16
 800c452:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c456:	b292      	uxth	r2, r2
 800c458:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c45c:	f84e 2b04 	str.w	r2, [lr], #4
 800c460:	1421      	asrs	r1, r4, #16
 800c462:	e7e0      	b.n	800c426 <__mdiff+0xca>
 800c464:	3f01      	subs	r7, #1
 800c466:	e7ea      	b.n	800c43e <__mdiff+0xe2>
 800c468:	0800dc77 	.word	0x0800dc77
 800c46c:	0800dce8 	.word	0x0800dce8

0800c470 <__d2b>:
 800c470:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c474:	4689      	mov	r9, r1
 800c476:	2101      	movs	r1, #1
 800c478:	ec57 6b10 	vmov	r6, r7, d0
 800c47c:	4690      	mov	r8, r2
 800c47e:	f7ff fccf 	bl	800be20 <_Balloc>
 800c482:	4604      	mov	r4, r0
 800c484:	b930      	cbnz	r0, 800c494 <__d2b+0x24>
 800c486:	4602      	mov	r2, r0
 800c488:	4b25      	ldr	r3, [pc, #148]	; (800c520 <__d2b+0xb0>)
 800c48a:	4826      	ldr	r0, [pc, #152]	; (800c524 <__d2b+0xb4>)
 800c48c:	f240 310a 	movw	r1, #778	; 0x30a
 800c490:	f000 fb6c 	bl	800cb6c <__assert_func>
 800c494:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c498:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c49c:	bb35      	cbnz	r5, 800c4ec <__d2b+0x7c>
 800c49e:	2e00      	cmp	r6, #0
 800c4a0:	9301      	str	r3, [sp, #4]
 800c4a2:	d028      	beq.n	800c4f6 <__d2b+0x86>
 800c4a4:	4668      	mov	r0, sp
 800c4a6:	9600      	str	r6, [sp, #0]
 800c4a8:	f7ff fd82 	bl	800bfb0 <__lo0bits>
 800c4ac:	9900      	ldr	r1, [sp, #0]
 800c4ae:	b300      	cbz	r0, 800c4f2 <__d2b+0x82>
 800c4b0:	9a01      	ldr	r2, [sp, #4]
 800c4b2:	f1c0 0320 	rsb	r3, r0, #32
 800c4b6:	fa02 f303 	lsl.w	r3, r2, r3
 800c4ba:	430b      	orrs	r3, r1
 800c4bc:	40c2      	lsrs	r2, r0
 800c4be:	6163      	str	r3, [r4, #20]
 800c4c0:	9201      	str	r2, [sp, #4]
 800c4c2:	9b01      	ldr	r3, [sp, #4]
 800c4c4:	61a3      	str	r3, [r4, #24]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	bf14      	ite	ne
 800c4ca:	2202      	movne	r2, #2
 800c4cc:	2201      	moveq	r2, #1
 800c4ce:	6122      	str	r2, [r4, #16]
 800c4d0:	b1d5      	cbz	r5, 800c508 <__d2b+0x98>
 800c4d2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c4d6:	4405      	add	r5, r0
 800c4d8:	f8c9 5000 	str.w	r5, [r9]
 800c4dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c4e0:	f8c8 0000 	str.w	r0, [r8]
 800c4e4:	4620      	mov	r0, r4
 800c4e6:	b003      	add	sp, #12
 800c4e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c4f0:	e7d5      	b.n	800c49e <__d2b+0x2e>
 800c4f2:	6161      	str	r1, [r4, #20]
 800c4f4:	e7e5      	b.n	800c4c2 <__d2b+0x52>
 800c4f6:	a801      	add	r0, sp, #4
 800c4f8:	f7ff fd5a 	bl	800bfb0 <__lo0bits>
 800c4fc:	9b01      	ldr	r3, [sp, #4]
 800c4fe:	6163      	str	r3, [r4, #20]
 800c500:	2201      	movs	r2, #1
 800c502:	6122      	str	r2, [r4, #16]
 800c504:	3020      	adds	r0, #32
 800c506:	e7e3      	b.n	800c4d0 <__d2b+0x60>
 800c508:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c50c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c510:	f8c9 0000 	str.w	r0, [r9]
 800c514:	6918      	ldr	r0, [r3, #16]
 800c516:	f7ff fd2b 	bl	800bf70 <__hi0bits>
 800c51a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c51e:	e7df      	b.n	800c4e0 <__d2b+0x70>
 800c520:	0800dc77 	.word	0x0800dc77
 800c524:	0800dce8 	.word	0x0800dce8

0800c528 <_calloc_r>:
 800c528:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c52a:	fba1 2402 	umull	r2, r4, r1, r2
 800c52e:	b94c      	cbnz	r4, 800c544 <_calloc_r+0x1c>
 800c530:	4611      	mov	r1, r2
 800c532:	9201      	str	r2, [sp, #4]
 800c534:	f7fd fd4a 	bl	8009fcc <_malloc_r>
 800c538:	9a01      	ldr	r2, [sp, #4]
 800c53a:	4605      	mov	r5, r0
 800c53c:	b930      	cbnz	r0, 800c54c <_calloc_r+0x24>
 800c53e:	4628      	mov	r0, r5
 800c540:	b003      	add	sp, #12
 800c542:	bd30      	pop	{r4, r5, pc}
 800c544:	220c      	movs	r2, #12
 800c546:	6002      	str	r2, [r0, #0]
 800c548:	2500      	movs	r5, #0
 800c54a:	e7f8      	b.n	800c53e <_calloc_r+0x16>
 800c54c:	4621      	mov	r1, r4
 800c54e:	f7fd fcc9 	bl	8009ee4 <memset>
 800c552:	e7f4      	b.n	800c53e <_calloc_r+0x16>

0800c554 <__ssputs_r>:
 800c554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c558:	688e      	ldr	r6, [r1, #8]
 800c55a:	429e      	cmp	r6, r3
 800c55c:	4682      	mov	sl, r0
 800c55e:	460c      	mov	r4, r1
 800c560:	4690      	mov	r8, r2
 800c562:	461f      	mov	r7, r3
 800c564:	d838      	bhi.n	800c5d8 <__ssputs_r+0x84>
 800c566:	898a      	ldrh	r2, [r1, #12]
 800c568:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c56c:	d032      	beq.n	800c5d4 <__ssputs_r+0x80>
 800c56e:	6825      	ldr	r5, [r4, #0]
 800c570:	6909      	ldr	r1, [r1, #16]
 800c572:	eba5 0901 	sub.w	r9, r5, r1
 800c576:	6965      	ldr	r5, [r4, #20]
 800c578:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c57c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c580:	3301      	adds	r3, #1
 800c582:	444b      	add	r3, r9
 800c584:	106d      	asrs	r5, r5, #1
 800c586:	429d      	cmp	r5, r3
 800c588:	bf38      	it	cc
 800c58a:	461d      	movcc	r5, r3
 800c58c:	0553      	lsls	r3, r2, #21
 800c58e:	d531      	bpl.n	800c5f4 <__ssputs_r+0xa0>
 800c590:	4629      	mov	r1, r5
 800c592:	f7fd fd1b 	bl	8009fcc <_malloc_r>
 800c596:	4606      	mov	r6, r0
 800c598:	b950      	cbnz	r0, 800c5b0 <__ssputs_r+0x5c>
 800c59a:	230c      	movs	r3, #12
 800c59c:	f8ca 3000 	str.w	r3, [sl]
 800c5a0:	89a3      	ldrh	r3, [r4, #12]
 800c5a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5a6:	81a3      	strh	r3, [r4, #12]
 800c5a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5b0:	6921      	ldr	r1, [r4, #16]
 800c5b2:	464a      	mov	r2, r9
 800c5b4:	f7ff fc1a 	bl	800bdec <memcpy>
 800c5b8:	89a3      	ldrh	r3, [r4, #12]
 800c5ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c5be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5c2:	81a3      	strh	r3, [r4, #12]
 800c5c4:	6126      	str	r6, [r4, #16]
 800c5c6:	6165      	str	r5, [r4, #20]
 800c5c8:	444e      	add	r6, r9
 800c5ca:	eba5 0509 	sub.w	r5, r5, r9
 800c5ce:	6026      	str	r6, [r4, #0]
 800c5d0:	60a5      	str	r5, [r4, #8]
 800c5d2:	463e      	mov	r6, r7
 800c5d4:	42be      	cmp	r6, r7
 800c5d6:	d900      	bls.n	800c5da <__ssputs_r+0x86>
 800c5d8:	463e      	mov	r6, r7
 800c5da:	6820      	ldr	r0, [r4, #0]
 800c5dc:	4632      	mov	r2, r6
 800c5de:	4641      	mov	r1, r8
 800c5e0:	f000 fb4a 	bl	800cc78 <memmove>
 800c5e4:	68a3      	ldr	r3, [r4, #8]
 800c5e6:	1b9b      	subs	r3, r3, r6
 800c5e8:	60a3      	str	r3, [r4, #8]
 800c5ea:	6823      	ldr	r3, [r4, #0]
 800c5ec:	4433      	add	r3, r6
 800c5ee:	6023      	str	r3, [r4, #0]
 800c5f0:	2000      	movs	r0, #0
 800c5f2:	e7db      	b.n	800c5ac <__ssputs_r+0x58>
 800c5f4:	462a      	mov	r2, r5
 800c5f6:	f000 fb59 	bl	800ccac <_realloc_r>
 800c5fa:	4606      	mov	r6, r0
 800c5fc:	2800      	cmp	r0, #0
 800c5fe:	d1e1      	bne.n	800c5c4 <__ssputs_r+0x70>
 800c600:	6921      	ldr	r1, [r4, #16]
 800c602:	4650      	mov	r0, sl
 800c604:	f7fd fc76 	bl	8009ef4 <_free_r>
 800c608:	e7c7      	b.n	800c59a <__ssputs_r+0x46>
	...

0800c60c <_svfiprintf_r>:
 800c60c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c610:	4698      	mov	r8, r3
 800c612:	898b      	ldrh	r3, [r1, #12]
 800c614:	061b      	lsls	r3, r3, #24
 800c616:	b09d      	sub	sp, #116	; 0x74
 800c618:	4607      	mov	r7, r0
 800c61a:	460d      	mov	r5, r1
 800c61c:	4614      	mov	r4, r2
 800c61e:	d50e      	bpl.n	800c63e <_svfiprintf_r+0x32>
 800c620:	690b      	ldr	r3, [r1, #16]
 800c622:	b963      	cbnz	r3, 800c63e <_svfiprintf_r+0x32>
 800c624:	2140      	movs	r1, #64	; 0x40
 800c626:	f7fd fcd1 	bl	8009fcc <_malloc_r>
 800c62a:	6028      	str	r0, [r5, #0]
 800c62c:	6128      	str	r0, [r5, #16]
 800c62e:	b920      	cbnz	r0, 800c63a <_svfiprintf_r+0x2e>
 800c630:	230c      	movs	r3, #12
 800c632:	603b      	str	r3, [r7, #0]
 800c634:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c638:	e0d1      	b.n	800c7de <_svfiprintf_r+0x1d2>
 800c63a:	2340      	movs	r3, #64	; 0x40
 800c63c:	616b      	str	r3, [r5, #20]
 800c63e:	2300      	movs	r3, #0
 800c640:	9309      	str	r3, [sp, #36]	; 0x24
 800c642:	2320      	movs	r3, #32
 800c644:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c648:	f8cd 800c 	str.w	r8, [sp, #12]
 800c64c:	2330      	movs	r3, #48	; 0x30
 800c64e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c7f8 <_svfiprintf_r+0x1ec>
 800c652:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c656:	f04f 0901 	mov.w	r9, #1
 800c65a:	4623      	mov	r3, r4
 800c65c:	469a      	mov	sl, r3
 800c65e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c662:	b10a      	cbz	r2, 800c668 <_svfiprintf_r+0x5c>
 800c664:	2a25      	cmp	r2, #37	; 0x25
 800c666:	d1f9      	bne.n	800c65c <_svfiprintf_r+0x50>
 800c668:	ebba 0b04 	subs.w	fp, sl, r4
 800c66c:	d00b      	beq.n	800c686 <_svfiprintf_r+0x7a>
 800c66e:	465b      	mov	r3, fp
 800c670:	4622      	mov	r2, r4
 800c672:	4629      	mov	r1, r5
 800c674:	4638      	mov	r0, r7
 800c676:	f7ff ff6d 	bl	800c554 <__ssputs_r>
 800c67a:	3001      	adds	r0, #1
 800c67c:	f000 80aa 	beq.w	800c7d4 <_svfiprintf_r+0x1c8>
 800c680:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c682:	445a      	add	r2, fp
 800c684:	9209      	str	r2, [sp, #36]	; 0x24
 800c686:	f89a 3000 	ldrb.w	r3, [sl]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	f000 80a2 	beq.w	800c7d4 <_svfiprintf_r+0x1c8>
 800c690:	2300      	movs	r3, #0
 800c692:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c696:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c69a:	f10a 0a01 	add.w	sl, sl, #1
 800c69e:	9304      	str	r3, [sp, #16]
 800c6a0:	9307      	str	r3, [sp, #28]
 800c6a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c6a6:	931a      	str	r3, [sp, #104]	; 0x68
 800c6a8:	4654      	mov	r4, sl
 800c6aa:	2205      	movs	r2, #5
 800c6ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6b0:	4851      	ldr	r0, [pc, #324]	; (800c7f8 <_svfiprintf_r+0x1ec>)
 800c6b2:	f7f3 fdad 	bl	8000210 <memchr>
 800c6b6:	9a04      	ldr	r2, [sp, #16]
 800c6b8:	b9d8      	cbnz	r0, 800c6f2 <_svfiprintf_r+0xe6>
 800c6ba:	06d0      	lsls	r0, r2, #27
 800c6bc:	bf44      	itt	mi
 800c6be:	2320      	movmi	r3, #32
 800c6c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c6c4:	0711      	lsls	r1, r2, #28
 800c6c6:	bf44      	itt	mi
 800c6c8:	232b      	movmi	r3, #43	; 0x2b
 800c6ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c6ce:	f89a 3000 	ldrb.w	r3, [sl]
 800c6d2:	2b2a      	cmp	r3, #42	; 0x2a
 800c6d4:	d015      	beq.n	800c702 <_svfiprintf_r+0xf6>
 800c6d6:	9a07      	ldr	r2, [sp, #28]
 800c6d8:	4654      	mov	r4, sl
 800c6da:	2000      	movs	r0, #0
 800c6dc:	f04f 0c0a 	mov.w	ip, #10
 800c6e0:	4621      	mov	r1, r4
 800c6e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c6e6:	3b30      	subs	r3, #48	; 0x30
 800c6e8:	2b09      	cmp	r3, #9
 800c6ea:	d94e      	bls.n	800c78a <_svfiprintf_r+0x17e>
 800c6ec:	b1b0      	cbz	r0, 800c71c <_svfiprintf_r+0x110>
 800c6ee:	9207      	str	r2, [sp, #28]
 800c6f0:	e014      	b.n	800c71c <_svfiprintf_r+0x110>
 800c6f2:	eba0 0308 	sub.w	r3, r0, r8
 800c6f6:	fa09 f303 	lsl.w	r3, r9, r3
 800c6fa:	4313      	orrs	r3, r2
 800c6fc:	9304      	str	r3, [sp, #16]
 800c6fe:	46a2      	mov	sl, r4
 800c700:	e7d2      	b.n	800c6a8 <_svfiprintf_r+0x9c>
 800c702:	9b03      	ldr	r3, [sp, #12]
 800c704:	1d19      	adds	r1, r3, #4
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	9103      	str	r1, [sp, #12]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	bfbb      	ittet	lt
 800c70e:	425b      	neglt	r3, r3
 800c710:	f042 0202 	orrlt.w	r2, r2, #2
 800c714:	9307      	strge	r3, [sp, #28]
 800c716:	9307      	strlt	r3, [sp, #28]
 800c718:	bfb8      	it	lt
 800c71a:	9204      	strlt	r2, [sp, #16]
 800c71c:	7823      	ldrb	r3, [r4, #0]
 800c71e:	2b2e      	cmp	r3, #46	; 0x2e
 800c720:	d10c      	bne.n	800c73c <_svfiprintf_r+0x130>
 800c722:	7863      	ldrb	r3, [r4, #1]
 800c724:	2b2a      	cmp	r3, #42	; 0x2a
 800c726:	d135      	bne.n	800c794 <_svfiprintf_r+0x188>
 800c728:	9b03      	ldr	r3, [sp, #12]
 800c72a:	1d1a      	adds	r2, r3, #4
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	9203      	str	r2, [sp, #12]
 800c730:	2b00      	cmp	r3, #0
 800c732:	bfb8      	it	lt
 800c734:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c738:	3402      	adds	r4, #2
 800c73a:	9305      	str	r3, [sp, #20]
 800c73c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c808 <_svfiprintf_r+0x1fc>
 800c740:	7821      	ldrb	r1, [r4, #0]
 800c742:	2203      	movs	r2, #3
 800c744:	4650      	mov	r0, sl
 800c746:	f7f3 fd63 	bl	8000210 <memchr>
 800c74a:	b140      	cbz	r0, 800c75e <_svfiprintf_r+0x152>
 800c74c:	2340      	movs	r3, #64	; 0x40
 800c74e:	eba0 000a 	sub.w	r0, r0, sl
 800c752:	fa03 f000 	lsl.w	r0, r3, r0
 800c756:	9b04      	ldr	r3, [sp, #16]
 800c758:	4303      	orrs	r3, r0
 800c75a:	3401      	adds	r4, #1
 800c75c:	9304      	str	r3, [sp, #16]
 800c75e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c762:	4826      	ldr	r0, [pc, #152]	; (800c7fc <_svfiprintf_r+0x1f0>)
 800c764:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c768:	2206      	movs	r2, #6
 800c76a:	f7f3 fd51 	bl	8000210 <memchr>
 800c76e:	2800      	cmp	r0, #0
 800c770:	d038      	beq.n	800c7e4 <_svfiprintf_r+0x1d8>
 800c772:	4b23      	ldr	r3, [pc, #140]	; (800c800 <_svfiprintf_r+0x1f4>)
 800c774:	bb1b      	cbnz	r3, 800c7be <_svfiprintf_r+0x1b2>
 800c776:	9b03      	ldr	r3, [sp, #12]
 800c778:	3307      	adds	r3, #7
 800c77a:	f023 0307 	bic.w	r3, r3, #7
 800c77e:	3308      	adds	r3, #8
 800c780:	9303      	str	r3, [sp, #12]
 800c782:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c784:	4433      	add	r3, r6
 800c786:	9309      	str	r3, [sp, #36]	; 0x24
 800c788:	e767      	b.n	800c65a <_svfiprintf_r+0x4e>
 800c78a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c78e:	460c      	mov	r4, r1
 800c790:	2001      	movs	r0, #1
 800c792:	e7a5      	b.n	800c6e0 <_svfiprintf_r+0xd4>
 800c794:	2300      	movs	r3, #0
 800c796:	3401      	adds	r4, #1
 800c798:	9305      	str	r3, [sp, #20]
 800c79a:	4619      	mov	r1, r3
 800c79c:	f04f 0c0a 	mov.w	ip, #10
 800c7a0:	4620      	mov	r0, r4
 800c7a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c7a6:	3a30      	subs	r2, #48	; 0x30
 800c7a8:	2a09      	cmp	r2, #9
 800c7aa:	d903      	bls.n	800c7b4 <_svfiprintf_r+0x1a8>
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d0c5      	beq.n	800c73c <_svfiprintf_r+0x130>
 800c7b0:	9105      	str	r1, [sp, #20]
 800c7b2:	e7c3      	b.n	800c73c <_svfiprintf_r+0x130>
 800c7b4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c7b8:	4604      	mov	r4, r0
 800c7ba:	2301      	movs	r3, #1
 800c7bc:	e7f0      	b.n	800c7a0 <_svfiprintf_r+0x194>
 800c7be:	ab03      	add	r3, sp, #12
 800c7c0:	9300      	str	r3, [sp, #0]
 800c7c2:	462a      	mov	r2, r5
 800c7c4:	4b0f      	ldr	r3, [pc, #60]	; (800c804 <_svfiprintf_r+0x1f8>)
 800c7c6:	a904      	add	r1, sp, #16
 800c7c8:	4638      	mov	r0, r7
 800c7ca:	f7fd fd13 	bl	800a1f4 <_printf_float>
 800c7ce:	1c42      	adds	r2, r0, #1
 800c7d0:	4606      	mov	r6, r0
 800c7d2:	d1d6      	bne.n	800c782 <_svfiprintf_r+0x176>
 800c7d4:	89ab      	ldrh	r3, [r5, #12]
 800c7d6:	065b      	lsls	r3, r3, #25
 800c7d8:	f53f af2c 	bmi.w	800c634 <_svfiprintf_r+0x28>
 800c7dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c7de:	b01d      	add	sp, #116	; 0x74
 800c7e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7e4:	ab03      	add	r3, sp, #12
 800c7e6:	9300      	str	r3, [sp, #0]
 800c7e8:	462a      	mov	r2, r5
 800c7ea:	4b06      	ldr	r3, [pc, #24]	; (800c804 <_svfiprintf_r+0x1f8>)
 800c7ec:	a904      	add	r1, sp, #16
 800c7ee:	4638      	mov	r0, r7
 800c7f0:	f7fd ffa4 	bl	800a73c <_printf_i>
 800c7f4:	e7eb      	b.n	800c7ce <_svfiprintf_r+0x1c2>
 800c7f6:	bf00      	nop
 800c7f8:	0800de44 	.word	0x0800de44
 800c7fc:	0800de4e 	.word	0x0800de4e
 800c800:	0800a1f5 	.word	0x0800a1f5
 800c804:	0800c555 	.word	0x0800c555
 800c808:	0800de4a 	.word	0x0800de4a

0800c80c <__sfputc_r>:
 800c80c:	6893      	ldr	r3, [r2, #8]
 800c80e:	3b01      	subs	r3, #1
 800c810:	2b00      	cmp	r3, #0
 800c812:	b410      	push	{r4}
 800c814:	6093      	str	r3, [r2, #8]
 800c816:	da08      	bge.n	800c82a <__sfputc_r+0x1e>
 800c818:	6994      	ldr	r4, [r2, #24]
 800c81a:	42a3      	cmp	r3, r4
 800c81c:	db01      	blt.n	800c822 <__sfputc_r+0x16>
 800c81e:	290a      	cmp	r1, #10
 800c820:	d103      	bne.n	800c82a <__sfputc_r+0x1e>
 800c822:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c826:	f7fe b981 	b.w	800ab2c <__swbuf_r>
 800c82a:	6813      	ldr	r3, [r2, #0]
 800c82c:	1c58      	adds	r0, r3, #1
 800c82e:	6010      	str	r0, [r2, #0]
 800c830:	7019      	strb	r1, [r3, #0]
 800c832:	4608      	mov	r0, r1
 800c834:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c838:	4770      	bx	lr

0800c83a <__sfputs_r>:
 800c83a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c83c:	4606      	mov	r6, r0
 800c83e:	460f      	mov	r7, r1
 800c840:	4614      	mov	r4, r2
 800c842:	18d5      	adds	r5, r2, r3
 800c844:	42ac      	cmp	r4, r5
 800c846:	d101      	bne.n	800c84c <__sfputs_r+0x12>
 800c848:	2000      	movs	r0, #0
 800c84a:	e007      	b.n	800c85c <__sfputs_r+0x22>
 800c84c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c850:	463a      	mov	r2, r7
 800c852:	4630      	mov	r0, r6
 800c854:	f7ff ffda 	bl	800c80c <__sfputc_r>
 800c858:	1c43      	adds	r3, r0, #1
 800c85a:	d1f3      	bne.n	800c844 <__sfputs_r+0xa>
 800c85c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c860 <_vfiprintf_r>:
 800c860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c864:	460d      	mov	r5, r1
 800c866:	b09d      	sub	sp, #116	; 0x74
 800c868:	4614      	mov	r4, r2
 800c86a:	4698      	mov	r8, r3
 800c86c:	4606      	mov	r6, r0
 800c86e:	b118      	cbz	r0, 800c878 <_vfiprintf_r+0x18>
 800c870:	6983      	ldr	r3, [r0, #24]
 800c872:	b90b      	cbnz	r3, 800c878 <_vfiprintf_r+0x18>
 800c874:	f7ff f9b0 	bl	800bbd8 <__sinit>
 800c878:	4b89      	ldr	r3, [pc, #548]	; (800caa0 <_vfiprintf_r+0x240>)
 800c87a:	429d      	cmp	r5, r3
 800c87c:	d11b      	bne.n	800c8b6 <_vfiprintf_r+0x56>
 800c87e:	6875      	ldr	r5, [r6, #4]
 800c880:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c882:	07d9      	lsls	r1, r3, #31
 800c884:	d405      	bmi.n	800c892 <_vfiprintf_r+0x32>
 800c886:	89ab      	ldrh	r3, [r5, #12]
 800c888:	059a      	lsls	r2, r3, #22
 800c88a:	d402      	bmi.n	800c892 <_vfiprintf_r+0x32>
 800c88c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c88e:	f7ff fa46 	bl	800bd1e <__retarget_lock_acquire_recursive>
 800c892:	89ab      	ldrh	r3, [r5, #12]
 800c894:	071b      	lsls	r3, r3, #28
 800c896:	d501      	bpl.n	800c89c <_vfiprintf_r+0x3c>
 800c898:	692b      	ldr	r3, [r5, #16]
 800c89a:	b9eb      	cbnz	r3, 800c8d8 <_vfiprintf_r+0x78>
 800c89c:	4629      	mov	r1, r5
 800c89e:	4630      	mov	r0, r6
 800c8a0:	f7fe f996 	bl	800abd0 <__swsetup_r>
 800c8a4:	b1c0      	cbz	r0, 800c8d8 <_vfiprintf_r+0x78>
 800c8a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c8a8:	07dc      	lsls	r4, r3, #31
 800c8aa:	d50e      	bpl.n	800c8ca <_vfiprintf_r+0x6a>
 800c8ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c8b0:	b01d      	add	sp, #116	; 0x74
 800c8b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8b6:	4b7b      	ldr	r3, [pc, #492]	; (800caa4 <_vfiprintf_r+0x244>)
 800c8b8:	429d      	cmp	r5, r3
 800c8ba:	d101      	bne.n	800c8c0 <_vfiprintf_r+0x60>
 800c8bc:	68b5      	ldr	r5, [r6, #8]
 800c8be:	e7df      	b.n	800c880 <_vfiprintf_r+0x20>
 800c8c0:	4b79      	ldr	r3, [pc, #484]	; (800caa8 <_vfiprintf_r+0x248>)
 800c8c2:	429d      	cmp	r5, r3
 800c8c4:	bf08      	it	eq
 800c8c6:	68f5      	ldreq	r5, [r6, #12]
 800c8c8:	e7da      	b.n	800c880 <_vfiprintf_r+0x20>
 800c8ca:	89ab      	ldrh	r3, [r5, #12]
 800c8cc:	0598      	lsls	r0, r3, #22
 800c8ce:	d4ed      	bmi.n	800c8ac <_vfiprintf_r+0x4c>
 800c8d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c8d2:	f7ff fa25 	bl	800bd20 <__retarget_lock_release_recursive>
 800c8d6:	e7e9      	b.n	800c8ac <_vfiprintf_r+0x4c>
 800c8d8:	2300      	movs	r3, #0
 800c8da:	9309      	str	r3, [sp, #36]	; 0x24
 800c8dc:	2320      	movs	r3, #32
 800c8de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c8e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c8e6:	2330      	movs	r3, #48	; 0x30
 800c8e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800caac <_vfiprintf_r+0x24c>
 800c8ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c8f0:	f04f 0901 	mov.w	r9, #1
 800c8f4:	4623      	mov	r3, r4
 800c8f6:	469a      	mov	sl, r3
 800c8f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c8fc:	b10a      	cbz	r2, 800c902 <_vfiprintf_r+0xa2>
 800c8fe:	2a25      	cmp	r2, #37	; 0x25
 800c900:	d1f9      	bne.n	800c8f6 <_vfiprintf_r+0x96>
 800c902:	ebba 0b04 	subs.w	fp, sl, r4
 800c906:	d00b      	beq.n	800c920 <_vfiprintf_r+0xc0>
 800c908:	465b      	mov	r3, fp
 800c90a:	4622      	mov	r2, r4
 800c90c:	4629      	mov	r1, r5
 800c90e:	4630      	mov	r0, r6
 800c910:	f7ff ff93 	bl	800c83a <__sfputs_r>
 800c914:	3001      	adds	r0, #1
 800c916:	f000 80aa 	beq.w	800ca6e <_vfiprintf_r+0x20e>
 800c91a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c91c:	445a      	add	r2, fp
 800c91e:	9209      	str	r2, [sp, #36]	; 0x24
 800c920:	f89a 3000 	ldrb.w	r3, [sl]
 800c924:	2b00      	cmp	r3, #0
 800c926:	f000 80a2 	beq.w	800ca6e <_vfiprintf_r+0x20e>
 800c92a:	2300      	movs	r3, #0
 800c92c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c930:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c934:	f10a 0a01 	add.w	sl, sl, #1
 800c938:	9304      	str	r3, [sp, #16]
 800c93a:	9307      	str	r3, [sp, #28]
 800c93c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c940:	931a      	str	r3, [sp, #104]	; 0x68
 800c942:	4654      	mov	r4, sl
 800c944:	2205      	movs	r2, #5
 800c946:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c94a:	4858      	ldr	r0, [pc, #352]	; (800caac <_vfiprintf_r+0x24c>)
 800c94c:	f7f3 fc60 	bl	8000210 <memchr>
 800c950:	9a04      	ldr	r2, [sp, #16]
 800c952:	b9d8      	cbnz	r0, 800c98c <_vfiprintf_r+0x12c>
 800c954:	06d1      	lsls	r1, r2, #27
 800c956:	bf44      	itt	mi
 800c958:	2320      	movmi	r3, #32
 800c95a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c95e:	0713      	lsls	r3, r2, #28
 800c960:	bf44      	itt	mi
 800c962:	232b      	movmi	r3, #43	; 0x2b
 800c964:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c968:	f89a 3000 	ldrb.w	r3, [sl]
 800c96c:	2b2a      	cmp	r3, #42	; 0x2a
 800c96e:	d015      	beq.n	800c99c <_vfiprintf_r+0x13c>
 800c970:	9a07      	ldr	r2, [sp, #28]
 800c972:	4654      	mov	r4, sl
 800c974:	2000      	movs	r0, #0
 800c976:	f04f 0c0a 	mov.w	ip, #10
 800c97a:	4621      	mov	r1, r4
 800c97c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c980:	3b30      	subs	r3, #48	; 0x30
 800c982:	2b09      	cmp	r3, #9
 800c984:	d94e      	bls.n	800ca24 <_vfiprintf_r+0x1c4>
 800c986:	b1b0      	cbz	r0, 800c9b6 <_vfiprintf_r+0x156>
 800c988:	9207      	str	r2, [sp, #28]
 800c98a:	e014      	b.n	800c9b6 <_vfiprintf_r+0x156>
 800c98c:	eba0 0308 	sub.w	r3, r0, r8
 800c990:	fa09 f303 	lsl.w	r3, r9, r3
 800c994:	4313      	orrs	r3, r2
 800c996:	9304      	str	r3, [sp, #16]
 800c998:	46a2      	mov	sl, r4
 800c99a:	e7d2      	b.n	800c942 <_vfiprintf_r+0xe2>
 800c99c:	9b03      	ldr	r3, [sp, #12]
 800c99e:	1d19      	adds	r1, r3, #4
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	9103      	str	r1, [sp, #12]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	bfbb      	ittet	lt
 800c9a8:	425b      	neglt	r3, r3
 800c9aa:	f042 0202 	orrlt.w	r2, r2, #2
 800c9ae:	9307      	strge	r3, [sp, #28]
 800c9b0:	9307      	strlt	r3, [sp, #28]
 800c9b2:	bfb8      	it	lt
 800c9b4:	9204      	strlt	r2, [sp, #16]
 800c9b6:	7823      	ldrb	r3, [r4, #0]
 800c9b8:	2b2e      	cmp	r3, #46	; 0x2e
 800c9ba:	d10c      	bne.n	800c9d6 <_vfiprintf_r+0x176>
 800c9bc:	7863      	ldrb	r3, [r4, #1]
 800c9be:	2b2a      	cmp	r3, #42	; 0x2a
 800c9c0:	d135      	bne.n	800ca2e <_vfiprintf_r+0x1ce>
 800c9c2:	9b03      	ldr	r3, [sp, #12]
 800c9c4:	1d1a      	adds	r2, r3, #4
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	9203      	str	r2, [sp, #12]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	bfb8      	it	lt
 800c9ce:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c9d2:	3402      	adds	r4, #2
 800c9d4:	9305      	str	r3, [sp, #20]
 800c9d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cabc <_vfiprintf_r+0x25c>
 800c9da:	7821      	ldrb	r1, [r4, #0]
 800c9dc:	2203      	movs	r2, #3
 800c9de:	4650      	mov	r0, sl
 800c9e0:	f7f3 fc16 	bl	8000210 <memchr>
 800c9e4:	b140      	cbz	r0, 800c9f8 <_vfiprintf_r+0x198>
 800c9e6:	2340      	movs	r3, #64	; 0x40
 800c9e8:	eba0 000a 	sub.w	r0, r0, sl
 800c9ec:	fa03 f000 	lsl.w	r0, r3, r0
 800c9f0:	9b04      	ldr	r3, [sp, #16]
 800c9f2:	4303      	orrs	r3, r0
 800c9f4:	3401      	adds	r4, #1
 800c9f6:	9304      	str	r3, [sp, #16]
 800c9f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c9fc:	482c      	ldr	r0, [pc, #176]	; (800cab0 <_vfiprintf_r+0x250>)
 800c9fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ca02:	2206      	movs	r2, #6
 800ca04:	f7f3 fc04 	bl	8000210 <memchr>
 800ca08:	2800      	cmp	r0, #0
 800ca0a:	d03f      	beq.n	800ca8c <_vfiprintf_r+0x22c>
 800ca0c:	4b29      	ldr	r3, [pc, #164]	; (800cab4 <_vfiprintf_r+0x254>)
 800ca0e:	bb1b      	cbnz	r3, 800ca58 <_vfiprintf_r+0x1f8>
 800ca10:	9b03      	ldr	r3, [sp, #12]
 800ca12:	3307      	adds	r3, #7
 800ca14:	f023 0307 	bic.w	r3, r3, #7
 800ca18:	3308      	adds	r3, #8
 800ca1a:	9303      	str	r3, [sp, #12]
 800ca1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca1e:	443b      	add	r3, r7
 800ca20:	9309      	str	r3, [sp, #36]	; 0x24
 800ca22:	e767      	b.n	800c8f4 <_vfiprintf_r+0x94>
 800ca24:	fb0c 3202 	mla	r2, ip, r2, r3
 800ca28:	460c      	mov	r4, r1
 800ca2a:	2001      	movs	r0, #1
 800ca2c:	e7a5      	b.n	800c97a <_vfiprintf_r+0x11a>
 800ca2e:	2300      	movs	r3, #0
 800ca30:	3401      	adds	r4, #1
 800ca32:	9305      	str	r3, [sp, #20]
 800ca34:	4619      	mov	r1, r3
 800ca36:	f04f 0c0a 	mov.w	ip, #10
 800ca3a:	4620      	mov	r0, r4
 800ca3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ca40:	3a30      	subs	r2, #48	; 0x30
 800ca42:	2a09      	cmp	r2, #9
 800ca44:	d903      	bls.n	800ca4e <_vfiprintf_r+0x1ee>
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d0c5      	beq.n	800c9d6 <_vfiprintf_r+0x176>
 800ca4a:	9105      	str	r1, [sp, #20]
 800ca4c:	e7c3      	b.n	800c9d6 <_vfiprintf_r+0x176>
 800ca4e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ca52:	4604      	mov	r4, r0
 800ca54:	2301      	movs	r3, #1
 800ca56:	e7f0      	b.n	800ca3a <_vfiprintf_r+0x1da>
 800ca58:	ab03      	add	r3, sp, #12
 800ca5a:	9300      	str	r3, [sp, #0]
 800ca5c:	462a      	mov	r2, r5
 800ca5e:	4b16      	ldr	r3, [pc, #88]	; (800cab8 <_vfiprintf_r+0x258>)
 800ca60:	a904      	add	r1, sp, #16
 800ca62:	4630      	mov	r0, r6
 800ca64:	f7fd fbc6 	bl	800a1f4 <_printf_float>
 800ca68:	4607      	mov	r7, r0
 800ca6a:	1c78      	adds	r0, r7, #1
 800ca6c:	d1d6      	bne.n	800ca1c <_vfiprintf_r+0x1bc>
 800ca6e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ca70:	07d9      	lsls	r1, r3, #31
 800ca72:	d405      	bmi.n	800ca80 <_vfiprintf_r+0x220>
 800ca74:	89ab      	ldrh	r3, [r5, #12]
 800ca76:	059a      	lsls	r2, r3, #22
 800ca78:	d402      	bmi.n	800ca80 <_vfiprintf_r+0x220>
 800ca7a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ca7c:	f7ff f950 	bl	800bd20 <__retarget_lock_release_recursive>
 800ca80:	89ab      	ldrh	r3, [r5, #12]
 800ca82:	065b      	lsls	r3, r3, #25
 800ca84:	f53f af12 	bmi.w	800c8ac <_vfiprintf_r+0x4c>
 800ca88:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ca8a:	e711      	b.n	800c8b0 <_vfiprintf_r+0x50>
 800ca8c:	ab03      	add	r3, sp, #12
 800ca8e:	9300      	str	r3, [sp, #0]
 800ca90:	462a      	mov	r2, r5
 800ca92:	4b09      	ldr	r3, [pc, #36]	; (800cab8 <_vfiprintf_r+0x258>)
 800ca94:	a904      	add	r1, sp, #16
 800ca96:	4630      	mov	r0, r6
 800ca98:	f7fd fe50 	bl	800a73c <_printf_i>
 800ca9c:	e7e4      	b.n	800ca68 <_vfiprintf_r+0x208>
 800ca9e:	bf00      	nop
 800caa0:	0800dca8 	.word	0x0800dca8
 800caa4:	0800dcc8 	.word	0x0800dcc8
 800caa8:	0800dc88 	.word	0x0800dc88
 800caac:	0800de44 	.word	0x0800de44
 800cab0:	0800de4e 	.word	0x0800de4e
 800cab4:	0800a1f5 	.word	0x0800a1f5
 800cab8:	0800c83b 	.word	0x0800c83b
 800cabc:	0800de4a 	.word	0x0800de4a

0800cac0 <__sread>:
 800cac0:	b510      	push	{r4, lr}
 800cac2:	460c      	mov	r4, r1
 800cac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cac8:	f000 f920 	bl	800cd0c <_read_r>
 800cacc:	2800      	cmp	r0, #0
 800cace:	bfab      	itete	ge
 800cad0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cad2:	89a3      	ldrhlt	r3, [r4, #12]
 800cad4:	181b      	addge	r3, r3, r0
 800cad6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cada:	bfac      	ite	ge
 800cadc:	6563      	strge	r3, [r4, #84]	; 0x54
 800cade:	81a3      	strhlt	r3, [r4, #12]
 800cae0:	bd10      	pop	{r4, pc}

0800cae2 <__swrite>:
 800cae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cae6:	461f      	mov	r7, r3
 800cae8:	898b      	ldrh	r3, [r1, #12]
 800caea:	05db      	lsls	r3, r3, #23
 800caec:	4605      	mov	r5, r0
 800caee:	460c      	mov	r4, r1
 800caf0:	4616      	mov	r6, r2
 800caf2:	d505      	bpl.n	800cb00 <__swrite+0x1e>
 800caf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800caf8:	2302      	movs	r3, #2
 800cafa:	2200      	movs	r2, #0
 800cafc:	f000 f898 	bl	800cc30 <_lseek_r>
 800cb00:	89a3      	ldrh	r3, [r4, #12]
 800cb02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cb06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cb0a:	81a3      	strh	r3, [r4, #12]
 800cb0c:	4632      	mov	r2, r6
 800cb0e:	463b      	mov	r3, r7
 800cb10:	4628      	mov	r0, r5
 800cb12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cb16:	f000 b817 	b.w	800cb48 <_write_r>

0800cb1a <__sseek>:
 800cb1a:	b510      	push	{r4, lr}
 800cb1c:	460c      	mov	r4, r1
 800cb1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb22:	f000 f885 	bl	800cc30 <_lseek_r>
 800cb26:	1c43      	adds	r3, r0, #1
 800cb28:	89a3      	ldrh	r3, [r4, #12]
 800cb2a:	bf15      	itete	ne
 800cb2c:	6560      	strne	r0, [r4, #84]	; 0x54
 800cb2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800cb32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800cb36:	81a3      	strheq	r3, [r4, #12]
 800cb38:	bf18      	it	ne
 800cb3a:	81a3      	strhne	r3, [r4, #12]
 800cb3c:	bd10      	pop	{r4, pc}

0800cb3e <__sclose>:
 800cb3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb42:	f000 b831 	b.w	800cba8 <_close_r>
	...

0800cb48 <_write_r>:
 800cb48:	b538      	push	{r3, r4, r5, lr}
 800cb4a:	4d07      	ldr	r5, [pc, #28]	; (800cb68 <_write_r+0x20>)
 800cb4c:	4604      	mov	r4, r0
 800cb4e:	4608      	mov	r0, r1
 800cb50:	4611      	mov	r1, r2
 800cb52:	2200      	movs	r2, #0
 800cb54:	602a      	str	r2, [r5, #0]
 800cb56:	461a      	mov	r2, r3
 800cb58:	f7f6 f9f0 	bl	8002f3c <_write>
 800cb5c:	1c43      	adds	r3, r0, #1
 800cb5e:	d102      	bne.n	800cb66 <_write_r+0x1e>
 800cb60:	682b      	ldr	r3, [r5, #0]
 800cb62:	b103      	cbz	r3, 800cb66 <_write_r+0x1e>
 800cb64:	6023      	str	r3, [r4, #0]
 800cb66:	bd38      	pop	{r3, r4, r5, pc}
 800cb68:	2000252c 	.word	0x2000252c

0800cb6c <__assert_func>:
 800cb6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cb6e:	4614      	mov	r4, r2
 800cb70:	461a      	mov	r2, r3
 800cb72:	4b09      	ldr	r3, [pc, #36]	; (800cb98 <__assert_func+0x2c>)
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	4605      	mov	r5, r0
 800cb78:	68d8      	ldr	r0, [r3, #12]
 800cb7a:	b14c      	cbz	r4, 800cb90 <__assert_func+0x24>
 800cb7c:	4b07      	ldr	r3, [pc, #28]	; (800cb9c <__assert_func+0x30>)
 800cb7e:	9100      	str	r1, [sp, #0]
 800cb80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cb84:	4906      	ldr	r1, [pc, #24]	; (800cba0 <__assert_func+0x34>)
 800cb86:	462b      	mov	r3, r5
 800cb88:	f000 f81e 	bl	800cbc8 <fiprintf>
 800cb8c:	f000 f8dd 	bl	800cd4a <abort>
 800cb90:	4b04      	ldr	r3, [pc, #16]	; (800cba4 <__assert_func+0x38>)
 800cb92:	461c      	mov	r4, r3
 800cb94:	e7f3      	b.n	800cb7e <__assert_func+0x12>
 800cb96:	bf00      	nop
 800cb98:	20000024 	.word	0x20000024
 800cb9c:	0800de55 	.word	0x0800de55
 800cba0:	0800de62 	.word	0x0800de62
 800cba4:	0800de90 	.word	0x0800de90

0800cba8 <_close_r>:
 800cba8:	b538      	push	{r3, r4, r5, lr}
 800cbaa:	4d06      	ldr	r5, [pc, #24]	; (800cbc4 <_close_r+0x1c>)
 800cbac:	2300      	movs	r3, #0
 800cbae:	4604      	mov	r4, r0
 800cbb0:	4608      	mov	r0, r1
 800cbb2:	602b      	str	r3, [r5, #0]
 800cbb4:	f7f6 f9de 	bl	8002f74 <_close>
 800cbb8:	1c43      	adds	r3, r0, #1
 800cbba:	d102      	bne.n	800cbc2 <_close_r+0x1a>
 800cbbc:	682b      	ldr	r3, [r5, #0]
 800cbbe:	b103      	cbz	r3, 800cbc2 <_close_r+0x1a>
 800cbc0:	6023      	str	r3, [r4, #0]
 800cbc2:	bd38      	pop	{r3, r4, r5, pc}
 800cbc4:	2000252c 	.word	0x2000252c

0800cbc8 <fiprintf>:
 800cbc8:	b40e      	push	{r1, r2, r3}
 800cbca:	b503      	push	{r0, r1, lr}
 800cbcc:	4601      	mov	r1, r0
 800cbce:	ab03      	add	r3, sp, #12
 800cbd0:	4805      	ldr	r0, [pc, #20]	; (800cbe8 <fiprintf+0x20>)
 800cbd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800cbd6:	6800      	ldr	r0, [r0, #0]
 800cbd8:	9301      	str	r3, [sp, #4]
 800cbda:	f7ff fe41 	bl	800c860 <_vfiprintf_r>
 800cbde:	b002      	add	sp, #8
 800cbe0:	f85d eb04 	ldr.w	lr, [sp], #4
 800cbe4:	b003      	add	sp, #12
 800cbe6:	4770      	bx	lr
 800cbe8:	20000024 	.word	0x20000024

0800cbec <_fstat_r>:
 800cbec:	b538      	push	{r3, r4, r5, lr}
 800cbee:	4d07      	ldr	r5, [pc, #28]	; (800cc0c <_fstat_r+0x20>)
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	4604      	mov	r4, r0
 800cbf4:	4608      	mov	r0, r1
 800cbf6:	4611      	mov	r1, r2
 800cbf8:	602b      	str	r3, [r5, #0]
 800cbfa:	f7f6 f9c7 	bl	8002f8c <_fstat>
 800cbfe:	1c43      	adds	r3, r0, #1
 800cc00:	d102      	bne.n	800cc08 <_fstat_r+0x1c>
 800cc02:	682b      	ldr	r3, [r5, #0]
 800cc04:	b103      	cbz	r3, 800cc08 <_fstat_r+0x1c>
 800cc06:	6023      	str	r3, [r4, #0]
 800cc08:	bd38      	pop	{r3, r4, r5, pc}
 800cc0a:	bf00      	nop
 800cc0c:	2000252c 	.word	0x2000252c

0800cc10 <_isatty_r>:
 800cc10:	b538      	push	{r3, r4, r5, lr}
 800cc12:	4d06      	ldr	r5, [pc, #24]	; (800cc2c <_isatty_r+0x1c>)
 800cc14:	2300      	movs	r3, #0
 800cc16:	4604      	mov	r4, r0
 800cc18:	4608      	mov	r0, r1
 800cc1a:	602b      	str	r3, [r5, #0]
 800cc1c:	f7f6 f9c6 	bl	8002fac <_isatty>
 800cc20:	1c43      	adds	r3, r0, #1
 800cc22:	d102      	bne.n	800cc2a <_isatty_r+0x1a>
 800cc24:	682b      	ldr	r3, [r5, #0]
 800cc26:	b103      	cbz	r3, 800cc2a <_isatty_r+0x1a>
 800cc28:	6023      	str	r3, [r4, #0]
 800cc2a:	bd38      	pop	{r3, r4, r5, pc}
 800cc2c:	2000252c 	.word	0x2000252c

0800cc30 <_lseek_r>:
 800cc30:	b538      	push	{r3, r4, r5, lr}
 800cc32:	4d07      	ldr	r5, [pc, #28]	; (800cc50 <_lseek_r+0x20>)
 800cc34:	4604      	mov	r4, r0
 800cc36:	4608      	mov	r0, r1
 800cc38:	4611      	mov	r1, r2
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	602a      	str	r2, [r5, #0]
 800cc3e:	461a      	mov	r2, r3
 800cc40:	f7f6 f9bf 	bl	8002fc2 <_lseek>
 800cc44:	1c43      	adds	r3, r0, #1
 800cc46:	d102      	bne.n	800cc4e <_lseek_r+0x1e>
 800cc48:	682b      	ldr	r3, [r5, #0]
 800cc4a:	b103      	cbz	r3, 800cc4e <_lseek_r+0x1e>
 800cc4c:	6023      	str	r3, [r4, #0]
 800cc4e:	bd38      	pop	{r3, r4, r5, pc}
 800cc50:	2000252c 	.word	0x2000252c

0800cc54 <__ascii_mbtowc>:
 800cc54:	b082      	sub	sp, #8
 800cc56:	b901      	cbnz	r1, 800cc5a <__ascii_mbtowc+0x6>
 800cc58:	a901      	add	r1, sp, #4
 800cc5a:	b142      	cbz	r2, 800cc6e <__ascii_mbtowc+0x1a>
 800cc5c:	b14b      	cbz	r3, 800cc72 <__ascii_mbtowc+0x1e>
 800cc5e:	7813      	ldrb	r3, [r2, #0]
 800cc60:	600b      	str	r3, [r1, #0]
 800cc62:	7812      	ldrb	r2, [r2, #0]
 800cc64:	1e10      	subs	r0, r2, #0
 800cc66:	bf18      	it	ne
 800cc68:	2001      	movne	r0, #1
 800cc6a:	b002      	add	sp, #8
 800cc6c:	4770      	bx	lr
 800cc6e:	4610      	mov	r0, r2
 800cc70:	e7fb      	b.n	800cc6a <__ascii_mbtowc+0x16>
 800cc72:	f06f 0001 	mvn.w	r0, #1
 800cc76:	e7f8      	b.n	800cc6a <__ascii_mbtowc+0x16>

0800cc78 <memmove>:
 800cc78:	4288      	cmp	r0, r1
 800cc7a:	b510      	push	{r4, lr}
 800cc7c:	eb01 0402 	add.w	r4, r1, r2
 800cc80:	d902      	bls.n	800cc88 <memmove+0x10>
 800cc82:	4284      	cmp	r4, r0
 800cc84:	4623      	mov	r3, r4
 800cc86:	d807      	bhi.n	800cc98 <memmove+0x20>
 800cc88:	1e43      	subs	r3, r0, #1
 800cc8a:	42a1      	cmp	r1, r4
 800cc8c:	d008      	beq.n	800cca0 <memmove+0x28>
 800cc8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cc92:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cc96:	e7f8      	b.n	800cc8a <memmove+0x12>
 800cc98:	4402      	add	r2, r0
 800cc9a:	4601      	mov	r1, r0
 800cc9c:	428a      	cmp	r2, r1
 800cc9e:	d100      	bne.n	800cca2 <memmove+0x2a>
 800cca0:	bd10      	pop	{r4, pc}
 800cca2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cca6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ccaa:	e7f7      	b.n	800cc9c <memmove+0x24>

0800ccac <_realloc_r>:
 800ccac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccb0:	4680      	mov	r8, r0
 800ccb2:	4614      	mov	r4, r2
 800ccb4:	460e      	mov	r6, r1
 800ccb6:	b921      	cbnz	r1, 800ccc2 <_realloc_r+0x16>
 800ccb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ccbc:	4611      	mov	r1, r2
 800ccbe:	f7fd b985 	b.w	8009fcc <_malloc_r>
 800ccc2:	b92a      	cbnz	r2, 800ccd0 <_realloc_r+0x24>
 800ccc4:	f7fd f916 	bl	8009ef4 <_free_r>
 800ccc8:	4625      	mov	r5, r4
 800ccca:	4628      	mov	r0, r5
 800cccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ccd0:	f000 f842 	bl	800cd58 <_malloc_usable_size_r>
 800ccd4:	4284      	cmp	r4, r0
 800ccd6:	4607      	mov	r7, r0
 800ccd8:	d802      	bhi.n	800cce0 <_realloc_r+0x34>
 800ccda:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ccde:	d812      	bhi.n	800cd06 <_realloc_r+0x5a>
 800cce0:	4621      	mov	r1, r4
 800cce2:	4640      	mov	r0, r8
 800cce4:	f7fd f972 	bl	8009fcc <_malloc_r>
 800cce8:	4605      	mov	r5, r0
 800ccea:	2800      	cmp	r0, #0
 800ccec:	d0ed      	beq.n	800ccca <_realloc_r+0x1e>
 800ccee:	42bc      	cmp	r4, r7
 800ccf0:	4622      	mov	r2, r4
 800ccf2:	4631      	mov	r1, r6
 800ccf4:	bf28      	it	cs
 800ccf6:	463a      	movcs	r2, r7
 800ccf8:	f7ff f878 	bl	800bdec <memcpy>
 800ccfc:	4631      	mov	r1, r6
 800ccfe:	4640      	mov	r0, r8
 800cd00:	f7fd f8f8 	bl	8009ef4 <_free_r>
 800cd04:	e7e1      	b.n	800ccca <_realloc_r+0x1e>
 800cd06:	4635      	mov	r5, r6
 800cd08:	e7df      	b.n	800ccca <_realloc_r+0x1e>
	...

0800cd0c <_read_r>:
 800cd0c:	b538      	push	{r3, r4, r5, lr}
 800cd0e:	4d07      	ldr	r5, [pc, #28]	; (800cd2c <_read_r+0x20>)
 800cd10:	4604      	mov	r4, r0
 800cd12:	4608      	mov	r0, r1
 800cd14:	4611      	mov	r1, r2
 800cd16:	2200      	movs	r2, #0
 800cd18:	602a      	str	r2, [r5, #0]
 800cd1a:	461a      	mov	r2, r3
 800cd1c:	f7f6 f8f1 	bl	8002f02 <_read>
 800cd20:	1c43      	adds	r3, r0, #1
 800cd22:	d102      	bne.n	800cd2a <_read_r+0x1e>
 800cd24:	682b      	ldr	r3, [r5, #0]
 800cd26:	b103      	cbz	r3, 800cd2a <_read_r+0x1e>
 800cd28:	6023      	str	r3, [r4, #0]
 800cd2a:	bd38      	pop	{r3, r4, r5, pc}
 800cd2c:	2000252c 	.word	0x2000252c

0800cd30 <__ascii_wctomb>:
 800cd30:	b149      	cbz	r1, 800cd46 <__ascii_wctomb+0x16>
 800cd32:	2aff      	cmp	r2, #255	; 0xff
 800cd34:	bf85      	ittet	hi
 800cd36:	238a      	movhi	r3, #138	; 0x8a
 800cd38:	6003      	strhi	r3, [r0, #0]
 800cd3a:	700a      	strbls	r2, [r1, #0]
 800cd3c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800cd40:	bf98      	it	ls
 800cd42:	2001      	movls	r0, #1
 800cd44:	4770      	bx	lr
 800cd46:	4608      	mov	r0, r1
 800cd48:	4770      	bx	lr

0800cd4a <abort>:
 800cd4a:	b508      	push	{r3, lr}
 800cd4c:	2006      	movs	r0, #6
 800cd4e:	f000 f833 	bl	800cdb8 <raise>
 800cd52:	2001      	movs	r0, #1
 800cd54:	f7f6 f8cb 	bl	8002eee <_exit>

0800cd58 <_malloc_usable_size_r>:
 800cd58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd5c:	1f18      	subs	r0, r3, #4
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	bfbc      	itt	lt
 800cd62:	580b      	ldrlt	r3, [r1, r0]
 800cd64:	18c0      	addlt	r0, r0, r3
 800cd66:	4770      	bx	lr

0800cd68 <_raise_r>:
 800cd68:	291f      	cmp	r1, #31
 800cd6a:	b538      	push	{r3, r4, r5, lr}
 800cd6c:	4604      	mov	r4, r0
 800cd6e:	460d      	mov	r5, r1
 800cd70:	d904      	bls.n	800cd7c <_raise_r+0x14>
 800cd72:	2316      	movs	r3, #22
 800cd74:	6003      	str	r3, [r0, #0]
 800cd76:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd7a:	bd38      	pop	{r3, r4, r5, pc}
 800cd7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cd7e:	b112      	cbz	r2, 800cd86 <_raise_r+0x1e>
 800cd80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd84:	b94b      	cbnz	r3, 800cd9a <_raise_r+0x32>
 800cd86:	4620      	mov	r0, r4
 800cd88:	f000 f830 	bl	800cdec <_getpid_r>
 800cd8c:	462a      	mov	r2, r5
 800cd8e:	4601      	mov	r1, r0
 800cd90:	4620      	mov	r0, r4
 800cd92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd96:	f000 b817 	b.w	800cdc8 <_kill_r>
 800cd9a:	2b01      	cmp	r3, #1
 800cd9c:	d00a      	beq.n	800cdb4 <_raise_r+0x4c>
 800cd9e:	1c59      	adds	r1, r3, #1
 800cda0:	d103      	bne.n	800cdaa <_raise_r+0x42>
 800cda2:	2316      	movs	r3, #22
 800cda4:	6003      	str	r3, [r0, #0]
 800cda6:	2001      	movs	r0, #1
 800cda8:	e7e7      	b.n	800cd7a <_raise_r+0x12>
 800cdaa:	2400      	movs	r4, #0
 800cdac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cdb0:	4628      	mov	r0, r5
 800cdb2:	4798      	blx	r3
 800cdb4:	2000      	movs	r0, #0
 800cdb6:	e7e0      	b.n	800cd7a <_raise_r+0x12>

0800cdb8 <raise>:
 800cdb8:	4b02      	ldr	r3, [pc, #8]	; (800cdc4 <raise+0xc>)
 800cdba:	4601      	mov	r1, r0
 800cdbc:	6818      	ldr	r0, [r3, #0]
 800cdbe:	f7ff bfd3 	b.w	800cd68 <_raise_r>
 800cdc2:	bf00      	nop
 800cdc4:	20000024 	.word	0x20000024

0800cdc8 <_kill_r>:
 800cdc8:	b538      	push	{r3, r4, r5, lr}
 800cdca:	4d07      	ldr	r5, [pc, #28]	; (800cde8 <_kill_r+0x20>)
 800cdcc:	2300      	movs	r3, #0
 800cdce:	4604      	mov	r4, r0
 800cdd0:	4608      	mov	r0, r1
 800cdd2:	4611      	mov	r1, r2
 800cdd4:	602b      	str	r3, [r5, #0]
 800cdd6:	f7f6 f87a 	bl	8002ece <_kill>
 800cdda:	1c43      	adds	r3, r0, #1
 800cddc:	d102      	bne.n	800cde4 <_kill_r+0x1c>
 800cdde:	682b      	ldr	r3, [r5, #0]
 800cde0:	b103      	cbz	r3, 800cde4 <_kill_r+0x1c>
 800cde2:	6023      	str	r3, [r4, #0]
 800cde4:	bd38      	pop	{r3, r4, r5, pc}
 800cde6:	bf00      	nop
 800cde8:	2000252c 	.word	0x2000252c

0800cdec <_getpid_r>:
 800cdec:	f7f6 b867 	b.w	8002ebe <_getpid>

0800cdf0 <_init>:
 800cdf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdf2:	bf00      	nop
 800cdf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdf6:	bc08      	pop	{r3}
 800cdf8:	469e      	mov	lr, r3
 800cdfa:	4770      	bx	lr

0800cdfc <_fini>:
 800cdfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdfe:	bf00      	nop
 800ce00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ce02:	bc08      	pop	{r3}
 800ce04:	469e      	mov	lr, r3
 800ce06:	4770      	bx	lr
