[toc]

### 1. 双全加器

![image-20251201184437620](芯片.assets/image-20251201184437620.png)

### 2. 超前进位加法器

![image-20251201190427818](芯片.assets/image-20251201190427818.png)

### 3. 4位数值比较器(可拓展)

![image-20251201190857349](芯片.assets/image-20251201190857349.png)

![image-20251201190935370](芯片.assets/image-20251201190935370.png)

* 注意:

![image-20251201190954674](芯片.assets/image-20251201190954674.png)

### 4. 8-3优先编码器

![image-20251201192859437](芯片.assets/image-20251201192859437.png)![image-20251201192951547](芯片.assets/image-20251201192951547.png)

==注:上面一个杠意思是低电平有效==

### 5. 10-4线优先编码器

![image-20251201194831664](芯片.assets/image-20251201194831664.png)

* 功能表

![image-20251201194921359](芯片.assets/image-20251201194921359.png)



### 6. 3-8译码器

![image-20251201201258106](芯片.assets/image-20251201201258106.png)

![image-20251201201422109](芯片.assets/image-20251201201422109.png)

![image-20251201201525470](芯片.assets/image-20251201201525470.png)

### 7 2-10进制译码器

**这个芯片没有控制端**

![image-20251201202331659](芯片.assets/image-20251201202331659.png)

### 8 数码管显示译码器

1. 74LS48

![image-20251201203706907](芯片.assets/image-20251201203706907.png)

![image-20251201204119830](芯片.assets/image-20251201204119830.png)

==注:74LS48内部有2k上拉电阻,可以不再外接,记得对应的是共阴极数码管==

优先级:

BI非/RBO非(全灭) > LT非(全亮) > RBI非(消隐-全灭)

![image-20251201205857023](芯片.assets/image-20251201205857023.png)

2. CD4511

![image-20251201205652998](芯片.assets/image-20251201205652998.png)

![image-20251201205842184](芯片.assets/image-20251201205842184.png)

### 9. 双4选1数据选择器

==注意:地址端是共用的==

![image-20251202183126979](芯片.assets/image-20251202183126979.png)

![image-20251202183137926](芯片.assets/image-20251202183137926.png)

![image-20251202183145531](芯片.assets/image-20251202183145531.png)

### 10. 八选一数据选择器

* (74LS151)

![image-20251202183432473](芯片.assets/image-20251202183432473.png)

