{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740173300317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740173300327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 21 16:28:20 2025 " "Processing started: Fri Feb 21 16:28:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740173300327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173300327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_8bit_alu_beh_vhdl -c sls_8bit_alu_beh_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_8bit_alu_beh_vhdl -c sls_8bit_alu_beh_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173300327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740173300813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740173300813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_fpga_emulation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_fpga_emulation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_fpga_emulation-sls_struc " "Found design unit 1: sls_fpga_emulation-sls_struc" {  } { { "sls_fpga_emulation.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_fpga_emulation.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740173308357 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_fpga_emulation " "Found entity 1: sls_fpga_emulation" {  } { { "sls_fpga_emulation.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_fpga_emulation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740173308357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_beh_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_alu_beh_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_alu_beh_vhdl_tb-sls_verify " "Found design unit 1: sls_8bit_alu_beh_vhdl_tb-sls_verify" {  } { { "sls_8bit_alu_beh_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl_tb.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740173308361 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_beh_vhdl_tb " "Found entity 1: sls_8bit_alu_beh_vhdl_tb" {  } { { "sls_8bit_alu_beh_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl_tb.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740173308361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_8bit_alu_beh_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_8bit_alu_beh_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_8bit_alu_beh_vhdl-sls_beh " "Found design unit 1: sls_8bit_alu_beh_vhdl-sls_beh" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740173308366 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_alu_beh_vhdl " "Found entity 1: sls_8bit_alu_beh_vhdl" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740173308366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308366 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sls_8bit_alu_beh_vhdl " "Elaborating entity \"sls_8bit_alu_beh_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740173308397 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shrl sls_8bit_alu_beh_vhdl.vhd(172) " "VHDL Process Statement warning at sls_8bit_alu_beh_vhdl.vhd(172): signal \"shrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rlc sls_8bit_alu_beh_vhdl.vhd(178) " "VHDL Process Statement warning at sls_8bit_alu_beh_vhdl.vhd(178): signal \"rlc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shrl sls_8bit_alu_beh_vhdl.vhd(48) " "VHDL Process Statement warning at sls_8bit_alu_beh_vhdl.vhd(48): inferring latch(es) for signal or variable \"shrl\", which holds its previous value in one or more paths through the process" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rlc sls_8bit_alu_beh_vhdl.vhd(48) " "VHDL Process Statement warning at sls_8bit_alu_beh_vhdl.vhd(48): inferring latch(es) for signal or variable \"rlc\", which holds its previous value in one or more paths through the process" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carryout sls_8bit_alu_beh_vhdl.vhd(48) " "VHDL Process Statement warning at sls_8bit_alu_beh_vhdl.vhd(48): inferring latch(es) for signal or variable \"carryout\", which holds its previous value in one or more paths through the process" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carryout sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"carryout\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlc\[0\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"rlc\[0\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlc\[1\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"rlc\[1\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlc\[2\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"rlc\[2\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlc\[3\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"rlc\[3\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlc\[4\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"rlc\[4\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlc\[5\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"rlc\[5\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlc\[6\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"rlc\[6\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rlc\[7\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"rlc\[7\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shrl\[0\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"shrl\[0\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shrl\[1\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"shrl\[1\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shrl\[2\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"shrl\[2\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shrl\[3\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"shrl\[3\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shrl\[4\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"shrl\[4\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shrl\[5\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"shrl\[5\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shrl\[6\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"shrl\[6\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shrl\[7\] sls_8bit_alu_beh_vhdl.vhd(48) " "Inferred latch for \"shrl\[7\]\" at sls_8bit_alu_beh_vhdl.vhd(48)" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173308400 "|sls_8bit_alu_beh_vhdl"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rlc\[0\] " "Latch rlc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308757 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shrl\[0\] " "Latch shrl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308757 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shrl\[1\] " "Latch shrl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308757 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rlc\[1\] " "Latch rlc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308757 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rlc\[2\] " "Latch rlc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308757 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shrl\[2\] " "Latch shrl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308757 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shrl\[3\] " "Latch shrl\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308757 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rlc\[3\] " "Latch rlc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308757 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shrl\[4\] " "Latch shrl\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308757 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rlc\[4\] " "Latch rlc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308757 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shrl\[5\] " "Latch shrl\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308757 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308757 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rlc\[5\] " "Latch rlc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308758 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "shrl\[6\] " "Latch shrl\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308758 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rlc\[6\] " "Latch rlc\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308758 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rlc\[7\] " "Latch rlc\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Const_K\[0\] " "Ports D and ENA on the latch are fed by the same signal Const_K\[0\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308758 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308758 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "carryout " "Latch carryout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Func_Sel\[2\] " "Ports D and ENA on the latch are fed by the same signal Func_Sel\[2\]" {  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740173308758 ""}  } { { "sls_8bit_alu_beh_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab5/sls_8bit_alu_beh_vhdl/sls_8bit_alu_beh_vhdl.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740173308758 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740173308861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740173309427 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740173309427 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740173309463 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740173309463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740173309463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740173309463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740173309474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 21 16:28:29 2025 " "Processing ended: Fri Feb 21 16:28:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740173309474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740173309474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740173309474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740173309474 ""}
