<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4892" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4892{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4892{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4892{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4892{left:69px;bottom:451px;letter-spacing:0.16px;}
#t5_4892{left:150px;bottom:451px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t6_4892{left:69px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t7_4892{left:69px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_4892{left:69px;bottom:393px;letter-spacing:-0.22px;word-spacing:-0.22px;}
#t9_4892{left:69px;bottom:366px;}
#ta_4892{left:95px;bottom:370px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#tb_4892{left:95px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_4892{left:69px;bottom:326px;}
#td_4892{left:95px;bottom:330px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#te_4892{left:95px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#tf_4892{left:95px;bottom:296px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tg_4892{left:95px;bottom:279px;letter-spacing:-0.09px;word-spacing:-0.71px;}
#th_4892{left:361px;bottom:286px;}
#ti_4892{left:376px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#tj_4892{left:81px;bottom:979px;letter-spacing:-0.14px;}
#tk_4892{left:138px;bottom:979px;letter-spacing:-0.16px;}
#tl_4892{left:189px;bottom:979px;letter-spacing:-0.15px;}
#tm_4892{left:424px;bottom:979px;letter-spacing:-0.14px;}
#tn_4892{left:517px;bottom:979px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#to_4892{left:517px;bottom:962px;letter-spacing:-0.1px;}
#tp_4892{left:517px;bottom:941px;letter-spacing:-0.11px;}
#tq_4892{left:81px;bottom:917px;letter-spacing:-0.15px;}
#tr_4892{left:138px;bottom:917px;letter-spacing:-0.15px;}
#ts_4892{left:189px;bottom:917px;letter-spacing:-0.15px;}
#tt_4892{left:424px;bottom:917px;letter-spacing:-0.15px;}
#tu_4892{left:517px;bottom:917px;letter-spacing:-0.12px;}
#tv_4892{left:517px;bottom:900px;letter-spacing:-0.12px;}
#tw_4892{left:517px;bottom:878px;letter-spacing:-0.11px;}
#tx_4892{left:81px;bottom:854px;letter-spacing:-0.16px;}
#ty_4892{left:138px;bottom:854px;letter-spacing:-0.16px;}
#tz_4892{left:189px;bottom:854px;letter-spacing:-0.15px;}
#t10_4892{left:424px;bottom:854px;letter-spacing:-0.14px;}
#t11_4892{left:517px;bottom:854px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t12_4892{left:517px;bottom:833px;letter-spacing:-0.11px;}
#t13_4892{left:81px;bottom:808px;letter-spacing:-0.17px;}
#t14_4892{left:138px;bottom:808px;letter-spacing:-0.16px;}
#t15_4892{left:189px;bottom:808px;letter-spacing:-0.14px;}
#t16_4892{left:424px;bottom:808px;letter-spacing:-0.13px;}
#t17_4892{left:517px;bottom:808px;letter-spacing:-0.12px;word-spacing:-1px;}
#t18_4892{left:517px;bottom:791px;letter-spacing:-0.11px;}
#t19_4892{left:517px;bottom:770px;letter-spacing:-0.11px;}
#t1a_4892{left:81px;bottom:745px;letter-spacing:-0.16px;}
#t1b_4892{left:138px;bottom:745px;letter-spacing:-0.16px;}
#t1c_4892{left:189px;bottom:745px;letter-spacing:-0.15px;}
#t1d_4892{left:424px;bottom:745px;letter-spacing:-0.14px;}
#t1e_4892{left:517px;bottom:745px;letter-spacing:-0.12px;}
#t1f_4892{left:517px;bottom:729px;letter-spacing:-0.12px;}
#t1g_4892{left:517px;bottom:707px;letter-spacing:-0.11px;}
#t1h_4892{left:81px;bottom:683px;letter-spacing:-0.16px;}
#t1i_4892{left:138px;bottom:683px;letter-spacing:-0.16px;}
#t1j_4892{left:189px;bottom:683px;letter-spacing:-0.14px;}
#t1k_4892{left:424px;bottom:683px;letter-spacing:-0.13px;}
#t1l_4892{left:517px;bottom:683px;letter-spacing:-0.11px;}
#t1m_4892{left:517px;bottom:666px;letter-spacing:-0.12px;}
#t1n_4892{left:517px;bottom:645px;letter-spacing:-0.11px;}
#t1o_4892{left:81px;bottom:620px;letter-spacing:-0.17px;}
#t1p_4892{left:138px;bottom:620px;letter-spacing:-0.17px;}
#t1q_4892{left:188px;bottom:620px;letter-spacing:-0.15px;}
#t1r_4892{left:424px;bottom:620px;letter-spacing:-0.14px;}
#t1s_4892{left:517px;bottom:620px;letter-spacing:-0.11px;}
#t1t_4892{left:517px;bottom:603px;letter-spacing:-0.12px;}
#t1u_4892{left:517px;bottom:582px;letter-spacing:-0.11px;}
#t1v_4892{left:81px;bottom:558px;letter-spacing:-0.17px;}
#t1w_4892{left:138px;bottom:558px;letter-spacing:-0.16px;}
#t1x_4892{left:189px;bottom:558px;letter-spacing:-0.15px;}
#t1y_4892{left:424px;bottom:558px;letter-spacing:-0.13px;}
#t1z_4892{left:517px;bottom:558px;letter-spacing:-0.11px;}
#t20_4892{left:517px;bottom:541px;letter-spacing:-0.12px;}
#t21_4892{left:517px;bottom:519px;letter-spacing:-0.11px;}
#t22_4892{left:235px;bottom:235px;letter-spacing:0.13px;word-spacing:0.01px;}
#t23_4892{left:321px;bottom:235px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t24_4892{left:95px;bottom:212px;letter-spacing:-0.12px;}
#t25_4892{left:96px;bottom:195px;letter-spacing:-0.15px;}
#t26_4892{left:238px;bottom:212px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t27_4892{left:235px;bottom:195px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_4892{left:413px;bottom:212px;letter-spacing:-0.12px;}
#t29_4892{left:414px;bottom:195px;letter-spacing:-0.12px;}
#t2a_4892{left:413px;bottom:179px;letter-spacing:-0.11px;}
#t2b_4892{left:491px;bottom:212px;letter-spacing:-0.13px;}
#t2c_4892{left:490px;bottom:195px;letter-spacing:-0.15px;}
#t2d_4892{left:534px;bottom:202px;}
#t2e_4892{left:660px;bottom:195px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2f_4892{left:85px;bottom:171px;letter-spacing:-0.14px;}
#t2g_4892{left:137px;bottom:171px;letter-spacing:-0.14px;}
#t2h_4892{left:88px;bottom:147px;letter-spacing:-0.13px;}
#t2i_4892{left:145px;bottom:147px;}
#t2j_4892{left:180px;bottom:147px;letter-spacing:-0.14px;}
#t2k_4892{left:400px;bottom:147px;letter-spacing:-0.09px;}
#t2l_4892{left:400px;bottom:130px;letter-spacing:-0.11px;}
#t2m_4892{left:475px;bottom:147px;letter-spacing:-0.13px;}
#t2n_4892{left:567px;bottom:147px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t2o_4892{left:118px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2p_4892{left:204px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2q_4892{left:220px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2r_4892{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2s_4892{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2t_4892{left:219px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2u_4892{left:446px;bottom:1028px;letter-spacing:-0.14px;}
#t2v_4892{left:635px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2w_4892{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2x_4892{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4892{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4892{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4892{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4892{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4892{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_4892{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_4892{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4892{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_4892{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4892" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4892Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4892" style="-webkit-user-select: none;"><object width="935" height="1210" data="4892/4892.svg" type="image/svg+xml" id="pdf4892" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4892" class="t s1_4892">2-370 </span><span id="t2_4892" class="t s1_4892">Vol. 4 </span>
<span id="t3_4892" class="t s2_4892">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4892" class="t s3_4892">2.19 </span><span id="t5_4892" class="t s3_4892">MSRS IN THE PENTIUM® 4 AND INTEL® XEON® PROCESSORS </span>
<span id="t6_4892" class="t s4_4892">Table 2-55 lists MSRs (architectural and model-specific) that are defined across processor generations based on </span>
<span id="t7_4892" class="t s4_4892">Intel NetBurst microarchitecture. The processor can be identified by its CPUID signatures of DisplayFamily </span>
<span id="t8_4892" class="t s4_4892">encoding of 0FH, see Table 2-1. </span>
<span id="t9_4892" class="t s5_4892">• </span><span id="ta_4892" class="t s4_4892">MSRs with an “IA32_” prefix are designated as “architectural.” This means that the functions of these MSRs and </span>
<span id="tb_4892" class="t s4_4892">their addresses remain the same for succeeding families of IA-32 processors. </span>
<span id="tc_4892" class="t s5_4892">• </span><span id="td_4892" class="t s4_4892">MSRs with an “MSR_” prefix are model specific with respect to address functionalities. The column “Model Avail- </span>
<span id="te_4892" class="t s4_4892">ability” lists the model encoding value(s) within the Pentium 4 and Intel Xeon processor family at the specified </span>
<span id="tf_4892" class="t s4_4892">register address. The model encoding value of a processor can be queried using CPUID. See “CPUID—CPU </span>
<span id="tg_4892" class="t s4_4892">Identification” in Chapter 3 of the Intel </span>
<span id="th_4892" class="t s6_4892">® </span>
<span id="ti_4892" class="t s4_4892">64 and IA-32 Architectures Software Developer’s Manual, Volume 2A. </span>
<span id="tj_4892" class="t s7_4892">48AH </span><span id="tk_4892" class="t s7_4892">1162 </span><span id="tl_4892" class="t s7_4892">IA32_VMX_VMCS_ENUM </span><span id="tm_4892" class="t s7_4892">Core </span><span id="tn_4892" class="t s7_4892">Capability Reporting Register of VMCS Field Enumeration </span>
<span id="to_4892" class="t s7_4892">(R/O) </span>
<span id="tp_4892" class="t s7_4892">See Table 2-2. </span>
<span id="tq_4892" class="t s7_4892">48BH </span><span id="tr_4892" class="t s7_4892">1163 </span><span id="ts_4892" class="t s7_4892">IA32_VMX_PROCBASED_ CTLS2 </span><span id="tt_4892" class="t s7_4892">Core </span><span id="tu_4892" class="t s7_4892">Capability Reporting Register of Secondary Processor- </span>
<span id="tv_4892" class="t s7_4892">Based VM-Execution Controls (R/O) </span>
<span id="tw_4892" class="t s7_4892">See Table 2-2. </span>
<span id="tx_4892" class="t s7_4892">48CH </span><span id="ty_4892" class="t s7_4892">1164 </span><span id="tz_4892" class="t s7_4892">IA32_VMX_EPT_VPID_ENUM </span><span id="t10_4892" class="t s7_4892">Core </span><span id="t11_4892" class="t s7_4892">Capability Reporting Register of EPT and VPID (R/O) </span>
<span id="t12_4892" class="t s7_4892">See Table 2-2. </span>
<span id="t13_4892" class="t s7_4892">48DH </span><span id="t14_4892" class="t s7_4892">1165 </span><span id="t15_4892" class="t s7_4892">IA32_VMX_TRUE_PINBASE D_CTLS </span><span id="t16_4892" class="t s7_4892">Core </span><span id="t17_4892" class="t s7_4892">Capability Reporting Register of Pin-Based VM-Execution </span>
<span id="t18_4892" class="t s7_4892">Flex Controls (R/O) </span>
<span id="t19_4892" class="t s7_4892">See Table 2-2. </span>
<span id="t1a_4892" class="t s7_4892">48EH </span><span id="t1b_4892" class="t s7_4892">1166 </span><span id="t1c_4892" class="t s7_4892">IA32_VMX_TRUE_PROCBASED_CTLS </span><span id="t1d_4892" class="t s7_4892">Core </span><span id="t1e_4892" class="t s7_4892">Capability Reporting Register of Primary Processor- </span>
<span id="t1f_4892" class="t s7_4892">Based VM-Execution Flex Controls (R/O) </span>
<span id="t1g_4892" class="t s7_4892">See Table 2-2. </span>
<span id="t1h_4892" class="t s7_4892">48FH </span><span id="t1i_4892" class="t s7_4892">1167 </span><span id="t1j_4892" class="t s7_4892">IA32_VMX_TRUE_EXIT_CTLS </span><span id="t1k_4892" class="t s7_4892">Core </span><span id="t1l_4892" class="t s7_4892">Capability Reporting Register of VM-Exit Flex Controls </span>
<span id="t1m_4892" class="t s7_4892">(R/O) </span>
<span id="t1n_4892" class="t s7_4892">See Table 2-2. </span>
<span id="t1o_4892" class="t s7_4892">490H </span><span id="t1p_4892" class="t s7_4892">1168 </span><span id="t1q_4892" class="t s7_4892">IA32_VMX_TRUE_ENTRY_CTLS </span><span id="t1r_4892" class="t s7_4892">Core </span><span id="t1s_4892" class="t s7_4892">Capability Reporting Register of VM-Entry Flex Controls </span>
<span id="t1t_4892" class="t s7_4892">(R/O) </span>
<span id="t1u_4892" class="t s7_4892">See Table 2-2. </span>
<span id="t1v_4892" class="t s7_4892">491H </span><span id="t1w_4892" class="t s7_4892">1169 </span><span id="t1x_4892" class="t s7_4892">IA32_VMX_FMFUNC </span><span id="t1y_4892" class="t s7_4892">Core </span><span id="t1z_4892" class="t s7_4892">Capability Reporting Register of VM-Function Controls </span>
<span id="t20_4892" class="t s7_4892">(R/O) </span>
<span id="t21_4892" class="t s7_4892">See Table 2-2. </span>
<span id="t22_4892" class="t s8_4892">Table 2-55. </span><span id="t23_4892" class="t s8_4892">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span>
<span id="t24_4892" class="t s9_4892">Register </span>
<span id="t25_4892" class="t s9_4892">Address </span>
<span id="t26_4892" class="t s9_4892">Register Name </span>
<span id="t27_4892" class="t s9_4892">Fields and Flags </span>
<span id="t28_4892" class="t s9_4892">Model </span>
<span id="t29_4892" class="t s9_4892">Avail- </span>
<span id="t2a_4892" class="t s9_4892">ability </span>
<span id="t2b_4892" class="t s9_4892">Shared/ </span>
<span id="t2c_4892" class="t s9_4892">Unique </span>
<span id="t2d_4892" class="t s6_4892">1 </span>
<span id="t2e_4892" class="t s9_4892">Bit Description </span>
<span id="t2f_4892" class="t s9_4892">Hex </span><span id="t2g_4892" class="t s9_4892">Dec </span>
<span id="t2h_4892" class="t s7_4892">0H </span><span id="t2i_4892" class="t s7_4892">0 </span><span id="t2j_4892" class="t s7_4892">IA32_P5_MC_ADDR </span><span id="t2k_4892" class="t s7_4892">0, 1, 2, 3, </span>
<span id="t2l_4892" class="t s7_4892">4, 6 </span>
<span id="t2m_4892" class="t s7_4892">Shared </span><span id="t2n_4892" class="t s7_4892">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="t2o_4892" class="t s8_4892">Table 2-54. </span><span id="t2p_4892" class="t s8_4892">Additional MSRs Supported by the Intel® Xeon Phi™ Processor 7215, 7285, 7295 Series </span>
<span id="t2q_4892" class="t s8_4892">with a CPUID Signature DisplayFamily_DisplayModel Value of 06_85H </span>
<span id="t2r_4892" class="t s9_4892">Register </span>
<span id="t2s_4892" class="t s9_4892">Address </span><span id="t2t_4892" class="t s9_4892">Register Name / Bit Fields </span><span id="t2u_4892" class="t s9_4892">Scope </span><span id="t2v_4892" class="t s9_4892">Bit Description </span>
<span id="t2w_4892" class="t s9_4892">Hex </span><span id="t2x_4892" class="t s9_4892">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
