{
  "design": {
    "design_info": {
      "boundary_crc": "0x730B92C1454E48A9",
      "device": "xc7vx485tffg1761-2",
      "gen_directory": "../../../../pci_mig_16_v2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "xdma_0": "",
      "smartconnect_0": "",
      "util_ds_buf_0": "",
      "axi_bram_ctrl_1": "",
      "blk_mem_gen_1": "",
      "pci_mig_accelerator_0": ""
    },
    "interface_ports": {
      "pcie_7x_mgt_rtl": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "pcie_ref": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "design_1_xdma_0_0",
        "xci_path": "ip/design_1_xdma_0_0/design_1_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "PF0_DEVICE_ID_mqdma": {
            "value": "9028"
          },
          "PF0_SRIOV_VF_DEVICE_ID": {
            "value": "A038"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "9228"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "9328"
          },
          "SYS_RST_N_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "axi_data_width": {
            "value": "128_bit"
          },
          "axisten_freq": {
            "value": "250"
          },
          "mode_selection": {
            "value": "Basic"
          },
          "pf0_base_class_menu": {
            "value": "Memory_controller"
          },
          "pf0_class_code_base": {
            "value": "05"
          },
          "pf0_class_code_interface": {
            "value": "00"
          },
          "pf0_class_code_sub": {
            "value": "80"
          },
          "pf0_device_id": {
            "value": "7028"
          },
          "pf0_sub_class_interface_menu": {
            "value": "Other_memory_controller"
          },
          "pl_link_cap_max_link_speed": {
            "value": "5.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X8"
          },
          "plltype": {
            "value": "QPLL1"
          },
          "ref_clk_freq": {
            "value": "100_MHz"
          },
          "xdma_axi_intf_mm": {
            "value": "AXI_Memory_Mapped"
          },
          "xdma_rnum_chnl": {
            "value": "1"
          },
          "xdma_wnum_chnl": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_0",
        "xci_path": "ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_0_0",
        "xci_path": "ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design_1_axi_bram_ctrl_0_2",
        "xci_path": "ip/design_1_axi_bram_ctrl_0_2/design_1_axi_bram_ctrl_0_2.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "parameters": {
          "DATA_WIDTH": {
            "value": "512"
          },
          "READ_LATENCY": {
            "value": "1"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_1",
        "xci_path": "ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "512"
          },
          "Read_Width_B": {
            "value": "512"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Width_A": {
            "value": "512"
          },
          "Write_Width_B": {
            "value": "512"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "pci_mig_accelerator_0": {
        "vlnv": "user.org:user:pci_mig_accelerator_v1_0:1.0",
        "xci_name": "design_1_pci_mig_accelerator_0_0",
        "xci_path": "ip/design_1_pci_mig_accelerator_0_0/design_1_pci_mig_accelerator_0_0.xci",
        "inst_hier_path": "pci_mig_accelerator_0",
        "parameters": {
          "C_M00_AXI_ADDR_WIDTH": {
            "value": "33"
          },
          "C_M00_AXI_DATA_WIDTH": {
            "value": "512"
          },
          "C_M00_AXI_TARGET_SLAVE_BASE_ADDR": {
            "value": "0x00000000"
          },
          "C_S00_AXI_ADDR_WIDTH": {
            "value": "32"
          },
          "C_S00_AXI_DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "m00_axi": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m00_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0001FFFFFFFF",
              "width": "33"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m00_axi": {
              "range": "8G",
              "width": "33"
            }
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie_ref",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTA",
          "blk_mem_gen_1/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTB": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTB",
          "blk_mem_gen_1/BRAM_PORTB"
        ]
      },
      "pci_mig_accelerator_0_m00_axi": {
        "interface_ports": [
          "smartconnect_0/S01_AXI",
          "pci_mig_accelerator_0/m00_axi"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "pci_mig_accelerator_0/s00_axi"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "xdma_0/M_AXI",
          "smartconnect_0/S00_AXI"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_7x_mgt_rtl",
          "xdma_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "reset_rtl_1": {
        "ports": [
          "sys_rst",
          "xdma_0/sys_rst_n"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "xdma_0/sys_clk"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "smartconnect_0/aclk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "pci_mig_accelerator_0/s00_axi_aclk",
          "pci_mig_accelerator_0/m00_axi_aclk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "smartconnect_0/aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "pci_mig_accelerator_0/s00_axi_aresetn",
          "pci_mig_accelerator_0/m00_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x0000000000000000",
                "range": "32K"
              },
              "SEG_pci_mig_accelerator_0_reg0": {
                "address_block": "/pci_mig_accelerator_0/s00_axi/reg0",
                "offset": "0x0000000100000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/pci_mig_accelerator_0": {
        "address_spaces": {
          "m00_axi": {
            "segments": {
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x000000000",
                "range": "32K"
              },
              "SEG_pci_mig_accelerator_0_reg0": {
                "address_block": "/pci_mig_accelerator_0/s00_axi/reg0",
                "offset": "0x100000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}