[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain cpu dvfs_handler l2bus l2cache l3bus l3cache mem_cntrls0 mem_cntrls1 membus
boot_osflags=a
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
kernel=
kernel_addr_check=true
kernel_extras=
kernel_extras_addrs=
kvm_vm=Null
load_addr_mask=18446744073709551615
load_offset=0
m5ops_base=4294901760
mem_mode=timing
mem_ranges=0:104857600 3221225472:3222274048 4294967296:38654705664
memories=system.mem_cntrls0 system.mem_cntrls1
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=system.membus.slave[0]

[system.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=286
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.clk_domain.voltage_domain

[system.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.cpu]
type=DerivO3CPU
children=branchPred dcache dtb fuPool icache interrupts isa itb mmucache process tracer
LFSTSize=1024
LQEntries=144
LSQCheckLoads=true
LSQDepCheckShift=4
SQEntries=112
SSITSize=1024
activity=0
backComSize=19
branchPred=system.cpu.branchPred
cacheLoadPorts=200
cacheStorePorts=200
checker=Null
clk_domain=system.clk_domain
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=-1
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
default_p_state=UNDEFINED
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=system.cpu.dtb
eventq_index=0
fetchBufferSize=16
fetchQueueSize=64
fetchToDecodeDelay=3
fetchTrapLatency=1
fetchWidth=8
forwardComSize=19
fuPool=system.cpu.fuPool
function_trace=false
function_trace_start=0
iewToCommitDelay=6
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
interrupts=system.cpu.interrupts
isa=system.cpu.isa
issueToExecuteDelay=1
issueWidth=8
itb=system.cpu.itb
max_insts_all_threads=0
max_insts_any_thread=100000000000
needsTSO=true
numIQEntries=146
numPhysCCRegs=1350
numPhysFloatRegs=252
numPhysIntRegs=270
numPhysVecPredRegs=32
numPhysVecRegs=256
numROBEntries=336
numRobs=1
numThreads=1
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_gating_on_idle=false
power_model=
profile=0
progress_interval=0
pwr_gating_latency=300
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=9
renameToROBDelay=1
renameWidth=12
simpoint_start_insts=
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
socket_id=0
squashWidth=12
store_set_clear_period=250000
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu.tracer
trapLatency=13
wait_for_remote_gdb=false
wbWidth=8
workload=system.cpu.process
dcache_port=system.cpu.dcache.cpu_side
icache_port=system.cpu.icache.cpu_side

[system.cpu.branchPred]
type=LTAGE
children=indirectBranchPred loop_predictor tage
BTBEntries=512
BTBTagSize=19
RASSize=32
eventq_index=0
indirectBranchPred=system.cpu.branchPred.indirectBranchPred
instShiftAmt=2
loop_predictor=system.cpu.branchPred.loop_predictor
numThreads=1
tage=system.cpu.branchPred.tage

[system.cpu.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=16
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=7
indirectSets=128
indirectTagSize=16
indirectWays=4
instShiftAmt=2
numThreads=1

[system.cpu.branchPred.loop_predictor]
type=LoopPredictor
eventq_index=0
initialLoopAge=255
initialLoopIter=1
logLoopTableAssoc=2
logSizeLoopPred=8
loopTableAgeBits=8
loopTableConfidenceBits=2
loopTableIterBits=14
loopTableTagBits=14
optionalAgeReset=true
restrictAllocation=false
useDirectionBit=false
useHashing=false
useSpeculation=false
withLoopBits=7

[system.cpu.branchPred.tage]
type=TAGEBase
eventq_index=0
histBufferSize=2097152
initialTCounterValue=131072
instShiftAmt=2
logRatioBiModalHystEntries=2
logTagTableSizes=14 10 10 11 11 11 11 10 10 10 10 9 9
logUResetPeriod=19
maxHist=34
maxNumAlloc=1
minHist=4
nHistoryTables=12
noSkip=
numThreads=1
numUseAltOnNa=1
pathHistBits=16
speculativeHistUpdate=true
tagTableCounterBits=3
tagTableTagWidths=0 7 7 8 8 9 10 11 12 12 13 14 15
tagTableUBits=2
useAltOnNaBits=4

[system.cpu.dcache]
type=Cache
children=prefetcher replacement_policy tags write_allocator
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
default_p_state=UNDEFINED
demand_mshr_reserve=96
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=128
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
prefetcher=system.cpu.dcache.prefetcher
replacement_policy=system.cpu.dcache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=system
tag_latency=1
tags=system.cpu.dcache.tags
tgts_per_mshr=16
warmup_percentage=0
write_allocator=system.cpu.dcache.write_allocator
write_buffers=128
writeback_clean=false
cpu_side=system.cpu.dcache_port
mem_side=system.l2bus.slave[1]

[system.cpu.dcache.prefetcher]
type=PIFPrefetcher
children=index_indexing_policy index_replacement_policy
block_size=64
cache_snoop=false
clk_domain=system.clk_domain
compactor_entries=2
default_p_state=UNDEFINED
eventq_index=0
history_buffer_size=16
index_assoc=64
index_entries=64
index_indexing_policy=system.cpu.dcache.prefetcher.index_indexing_policy
index_replacement_policy=system.cpu.dcache.prefetcher.index_replacement_policy
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prec_spatial_region_bits=2
prefetch_on_access=true
queue_filter=true
queue_size=32
queue_squash=true
stream_address_buffer_entries=7
succ_spatial_region_bits=8
sys=system
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[system.cpu.dcache.prefetcher.index_indexing_policy]
type=SetAssociative
assoc=64
entry_size=1
eventq_index=0
size=64

[system.cpu.dcache.prefetcher.index_replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.dcache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=16

[system.cpu.dcache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=16
block_size=64
clk_domain=system.clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu.dcache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu.dcache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=1
warmup_percentage=0

[system.cpu.dcache.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=32768

[system.cpu.dcache.write_allocator]
type=WriteAllocator
block_size=64
coalesce_limit=2
delay_threshold=8
eventq_index=0
no_allocate_limit=8

[system.cpu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
walker=system.cpu.dtb.walker

[system.cpu.dtb.walker]
type=X86PagetableWalker
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.cpu.mmucache.mmubus.slave[1]

[system.cpu.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7
FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7
eventq_index=0

[system.cpu.fuPool.FUList0]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27 opList28 opList29 opList30 opList31
count=1
eventq_index=0
name=
opList=system.cpu.fuPool.FUList0.opList00 system.cpu.fuPool.FUList0.opList01 system.cpu.fuPool.FUList0.opList02 system.cpu.fuPool.FUList0.opList03 system.cpu.fuPool.FUList0.opList04 system.cpu.fuPool.FUList0.opList05 system.cpu.fuPool.FUList0.opList06 system.cpu.fuPool.FUList0.opList07 system.cpu.fuPool.FUList0.opList08 system.cpu.fuPool.FUList0.opList09 system.cpu.fuPool.FUList0.opList10 system.cpu.fuPool.FUList0.opList11 system.cpu.fuPool.FUList0.opList12 system.cpu.fuPool.FUList0.opList13 system.cpu.fuPool.FUList0.opList14 system.cpu.fuPool.FUList0.opList15 system.cpu.fuPool.FUList0.opList16 system.cpu.fuPool.FUList0.opList17 system.cpu.fuPool.FUList0.opList18 system.cpu.fuPool.FUList0.opList19 system.cpu.fuPool.FUList0.opList20 system.cpu.fuPool.FUList0.opList21 system.cpu.fuPool.FUList0.opList22 system.cpu.fuPool.FUList0.opList23 system.cpu.fuPool.FUList0.opList24 system.cpu.fuPool.FUList0.opList25 system.cpu.fuPool.FUList0.opList26 system.cpu.fuPool.FUList0.opList27 system.cpu.fuPool.FUList0.opList28 system.cpu.fuPool.FUList0.opList29 system.cpu.fuPool.FUList0.opList30 system.cpu.fuPool.FUList0.opList31

[system.cpu.fuPool.FUList0.opList00]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList0.opList01]
type=OpDesc
eventq_index=0
opClass=IntDiv
opLat=2
pipelined=true

[system.cpu.fuPool.FUList0.opList02]
type=OpDesc
eventq_index=0
opClass=FloatDiv
opLat=12
pipelined=true

[system.cpu.fuPool.FUList0.opList03]
type=OpDesc
eventq_index=0
opClass=FloatSqrt
opLat=24
pipelined=true

[system.cpu.fuPool.FUList0.opList04]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList05]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList06]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList07]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList08]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu.fuPool.FUList0.opList09]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList0.opList10]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList0.opList11]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList0.opList12]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList0.opList13]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu.fuPool.FUList0.opList14]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList0.opList15]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList0.opList16]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList0.opList17]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList0.opList18]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=3
pipelined=true

[system.cpu.fuPool.FUList0.opList19]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList0.opList20]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList21]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList23]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList28]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList29]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=4
pipelined=true

[system.cpu.fuPool.FUList0.opList30]
type=OpDesc
eventq_index=0
opClass=SimdFloatDiv
opLat=12
pipelined=true

[system.cpu.fuPool.FUList0.opList31]
type=OpDesc
eventq_index=0
opClass=SimdFloatSqrt
opLat=20
pipelined=true

[system.cpu.fuPool.FUList1]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27
count=1
eventq_index=0
name=
opList=system.cpu.fuPool.FUList1.opList00 system.cpu.fuPool.FUList1.opList01 system.cpu.fuPool.FUList1.opList02 system.cpu.fuPool.FUList1.opList03 system.cpu.fuPool.FUList1.opList04 system.cpu.fuPool.FUList1.opList05 system.cpu.fuPool.FUList1.opList06 system.cpu.fuPool.FUList1.opList07 system.cpu.fuPool.FUList1.opList08 system.cpu.fuPool.FUList1.opList09 system.cpu.fuPool.FUList1.opList10 system.cpu.fuPool.FUList1.opList11 system.cpu.fuPool.FUList1.opList12 system.cpu.fuPool.FUList1.opList13 system.cpu.fuPool.FUList1.opList14 system.cpu.fuPool.FUList1.opList15 system.cpu.fuPool.FUList1.opList16 system.cpu.fuPool.FUList1.opList17 system.cpu.fuPool.FUList1.opList18 system.cpu.fuPool.FUList1.opList19 system.cpu.fuPool.FUList1.opList20 system.cpu.fuPool.FUList1.opList21 system.cpu.fuPool.FUList1.opList22 system.cpu.fuPool.FUList1.opList23 system.cpu.fuPool.FUList1.opList24 system.cpu.fuPool.FUList1.opList25 system.cpu.fuPool.FUList1.opList26 system.cpu.fuPool.FUList1.opList27

[system.cpu.fuPool.FUList1.opList00]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1.opList01]
type=OpDesc
eventq_index=0
opClass=IntMult
opLat=2
pipelined=true

[system.cpu.fuPool.FUList1.opList02]
type=OpDesc
eventq_index=0
opClass=FloatAdd
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList03]
type=OpDesc
eventq_index=0
opClass=FloatCmp
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList04]
type=OpDesc
eventq_index=0
opClass=FloatCvt
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList05]
type=OpDesc
eventq_index=0
opClass=FloatMult
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList06]
type=OpDesc
eventq_index=0
opClass=FloatMultAcc
opLat=5
pipelined=true

[system.cpu.fuPool.FUList1.opList07]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1.opList08]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1.opList09]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1.opList10]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1.opList11]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1.opList12]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1.opList13]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1.opList14]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1.opList15]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1.opList16]
type=OpDesc
eventq_index=0
opClass=SimdCvt
opLat=3
pipelined=true

[system.cpu.fuPool.FUList1.opList17]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList1.opList18]
type=OpDesc
eventq_index=0
opClass=SimdMult
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList19]
type=OpDesc
eventq_index=0
opClass=SimdMultAcc
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList20]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList21]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList22]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList23]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList24]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList25]
type=OpDesc
eventq_index=0
opClass=SimdFloatCvt
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList26]
type=OpDesc
eventq_index=0
opClass=SimdFloatMult
opLat=4
pipelined=true

[system.cpu.fuPool.FUList1.opList27]
type=OpDesc
eventq_index=0
opClass=SimdFloatMultAcc
opLat=4
pipelined=true

[system.cpu.fuPool.FUList2]
type=FUDesc
children=opList0 opList1
count=12
eventq_index=0
name=
opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1

[system.cpu.fuPool.FUList2.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList2.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList3]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
name=
opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1

[system.cpu.fuPool.FUList3.opList0]
type=OpDesc
eventq_index=0
opClass=MemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList3.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemRead
opLat=1
pipelined=true

[system.cpu.fuPool.FUList4]
type=FUDesc
children=opList0 opList1
count=12
eventq_index=0
name=
opList=system.cpu.fuPool.FUList4.opList0 system.cpu.fuPool.FUList4.opList1

[system.cpu.fuPool.FUList4.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList4.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15
count=1
eventq_index=0
name=
opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15

[system.cpu.fuPool.FUList5.opList00]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList01]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList02]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList03]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList04]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList05]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList06]
type=OpDesc
eventq_index=0
opClass=SimdMisc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList07]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList08]
type=OpDesc
eventq_index=0
opClass=SimdReduceAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList09]
type=OpDesc
eventq_index=0
opClass=SimdReduceAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList10]
type=OpDesc
eventq_index=0
opClass=SimdReduceCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList5.opList11]
type=OpDesc
eventq_index=0
opClass=SimdFloatAdd
opLat=4
pipelined=true

[system.cpu.fuPool.FUList5.opList12]
type=OpDesc
eventq_index=0
opClass=SimdFloatAlu
opLat=4
pipelined=true

[system.cpu.fuPool.FUList5.opList13]
type=OpDesc
eventq_index=0
opClass=SimdFloatCmp
opLat=4
pipelined=true

[system.cpu.fuPool.FUList5.opList14]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceAdd
opLat=4
pipelined=true

[system.cpu.fuPool.FUList5.opList15]
type=OpDesc
eventq_index=0
opClass=SimdFloatReduceCmp
opLat=4
pipelined=true

[system.cpu.fuPool.FUList6]
type=FUDesc
children=opList0 opList1 opList2 opList3 opList4 opList5 opList6
count=3
eventq_index=0
name=
opList=system.cpu.fuPool.FUList6.opList0 system.cpu.fuPool.FUList6.opList1 system.cpu.fuPool.FUList6.opList2 system.cpu.fuPool.FUList6.opList3 system.cpu.fuPool.FUList6.opList4 system.cpu.fuPool.FUList6.opList5 system.cpu.fuPool.FUList6.opList6

[system.cpu.fuPool.FUList6.opList0]
type=OpDesc
eventq_index=0
opClass=IntAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList6.opList1]
type=OpDesc
eventq_index=0
opClass=SimdAdd
opLat=1
pipelined=true

[system.cpu.fuPool.FUList6.opList2]
type=OpDesc
eventq_index=0
opClass=SimdAddAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList6.opList3]
type=OpDesc
eventq_index=0
opClass=SimdAlu
opLat=1
pipelined=true

[system.cpu.fuPool.FUList6.opList4]
type=OpDesc
eventq_index=0
opClass=SimdCmp
opLat=1
pipelined=true

[system.cpu.fuPool.FUList6.opList5]
type=OpDesc
eventq_index=0
opClass=SimdShift
opLat=1
pipelined=true

[system.cpu.fuPool.FUList6.opList6]
type=OpDesc
eventq_index=0
opClass=SimdShiftAcc
opLat=1
pipelined=true

[system.cpu.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=1
eventq_index=0
name=
opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1

[system.cpu.fuPool.FUList7.opList0]
type=OpDesc
eventq_index=0
opClass=MemWrite
opLat=1
pipelined=true

[system.cpu.fuPool.FUList7.opList1]
type=OpDesc
eventq_index=0
opClass=FloatMemWrite
opLat=1
pipelined=true

[system.cpu.icache]
type=Cache
children=prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
default_p_state=UNDEFINED
demand_mshr_reserve=96
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=128
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
prefetcher=system.cpu.icache.prefetcher
replacement_policy=system.cpu.icache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=system
tag_latency=1
tags=system.cpu.icache.tags
tgts_per_mshr=16
warmup_percentage=0
write_allocator=Null
write_buffers=56
writeback_clean=false
cpu_side=system.cpu.icache_port
mem_side=system.l2bus.slave[0]

[system.cpu.icache.prefetcher]
type=PIFPrefetcher
children=index_indexing_policy index_replacement_policy
block_size=64
cache_snoop=false
clk_domain=system.clk_domain
compactor_entries=2
default_p_state=UNDEFINED
eventq_index=0
history_buffer_size=16
index_assoc=64
index_entries=64
index_indexing_policy=system.cpu.icache.prefetcher.index_indexing_policy
index_replacement_policy=system.cpu.icache.prefetcher.index_replacement_policy
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prec_spatial_region_bits=2
prefetch_on_access=true
queue_filter=true
queue_size=32
queue_squash=true
stream_address_buffer_entries=7
succ_spatial_region_bits=8
sys=system
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[system.cpu.icache.prefetcher.index_indexing_policy]
type=SetAssociative
assoc=64
entry_size=1
eventq_index=0
size=64

[system.cpu.icache.prefetcher.index_replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.icache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=16

[system.cpu.icache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=16
block_size=64
clk_domain=system.clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu.icache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu.icache.replacement_policy
sequential_access=false
size=32768
system=system
tag_latency=1
warmup_percentage=0

[system.cpu.icache.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=32768

[system.cpu.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_master=system.membus.slave[2]
int_slave=system.membus.master[1]
pio=system.membus.master[0]

[system.cpu.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.clk_domain
eventq_index=0

[system.cpu.isa]
type=X86ISA
eventq_index=0

[system.cpu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
walker=system.cpu.itb.walker

[system.cpu.itb.walker]
type=X86PagetableWalker
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
num_squash_per_cycle=4
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
system=system
port=system.cpu.mmucache.mmubus.slave[0]

[system.cpu.mmucache]
type=Cache
children=mmubus prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=32
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
prefetcher=system.cpu.mmucache.prefetcher
replacement_policy=system.cpu.mmucache.replacement_policy
response_latency=1
sequential_access=false
size=8192
system=system
tag_latency=1
tags=system.cpu.mmucache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=system.cpu.mmucache.mmubus.master[0]
mem_side=system.l2bus.slave[2]

[system.cpu.mmucache.mmubus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
point_of_unification=true
power_model=
response_latency=1
snoop_filter=system.cpu.mmucache.mmubus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=32
master=system.cpu.mmucache.cpu_side
slave=system.cpu.itb.walker.port system.cpu.dtb.walker.port

[system.cpu.mmucache.mmubus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.cpu.mmucache.prefetcher]
type=PIFPrefetcher
children=index_indexing_policy index_replacement_policy
block_size=64
cache_snoop=false
clk_domain=system.clk_domain
compactor_entries=2
default_p_state=UNDEFINED
eventq_index=0
history_buffer_size=16
index_assoc=64
index_entries=64
index_indexing_policy=system.cpu.mmucache.prefetcher.index_indexing_policy
index_replacement_policy=system.cpu.mmucache.prefetcher.index_replacement_policy
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prec_spatial_region_bits=2
prefetch_on_access=true
queue_filter=true
queue_size=32
queue_squash=true
stream_address_buffer_entries=7
succ_spatial_region_bits=8
sys=system
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[system.cpu.mmucache.prefetcher.index_indexing_policy]
type=SetAssociative
assoc=64
entry_size=1
eventq_index=0
size=64

[system.cpu.mmucache.prefetcher.index_replacement_policy]
type=LRURP
eventq_index=0

[system.cpu.mmucache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=8

[system.cpu.mmucache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=8
block_size=64
clk_domain=system.clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.cpu.mmucache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.cpu.mmucache.replacement_policy
sequential_access=false
size=8192
system=system
tag_latency=1
warmup_percentage=0

[system.cpu.mmucache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=8192

[system.cpu.process]
type=Process
cmd=bubble-sort-na.do 
cwd=/home/lbiernac/privacy/vip-bench-do-analysis/bubble-sort/bin
drivers=
egid=100
env=
errout=cerr
euid=100
eventq_index=0
executable=
gid=100
input=cin
kvmInSE=false
maxStackSize=67108864
output=bubble-sort-na.do.out
pgid=100
pid=100
ppid=0
release=5.1.0
simpoint=0
system=system
uid=100
useArchPT=false

[system.cpu.tracer]
type=ExeTracer
eventq_index=0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.l2bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
point_of_unification=true
power_model=
response_latency=1
snoop_filter=system.l2bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=192
master=system.l2cache.cpu_side
slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.mmucache.mem_side

[system.l2bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.l2cache]
type=Cache
children=prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=14
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=256
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
prefetcher=system.l2cache.prefetcher
replacement_policy=system.l2cache.replacement_policy
response_latency=1
sequential_access=false
size=1048576
system=system
tag_latency=14
tags=system.l2cache.tags
tgts_per_mshr=16
warmup_percentage=0
write_allocator=Null
write_buffers=256
writeback_clean=false
cpu_side=system.l2bus.master[0]
mem_side=system.l3bus.slave[0]

[system.l2cache.prefetcher]
type=PIFPrefetcher
children=index_indexing_policy index_replacement_policy
block_size=64
cache_snoop=false
clk_domain=system.clk_domain
compactor_entries=2
default_p_state=UNDEFINED
eventq_index=0
history_buffer_size=16
index_assoc=64
index_entries=64
index_indexing_policy=system.l2cache.prefetcher.index_indexing_policy
index_replacement_policy=system.l2cache.prefetcher.index_replacement_policy
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prec_spatial_region_bits=2
prefetch_on_access=true
queue_filter=true
queue_size=32
queue_squash=true
stream_address_buffer_entries=7
succ_spatial_region_bits=8
sys=system
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[system.l2cache.prefetcher.index_indexing_policy]
type=SetAssociative
assoc=64
entry_size=1
eventq_index=0
size=64

[system.l2cache.prefetcher.index_replacement_policy]
type=LRURP
eventq_index=0

[system.l2cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=16

[system.l2cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=16
block_size=64
clk_domain=system.clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.l2cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.l2cache.replacement_policy
sequential_access=false
size=1048576
system=system
tag_latency=14
warmup_percentage=0

[system.l2cache.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=1048576

[system.l3bus]
type=CoherentXBar
children=snoop_filter
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=0
frontend_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=false
point_of_unification=true
power_model=
response_latency=1
snoop_filter=system.l3bus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=192
master=system.l3cache.cpu_side
slave=system.l2cache.mem_side

[system.l3bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=33554432
system=system

[system.l3cache]
type=Cache
children=prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=system.clk_domain
clusivity=mostly_excl
compressor=Null
data_latency=44
default_p_state=UNDEFINED
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
mshrs=256
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prefetch_on_access=true
prefetcher=system.l3cache.prefetcher
replacement_policy=system.l3cache.replacement_policy
response_latency=1
sequential_access=false
size=2097152
system=system
tag_latency=44
tags=system.l3cache.tags
tgts_per_mshr=16
warmup_percentage=0
write_allocator=Null
write_buffers=256
writeback_clean=false
cpu_side=system.l3bus.master[0]
mem_side=system.membus.slave[1]

[system.l3cache.prefetcher]
type=PIFPrefetcher
children=index_indexing_policy index_replacement_policy
block_size=64
cache_snoop=false
clk_domain=system.clk_domain
compactor_entries=2
default_p_state=UNDEFINED
eventq_index=0
history_buffer_size=16
index_assoc=64
index_entries=64
index_indexing_policy=system.l3cache.prefetcher.index_indexing_policy
index_replacement_policy=system.l3cache.prefetcher.index_replacement_policy
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=true
on_miss=false
on_read=true
on_write=true
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
prec_spatial_region_bits=2
prefetch_on_access=true
queue_filter=true
queue_size=32
queue_squash=true
stream_address_buffer_entries=7
succ_spatial_region_bits=8
sys=system
tag_prefetch=true
throttle_control_percentage=0
use_virtual_addresses=false

[system.l3cache.prefetcher.index_indexing_policy]
type=SetAssociative
assoc=64
entry_size=1
eventq_index=0
size=64

[system.l3cache.prefetcher.index_replacement_policy]
type=LRURP
eventq_index=0

[system.l3cache.replacement_policy]
type=TreePLRURP
eventq_index=0
num_leaves=16

[system.l3cache.tags]
type=BaseSetAssoc
children=indexing_policy
assoc=16
block_size=64
clk_domain=system.clk_domain
default_p_state=UNDEFINED
entry_size=64
eventq_index=0
indexing_policy=system.l3cache.tags.indexing_policy
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
power_model=
replacement_policy=system.l3cache.replacement_policy
sequential_access=false
size=2097152
system=system
tag_latency=44
warmup_percentage=0

[system.l3cache.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=2097152

[system.mem_cntrls0]
type=DRAMCtrl
IDD0=0.043
IDD02=0.003
IDD2N=0.034
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.025
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.003
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.032
IDD3P12=0.0
IDD4R=0.11
IDD4R2=0.0
IDD4W=0.103
IDD4W2=0.0
IDD5=0.25
IDD52=0.0
IDD6=0.03
IDD62=0.0
VDD=1.2
VDD2=2.5
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=4
banks_per_rank=16
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=4
device_rowbuffer_size=512
device_size=1073741824
devices_per_rank=16
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=open_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=4294967296:38654705664
ranks_per_channel=2
read_buffer_size=64
static_backend_latency=10000
static_frontend_latency=10000
tBURST=3332
tCCD_L=5000
tCCD_L_WR=5000
tCK=833
tCL=14160
tCS=1666
tRAS=32000
tRCD=14160
tREFI=7800000
tRFC=350000
tRP=14160
tRRD=3332
tRRD_L=4900
tRTP=7500
tRTW=1666
tWR=15000
tWTR=5000
tXAW=13328
tXP=6000
tXPDLL=0
tXS=340000
tXSDLL=0
write_buffer_size=128
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.master[3]

[system.mem_cntrls1]
type=DRAMCtrl
IDD0=0.043
IDD02=0.003
IDD2N=0.034
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.025
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.003
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.032
IDD3P12=0.0
IDD4R=0.11
IDD4R2=0.0
IDD4W=0.103
IDD4W2=0.0
IDD5=0.25
IDD52=0.0
IDD6=0.03
IDD62=0.0
VDD=1.2
VDD2=2.5
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=4
banks_per_rank=16
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
default_p_state=UNDEFINED
device_bus_width=4
device_rowbuffer_size=512
device_size=1073741824
devices_per_rank=16
dll=true
enable_dram_powerdown=false
eventq_index=0
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
mem_sched_policy=frfcfs
min_writes_per_switch=16
null=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
page_policy=open_adaptive
power_model=
qos_masters=               
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_syncro_scheduler=false
qos_turnaround_policy=Null
range=0:104857600
ranks_per_channel=2
read_buffer_size=64
static_backend_latency=10000
static_frontend_latency=10000
tBURST=3332
tCCD_L=5000
tCCD_L_WR=5000
tCK=833
tCL=14160
tCS=1666
tRAS=32000
tRCD=14160
tREFI=7800000
tRFC=350000
tRP=14160
tRRD=3332
tRRD_L=4900
tRTP=7500
tRTW=1666
tWR=15000
tWTR=5000
tXAW=13328
tXP=6000
tXPDLL=0
tXS=340000
tXSDLL=0
write_buffer_size=128
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.master[2]

[system.membus]
type=CoherentXBar
children=badaddr_responder snoop_filter
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
forward_latency=4
frontend_latency=3
max_outstanding_snoops=512
max_routing_table_size=512
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
point_of_coherency=true
point_of_unification=true
power_model=
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=192
default=system.membus.badaddr_responder.pio
master=system.cpu.interrupts.pio system.cpu.interrupts.int_slave system.mem_cntrls1.port system.mem_cntrls0.port
slave=system.system_port system.l3cache.mem_side system.cpu.interrupts.int_master

[system.membus.badaddr_responder]
type=IsaFake
clk_domain=system.clk_domain
default_p_state=UNDEFINED
eventq_index=0
fake_mem=false
p_state_clk_gate_bins=20
p_state_clk_gate_max=1000000000000
p_state_clk_gate_min=1000
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.membus.default

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

