
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _130_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003747    0.022138    0.012210    2.512210 v rst (in)
                                                         rst (net)
                      0.022138    0.000000    2.512210 v input51/A (sky130_fd_sc_hd__buf_1)
     1    0.009455    0.119144    0.195299    2.707509 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.119144    0.000503    2.708012 v fanout88/A (sky130_fd_sc_hd__buf_6)
    21    0.142307    0.222205    0.363641    3.071653 v fanout88/X (sky130_fd_sc_hd__buf_6)
                                                         net88 (net)
                      0.222214    0.001670    3.073323 v fanout87/A (sky130_fd_sc_hd__buf_4)
    15    0.082923    0.202523    0.453958    3.527281 v fanout87/X (sky130_fd_sc_hd__buf_4)
                                                         net87 (net)
                      0.203278    0.010693    3.537974 v fanout86/A (sky130_fd_sc_hd__buf_4)
    10    0.050457    0.134727    0.394991    3.932965 v fanout86/X (sky130_fd_sc_hd__buf_4)
                                                         net86 (net)
                      0.134737    0.001275    3.934241 v _105_/A (sky130_fd_sc_hd__inv_2)
     1    0.015302    0.123934    0.159589    4.093830 ^ _105_/Y (sky130_fd_sc_hd__inv_2)
                                                         _035_ (net)
                      0.123936    0.000770    4.094600 ^ _130_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                              4.094600   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.095319    0.687727    0.485809    5.485809 ^ clk (in)
                                                         clk (net)
                      0.689375    0.000000    5.485809 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.090834    0.169857    0.554970    6.040779 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.171013    0.011015    6.051794 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.077492    0.144602    0.335836    6.387630 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.144692    0.002875    6.390504 ^ _130_/CLK (sky130_fd_sc_hd__dfrtp_4)
                                 -0.250000    6.140504   clock uncertainty
                                  0.000000    6.140504   clock reconvergence pessimism
                                  0.443627    6.584131   library recovery time
                                              6.584131   data required time
---------------------------------------------------------------------------------------------
                                              6.584131   data required time
                                             -4.094600   data arrival time
---------------------------------------------------------------------------------------------
                                              2.489530   slack (MET)


Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.095319    0.687727    0.485809    0.485809 ^ clk (in)
                                                         clk (net)
                      0.689375    0.000000    0.485809 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.090834    0.169857    0.554970    1.040779 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.169869    0.001155    1.041934 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.124506    0.211616    0.379629    1.421563 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.213011    0.013824    1.435387 ^ _142_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.028710    0.292966    1.008145    2.443532 v _142_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net63 (net)
                      0.292972    0.001745    2.445277 v output63/A (sky130_fd_sc_hd__buf_2)
     1    0.034184    0.166082    0.450947    2.896224 v output63/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[5] (net)
                      0.166083    0.000727    2.896950 v sine_out[5] (out)
                                              2.896950   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.250000    2.500000   output external delay
                                              2.500000   data required time
---------------------------------------------------------------------------------------------
                                              2.500000   data required time
                                             -2.896950   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.396950   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.095319    0.687727    0.485809    0.485809 ^ clk (in)
                                                         clk (net)
                      0.689375    0.000000    0.485809 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.090834    0.169857    0.554970    1.040779 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.169869    0.001155    1.041934 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.124506    0.211616    0.379629    1.421563 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.213011    0.013824    1.435387 ^ _142_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.028710    0.292966    1.008145    2.443532 v _142_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net63 (net)
                      0.292972    0.001745    2.445277 v output63/A (sky130_fd_sc_hd__buf_2)
     1    0.034184    0.166082    0.450947    2.896224 v output63/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[5] (net)
                      0.166083    0.000727    2.896950 v sine_out[5] (out)
                                              2.896950   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.250000    2.500000   output external delay
                                              2.500000   data required time
---------------------------------------------------------------------------------------------
                                              2.500000   data required time
                                             -2.896950   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.396950   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
ANTENNA__071__A1/DIODE                  0.750000    1.058448   -0.308448 (VIOLATED)
_071_/A1                                0.750000    1.058449   -0.308449 (VIOLATED)
ANTENNA_wire69_X/DIODE                  0.750000    1.055143   -0.305143 (VIOLATED)
wire69/X                                0.750000    1.055141   -0.305141 (VIOLATED)
ANTENNA__067__A1/DIODE                  0.750000    1.046210   -0.296210 (VIOLATED)
_067_/A1                                0.750000    1.046210   -0.296210 (VIOLATED)
ANTENNA_wire73_X/DIODE                  0.750000    1.043242   -0.293242 (VIOLATED)
wire73/X                                0.750000    1.043241   -0.293241 (VIOLATED)
_069_/A1                                0.750000    1.026308   -0.276308 (VIOLATED)
ANTENNA__069__A1/DIODE                  0.750000    1.026308   -0.276308 (VIOLATED)
ANTENNA_wire71_X/DIODE                  0.750000    1.023679   -0.273680 (VIOLATED)
wire71/X                                0.750000    1.023678   -0.273678 (VIOLATED)
_072_/A1                                0.750000    1.010702   -0.260702 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    1.010698   -0.260698 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    1.007935   -0.257935 (VIOLATED)
wire68/X                                0.750000    1.007933   -0.257933 (VIOLATED)
_075_/A1                                0.750000    1.004533   -0.254533 (VIOLATED)
ANTENNA__075__A1/DIODE                  0.750000    1.004533   -0.254533 (VIOLATED)
ANTENNA_wire80_X/DIODE                  0.750000    1.001409   -0.251409 (VIOLATED)
wire80/X                                0.750000    1.001407   -0.251407 (VIOLATED)
ANTENNA__070__A1/DIODE                  0.750000    1.000348   -0.250348 (VIOLATED)
_070_/A1                                0.750000    1.000348   -0.250348 (VIOLATED)
ANTENNA_wire70_X/DIODE                  0.750000    0.996523   -0.246523 (VIOLATED)
wire70/X                                0.750000    0.996521   -0.246521 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    0.977577   -0.227577 (VIOLATED)
_073_/A1                                0.750000    0.977577   -0.227577 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    0.974711   -0.224711 (VIOLATED)
wire82/X                                0.750000    0.974709   -0.224709 (VIOLATED)
ANTENNA__076__A1/DIODE                  0.750000    0.974036   -0.224036 (VIOLATED)
_076_/A1                                0.750000    0.974036   -0.224036 (VIOLATED)
ANTENNA_wire79_X/DIODE                  0.750000    0.971613   -0.221613 (VIOLATED)
wire79/X                                0.750000    0.971611   -0.221611 (VIOLATED)
_064_/A1                                0.750000    0.943723   -0.193723 (VIOLATED)
ANTENNA__064__A1/DIODE                  0.750000    0.943723   -0.193723 (VIOLATED)
ANTENNA_wire76_X/DIODE                  0.750000    0.941161   -0.191161 (VIOLATED)
wire76/X                                0.750000    0.941160   -0.191160 (VIOLATED)
_074_/A1                                0.750000    0.926060   -0.176060 (VIOLATED)
ANTENNA__074__A1/DIODE                  0.750000    0.926060   -0.176060 (VIOLATED)
ANTENNA_wire81_X/DIODE                  0.750000    0.923383   -0.173383 (VIOLATED)
wire81/X                                0.750000    0.923381   -0.173381 (VIOLATED)
_066_/A1                                0.750000    0.914198   -0.164198 (VIOLATED)
ANTENNA__066__A1/DIODE                  0.750000    0.914198   -0.164198 (VIOLATED)
ANTENNA_wire74_X/DIODE                  0.750000    0.911773   -0.161773 (VIOLATED)
wire74/X                                0.750000    0.911769   -0.161769 (VIOLATED)
mem_i1/addr0[1]                         0.500000    0.659732   -0.159732 (VIOLATED)
_065_/A1                                0.750000    0.904936   -0.154936 (VIOLATED)
ANTENNA__065__A1/DIODE                  0.750000    0.904936   -0.154936 (VIOLATED)
ANTENNA_wire75_X/DIODE                  0.750000    0.902821   -0.152821 (VIOLATED)
wire75/X                                0.750000    0.902819   -0.152819 (VIOLATED)
mem_i1/addr1[1]                         0.500000    0.626638   -0.126638 (VIOLATED)
mem_i0/addr1[5]                         0.500000    0.626594   -0.126594 (VIOLATED)
mem_i0/addr1[1]                         0.500000    0.626196   -0.126196 (VIOLATED)
ANTENNA__077__A1/DIODE                  0.750000    0.875384   -0.125384 (VIOLATED)
_077_/A1                                0.750000    0.875384   -0.125384 (VIOLATED)
mem_i1/addr1[0]                         0.500000    0.624613   -0.124613 (VIOLATED)
mem_i1/addr1[5]                         0.500000    0.624082   -0.124082 (VIOLATED)
ANTENNA_wire78_X/DIODE                  0.750000    0.873153   -0.123153 (VIOLATED)
wire78/X                                0.750000    0.873151   -0.123151 (VIOLATED)
mem_i0/addr1[0]                         0.500000    0.622277   -0.122277 (VIOLATED)
_068_/A1                                0.750000    0.864390   -0.114390 (VIOLATED)
ANTENNA__068__A1/DIODE                  0.750000    0.864390   -0.114390 (VIOLATED)
ANTENNA_wire72_X/DIODE                  0.750000    0.861578   -0.111578 (VIOLATED)
wire72/X                                0.750000    0.861576   -0.111576 (VIOLATED)
mem_i0/addr1[4]                         0.500000    0.569632   -0.069632 (VIOLATED)
mem_i1/addr1[4]                         0.500000    0.569273   -0.069273 (VIOLATED)
mem_i1/addr1[6]                         0.500000    0.566628   -0.066628 (VIOLATED)
mem_i0/addr1[6]                         0.500000    0.566422   -0.066422 (VIOLATED)
mem_i0/addr1[7]                         0.500000    0.565363   -0.065363 (VIOLATED)
mem_i1/addr1[7]                         0.500000    0.564167   -0.064167 (VIOLATED)
ANTENNA__078__A1/DIODE                  0.750000    0.803056   -0.053056 (VIOLATED)
_078_/A1                                0.750000    0.803056   -0.053056 (VIOLATED)
mem_i0/addr1[2]                         0.500000    0.551669   -0.051669 (VIOLATED)
mem_i1/addr1[2]                         0.500000    0.551495   -0.051495 (VIOLATED)
ANTENNA_wire77_X/DIODE                  0.750000    0.801381   -0.051381 (VIOLATED)
wire77/X                                0.750000    0.801379   -0.051379 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_1__f_clk/X                      10     21    -11 (VIOLATED)
fanout84/X                               10     21    -11 (VIOLATED)
fanout88/X                               10     21    -11 (VIOLATED)
clkbuf_2_0__f_clk/X                      10     19     -9 (VIOLATED)
_128_/Q                                  10     15     -5 (VIOLATED)
_132_/Q                                  10     15     -5 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     15     -5 (VIOLATED)
fanout87/X                               10     15     -5 (VIOLATED)
_083_/X                                  10     13     -3 (VIOLATED)
_129_/Q                                  10     13     -3 (VIOLATED)
_133_/Q                                  10     13     -3 (VIOLATED)
clkbuf_2_2__f_clk/X                      10     13     -3 (VIOLATED)
_130_/Q                                  10     11        (VIOLATED)
_134_/Q                                  10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/Y
 clkload2/Y
 mem_i0_89/HI
 mem_i1_90/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 75
max fanout violation count 14
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
