Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/ael/processeur_test_isim_beh.exe -prj /home/ise/ael/processeur_test_beh.prj work.processeur_test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/ael/registerbench.vhd" into library work
Parsing VHDL file "/home/ise/ael/pipeline.vhd" into library work
Parsing VHDL file "/home/ise/ael/meminstruc.vhd" into library work
Parsing VHDL file "/home/ise/ael/memdata.vhd" into library work
Parsing VHDL file "/home/ise/ael/lc.vhd" into library work
Parsing VHDL file "/home/ise/ael/alu.vhd" into library work
Parsing VHDL file "/home/ise/ael/processeur.vhd" into library work
Parsing VHDL file "/home/ise/ael/processeur_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98544 KB
Fuse CPU Usage: 1150 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity meminstruc [meminstruc_default]
Compiling architecture behavioral of entity pipeline [pipeline_default]
Compiling architecture behavioral of entity registerbench [registerbench_default]
Compiling architecture behavioral of entity lc [lc_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity memdata [memdata_default]
Compiling architecture behavioral of entity processeur [processeur_default]
Compiling architecture behavior of entity processeur_test
Time Resolution for simulation is 1ps.
Compiled 20 VHDL Units
Built simulation executable /home/ise/ael/processeur_test_isim_beh.exe
Fuse Memory Usage: 117440 KB
Fuse CPU Usage: 1420 ms
GCC CPU Usage: 380 ms
