{
  "module_name": "dcn31_smu.h",
  "hash_id": "d40b561ed10d55e6e93af08146094f2527cce1dd792314e84e0df083fa6aae76",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/dcn31_smu.h",
  "human_readable_source": " \n\n#ifndef DAL_DC_31_SMU_H_\n#define DAL_DC_31_SMU_H_\n\n#ifndef PMFW_DRIVER_IF_H\n#define PMFW_DRIVER_IF_H\n#define PMFW_DRIVER_IF_VERSION 4\n\ntypedef struct {\n  int32_t value;\n  uint32_t numFractionalBits;\n} FloatInIntFormat_t;\n\ntypedef enum {\n  DSPCLK_DCFCLK = 0,\n  DSPCLK_DISPCLK,\n  DSPCLK_PIXCLK,\n  DSPCLK_PHYCLK,\n  DSPCLK_COUNT,\n} DSPCLK_e;\n\ntypedef struct {\n  uint16_t Freq; \n  uint16_t Vid;  \n} DisplayClockTable_t;\n\ntypedef struct {\n  uint16_t MinClock; \n  uint16_t MaxClock; \n  uint16_t MinMclk;\n  uint16_t MaxMclk;\n\n  uint8_t  WmSetting;\n  uint8_t  WmType;  \n  uint8_t  Padding[2];\n} WatermarkRowGeneric_t;\n\n#define NUM_WM_RANGES 4\n#define WM_PSTATE_CHG 0\n#define WM_RETRAINING 1\n\ntypedef enum {\n  WM_SOCCLK = 0,\n  WM_DCFCLK,\n  WM_COUNT,\n} WM_CLOCK_e;\n\ntypedef struct {\n  \n  WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n\n  uint32_t MmHubPadding[7]; \n} Watermarks_t;\n\ntypedef enum {\n  CUSTOM_DPM_SETTING_GFXCLK,\n  CUSTOM_DPM_SETTING_CCLK,\n  CUSTOM_DPM_SETTING_FCLK_CCX,\n  CUSTOM_DPM_SETTING_FCLK_GFX,\n  CUSTOM_DPM_SETTING_FCLK_STALLS,\n  CUSTOM_DPM_SETTING_LCLK,\n  CUSTOM_DPM_SETTING_COUNT,\n} CUSTOM_DPM_SETTING_e;\n\ntypedef struct {\n  uint8_t             ActiveHystLimit;\n  uint8_t             IdleHystLimit;\n  uint8_t             FPS;\n  uint8_t             MinActiveFreqType;\n  FloatInIntFormat_t  MinActiveFreq;\n  FloatInIntFormat_t  PD_Data_limit;\n  FloatInIntFormat_t  PD_Data_time_constant;\n  FloatInIntFormat_t  PD_Data_error_coeff;\n  FloatInIntFormat_t  PD_Data_error_rate_coeff;\n} DpmActivityMonitorCoeffExt_t;\n\ntypedef struct {\n  DpmActivityMonitorCoeffExt_t DpmActivityMonitorCoeff[CUSTOM_DPM_SETTING_COUNT];\n} CustomDpmSettings_t;\n\n#define NUM_DCFCLK_DPM_LEVELS   8\n#define NUM_DISPCLK_DPM_LEVELS  8\n#define NUM_DPPCLK_DPM_LEVELS   8\n#define NUM_SOCCLK_DPM_LEVELS   8\n#define NUM_VCN_DPM_LEVELS      8\n#define NUM_SOC_VOLTAGE_LEVELS  8\n#define NUM_DF_PSTATE_LEVELS    4\n\ntypedef enum{\n  WCK_RATIO_1_1 = 0,  \n  WCK_RATIO_1_2,\n  WCK_RATIO_1_4,\n  WCK_RATIO_MAX\n} WCK_RATIO_e;\n\ntypedef struct {\n  uint32_t FClk;\n  uint32_t MemClk;\n  uint32_t Voltage;\n  uint8_t  WckRatio;\n  uint8_t  Spare[3];\n} DfPstateTable_t;\n\n\n\ntypedef struct {\n  uint32_t DcfClocks[NUM_DCFCLK_DPM_LEVELS];\n  uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];\n  uint32_t DppClocks[NUM_DPPCLK_DPM_LEVELS];\n  uint32_t SocClocks[NUM_SOCCLK_DPM_LEVELS];\n  uint32_t VClocks[NUM_VCN_DPM_LEVELS];\n  uint32_t DClocks[NUM_VCN_DPM_LEVELS];\n  uint32_t SocVoltage[NUM_SOC_VOLTAGE_LEVELS];\n  DfPstateTable_t DfPstateTable[NUM_DF_PSTATE_LEVELS];\n\n  uint8_t  NumDcfClkLevelsEnabled;\n  uint8_t  NumDispClkLevelsEnabled; \n  uint8_t  NumSocClkLevelsEnabled;\n  uint8_t  VcnClkLevelsEnabled;     \n  uint8_t  NumDfPstatesEnabled;\n  uint8_t  spare[3];\n\n  uint32_t MinGfxClk;\n  uint32_t MaxGfxClk;\n} DpmClocks_t;\n\n\n\n#define THROTTLER_STATUS_BIT_SPL            0\n#define THROTTLER_STATUS_BIT_FPPT           1\n#define THROTTLER_STATUS_BIT_SPPT           2\n#define THROTTLER_STATUS_BIT_SPPT_APU       3\n#define THROTTLER_STATUS_BIT_THM_CORE       4\n#define THROTTLER_STATUS_BIT_THM_GFX        5\n#define THROTTLER_STATUS_BIT_THM_SOC        6\n#define THROTTLER_STATUS_BIT_TDC_VDD        7\n#define THROTTLER_STATUS_BIT_TDC_SOC        8\n#define THROTTLER_STATUS_BIT_PROCHOT_CPU    9\n#define THROTTLER_STATUS_BIT_PROCHOT_GFX   10\n#define THROTTLER_STATUS_BIT_EDC_CPU       11\n#define THROTTLER_STATUS_BIT_EDC_GFX       12\n\ntypedef struct {\n  uint16_t GfxclkFrequency;             \n  uint16_t SocclkFrequency;             \n  uint16_t VclkFrequency;               \n  uint16_t DclkFrequency;               \n  uint16_t MemclkFrequency;             \n  uint16_t spare;\n\n  uint16_t GfxActivity;                 \n  uint16_t UvdActivity;                 \n\n  uint16_t Voltage[2];                  \n  uint16_t Current[2];                  \n  uint16_t Power[2];                    \n\n  \n  uint16_t CoreFrequency[8];            \n  uint16_t CorePower[8];                \n  uint16_t CoreTemperature[8];          \n  uint16_t L3Frequency;                 \n  uint16_t L3Temperature;               \n\n  uint16_t GfxTemperature;              \n  uint16_t SocTemperature;              \n  uint16_t ThrottlerStatus;\n\n  uint16_t CurrentSocketPower;          \n  uint16_t StapmOriginalLimit;          \n  uint16_t StapmCurrentLimit;           \n  uint16_t ApuPower;                    \n  uint16_t dGpuPower;                   \n\n  uint16_t VddTdcValue;                 \n  uint16_t SocTdcValue;                 \n  uint16_t VddEdcValue;                 \n  uint16_t SocEdcValue;                 \n\n  uint16_t InfrastructureCpuMaxFreq;    \n  uint16_t InfrastructureGfxMaxFreq;    \n} SmuMetrics_t;\n\n\n\n#define WORKLOAD_PPLIB_FULL_SCREEN_3D_BIT 0\n#define WORKLOAD_PPLIB_VIDEO_BIT          2\n#define WORKLOAD_PPLIB_VR_BIT             3\n#define WORKLOAD_PPLIB_COMPUTE_BIT        4\n#define WORKLOAD_PPLIB_CUSTOM_BIT         5\n#define WORKLOAD_PPLIB_COUNT              6\n\n#define TABLE_BIOS_IF            0 \n#define TABLE_WATERMARKS         1 \n#define TABLE_CUSTOM_DPM         2 \n#define TABLE_SPARE1             3\n#define TABLE_DPMCLOCKS          4 \n#define TABLE_MOMENTARY_PM       5 \n#define TABLE_MODERN_STDBY       6 \n#define TABLE_SMU_METRICS        7 \n#define TABLE_COUNT              8\n\n#endif\n\nstruct dcn31_watermarks {\n  \n  WatermarkRowGeneric_t WatermarkRow[WM_COUNT][NUM_WM_RANGES];\n\n  uint32_t MmHubPadding[7]; \n};\n\nstruct dcn31_smu_dpm_clks {\n\tDpmClocks_t *dpm_clks;\n\tunion large_integer mc_address;\n};\n\n \nstruct display_idle_optimization {\n\tunsigned int df_request_disabled : 1;\n\tunsigned int phy_ref_clk_off     : 1;\n\tunsigned int s0i2_rdy            : 1;\n\tunsigned int reserved            : 29;\n};\n\nunion display_idle_optimization_u {\n\tstruct display_idle_optimization idle_info;\n\tuint32_t data;\n};\n\nint dcn31_smu_get_smu_version(struct clk_mgr_internal *clk_mgr);\nint dcn31_smu_set_dispclk(struct clk_mgr_internal *clk_mgr, int requested_dispclk_khz);\nint dcn31_smu_set_dprefclk(struct clk_mgr_internal *clk_mgr);\nint dcn31_smu_set_hard_min_dcfclk(struct clk_mgr_internal *clk_mgr, int requested_dcfclk_khz);\nint dcn31_smu_set_min_deep_sleep_dcfclk(struct clk_mgr_internal *clk_mgr, int requested_min_ds_dcfclk_khz);\nint dcn31_smu_set_dppclk(struct clk_mgr_internal *clk_mgr, int requested_dpp_khz);\nvoid dcn31_smu_set_display_idle_optimization(struct clk_mgr_internal *clk_mgr, uint32_t idle_info);\nvoid dcn31_smu_enable_phy_refclk_pwrdwn(struct clk_mgr_internal *clk_mgr, bool enable);\nvoid dcn31_smu_enable_pme_wa(struct clk_mgr_internal *clk_mgr);\nvoid dcn31_smu_set_dram_addr_high(struct clk_mgr_internal *clk_mgr, uint32_t addr_high);\nvoid dcn31_smu_set_dram_addr_low(struct clk_mgr_internal *clk_mgr, uint32_t addr_low);\nvoid dcn31_smu_transfer_dpm_table_smu_2_dram(struct clk_mgr_internal *clk_mgr);\nvoid dcn31_smu_transfer_wm_table_dram_2_smu(struct clk_mgr_internal *clk_mgr);\n\nvoid dcn31_smu_set_zstate_support(struct clk_mgr_internal *clk_mgr, enum dcn_zstate_support_state support);\nvoid dcn31_smu_set_dtbclk(struct clk_mgr_internal *clk_mgr, bool enable);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}