Analysis & Elaboration report for phase3_final
Sat Dec 17 23:26:12 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for fec:fec_block|RAM_2port:RAM_2portIns|altsyncram:altsyncram_component|altsyncram_n504:auto_generated
  6. Parameter Settings for User Entity Instance: Clock_100MHz:pll|Clock_100MHz_0002:clock_100mhz_inst|altera_pll:altera_pll_i
  7. Parameter Settings for User Entity Instance: fec:fec_block|RAM_2port:RAM_2portIns|altsyncram:altsyncram_component
  8. altsyncram Parameter Settings by Entity Instance
  9. Analysis & Elaboration Settings
 10. Port Connectivity Checks: "fec:fec_block|RAM_2port:RAM_2portIns"
 11. Port Connectivity Checks: "Clock_100MHz:pll"
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Dec 17 23:26:12 2022       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; phase3_final                                ;
; Top-level Entity Name         ; QPSK_top                                    ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |QPSK_top|Clock_100MHz:pll ; Clock_100MHz.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fec:fec_block|RAM_2port:RAM_2portIns|altsyncram:altsyncram_component|altsyncram_n504:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clock_100MHz:pll|Clock_100MHz_0002:clock_100mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                    ;
; pll_type                             ; General                ; String                                                    ;
; pll_subtype                          ; General                ; String                                                    ;
; number_of_clocks                     ; 2                      ; Signed Integer                                            ;
; operation_mode                       ; direct                 ; String                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                            ;
; data_rate                            ; 0                      ; Signed Integer                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                            ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                            ;
; clock_name_0                         ;                        ; String                                                    ;
; clock_name_1                         ;                        ; String                                                    ;
; clock_name_2                         ;                        ; String                                                    ;
; clock_name_3                         ;                        ; String                                                    ;
; clock_name_4                         ;                        ; String                                                    ;
; clock_name_5                         ;                        ; String                                                    ;
; clock_name_6                         ;                        ; String                                                    ;
; clock_name_7                         ;                        ; String                                                    ;
; clock_name_8                         ;                        ; String                                                    ;
; clock_name_global_0                  ; false                  ; String                                                    ;
; clock_name_global_1                  ; false                  ; String                                                    ;
; clock_name_global_2                  ; false                  ; String                                                    ;
; clock_name_global_3                  ; false                  ; String                                                    ;
; clock_name_global_4                  ; false                  ; String                                                    ;
; clock_name_global_5                  ; false                  ; String                                                    ;
; clock_name_global_6                  ; false                  ; String                                                    ;
; clock_name_global_7                  ; false                  ; String                                                    ;
; clock_name_global_8                  ; false                  ; String                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                            ;
; pll_slf_rst                          ; false                  ; String                                                    ;
; pll_bw_sel                           ; low                    ; String                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                    ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fec:fec_block|RAM_2port:RAM_2portIns|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                               ;
; WIDTH_A                            ; 2                    ; Signed Integer                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                        ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                        ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_n504      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                    ;
; Entity Instance                           ; fec:fec_block|RAM_2port:RAM_2portIns|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 2                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 512                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; QPSK_top           ; phase3_final       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fec:fec_block|RAM_2port:RAM_2portIns"                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Clock_100MHz:pll"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Dec 17 23:25:43 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off phase3_final -c phase3_final --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sipo.vhd
    Info (12022): Found design unit 1: sipo-rtl File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/sipo.vhd Line: 17
    Info (12023): Found entity 1: sipo File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/sipo.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_2port.vhd
    Info (12022): Found design unit 1: ram_2port-SYN File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/RAM_2port.vhd Line: 59
    Info (12023): Found entity 1: RAM_2port File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/RAM_2port.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file qpsk_top.vhd
    Info (12022): Found design unit 1: QPSK_top-rtl File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd Line: 18
    Info (12023): Found entity 1: QPSK_top File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file prbs.vhd
    Info (12022): Found design unit 1: prbs-prbs_arch File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/prbs.vhd Line: 12
    Info (12023): Found entity 1: prbs File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/prbs.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file piso.vhd
    Info (12022): Found design unit 1: piso-rtl File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/piso.vhd Line: 56
    Info (12023): Found entity 1: piso File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/piso.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file modulation.vhd
    Info (12022): Found design unit 1: modulation-rtl File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/modulation.vhd Line: 18
    Info (12023): Found entity 1: modulation File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/modulation.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file inter_top.vhd
    Info (12022): Found design unit 1: inter_top-rtl File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 16
    Info (12023): Found entity 1: inter_top File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file fec.vhd
    Info (12022): Found design unit 1: fec-moore_arch File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/fec.vhd Line: 18
    Info (12023): Found entity 1: fec File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/fec.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clock_100mhz.vhd
    Info (12022): Found design unit 1: Clock_100MHz-rtl File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz.vhd Line: 21
    Info (12023): Found entity 1: Clock_100MHz File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clock_100mhz/clock_100mhz_0002.v
    Info (12023): Found entity 1: Clock_100MHz_0002 File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz/Clock_100MHz_0002.v Line: 2
Info (12127): Elaborating entity "QPSK_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at QPSK_top.vhd(21): object "locked_t" assigned a value but never read File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd Line: 21
Info (12128): Elaborating entity "Clock_100MHz" for hierarchy "Clock_100MHz:pll" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd Line: 84
Info (12128): Elaborating entity "Clock_100MHz_0002" for hierarchy "Clock_100MHz:pll|Clock_100MHz_0002:clock_100mhz_inst" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz.vhd Line: 34
Info (12128): Elaborating entity "altera_pll" for hierarchy "Clock_100MHz:pll|Clock_100MHz_0002:clock_100mhz_inst|altera_pll:altera_pll_i" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz/Clock_100MHz_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Clock_100MHz:pll|Clock_100MHz_0002:clock_100mhz_inst|altera_pll:altera_pll_i" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz/Clock_100MHz_0002.v Line: 88
Info (12133): Instantiated megafunction "Clock_100MHz:pll|Clock_100MHz_0002:clock_100mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/Clock_100MHz/Clock_100MHz_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "prbs" for hierarchy "prbs:prbs_block" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd Line: 87
Info (12128): Elaborating entity "fec" for hierarchy "fec:fec_block" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd Line: 91
Info (10041): Inferred latch for "data_in_reg" at fec.vhd(164) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/fec.vhd Line: 164
Info (12128): Elaborating entity "RAM_2port" for hierarchy "fec:fec_block|RAM_2port:RAM_2portIns" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/fec.vhd Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "fec:fec_block|RAM_2port:RAM_2portIns|altsyncram:altsyncram_component" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/RAM_2port.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "fec:fec_block|RAM_2port:RAM_2portIns|altsyncram:altsyncram_component" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/RAM_2port.vhd Line: 68
Info (12133): Instantiated megafunction "fec:fec_block|RAM_2port:RAM_2portIns|altsyncram:altsyncram_component" with the following parameter: File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/RAM_2port.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n504.tdf
    Info (12023): Found entity 1: altsyncram_n504 File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/db/altsyncram_n504.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n504" for hierarchy "fec:fec_block|RAM_2port:RAM_2portIns|altsyncram:altsyncram_component|altsyncram_n504:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "inter_top" for hierarchy "inter_top:inter_block" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd Line: 95
Warning (10631): VHDL Process Statement warning at inter_top.vhd(51): inferring latch(es) for signal or variable "inter_out", which holds its previous value in one or more paths through the process File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[0]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[1]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[2]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[3]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[4]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[5]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[6]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[7]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[8]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[9]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[10]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[11]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[12]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[13]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[14]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[15]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[16]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[17]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[18]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[19]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[20]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[21]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[22]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[23]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[24]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[25]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[26]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[27]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[28]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[29]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[30]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[31]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[32]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[33]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[34]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[35]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[36]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[37]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[38]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[39]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[40]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[41]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[42]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[43]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[44]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[45]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[46]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[47]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[48]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[49]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[50]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[51]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[52]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[53]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[54]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[55]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[56]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[57]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[58]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[59]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[60]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[61]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[62]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[63]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[64]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[65]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[66]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[67]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[68]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[69]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[70]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[71]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[72]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[73]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[74]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[75]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[76]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[77]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[78]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[79]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[80]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[81]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[82]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[83]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[84]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[85]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[86]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[87]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[88]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[89]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[90]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[91]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[92]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[93]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[94]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[95]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[96]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[97]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[98]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[99]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[100]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[101]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[102]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[103]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[104]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[105]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[106]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[107]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[108]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[109]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[110]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[111]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[112]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[113]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[114]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[115]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[116]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[117]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[118]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[119]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[120]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[121]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[122]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[123]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[124]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[125]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[126]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[127]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[128]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[129]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[130]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[131]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[132]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[133]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[134]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[135]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[136]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[137]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[138]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[139]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[140]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[141]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[142]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[143]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[144]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[145]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[146]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[147]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[148]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[149]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[150]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[151]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[152]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[153]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[154]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[155]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[156]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[157]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[158]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[159]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[160]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[161]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[162]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[163]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[164]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[165]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[166]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[167]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[168]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[169]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[170]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[171]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[172]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[173]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[174]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[175]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[176]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[177]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[178]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[179]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[180]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[181]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[182]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[183]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[184]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[185]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[186]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[187]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[188]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[189]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[190]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (10041): Inferred latch for "inter_out[191]" at inter_top.vhd(51) File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 51
Info (12128): Elaborating entity "piso" for hierarchy "inter_top:inter_block|piso:piso_r" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 47
Info (12128): Elaborating entity "sipo" for hierarchy "inter_top:inter_block|sipo:sipo_r" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/inter_top.vhd Line: 49
Info (12128): Elaborating entity "modulation" for hierarchy "modulation:modulation_block" File: G:/bishooo/AUC/ASIC/ASIC HW/Project/phase3_final/QPSK_top.vhd Line: 99
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Sat Dec 17 23:26:12 2022
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:51


