/testbench/clearshift_port/clk	  1	I
/testbench/clearshift_port/reset	  2	I
/testbench/clearshift_port/start	  3	I
/testbench/clearshift_port/ram_in	  4	I
/testbench/clearshift_port/ram_out	  5	O
/testbench/clearshift_port/ram_addr(7)	  6	O
/testbench/clearshift_port/ram_addr(6)	  7	O
/testbench/clearshift_port/ram_addr(5)	  8	O
/testbench/clearshift_port/ram_addr(4)	  9	O
/testbench/clearshift_port/ram_addr(3)	 10	O
/testbench/clearshift_port/ram_addr(2)	 11	O
/testbench/clearshift_port/ram_addr(1)	 12	O
/testbench/clearshift_port/ram_addr(0)	 13	O
/testbench/clearshift_port/ram_write	 14	O
/testbench/clearshift_port/score	 15	O
/testbench/clearshift_port/ready	 16	O
