#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Thu Jan 15 12:18:48 2026
# Process ID         : 33092
# Current directory  : C:/Users/Rajeet013/Full_Adder/Full_Adder.runs/synth_1
# Command line       : vivado.exe -log full_adder_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source full_adder_tb.tcl
# Log file           : C:/Users/Rajeet013/Full_Adder/Full_Adder.runs/synth_1/full_adder_tb.vds
# Journal file       : C:/Users/Rajeet013/Full_Adder/Full_Adder.runs/synth_1\vivado.jou
# Running On         : DESKTOP-RNSTHJ2
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16942 MB
# Swap memory        : 13421 MB
# Total Virtual      : 30364 MB
# Available Virtual  : 14355 MB
#-----------------------------------------------------------
source full_adder_tb.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 540.293 ; gain = 218.871
Command: read_checkpoint -auto_incremental -incremental C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/utils_1/imports/synth_1/full_adder.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/utils_1/imports/synth_1/full_adder.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top full_adder_tb -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30328
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1083.074 ; gain = 531.863
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'Cout', assumed default net type 'wire' [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:16]
INFO: [Synth 8-6157] synthesizing module 'full_adder_tb' [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:3]
WARNING: [Synth 8-11581] system task call 'monitor' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:26]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:30]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:31]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:32]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:30]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:31]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:32]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:30]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:31]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:32]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:30]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:31]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:32]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:30]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:31]
WARNING: [Synth 8-11581] system function call 'random' not supported [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:32]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (0#1) [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_tb' (0#1) [C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/sources_1/new/full_adder_tb.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.113 ; gain = 649.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1201.113 ; gain = 649.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1201.113 ; gain = 649.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/Rajeet013/Full_Adder/Full_Adder.srcs/utils_1/imports/synth_1/full_adder.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1201.113 ; gain = 649.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1201.113 ; gain = 649.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1201.113 ; gain = 649.902
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design full_adder_tb has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1337.992 ; gain = 786.781
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1362.836 ; gain = 811.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1362.836 ; gain = 811.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1598.324 ; gain = 1047.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1598.324 ; gain = 1047.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1598.324 ; gain = 1047.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1598.324 ; gain = 1047.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1598.324 ; gain = 1047.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1598.324 ; gain = 1047.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1598.324 ; gain = 1047.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1598.324 ; gain = 1047.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1598.324 ; gain = 1047.113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1600.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1725.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e2b3ae86
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 17 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 1725.410 ; gain = 1179.992
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rajeet013/Full_Adder/Full_Adder.runs/synth_1/full_adder_tb.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file full_adder_tb_utilization_synth.rpt -pb full_adder_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 15 12:19:24 2026...
