Hafiz Md. Hasan Babu , Ahsan Raja Chowdhury, Design of a compact reversible binary coded decimal adder circuit, Journal of Systems Architecture: the EUROMICRO Journal, v.52 n.5, p.272-282, May 2006[doi>10.1016/j.sysarc.2005.05.005]
Bayrakci, A. and Akkas, A. 2007. Reduced delay bcd adder. http://www.csie.ncue.edu.tw/csie/ic/Seminar_new/9701/971020/971020_02.pdf.
Ashis Kumer Biswas , Md. Mahmudul Hasan , Ahsan Raja Chowdhury , Hafiz Md. Hasan Babu, Efficient approaches for designing reversible Binary Coded Decimal adders, Microelectronics Journal, v.39 n.12, p.1693-1703, December, 2008[doi>10.1016/j.mejo.2008.04.003]
Efficient Adder Circuits Based on a Conservative Reversible Logic Gate, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.83, April 25-26, 2002
Chang, L., Frank, D. J., Montoye, R. K., Koester, S. J., Ji, B. L., Coteus, P. W., Dennard, R. H., and Haensch, W. 2010. Practical strategies for power-efficient computing technologies. Proc. IEEE 98, 2, 215--236.
Min-Lun Chuang , Chun-Yao Wang, Synthesis of reversible sequential elements, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-19, January 2008[doi>10.1145/1324177.1324181]
Michael F. Cowlishaw, Decimal Floating-Point: Algorism for Computers, Proceedings of the 16th IEEE Symposium on Computer Arithmetic (ARITH-16'03), p.104, June 15-18, 2003
Cowlishaw, M. 2010. Decimal arithmetic faq part 3 hardware questions. http://speleotrove.com/decimal/decifaq3.html.
Cuccaro, S. A., Draper, T. G., Kutin, S. A., and Moulton, D. P. 2004. A new quantum ripple-carry addition circuit. http://arXiv.org/quant-ph/0410184.
Bart Desoete , Alexis De Vos, A reversible carry-look-ahead adder using control gates, Integration, the VLSI Journal, v.33 n.1, p.89-104, December 2002[doi>10.1016/S0167-9260(02)00051-2]
Michael P. Frank, Approaching the Physical Limits of Computing, Proceedings of the 35th International Symposium on Multiple-Valued Logic, p.168-185, May 19-21, 2005[doi>10.1109/ISMVL.2005.9]
Fredkin, E. and Toffoli, T. 1982. Conservative logic. Int. J. Theor. Phys. 21, 219--253.
Daniel Große , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact multiple-control toffoli network synthesis with SAT techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.703-715, May 2009[doi>10.1109/TCAD.2009.2017215]
Daniel Groβe , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact Synthesis of Elementary Quantum Gate Circuits for Reversible Functions with Don't Cares, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.214-219, May 22-24, 2008[doi>10.1109/ISMVL.2008.42]
P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]
Haghparast, M., Jassbi, S., Navi, K., and Hashemipour, O. 2008. Design of a novel reversible multiplier circuit using hng gate in nanotechnology. World Appl. Sci. J. 3, 6, 974--978.
Hari, S. K. S., Shroff, H. S., Mahammad, S. N., and Kamakoti, V. 2006. Efficient building blocks for reversible sequential circuit design. In Proceedings of the 49<sup>th</sup> IEEE International Midwest Symposium on Circuits and Systems. 437--441.
W. N.N. Hung , Xiaoyu Song , Guowu Yang , Jin Yang , M. Perkowski, Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1652-1663, September 2006[doi>10.1109/TCAD.2005.858352]
James, R. K., Jacob, K. P., and Sasi, S. 2008. Reversible binary coded decimal adders using toffoli gates. In Advances in Computational Algorithms and Data Analysis, Lecture Notes in Electrical Engineering, vol. 14, Springer, 117--131.
Khan, M. 2002. Design of full-adder with reversible gates. In Proceedings of the International Conference on Computer and Information Technology. 515--519.
Mozammel H. A. Khan , Marek A. Perkowski, Quantum ternary parallel adder/subtractor with partially-look-ahead carry, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.7, p.453-464, July, 2007[doi>10.1016/j.sysarc.2007.01.007]
X. Ma , J. Huang , C. Metra , F. Lombardi, Reversible Gates and Testability of One Dimensional Arrays of Molecular QCA, Journal of Electronic Testing: Theory and Applications, v.24 n.1-3, p.297-311, June      2008[doi>10.1007/s10836-007-5042-2]
Xiaojun Ma , Jing Huang , Cecilia Metra , Fabrizio Lombardi, Detecting Multiple Faults in One-Dimensional Arrays of Reversible QCA Gates, Journal of Electronic Testing: Theory and Applications, v.25 n.1, p.39-54, February  2009[doi>10.1007/s10836-008-5078-y]
D. Maslov , G. W. Dueck, Reversible cascades with minimal garbage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.11, p.1497-1509, November 2006[doi>10.1109/TCAD.2004.836735]
Maslov, D. and Miller, D. M. 2006. Comparison of the cost metrics for reversible and quantum logic synthesis. http://arxiv.org/abs/quant-ph/0511008.
Rodney Van Meter , W. J. Munro , Kae Nemoto , Kohei M. Itoh, Arithmetic on a distributed-memory quantum multicomputer, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.3 n.4, p.1-23, January 2008[doi>10.1145/1324177.1324179]
Majid Mohammadi , Mohammad Eshghi, On figures of merit in reversible and quantum logic designs, Quantum Information Processing, v.8 n.4, p.297-318, August    2009[doi>10.1007/s11128-009-0106-0]
Mohammadi, M., Eshghi, M., Haghparast, M., and Bahrololoom, A. 2008. Design and optimization of reversible bcd adder/subtractor circuit for quantum and nanotechnology based systems. World Appl. Sci. J. 4, 6, 787--792.
Mohammadi, M., Haghparast, M., Eshghi, M., and Navi, K. 2009. Minimization optimization of reversible bcd-full adder/subtractor using genetic algorithm and don't care concept. Int. J. Quantum Inf. 7, 5, 969--989.
Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000
Parhami, B. 2006. Fault-tolerant reversible circuits. In Proceedings of the 40<sup>th</sup> Asilomar Conference on Signals, Systems, and Computers. 1726--1729.
Behrooz Parhami, Computer Arithmetic: Algorithms and Hardware Designs, Oxford University Press, Inc., New York, NY, 2009
Peres, A. 1985. Reversible logic and quantum computers. Phys. Rev. A, Gen. Phys. 32, 6, 3266--3276.
Aditya K. Prasad , Vivek V. Shende , Igor L. Markov , John P. Hayes , Ketan N. Patel, Data structures and algorithms for simplifying reversible circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.4, p.277-293, October 2006[doi>10.1145/1216396.1216399]
J. E. Rice, An Introduction to Reversible Latches, The Computer Journal, v.51 n.6, p.700-709, November 2008[doi>10.1093/comjnl/bxm116]
V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]
Smolin, J. A. and Di Vincenzo, D. P. 1996. Five two-bit quantum gates are sufficient to implement the quantum fredkin gate. Phys. Rev. A 53, 4, 2855--2856.
Takahashi, Y. 2010. Quantum arithmetic circuits: A survey. IEICE Trans. Fundam. E92-A, 5, 276--1283.
Yasuhiro Takahashi , Noboru Kunihiro, A linear-size quantum circuit for addition with no ancillary qubits, Quantum Information & Computation, v.5 n.6, p.440-448, September 2005
Yasuhiro Takahashi , Seiichiro Tani , Noboru Kunihiro, Quantum addition circuits and unbounded fan-out, Quantum Information & Computation, v.10 n.9, p.872-890, September 2010
Taraphdara, C., Chattopadhyay, T., and Roy, J. 2010. Machzehnder interferometer-based all-optical reversible logic gate. Optics Laser Technol. 42, 2, 249--259.
Himanshu Thapliyal , Nagarajan Ranganathan, Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate, Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSI, p.229-234, May 13-15, 2009[doi>10.1109/ISVLSI.2009.49]
Himanshu Thapliyal , Nagarajan Ranganathan, Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.4, p.1-31, December 2010[doi>10.1145/1877745.1877748]
H. Thapliyal , N. Ranganathan, Reversible Logic-Based Concurrently Testable Latches for Molecular QCA, IEEE Transactions on Nanotechnology, v.9 n.1, p.62-69, January 2010[doi>10.1109/TNANO.2009.2025038]
Thapliyal, H. and Ranganathan, N. 2011. A new reversible design of bcd adder. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'11).
Thapliyal, H., Ranganathan, N., and Ferreira, R. 2010. Design of a comparator tree based on reversible logic. In Proceedings of the 10<sup>th</sup> IEEE International Conference on Nanotechnology. 1113--1116.
Michael Kirkedal Thomsen , Robert Glück, Optimized reversible binary-coded decimal adders, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.7, p.697-706, July, 2008[doi>10.1016/j.sysarc.2007.12.006]
Toffoli, T. 1980. Reversible computing. Tech. memo MIT/LCS/TM-151, MIT Lab for Computer Science.
Trisetyarso, A. and Van Meter, R. 2009. Circuit design for a measurement-based quantum carry-lookahead adder. http://arxiv.org/abs/0903.0748.
Vedral, V., Barenco, A., and Ekert, A. 1996. Quantum networks for elementary arithmetic operations. Phys. Rev. A 54, 1, 147--153.
L.-K. Wang , M. A. Erle , C. Tsen , E. M. Schwarz , M. J. Schulte, A survey of hardware designs for decimal arithmetic, IBM Journal of Research and Development, v.54 n.2, p.216-230, March 2010[doi>10.1147/JRD.2010.2040930]
Robert Wille , Mathias Soeken , Rolf Drechsler, Reducing the number of lines in reversible circuits, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837439]
Guowu Yang , Xiaoyu Song , William N. N. Hung , Marek A. Perkowski, Bi-Directional Synthesis of 4-Bit Reversible Circuits, The Computer Journal, v.51 n.2, p.207-215, March 2008[doi>10.1093/comjnl/bxm042]
