C,W,T,Registers,L1(Dcache),L2,Mapping,ALUs,occupancy_width,occupancy_depth,total_occupancy,greedy_thruput_desired_depth
2,2,16,16,16,0,CM,64,1.0,1.0,1.0,39.854749999999996
2,2,32,32,16,0,CM,128,1.0,1.0,1.0,39.854749999999996
2,4,16,32,16,0,CM,128,1.0,1.0,1.0,79.70949999999999
4,2,16,32,16,0,CM,128,1.0,1.0,1.0,39.854749999999996
4,2,32,64,16,0,CM,256,1.0,1.0,1.0,39.854749999999996
4,4,16,64,16,0,CM,256,1.0,1.0,1.0,79.70949999999999
8,2,16,64,32,0,CM,256,1.0,1.0,1.0,39.854749999999996
2,2,16,16,16,1,CM,64,1.0,1.0,1.0,39.854749999999996
2,2,32,32,16,1,CM,128,1.0,1.0,1.0,39.854749999999996
2,4,16,32,16,1,CM,128,1.0,1.0,1.0,79.70949999999999
4,2,16,32,16,1,CM,128,1.0,1.0,1.0,39.854749999999996
4,2,32,64,16,1,CM,256,1.0,1.0,1.0,39.854749999999996
4,4,16,64,16,1,CM,256,1.0,1.0,1.0,79.70949999999999
8,2,16,64,32,1,CM,256,1.0,1.0,1.0,39.854749999999996
2,2,16,16,16,2,CM,64,1.0,1.0,1.0,39.854749999999996
2,2,32,32,16,2,CM,128,1.0,1.0,1.0,39.854749999999996
2,4,16,32,16,2,CM,128,1.0,1.0,1.0,79.70949999999999
4,2,16,32,16,2,CM,128,1.0,1.0,1.0,39.854749999999996
4,2,32,64,16,2,CM,256,1.0,1.0,1.0,39.854749999999996
4,4,16,64,16,2,CM,256,1.0,1.0,1.0,79.70949999999999
8,2,16,64,32,2,CM,256,1.0,1.0,1.0,39.854749999999996
