// Seed: 3541435242
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output wand id_5,
    input wire id_6,
    input tri id_7,
    input wire id_8
);
  assign id_5 = -1'd0;
  logic id_10;
  assign module_1._id_13 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd74,
    parameter id_12 = 32'd58,
    parameter id_13 = 32'd5
) (
    input tri0 _id_0,
    output tri id_1,
    output tri1 id_2,
    input wor id_3,
    output wand id_4,
    output tri0 id_5,
    output wor id_6,
    output wor id_7,
    input wor id_8,
    input supply1 id_9
);
  struct packed {logic id_11;} _id_12 = -1 - id_9, _id_13[^  -1 : id_0];
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_9,
      id_9,
      id_6,
      id_3,
      id_9,
      id_8
  );
  wire [id_12 : id_13] id_14;
endmodule
