

================================================================
== Vitis HLS Report for 'PE_kernel_modulate_5_0_1'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k5  |       19|       19|         6|          2|          1|     8|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%v121 = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:472]   --->   Operation 9 'alloca' 'v121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k5 = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462]   --->   Operation 10 'alloca' 'k5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_5_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_5_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_6, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_5, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln462 = store i4 0, i4 %k5" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462]   --->   Operation 15 'store' 'store_ln462' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln472 = store i32 0, i32 %v121" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:472]   --->   Operation 16 'store' 'store_ln472' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln462 = br void %for.inc" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462]   --->   Operation 17 'br' 'br_ln462' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%k5_1 = load i4 %k5" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462]   --->   Operation 18 'load' 'k5_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.70ns)   --->   "%icmp_ln462 = icmp_eq  i4 %k5_1, i4 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462]   --->   Operation 19 'icmp' 'icmp_ln462' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.70ns)   --->   "%k5_2 = add i4 %k5_1, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462]   --->   Operation 20 'add' 'k5_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln462 = br i1 %icmp_ln462, void %for.inc.split, void %for.end" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462]   --->   Operation 21 'br' 'br_ln462' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.33>
ST_3 : Operation 22 [1/1] (1.39ns)   --->   "%A_fifo_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %A_fifo_5" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:463]   --->   Operation 22 'read' 'A_fifo_5_read' <Predicate = (!icmp_ln462)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%v114 = bitcast i32 %A_fifo_5_read" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:463]   --->   Operation 23 'bitcast' 'v114' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.43ns)   --->   "%B_fifo_5_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_5_0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:466]   --->   Operation 24 'read' 'B_fifo_5_0_read' <Predicate = (!icmp_ln462)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%v116 = bitcast i32 %B_fifo_5_0_read" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:466]   --->   Operation 25 'bitcast' 'v116' <Predicate = (!icmp_ln462)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (4.90ns)   --->   "%v120 = fmul i32 %v114, i32 %v116" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:471]   --->   Operation 26 'fmul' 'v120' <Predicate = (!icmp_ln462)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.39ns)   --->   "%write_ln476 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %A_fifo_6, i32 %A_fifo_5_read" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:476]   --->   Operation 27 'write' 'write_ln476' <Predicate = (!icmp_ln462)> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 28 [1/1] (1.43ns)   --->   "%write_ln478 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_5_1, i32 %B_fifo_5_0_read" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:478]   --->   Operation 28 'write' 'write_ln478' <Predicate = (!icmp_ln462)> <Delay = 1.43> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.43> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 9> <FIFO>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln462 = store i4 %k5_2, i4 %k5" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462]   --->   Operation 29 'store' 'store_ln462' <Predicate = (!icmp_ln462)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 4.90>
ST_4 : Operation 30 [1/2] (4.90ns)   --->   "%v120 = fmul i32 %v114, i32 %v116" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:471]   --->   Operation 30 'fmul' 'v120' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.14>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%v121_load_1 = load i32 %v121" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:473]   --->   Operation 31 'load' 'v121_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [3/3] (6.14ns)   --->   "%v122 = fadd i32 %v121_load_1, i32 %v120" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:473]   --->   Operation 32 'fadd' 'v122' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.14>
ST_6 : Operation 33 [2/3] (6.14ns)   --->   "%v122 = fadd i32 %v121_load_1, i32 %v120" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:473]   --->   Operation 33 'fadd' 'v122' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.53>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln460 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:460]   --->   Operation 34 'specpipeline' 'specpipeline_ln460' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln460 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:460]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln460' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln462 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462]   --->   Operation 36 'specloopname' 'specloopname_ln462' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/3] (6.14ns)   --->   "%v122 = fadd i32 %v121_load_1, i32 %v120" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:473]   --->   Operation 37 'fadd' 'v122' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln472 = store i32 %v122, i32 %v121" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:472]   --->   Operation 38 'store' 'store_ln472' <Predicate = true> <Delay = 0.38>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln462 = br void %for.inc" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462]   --->   Operation 39 'br' 'br_ln462' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 1.42>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%v121_load = load i32 %v121" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:481]   --->   Operation 40 'load' 'v121_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (1.42ns)   --->   "%write_ln481 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %v109_5_0, i32 %v121_load" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:481]   --->   Operation 41 'write' 'write_ln481' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln482 = ret" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:482]   --->   Operation 42 'ret' 'ret_ln482' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 4 bit ('k5', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462) [7]  (0.000 ns)
	'store' operation 0 bit ('store_ln462', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462) of constant 0 on local variable 'k5', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462 [12]  (0.387 ns)

 <State 2>: 0.708ns
The critical path consists of the following:
	'load' operation 4 bit ('k5', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462) on local variable 'k5', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln462', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:462) [17]  (0.708 ns)

 <State 3>: 6.333ns
The critical path consists of the following:
	fifo read operation ('B_fifo_5_0_read', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:466) on port 'B_fifo_5_0' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:466) [27]  (1.432 ns)
	'fmul' operation 32 bit ('v120', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:471) [29]  (4.901 ns)

 <State 4>: 4.901ns
The critical path consists of the following:
	'fmul' operation 32 bit ('v120', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:471) [29]  (4.901 ns)

 <State 5>: 6.149ns
The critical path consists of the following:
	'load' operation 32 bit ('v121_load_1', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:473) on local variable 'v121', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:472 [21]  (0.000 ns)
	'fadd' operation 32 bit ('v122', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:473) [30]  (6.149 ns)

 <State 6>: 6.149ns
The critical path consists of the following:
	'fadd' operation 32 bit ('v122', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:473) [30]  (6.149 ns)

 <State 7>: 6.536ns
The critical path consists of the following:
	'fadd' operation 32 bit ('v122', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:473) [30]  (6.149 ns)
	'store' operation 0 bit ('store_ln472', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:472) of variable 'v122', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:473 on local variable 'v121', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:472 [34]  (0.387 ns)

 <State 8>: 1.429ns
The critical path consists of the following:
	'load' operation 32 bit ('v121_load', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:481) on local variable 'v121', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:472 [37]  (0.000 ns)
	wire write operation ('write_ln481', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:481) on port 'v109_5_0' (/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:481) [38]  (1.429 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
