Analysis & Synthesis report for FullAdder
Tue Oct 19 14:40:35 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "Four_bit_Full_Adder_7_Segment_Display_Structural:u0"
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 19 14:40:35 2021       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; FullAdder                                   ;
; Top-level Entity Name           ; DE10_LITE_Default                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 52                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; DE10_LITE_Default  ; FullAdder          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                             ;
+-------------------------------------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                            ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                                    ; Library ;
+-------------------------------------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; ../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd ; yes             ; User VHDL File         ; C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd ;         ;
; DE10_LITE_Default.v                                         ; yes             ; User Verilog HDL File  ; C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v                                 ;         ;
+-------------------------------------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 29          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 52          ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 6           ;
;     -- 5 input functions                    ; 20          ;
;     -- 4 input functions                    ; 8           ;
;     -- <=3 input functions                  ; 18          ;
;                                             ;             ;
; Dedicated logic registers                   ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 52          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[2]~input ;
; Maximum fan-out                             ; 17          ;
; Total fan-out                               ; 305         ;
; Average fan-out                             ; 1.96        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Entity Name                                      ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |DE10_LITE_Default                                       ; 52 (0)              ; 0 (0)                     ; 0                 ; 0          ; 52   ; 0            ; |DE10_LITE_Default                                                                                ; DE10_LITE_Default                                ; work         ;
;    |Four_bit_Full_Adder_7_Segment_Display_Structural:u0| ; 52 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0                            ; Four_bit_Full_Adder_7_Segment_Display_Structural ; work         ;
;       |C4M1P3:Adding|                                    ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0|C4M1P3:Adding              ; C4M1P3                                           ; work         ;
;          |fullAdder:F0|                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0|C4M1P3:Adding|fullAdder:F0 ; fullAdder                                        ; work         ;
;          |fullAdder:F1|                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0|C4M1P3:Adding|fullAdder:F1 ; fullAdder                                        ; work         ;
;          |fullAdder:F2|                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0|C4M1P3:Adding|fullAdder:F2 ; fullAdder                                        ; work         ;
;          |fullAdder:F3|                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0|C4M1P3:Adding|fullAdder:F3 ; fullAdder                                        ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                  ;
+-------------------------------------------------------------+---------------------------------------------------------------+------------------------+
; Latch Name                                                  ; Latch Enable Signal                                           ; Free of Timing Hazards ;
+-------------------------------------------------------------+---------------------------------------------------------------+------------------------+
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX0[0] ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX0[1] ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX0[2] ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX0[3] ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX0[4] ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX0[5] ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX0[6] ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX1[0] ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX1[3] ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX1[4] ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX1[5] ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[0]   ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[1]   ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[2]   ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[3]   ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[4]   ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]   ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[6]   ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[7]   ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[8]   ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[9]   ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[10]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[11]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[12]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[13]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[14]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[15]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[16]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[17]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[18]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[19]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[20]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[21]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[22]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[23]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[24]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[25]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[26]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[27]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[28]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[29]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[30]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[31]  ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S1[0]   ; Four_bit_Full_Adder_7_Segment_Display_Structural:u0|LessThan2 ; yes                    ;
; Number of user-specified and inferred latches = 44          ;                                                               ;                        ;
+-------------------------------------------------------------+---------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0sw ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0sw ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Four_bit_Full_Adder_7_Segment_Display_Structural:u0"                                                           ;
+------+-------+------------------+---------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity         ; Details                                                                                                 ;
+------+-------+------------------+---------------------------------------------------------------------------------------------------------+
; sw   ; Input ; Critical Warning ; Can't connect array with 10 elements in array dimension 1 to port with 9 elements in the same dimension ;
+------+-------+------------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 55                          ;
;     normal            ; 55                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         3 data inputs ; 18                          ;
;         4 data inputs ; 8                           ;
;         5 data inputs ; 20                          ;
;         6 data inputs ; 6                           ;
; boundary_port         ; 52                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Oct 19 14:40:19 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdder7 -c FullAdder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 6 design units, including 3 entities, in source file /users/muhammad zubair/desktop/creative/a/repos prev/new folder/prj4/src/four_bit_full_adder_7_segment_display_structural.vhd
    Info (12022): Found design unit 1: Four_bit_Full_Adder_7_Segment_Display_Structural-rtl File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 16
    Info (12022): Found design unit 2: C4M1P3-C4M1P3_rtl File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 209
    Info (12022): Found design unit 3: fullAdder-full_adder_rtl File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 239
    Info (12023): Found entity 1: Four_bit_Full_Adder_7_Segment_Display_Structural File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 5
    Info (12023): Found entity 2: C4M1P3 File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 199
    Info (12023): Found entity 3: fullAdder File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 232
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_default.v
    Info (12023): Found entity 1: DE10_LITE_Default File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 6
Info (12127): Elaborating entity "DE10_LITE_Default" for the top level hierarchy
Info (12128): Elaborating entity "Four_bit_Full_Adder_7_Segment_Display_Structural" for hierarchy "Four_bit_Full_Adder_7_Segment_Display_Structural:u0" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(20): object "xy" assigned a value but never read File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(30): object "Sout" assigned a value but never read File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 30
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(68): signal "Xsw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 68
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(82): signal "Ysw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 82
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(112): signal "S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 112
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(114): signal "S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 114
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(116): signal "S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 116
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(118): signal "S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 118
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(120): signal "S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 120
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(122): signal "S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 122
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(124): signal "S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 124
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(126): signal "S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 126
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(128): signal "S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 128
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(130): signal "S0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 130
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(136): signal "S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 136
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(138): signal "S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 138
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(140): signal "S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 140
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(142): signal "S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 142
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(144): signal "S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 144
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(146): signal "S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 146
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(148): signal "S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 148
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(150): signal "S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 150
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(152): signal "S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 152
Warning (10492): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(154): signal "S1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 154
Warning (10631): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99): inferring latch(es) for signal or variable "S0", which holds its previous value in one or more paths through the process File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Warning (10631): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99): inferring latch(es) for signal or variable "S1", which holds its previous value in one or more paths through the process File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Warning (10631): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99): inferring latch(es) for signal or variable "HEX1", which holds its previous value in one or more paths through the process File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Warning (10631): VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99): inferring latch(es) for signal or variable "HEX0", which holds its previous value in one or more paths through the process File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX0[0]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX0[1]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX0[2]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX0[3]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX0[4]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX0[5]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX0[6]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX0[7]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX1[0]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX1[1]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX1[2]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX1[3]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX1[4]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX1[5]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX1[6]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "HEX1[7]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[0]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[1]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[2]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[3]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[4]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[5]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[6]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[7]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[8]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[9]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[10]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[11]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[12]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[13]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[14]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[15]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[16]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[17]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[18]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[19]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[20]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[21]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[22]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[23]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[24]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[25]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[26]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[27]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[28]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[29]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[30]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S1[31]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[0]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[1]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[2]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[3]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[4]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[5]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[6]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[7]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[8]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[9]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[10]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[11]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[12]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[13]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[14]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[15]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[16]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[17]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[18]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[19]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[20]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[21]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[22]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[23]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[24]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[25]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[26]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[27]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[28]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[29]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[30]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (10041): Inferred latch for "S0[31]" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Info (12128): Elaborating entity "C4M1P3" for hierarchy "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|C4M1P3:Adding" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 52
Info (12128): Elaborating entity "fullAdder" for hierarchy "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|C4M1P3:Adding|fullAdder:F0" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 222
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX1[5]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX1[0]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX1[4]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX1[0]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX1[3]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|HEX1[0]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[6]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[7]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[8]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[9]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[10]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[11]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[12]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[13]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[14]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[15]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[16]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[17]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[18]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[19]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[20]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[21]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[22]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[23]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[24]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[25]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[26]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[27]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[28]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[29]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[30]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Info (13026): Duplicate LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[31]" merged with LATCH primitive "Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
Warning (13012): Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[1] has unsafe behavior File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 14
Warning (13012): Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[2] has unsafe behavior File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0|C4M1P3:Adding|fullAdder:F2|sout File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 235
Warning (13012): Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[3] has unsafe behavior File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0|C4M1P3:Adding|fullAdder:F3|sout File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 235
Warning (13012): Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[4] has unsafe behavior File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0|C4M1P3:Adding|fullAdder:F3|cout File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 235
Warning (13012): Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S0[5] has unsafe behavior File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0|C4M1P3:Adding|fullAdder:F3|cout File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 235
Warning (13012): Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0|S1[0] has unsafe behavior File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 99
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0|C4M1P3:Adding|fullAdder:F3|cout File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd Line: 235
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 11
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 11
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 11
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 11
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 18
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 19
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 19
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 19
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 19
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 20
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v Line: 14
Info (21057): Implemented 104 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 52 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 711 megabytes
    Info: Processing ended: Tue Oct 19 14:40:35 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:37


