/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* PWM_1 */
#define PWM_1_PWMHW__CAP0 CYREG_TMR0_CAP0
#define PWM_1_PWMHW__CAP1 CYREG_TMR0_CAP1
#define PWM_1_PWMHW__CFG0 CYREG_TMR0_CFG0
#define PWM_1_PWMHW__CFG1 CYREG_TMR0_CFG1
#define PWM_1_PWMHW__CFG2 CYREG_TMR0_CFG2
#define PWM_1_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define PWM_1_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define PWM_1_PWMHW__PER0 CYREG_TMR0_PER0
#define PWM_1_PWMHW__PER1 CYREG_TMR0_PER1
#define PWM_1_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_1_PWMHW__PM_ACT_MSK 0x01u
#define PWM_1_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_1_PWMHW__PM_STBY_MSK 0x01u
#define PWM_1_PWMHW__RT0 CYREG_TMR0_RT0
#define PWM_1_PWMHW__RT1 CYREG_TMR0_RT1
#define PWM_1_PWMHW__SR0 CYREG_TMR0_SR0

/* PWM_2 */
#define PWM_2_PWMHW__CAP0 CYREG_TMR1_CAP0
#define PWM_2_PWMHW__CAP1 CYREG_TMR1_CAP1
#define PWM_2_PWMHW__CFG0 CYREG_TMR1_CFG0
#define PWM_2_PWMHW__CFG1 CYREG_TMR1_CFG1
#define PWM_2_PWMHW__CFG2 CYREG_TMR1_CFG2
#define PWM_2_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define PWM_2_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define PWM_2_PWMHW__PER0 CYREG_TMR1_PER0
#define PWM_2_PWMHW__PER1 CYREG_TMR1_PER1
#define PWM_2_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_2_PWMHW__PM_ACT_MSK 0x02u
#define PWM_2_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_2_PWMHW__PM_STBY_MSK 0x02u
#define PWM_2_PWMHW__RT0 CYREG_TMR1_RT0
#define PWM_2_PWMHW__RT1 CYREG_TMR1_RT1
#define PWM_2_PWMHW__SR0 CYREG_TMR1_SR0

/* PWM_3 */
#define PWM_3_PWMHW__CAP0 CYREG_TMR2_CAP0
#define PWM_3_PWMHW__CAP1 CYREG_TMR2_CAP1
#define PWM_3_PWMHW__CFG0 CYREG_TMR2_CFG0
#define PWM_3_PWMHW__CFG1 CYREG_TMR2_CFG1
#define PWM_3_PWMHW__CFG2 CYREG_TMR2_CFG2
#define PWM_3_PWMHW__CNT_CMP0 CYREG_TMR2_CNT_CMP0
#define PWM_3_PWMHW__CNT_CMP1 CYREG_TMR2_CNT_CMP1
#define PWM_3_PWMHW__PER0 CYREG_TMR2_PER0
#define PWM_3_PWMHW__PER1 CYREG_TMR2_PER1
#define PWM_3_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define PWM_3_PWMHW__PM_ACT_MSK 0x04u
#define PWM_3_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define PWM_3_PWMHW__PM_STBY_MSK 0x04u
#define PWM_3_PWMHW__RT0 CYREG_TMR2_RT0
#define PWM_3_PWMHW__RT1 CYREG_TMR2_RT1
#define PWM_3_PWMHW__SR0 CYREG_TMR2_SR0

/* Pin_4 */
#define Pin_4__0__INTTYPE CYREG_PICU12_INTTYPE4
#define Pin_4__0__MASK 0x10u
#define Pin_4__0__PC CYREG_PRT12_PC4
#define Pin_4__0__PORT 12u
#define Pin_4__0__SHIFT 4u
#define Pin_4__AG CYREG_PRT12_AG
#define Pin_4__BIE CYREG_PRT12_BIE
#define Pin_4__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_4__BYP CYREG_PRT12_BYP
#define Pin_4__DM0 CYREG_PRT12_DM0
#define Pin_4__DM1 CYREG_PRT12_DM1
#define Pin_4__DM2 CYREG_PRT12_DM2
#define Pin_4__DR CYREG_PRT12_DR
#define Pin_4__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_4__MASK 0x10u
#define Pin_4__PORT 12u
#define Pin_4__PRT CYREG_PRT12_PRT
#define Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_4__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_4__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_4__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_4__PS CYREG_PRT12_PS
#define Pin_4__SHIFT 4u
#define Pin_4__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_4__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_4__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_4__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_4__SLW CYREG_PRT12_SLW

/* Pin_5 */
#define Pin_5__0__INTTYPE CYREG_PICU12_INTTYPE5
#define Pin_5__0__MASK 0x20u
#define Pin_5__0__PC CYREG_PRT12_PC5
#define Pin_5__0__PORT 12u
#define Pin_5__0__SHIFT 5u
#define Pin_5__AG CYREG_PRT12_AG
#define Pin_5__BIE CYREG_PRT12_BIE
#define Pin_5__BIT_MASK CYREG_PRT12_BIT_MASK
#define Pin_5__BYP CYREG_PRT12_BYP
#define Pin_5__DM0 CYREG_PRT12_DM0
#define Pin_5__DM1 CYREG_PRT12_DM1
#define Pin_5__DM2 CYREG_PRT12_DM2
#define Pin_5__DR CYREG_PRT12_DR
#define Pin_5__INP_DIS CYREG_PRT12_INP_DIS
#define Pin_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Pin_5__MASK 0x20u
#define Pin_5__PORT 12u
#define Pin_5__PRT CYREG_PRT12_PRT
#define Pin_5__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Pin_5__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Pin_5__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Pin_5__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Pin_5__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Pin_5__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Pin_5__PS CYREG_PRT12_PS
#define Pin_5__SHIFT 5u
#define Pin_5__SIO_CFG CYREG_PRT12_SIO_CFG
#define Pin_5__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Pin_5__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Pin_5__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Pin_5__SLW CYREG_PRT12_SLW

/* Pin_6 */
#define Pin_6__0__INTTYPE CYREG_PICU6_INTTYPE4
#define Pin_6__0__MASK 0x10u
#define Pin_6__0__PC CYREG_PRT6_PC4
#define Pin_6__0__PORT 6u
#define Pin_6__0__SHIFT 4u
#define Pin_6__AG CYREG_PRT6_AG
#define Pin_6__AMUX CYREG_PRT6_AMUX
#define Pin_6__BIE CYREG_PRT6_BIE
#define Pin_6__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_6__BYP CYREG_PRT6_BYP
#define Pin_6__CTL CYREG_PRT6_CTL
#define Pin_6__DM0 CYREG_PRT6_DM0
#define Pin_6__DM1 CYREG_PRT6_DM1
#define Pin_6__DM2 CYREG_PRT6_DM2
#define Pin_6__DR CYREG_PRT6_DR
#define Pin_6__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pin_6__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_6__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_6__MASK 0x10u
#define Pin_6__PORT 6u
#define Pin_6__PRT CYREG_PRT6_PRT
#define Pin_6__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_6__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_6__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_6__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_6__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_6__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_6__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_6__PS CYREG_PRT6_PS
#define Pin_6__SHIFT 4u
#define Pin_6__SLW CYREG_PRT6_SLW

/* Pin_7 */
#define Pin_7__0__INTTYPE CYREG_PICU6_INTTYPE5
#define Pin_7__0__MASK 0x20u
#define Pin_7__0__PC CYREG_PRT6_PC5
#define Pin_7__0__PORT 6u
#define Pin_7__0__SHIFT 5u
#define Pin_7__AG CYREG_PRT6_AG
#define Pin_7__AMUX CYREG_PRT6_AMUX
#define Pin_7__BIE CYREG_PRT6_BIE
#define Pin_7__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_7__BYP CYREG_PRT6_BYP
#define Pin_7__CTL CYREG_PRT6_CTL
#define Pin_7__DM0 CYREG_PRT6_DM0
#define Pin_7__DM1 CYREG_PRT6_DM1
#define Pin_7__DM2 CYREG_PRT6_DM2
#define Pin_7__DR CYREG_PRT6_DR
#define Pin_7__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pin_7__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_7__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_7__MASK 0x20u
#define Pin_7__PORT 6u
#define Pin_7__PRT CYREG_PRT6_PRT
#define Pin_7__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_7__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_7__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_7__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_7__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_7__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_7__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_7__PS CYREG_PRT6_PS
#define Pin_7__SHIFT 5u
#define Pin_7__SLW CYREG_PRT6_SLW

/* Pin_8 */
#define Pin_8__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Pin_8__0__MASK 0x40u
#define Pin_8__0__PC CYREG_PRT6_PC6
#define Pin_8__0__PORT 6u
#define Pin_8__0__SHIFT 6u
#define Pin_8__AG CYREG_PRT6_AG
#define Pin_8__AMUX CYREG_PRT6_AMUX
#define Pin_8__BIE CYREG_PRT6_BIE
#define Pin_8__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_8__BYP CYREG_PRT6_BYP
#define Pin_8__CTL CYREG_PRT6_CTL
#define Pin_8__DM0 CYREG_PRT6_DM0
#define Pin_8__DM1 CYREG_PRT6_DM1
#define Pin_8__DM2 CYREG_PRT6_DM2
#define Pin_8__DR CYREG_PRT6_DR
#define Pin_8__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_8__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pin_8__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_8__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_8__MASK 0x40u
#define Pin_8__PORT 6u
#define Pin_8__PRT CYREG_PRT6_PRT
#define Pin_8__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_8__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_8__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_8__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_8__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_8__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_8__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_8__PS CYREG_PRT6_PS
#define Pin_8__SHIFT 6u
#define Pin_8__SLW CYREG_PRT6_SLW

/* Pin_9 */
#define Pin_9__0__INTTYPE CYREG_PICU6_INTTYPE7
#define Pin_9__0__MASK 0x80u
#define Pin_9__0__PC CYREG_PRT6_PC7
#define Pin_9__0__PORT 6u
#define Pin_9__0__SHIFT 7u
#define Pin_9__AG CYREG_PRT6_AG
#define Pin_9__AMUX CYREG_PRT6_AMUX
#define Pin_9__BIE CYREG_PRT6_BIE
#define Pin_9__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_9__BYP CYREG_PRT6_BYP
#define Pin_9__CTL CYREG_PRT6_CTL
#define Pin_9__DM0 CYREG_PRT6_DM0
#define Pin_9__DM1 CYREG_PRT6_DM1
#define Pin_9__DM2 CYREG_PRT6_DM2
#define Pin_9__DR CYREG_PRT6_DR
#define Pin_9__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_9__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pin_9__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_9__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_9__MASK 0x80u
#define Pin_9__PORT 6u
#define Pin_9__PRT CYREG_PRT6_PRT
#define Pin_9__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_9__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_9__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_9__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_9__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_9__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_9__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_9__PS CYREG_PRT6_PS
#define Pin_9__SHIFT 7u
#define Pin_9__SLW CYREG_PRT6_SLW

/* Pin_16 */
#define Pin_16__0__INTTYPE CYREG_PICU5_INTTYPE0
#define Pin_16__0__MASK 0x01u
#define Pin_16__0__PC CYREG_PRT5_PC0
#define Pin_16__0__PORT 5u
#define Pin_16__0__SHIFT 0u
#define Pin_16__AG CYREG_PRT5_AG
#define Pin_16__AMUX CYREG_PRT5_AMUX
#define Pin_16__BIE CYREG_PRT5_BIE
#define Pin_16__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_16__BYP CYREG_PRT5_BYP
#define Pin_16__CTL CYREG_PRT5_CTL
#define Pin_16__DM0 CYREG_PRT5_DM0
#define Pin_16__DM1 CYREG_PRT5_DM1
#define Pin_16__DM2 CYREG_PRT5_DM2
#define Pin_16__DR CYREG_PRT5_DR
#define Pin_16__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_16__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_16__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_16__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_16__MASK 0x01u
#define Pin_16__PORT 5u
#define Pin_16__PRT CYREG_PRT5_PRT
#define Pin_16__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_16__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_16__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_16__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_16__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_16__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_16__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_16__PS CYREG_PRT5_PS
#define Pin_16__SHIFT 0u
#define Pin_16__SLW CYREG_PRT5_SLW

/* Pin_17 */
#define Pin_17__0__INTTYPE CYREG_PICU5_INTTYPE1
#define Pin_17__0__MASK 0x02u
#define Pin_17__0__PC CYREG_PRT5_PC1
#define Pin_17__0__PORT 5u
#define Pin_17__0__SHIFT 1u
#define Pin_17__AG CYREG_PRT5_AG
#define Pin_17__AMUX CYREG_PRT5_AMUX
#define Pin_17__BIE CYREG_PRT5_BIE
#define Pin_17__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_17__BYP CYREG_PRT5_BYP
#define Pin_17__CTL CYREG_PRT5_CTL
#define Pin_17__DM0 CYREG_PRT5_DM0
#define Pin_17__DM1 CYREG_PRT5_DM1
#define Pin_17__DM2 CYREG_PRT5_DM2
#define Pin_17__DR CYREG_PRT5_DR
#define Pin_17__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_17__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_17__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_17__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_17__MASK 0x02u
#define Pin_17__PORT 5u
#define Pin_17__PRT CYREG_PRT5_PRT
#define Pin_17__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_17__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_17__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_17__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_17__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_17__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_17__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_17__PS CYREG_PRT5_PS
#define Pin_17__SHIFT 1u
#define Pin_17__SLW CYREG_PRT5_SLW

/* Pin_18 */
#define Pin_18__0__INTTYPE CYREG_PICU5_INTTYPE2
#define Pin_18__0__MASK 0x04u
#define Pin_18__0__PC CYREG_PRT5_PC2
#define Pin_18__0__PORT 5u
#define Pin_18__0__SHIFT 2u
#define Pin_18__AG CYREG_PRT5_AG
#define Pin_18__AMUX CYREG_PRT5_AMUX
#define Pin_18__BIE CYREG_PRT5_BIE
#define Pin_18__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_18__BYP CYREG_PRT5_BYP
#define Pin_18__CTL CYREG_PRT5_CTL
#define Pin_18__DM0 CYREG_PRT5_DM0
#define Pin_18__DM1 CYREG_PRT5_DM1
#define Pin_18__DM2 CYREG_PRT5_DM2
#define Pin_18__DR CYREG_PRT5_DR
#define Pin_18__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_18__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_18__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_18__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_18__MASK 0x04u
#define Pin_18__PORT 5u
#define Pin_18__PRT CYREG_PRT5_PRT
#define Pin_18__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_18__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_18__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_18__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_18__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_18__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_18__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_18__PS CYREG_PRT5_PS
#define Pin_18__SHIFT 2u
#define Pin_18__SLW CYREG_PRT5_SLW

/* Pin_19 */
#define Pin_19__0__INTTYPE CYREG_PICU5_INTTYPE3
#define Pin_19__0__MASK 0x08u
#define Pin_19__0__PC CYREG_PRT5_PC3
#define Pin_19__0__PORT 5u
#define Pin_19__0__SHIFT 3u
#define Pin_19__AG CYREG_PRT5_AG
#define Pin_19__AMUX CYREG_PRT5_AMUX
#define Pin_19__BIE CYREG_PRT5_BIE
#define Pin_19__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_19__BYP CYREG_PRT5_BYP
#define Pin_19__CTL CYREG_PRT5_CTL
#define Pin_19__DM0 CYREG_PRT5_DM0
#define Pin_19__DM1 CYREG_PRT5_DM1
#define Pin_19__DM2 CYREG_PRT5_DM2
#define Pin_19__DR CYREG_PRT5_DR
#define Pin_19__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_19__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_19__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_19__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_19__MASK 0x08u
#define Pin_19__PORT 5u
#define Pin_19__PRT CYREG_PRT5_PRT
#define Pin_19__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_19__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_19__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_19__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_19__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_19__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_19__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_19__PS CYREG_PRT5_PS
#define Pin_19__SHIFT 3u
#define Pin_19__SLW CYREG_PRT5_SLW

/* Pin_22 */
#define Pin_22__0__INTTYPE CYREG_PICU1_INTTYPE2
#define Pin_22__0__MASK 0x04u
#define Pin_22__0__PC CYREG_PRT1_PC2
#define Pin_22__0__PORT 1u
#define Pin_22__0__SHIFT 2u
#define Pin_22__AG CYREG_PRT1_AG
#define Pin_22__AMUX CYREG_PRT1_AMUX
#define Pin_22__BIE CYREG_PRT1_BIE
#define Pin_22__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_22__BYP CYREG_PRT1_BYP
#define Pin_22__CTL CYREG_PRT1_CTL
#define Pin_22__DM0 CYREG_PRT1_DM0
#define Pin_22__DM1 CYREG_PRT1_DM1
#define Pin_22__DM2 CYREG_PRT1_DM2
#define Pin_22__DR CYREG_PRT1_DR
#define Pin_22__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_22__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_22__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_22__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_22__MASK 0x04u
#define Pin_22__PORT 1u
#define Pin_22__PRT CYREG_PRT1_PRT
#define Pin_22__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_22__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_22__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_22__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_22__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_22__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_22__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_22__PS CYREG_PRT1_PS
#define Pin_22__SHIFT 2u
#define Pin_22__SLW CYREG_PRT1_SLW

/* Pin_25 */
#define Pin_25__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Pin_25__0__MASK 0x20u
#define Pin_25__0__PC CYREG_PRT1_PC5
#define Pin_25__0__PORT 1u
#define Pin_25__0__SHIFT 5u
#define Pin_25__AG CYREG_PRT1_AG
#define Pin_25__AMUX CYREG_PRT1_AMUX
#define Pin_25__BIE CYREG_PRT1_BIE
#define Pin_25__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_25__BYP CYREG_PRT1_BYP
#define Pin_25__CTL CYREG_PRT1_CTL
#define Pin_25__DM0 CYREG_PRT1_DM0
#define Pin_25__DM1 CYREG_PRT1_DM1
#define Pin_25__DM2 CYREG_PRT1_DM2
#define Pin_25__DR CYREG_PRT1_DR
#define Pin_25__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_25__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_25__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_25__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_25__MASK 0x20u
#define Pin_25__PORT 1u
#define Pin_25__PRT CYREG_PRT1_PRT
#define Pin_25__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_25__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_25__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_25__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_25__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_25__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_25__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_25__PS CYREG_PRT1_PS
#define Pin_25__SHIFT 5u
#define Pin_25__SLW CYREG_PRT1_SLW

/* Pin_27 */
#define Pin_27__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Pin_27__0__MASK 0x40u
#define Pin_27__0__PC CYREG_PRT1_PC6
#define Pin_27__0__PORT 1u
#define Pin_27__0__SHIFT 6u
#define Pin_27__AG CYREG_PRT1_AG
#define Pin_27__AMUX CYREG_PRT1_AMUX
#define Pin_27__BIE CYREG_PRT1_BIE
#define Pin_27__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_27__BYP CYREG_PRT1_BYP
#define Pin_27__CTL CYREG_PRT1_CTL
#define Pin_27__DM0 CYREG_PRT1_DM0
#define Pin_27__DM1 CYREG_PRT1_DM1
#define Pin_27__DM2 CYREG_PRT1_DM2
#define Pin_27__DR CYREG_PRT1_DR
#define Pin_27__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_27__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_27__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_27__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_27__MASK 0x40u
#define Pin_27__PORT 1u
#define Pin_27__PRT CYREG_PRT1_PRT
#define Pin_27__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_27__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_27__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_27__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_27__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_27__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_27__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_27__PS CYREG_PRT1_PS
#define Pin_27__SHIFT 6u
#define Pin_27__SLW CYREG_PRT1_SLW

/* Pin_28 */
#define Pin_28__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Pin_28__0__MASK 0x80u
#define Pin_28__0__PC CYREG_PRT1_PC7
#define Pin_28__0__PORT 1u
#define Pin_28__0__SHIFT 7u
#define Pin_28__AG CYREG_PRT1_AG
#define Pin_28__AMUX CYREG_PRT1_AMUX
#define Pin_28__BIE CYREG_PRT1_BIE
#define Pin_28__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_28__BYP CYREG_PRT1_BYP
#define Pin_28__CTL CYREG_PRT1_CTL
#define Pin_28__DM0 CYREG_PRT1_DM0
#define Pin_28__DM1 CYREG_PRT1_DM1
#define Pin_28__DM2 CYREG_PRT1_DM2
#define Pin_28__DR CYREG_PRT1_DR
#define Pin_28__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_28__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_28__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_28__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_28__MASK 0x80u
#define Pin_28__PORT 1u
#define Pin_28__PRT CYREG_PRT1_PRT
#define Pin_28__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_28__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_28__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_28__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_28__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_28__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_28__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_28__PS CYREG_PRT1_PS
#define Pin_28__SHIFT 7u
#define Pin_28__SLW CYREG_PRT1_SLW

/* Pin_31 */
#define Pin_31__0__INTTYPE CYREG_PICU5_INTTYPE4
#define Pin_31__0__MASK 0x10u
#define Pin_31__0__PC CYREG_PRT5_PC4
#define Pin_31__0__PORT 5u
#define Pin_31__0__SHIFT 4u
#define Pin_31__AG CYREG_PRT5_AG
#define Pin_31__AMUX CYREG_PRT5_AMUX
#define Pin_31__BIE CYREG_PRT5_BIE
#define Pin_31__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_31__BYP CYREG_PRT5_BYP
#define Pin_31__CTL CYREG_PRT5_CTL
#define Pin_31__DM0 CYREG_PRT5_DM0
#define Pin_31__DM1 CYREG_PRT5_DM1
#define Pin_31__DM2 CYREG_PRT5_DM2
#define Pin_31__DR CYREG_PRT5_DR
#define Pin_31__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_31__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_31__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_31__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_31__MASK 0x10u
#define Pin_31__PORT 5u
#define Pin_31__PRT CYREG_PRT5_PRT
#define Pin_31__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_31__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_31__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_31__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_31__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_31__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_31__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_31__PS CYREG_PRT5_PS
#define Pin_31__SHIFT 4u
#define Pin_31__SLW CYREG_PRT5_SLW

/* Pin_32 */
#define Pin_32__0__INTTYPE CYREG_PICU5_INTTYPE5
#define Pin_32__0__MASK 0x20u
#define Pin_32__0__PC CYREG_PRT5_PC5
#define Pin_32__0__PORT 5u
#define Pin_32__0__SHIFT 5u
#define Pin_32__AG CYREG_PRT5_AG
#define Pin_32__AMUX CYREG_PRT5_AMUX
#define Pin_32__BIE CYREG_PRT5_BIE
#define Pin_32__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_32__BYP CYREG_PRT5_BYP
#define Pin_32__CTL CYREG_PRT5_CTL
#define Pin_32__DM0 CYREG_PRT5_DM0
#define Pin_32__DM1 CYREG_PRT5_DM1
#define Pin_32__DM2 CYREG_PRT5_DM2
#define Pin_32__DR CYREG_PRT5_DR
#define Pin_32__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_32__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_32__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_32__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_32__MASK 0x20u
#define Pin_32__PORT 5u
#define Pin_32__PRT CYREG_PRT5_PRT
#define Pin_32__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_32__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_32__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_32__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_32__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_32__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_32__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_32__PS CYREG_PRT5_PS
#define Pin_32__SHIFT 5u
#define Pin_32__SLW CYREG_PRT5_SLW

/* Pin_33 */
#define Pin_33__0__INTTYPE CYREG_PICU5_INTTYPE6
#define Pin_33__0__MASK 0x40u
#define Pin_33__0__PC CYREG_PRT5_PC6
#define Pin_33__0__PORT 5u
#define Pin_33__0__SHIFT 6u
#define Pin_33__AG CYREG_PRT5_AG
#define Pin_33__AMUX CYREG_PRT5_AMUX
#define Pin_33__BIE CYREG_PRT5_BIE
#define Pin_33__BIT_MASK CYREG_PRT5_BIT_MASK
#define Pin_33__BYP CYREG_PRT5_BYP
#define Pin_33__CTL CYREG_PRT5_CTL
#define Pin_33__DM0 CYREG_PRT5_DM0
#define Pin_33__DM1 CYREG_PRT5_DM1
#define Pin_33__DM2 CYREG_PRT5_DM2
#define Pin_33__DR CYREG_PRT5_DR
#define Pin_33__INP_DIS CYREG_PRT5_INP_DIS
#define Pin_33__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Pin_33__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Pin_33__LCD_EN CYREG_PRT5_LCD_EN
#define Pin_33__MASK 0x40u
#define Pin_33__PORT 5u
#define Pin_33__PRT CYREG_PRT5_PRT
#define Pin_33__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Pin_33__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Pin_33__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Pin_33__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Pin_33__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Pin_33__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Pin_33__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Pin_33__PS CYREG_PRT5_PS
#define Pin_33__SHIFT 6u
#define Pin_33__SLW CYREG_PRT5_SLW

/* Pin_44 */
#define Pin_44__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Pin_44__0__MASK 0x01u
#define Pin_44__0__PC CYREG_PRT3_PC0
#define Pin_44__0__PORT 3u
#define Pin_44__0__SHIFT 0u
#define Pin_44__AG CYREG_PRT3_AG
#define Pin_44__AMUX CYREG_PRT3_AMUX
#define Pin_44__BIE CYREG_PRT3_BIE
#define Pin_44__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_44__BYP CYREG_PRT3_BYP
#define Pin_44__CTL CYREG_PRT3_CTL
#define Pin_44__DM0 CYREG_PRT3_DM0
#define Pin_44__DM1 CYREG_PRT3_DM1
#define Pin_44__DM2 CYREG_PRT3_DM2
#define Pin_44__DR CYREG_PRT3_DR
#define Pin_44__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_44__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_44__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_44__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_44__MASK 0x01u
#define Pin_44__PORT 3u
#define Pin_44__PRT CYREG_PRT3_PRT
#define Pin_44__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_44__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_44__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_44__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_44__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_44__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_44__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_44__PS CYREG_PRT3_PS
#define Pin_44__SHIFT 0u
#define Pin_44__SLW CYREG_PRT3_SLW

/* Pin_45 */
#define Pin_45__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Pin_45__0__MASK 0x02u
#define Pin_45__0__PC CYREG_PRT3_PC1
#define Pin_45__0__PORT 3u
#define Pin_45__0__SHIFT 1u
#define Pin_45__AG CYREG_PRT3_AG
#define Pin_45__AMUX CYREG_PRT3_AMUX
#define Pin_45__BIE CYREG_PRT3_BIE
#define Pin_45__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_45__BYP CYREG_PRT3_BYP
#define Pin_45__CTL CYREG_PRT3_CTL
#define Pin_45__DM0 CYREG_PRT3_DM0
#define Pin_45__DM1 CYREG_PRT3_DM1
#define Pin_45__DM2 CYREG_PRT3_DM2
#define Pin_45__DR CYREG_PRT3_DR
#define Pin_45__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_45__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_45__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_45__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_45__MASK 0x02u
#define Pin_45__PORT 3u
#define Pin_45__PRT CYREG_PRT3_PRT
#define Pin_45__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_45__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_45__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_45__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_45__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_45__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_45__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_45__PS CYREG_PRT3_PS
#define Pin_45__SHIFT 1u
#define Pin_45__SLW CYREG_PRT3_SLW

/* Pin_46 */
#define Pin_46__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Pin_46__0__MASK 0x04u
#define Pin_46__0__PC CYREG_PRT3_PC2
#define Pin_46__0__PORT 3u
#define Pin_46__0__SHIFT 2u
#define Pin_46__AG CYREG_PRT3_AG
#define Pin_46__AMUX CYREG_PRT3_AMUX
#define Pin_46__BIE CYREG_PRT3_BIE
#define Pin_46__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_46__BYP CYREG_PRT3_BYP
#define Pin_46__CTL CYREG_PRT3_CTL
#define Pin_46__DM0 CYREG_PRT3_DM0
#define Pin_46__DM1 CYREG_PRT3_DM1
#define Pin_46__DM2 CYREG_PRT3_DM2
#define Pin_46__DR CYREG_PRT3_DR
#define Pin_46__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_46__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_46__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_46__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_46__MASK 0x04u
#define Pin_46__PORT 3u
#define Pin_46__PRT CYREG_PRT3_PRT
#define Pin_46__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_46__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_46__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_46__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_46__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_46__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_46__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_46__PS CYREG_PRT3_PS
#define Pin_46__SHIFT 2u
#define Pin_46__SLW CYREG_PRT3_SLW

/* Pin_47 */
#define Pin_47__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Pin_47__0__MASK 0x08u
#define Pin_47__0__PC CYREG_PRT3_PC3
#define Pin_47__0__PORT 3u
#define Pin_47__0__SHIFT 3u
#define Pin_47__AG CYREG_PRT3_AG
#define Pin_47__AMUX CYREG_PRT3_AMUX
#define Pin_47__BIE CYREG_PRT3_BIE
#define Pin_47__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_47__BYP CYREG_PRT3_BYP
#define Pin_47__CTL CYREG_PRT3_CTL
#define Pin_47__DM0 CYREG_PRT3_DM0
#define Pin_47__DM1 CYREG_PRT3_DM1
#define Pin_47__DM2 CYREG_PRT3_DM2
#define Pin_47__DR CYREG_PRT3_DR
#define Pin_47__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_47__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_47__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_47__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_47__MASK 0x08u
#define Pin_47__PORT 3u
#define Pin_47__PRT CYREG_PRT3_PRT
#define Pin_47__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_47__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_47__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_47__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_47__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_47__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_47__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_47__PS CYREG_PRT3_PS
#define Pin_47__SHIFT 3u
#define Pin_47__SLW CYREG_PRT3_SLW

/* Pin_48 */
#define Pin_48__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Pin_48__0__MASK 0x10u
#define Pin_48__0__PC CYREG_PRT3_PC4
#define Pin_48__0__PORT 3u
#define Pin_48__0__SHIFT 4u
#define Pin_48__AG CYREG_PRT3_AG
#define Pin_48__AMUX CYREG_PRT3_AMUX
#define Pin_48__BIE CYREG_PRT3_BIE
#define Pin_48__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_48__BYP CYREG_PRT3_BYP
#define Pin_48__CTL CYREG_PRT3_CTL
#define Pin_48__DM0 CYREG_PRT3_DM0
#define Pin_48__DM1 CYREG_PRT3_DM1
#define Pin_48__DM2 CYREG_PRT3_DM2
#define Pin_48__DR CYREG_PRT3_DR
#define Pin_48__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_48__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_48__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_48__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_48__MASK 0x10u
#define Pin_48__PORT 3u
#define Pin_48__PRT CYREG_PRT3_PRT
#define Pin_48__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_48__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_48__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_48__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_48__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_48__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_48__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_48__PS CYREG_PRT3_PS
#define Pin_48__SHIFT 4u
#define Pin_48__SLW CYREG_PRT3_SLW

/* Pin_49 */
#define Pin_49__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Pin_49__0__MASK 0x20u
#define Pin_49__0__PC CYREG_PRT3_PC5
#define Pin_49__0__PORT 3u
#define Pin_49__0__SHIFT 5u
#define Pin_49__AG CYREG_PRT3_AG
#define Pin_49__AMUX CYREG_PRT3_AMUX
#define Pin_49__BIE CYREG_PRT3_BIE
#define Pin_49__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_49__BYP CYREG_PRT3_BYP
#define Pin_49__CTL CYREG_PRT3_CTL
#define Pin_49__DM0 CYREG_PRT3_DM0
#define Pin_49__DM1 CYREG_PRT3_DM1
#define Pin_49__DM2 CYREG_PRT3_DM2
#define Pin_49__DR CYREG_PRT3_DR
#define Pin_49__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_49__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_49__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_49__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_49__MASK 0x20u
#define Pin_49__PORT 3u
#define Pin_49__PRT CYREG_PRT3_PRT
#define Pin_49__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_49__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_49__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_49__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_49__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_49__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_49__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_49__PS CYREG_PRT3_PS
#define Pin_49__SHIFT 5u
#define Pin_49__SLW CYREG_PRT3_SLW

/* Pin_78 */
#define Pin_78__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Pin_78__0__MASK 0x40u
#define Pin_78__0__PC CYREG_PRT0_PC6
#define Pin_78__0__PORT 0u
#define Pin_78__0__SHIFT 6u
#define Pin_78__AG CYREG_PRT0_AG
#define Pin_78__AMUX CYREG_PRT0_AMUX
#define Pin_78__BIE CYREG_PRT0_BIE
#define Pin_78__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_78__BYP CYREG_PRT0_BYP
#define Pin_78__CTL CYREG_PRT0_CTL
#define Pin_78__DM0 CYREG_PRT0_DM0
#define Pin_78__DM1 CYREG_PRT0_DM1
#define Pin_78__DM2 CYREG_PRT0_DM2
#define Pin_78__DR CYREG_PRT0_DR
#define Pin_78__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_78__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_78__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_78__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_78__MASK 0x40u
#define Pin_78__PORT 0u
#define Pin_78__PRT CYREG_PRT0_PRT
#define Pin_78__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_78__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_78__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_78__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_78__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_78__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_78__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_78__PS CYREG_PRT0_PS
#define Pin_78__SHIFT 6u
#define Pin_78__SLW CYREG_PRT0_SLW

/* Pin_79 */
#define Pin_79__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Pin_79__0__MASK 0x80u
#define Pin_79__0__PC CYREG_PRT0_PC7
#define Pin_79__0__PORT 0u
#define Pin_79__0__SHIFT 7u
#define Pin_79__AG CYREG_PRT0_AG
#define Pin_79__AMUX CYREG_PRT0_AMUX
#define Pin_79__BIE CYREG_PRT0_BIE
#define Pin_79__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_79__BYP CYREG_PRT0_BYP
#define Pin_79__CTL CYREG_PRT0_CTL
#define Pin_79__DM0 CYREG_PRT0_DM0
#define Pin_79__DM1 CYREG_PRT0_DM1
#define Pin_79__DM2 CYREG_PRT0_DM2
#define Pin_79__DR CYREG_PRT0_DR
#define Pin_79__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_79__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_79__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_79__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_79__MASK 0x80u
#define Pin_79__PORT 0u
#define Pin_79__PRT CYREG_PRT0_PRT
#define Pin_79__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_79__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_79__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_79__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_79__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_79__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_79__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_79__PS CYREG_PRT0_PS
#define Pin_79__SHIFT 7u
#define Pin_79__SLW CYREG_PRT0_SLW

/* Pin_80 */
#define Pin_80__0__INTTYPE CYREG_PICU4_INTTYPE2
#define Pin_80__0__MASK 0x04u
#define Pin_80__0__PC CYREG_PRT4_PC2
#define Pin_80__0__PORT 4u
#define Pin_80__0__SHIFT 2u
#define Pin_80__AG CYREG_PRT4_AG
#define Pin_80__AMUX CYREG_PRT4_AMUX
#define Pin_80__BIE CYREG_PRT4_BIE
#define Pin_80__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_80__BYP CYREG_PRT4_BYP
#define Pin_80__CTL CYREG_PRT4_CTL
#define Pin_80__DM0 CYREG_PRT4_DM0
#define Pin_80__DM1 CYREG_PRT4_DM1
#define Pin_80__DM2 CYREG_PRT4_DM2
#define Pin_80__DR CYREG_PRT4_DR
#define Pin_80__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_80__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_80__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_80__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_80__MASK 0x04u
#define Pin_80__PORT 4u
#define Pin_80__PRT CYREG_PRT4_PRT
#define Pin_80__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_80__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_80__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_80__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_80__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_80__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_80__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_80__PS CYREG_PRT4_PS
#define Pin_80__SHIFT 2u
#define Pin_80__SLW CYREG_PRT4_SLW

/* Pin_81 */
#define Pin_81__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Pin_81__0__MASK 0x08u
#define Pin_81__0__PC CYREG_PRT4_PC3
#define Pin_81__0__PORT 4u
#define Pin_81__0__SHIFT 3u
#define Pin_81__AG CYREG_PRT4_AG
#define Pin_81__AMUX CYREG_PRT4_AMUX
#define Pin_81__BIE CYREG_PRT4_BIE
#define Pin_81__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_81__BYP CYREG_PRT4_BYP
#define Pin_81__CTL CYREG_PRT4_CTL
#define Pin_81__DM0 CYREG_PRT4_DM0
#define Pin_81__DM1 CYREG_PRT4_DM1
#define Pin_81__DM2 CYREG_PRT4_DM2
#define Pin_81__DR CYREG_PRT4_DR
#define Pin_81__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_81__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_81__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_81__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_81__MASK 0x08u
#define Pin_81__PORT 4u
#define Pin_81__PRT CYREG_PRT4_PRT
#define Pin_81__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_81__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_81__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_81__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_81__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_81__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_81__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_81__PS CYREG_PRT4_PS
#define Pin_81__SHIFT 3u
#define Pin_81__SLW CYREG_PRT4_SLW

/* Pin_82 */
#define Pin_82__0__INTTYPE CYREG_PICU4_INTTYPE4
#define Pin_82__0__MASK 0x10u
#define Pin_82__0__PC CYREG_PRT4_PC4
#define Pin_82__0__PORT 4u
#define Pin_82__0__SHIFT 4u
#define Pin_82__AG CYREG_PRT4_AG
#define Pin_82__AMUX CYREG_PRT4_AMUX
#define Pin_82__BIE CYREG_PRT4_BIE
#define Pin_82__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_82__BYP CYREG_PRT4_BYP
#define Pin_82__CTL CYREG_PRT4_CTL
#define Pin_82__DM0 CYREG_PRT4_DM0
#define Pin_82__DM1 CYREG_PRT4_DM1
#define Pin_82__DM2 CYREG_PRT4_DM2
#define Pin_82__DR CYREG_PRT4_DR
#define Pin_82__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_82__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_82__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_82__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_82__MASK 0x10u
#define Pin_82__PORT 4u
#define Pin_82__PRT CYREG_PRT4_PRT
#define Pin_82__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_82__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_82__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_82__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_82__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_82__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_82__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_82__PS CYREG_PRT4_PS
#define Pin_82__SHIFT 4u
#define Pin_82__SLW CYREG_PRT4_SLW

/* Pin_83 */
#define Pin_83__0__INTTYPE CYREG_PICU4_INTTYPE5
#define Pin_83__0__MASK 0x20u
#define Pin_83__0__PC CYREG_PRT4_PC5
#define Pin_83__0__PORT 4u
#define Pin_83__0__SHIFT 5u
#define Pin_83__AG CYREG_PRT4_AG
#define Pin_83__AMUX CYREG_PRT4_AMUX
#define Pin_83__BIE CYREG_PRT4_BIE
#define Pin_83__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_83__BYP CYREG_PRT4_BYP
#define Pin_83__CTL CYREG_PRT4_CTL
#define Pin_83__DM0 CYREG_PRT4_DM0
#define Pin_83__DM1 CYREG_PRT4_DM1
#define Pin_83__DM2 CYREG_PRT4_DM2
#define Pin_83__DR CYREG_PRT4_DR
#define Pin_83__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_83__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_83__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_83__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_83__MASK 0x20u
#define Pin_83__PORT 4u
#define Pin_83__PRT CYREG_PRT4_PRT
#define Pin_83__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_83__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_83__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_83__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_83__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_83__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_83__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_83__PS CYREG_PRT4_PS
#define Pin_83__SHIFT 5u
#define Pin_83__SLW CYREG_PRT4_SLW

/* Pin_84 */
#define Pin_84__0__INTTYPE CYREG_PICU4_INTTYPE6
#define Pin_84__0__MASK 0x40u
#define Pin_84__0__PC CYREG_PRT4_PC6
#define Pin_84__0__PORT 4u
#define Pin_84__0__SHIFT 6u
#define Pin_84__AG CYREG_PRT4_AG
#define Pin_84__AMUX CYREG_PRT4_AMUX
#define Pin_84__BIE CYREG_PRT4_BIE
#define Pin_84__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_84__BYP CYREG_PRT4_BYP
#define Pin_84__CTL CYREG_PRT4_CTL
#define Pin_84__DM0 CYREG_PRT4_DM0
#define Pin_84__DM1 CYREG_PRT4_DM1
#define Pin_84__DM2 CYREG_PRT4_DM2
#define Pin_84__DR CYREG_PRT4_DR
#define Pin_84__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_84__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Pin_84__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_84__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_84__MASK 0x40u
#define Pin_84__PORT 4u
#define Pin_84__PRT CYREG_PRT4_PRT
#define Pin_84__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_84__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_84__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_84__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_84__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_84__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_84__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_84__PS CYREG_PRT4_PS
#define Pin_84__SHIFT 6u
#define Pin_84__SLW CYREG_PRT4_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x02u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x04u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x04u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x03u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x08u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x08u

/* ADC_SAR_Seq */
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB05_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB05_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB05_MSK
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB07_MSK
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define ADC_SAR_Seq_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB07_ST
#define ADC_SAR_Seq_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_FinalBuf__DRQ_NUMBER 0u
#define ADC_SAR_Seq_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_FinalBuf__PRIORITY 2u
#define ADC_SAR_Seq_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_FinalBuf__TERMOUT0_SEL 0u
#define ADC_SAR_Seq_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_FinalBuf__TERMOUT1_SEL 0u
#define ADC_SAR_Seq_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_SAR_Seq_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_SAR_Seq_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_SAR_Seq_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_Seq_IntClock__INDEX 0x00u
#define ADC_SAR_Seq_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_Seq_IntClock__PM_ACT_MSK 0x01u
#define ADC_SAR_Seq_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_Seq_IntClock__PM_STBY_MSK 0x01u
#define ADC_SAR_Seq_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_IRQ__INTC_MASK 0x01u
#define ADC_SAR_Seq_IRQ__INTC_NUMBER 0u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_Seq_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_Seq_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_Seq_SAR_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_Seq_SAR_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_SAR_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_SAR_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_Seq_SAR_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_Seq_SAR_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_Seq_SAR_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_Seq_SAR_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_Seq_SAR_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_Seq_SAR_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_Seq_SAR_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_Seq_SAR_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_SAR_Seq_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_TempBuf__DRQ_NUMBER 1u
#define ADC_SAR_Seq_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_TempBuf__PRIORITY 2u
#define ADC_SAR_Seq_TempBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_TempBuf__TERMOUT0_SEL 1u
#define ADC_SAR_Seq_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_TempBuf__TERMOUT1_SEL 0u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "EQF1296_DUT"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
