Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar  2 16:47:14 2021
| Host         : DESKTOP-HH8V59G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 517 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.849        0.000                      0                 1299        0.058        0.000                      0                 1299        3.000        0.000                       0                   523  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          4.849        0.000                      0                 1226        0.133        0.000                      0                 1226        4.500        0.000                       0                   519  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        4.849        0.000                      0                 1226        0.133        0.000                      0                 1226        4.500        0.000                       0                   519  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          4.849        0.000                      0                 1226        0.058        0.000                      0                 1226  
clk_out1_sys_clk    clk_out1_sys_clk_1        4.849        0.000                      0                 1226        0.058        0.000                      0                 1226  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk          6.993        0.000                      0                   73        0.545        0.000                      0                   73  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk          6.993        0.000                      0                   73        0.470        0.000                      0                   73  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1        6.993        0.000                      0                   73        0.470        0.000                      0                   73  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1        6.994        0.000                      0                   73        0.545        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.188    udm/udm_controller/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.188    udm/udm_controller/timeout_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[7]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.188    udm/udm_controller/timeout_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[8]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.188    udm/udm_controller/timeout_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.165    udm/udm_controller/timeout_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.165    udm/udm_controller/timeout_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.165    udm/udm_controller/timeout_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.165    udm/udm_controller/timeout_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.044ns (22.797%)  route 3.536ns (77.203%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.365     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X10Y70         FDRE (Setup_fdre_C_R)       -0.373     9.161    udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.044ns (22.797%)  route 3.536ns (77.203%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/C
                         clock pessimism              0.365     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X10Y70         FDRE (Setup_fdre_C_R)       -0.373     9.161    udm/udm_controller/timeout_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.594    -0.570    clk_gen
    SLICE_X0Y77          FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  LED_reg[5]/Q
                         net (fo=1, routed)           0.052    -0.378    udm/udm_controller/csr_rdata_reg[15][5]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  udm/udm_controller/csr_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    udm_n_56
    SLICE_X1Y77          FDRE                                         r  csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.864    -0.809    clk_gen
    SLICE_X1Y77          FDRE                                         r  csr_rdata_reg[5]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.092    -0.465    csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    udm/uart_tx/clk_out1
    SLICE_X9Y81          FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.365    udm/uart_tx/in13[2]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.045    -0.320 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    udm/uart_tx/databuf[2]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.837    -0.836    udm/uart_tx/clk_out1
    SLICE_X8Y81          FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.121    -0.462    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.382%)  route 0.051ns (19.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y79          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  udm/udm_controller/tx_sendbyte_ff_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.383    udm/udm_controller/tx_sendbyte_ff_reg_n_0_[1]
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.045    -0.338 r  udm/udm_controller/tx_dout_bo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    udm/udm_controller/tx_dout_bo[1]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.835    -0.838    udm/udm_controller/clk_out1
    SLICE_X9Y79          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.092    -0.493    udm/udm_controller/tx_dout_bo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.592    -0.572    clk_gen
    SLICE_X2Y76          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.296    udm/udm_controller/csr_rdata_reg[15][1]
    SLICE_X6Y76          LUT5 (Prop_lut5_I0_O)        0.045    -0.251 r  udm/udm_controller/csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    udm_n_52
    SLICE_X6Y76          FDRE                                         r  csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    clk_gen
    SLICE_X6Y76          FDRE                                         r  csr_rdata_reg[1]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.121    -0.418    csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X13Y70         FDRE                                         r  udm/udm_controller/tr_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  udm/udm_controller/tr_length_reg[8]/Q
                         net (fo=4, routed)           0.128    -0.330    udm/udm_controller/tr_length_reg_n_0_[8]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.045    -0.285 r  udm/udm_controller/tr_length[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    udm/udm_controller/p_0_in[0]
    SLICE_X14Y69         FDRE                                         r  udm/udm_controller/tr_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X14Y69         FDRE                                         r  udm/udm_controller/tr_length_reg[0]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.120    -0.463    udm/udm_controller/tr_length_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.493%)  route 0.118ns (45.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.593    -0.571    udm/udm_controller/clk_out1
    SLICE_X7Y77          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  udm/udm_controller/bus_wdata_bo_reg[12]/Q
                         net (fo=6, routed)           0.118    -0.313    udm_wdata[12]
    SLICE_X4Y77          FDRE                                         r  cmd_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.861    -0.812    clk_gen
    SLICE_X4Y77          FDRE                                         r  cmd_ff_reg[12]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.066    -0.492    cmd_ff_reg[12]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 csr_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.481%)  route 0.102ns (35.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.594    -0.570    clk_gen
    SLICE_X3Y72          FDRE                                         r  csr_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  csr_rdata_reg[8]/Q
                         net (fo=1, routed)           0.102    -0.327    udm/udm_controller/RD_DATA_reg_reg[8]_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I2_O)        0.045    -0.282 r  udm/udm_controller/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    udm/udm_controller/RD_DATA_reg[8]
    SLICE_X3Y71          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.865    -0.808    udm/udm_controller/clk_out1
    SLICE_X3Y71          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.091    -0.465    udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.795%)  route 0.116ns (45.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.570    -0.594    udm/uart_rx/clk_out1
    SLICE_X13Y83         FDRE                                         r  udm/uart_rx/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm/uart_rx/clk_counter_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.337    udm/uart_rx/p_0_in__0[0]
    SLICE_X14Y83         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.839    -0.834    udm/uart_rx/clk_out1
    SLICE_X14Y83         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[0]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X14Y83         FDRE (Hold_fdre_C_D)         0.059    -0.521    udm/uart_rx/bitperiod_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.594    -0.570    clk_gen
    SLICE_X2Y72          FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  LED_reg[10]/Q
                         net (fo=1, routed)           0.081    -0.325    udm/udm_controller/csr_rdata_reg[15][10]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.045    -0.280 r  udm/udm_controller/csr_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    udm_n_61
    SLICE_X3Y72          FDRE                                         r  csr_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.864    -0.809    clk_gen
    SLICE_X3Y72          FDRE                                         r  csr_rdata_reg[10]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.091    -0.466    csr_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y78          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.081    -0.354    udm/udm_controller/tx_sendbyte_ff_reg_n_0_[6]
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.309 r  udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    udm/udm_controller/tx_dout_bo[6]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.834    -0.839    udm/udm_controller/clk_out1
    SLICE_X9Y78          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.091    -0.495    udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y76      LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y79      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72      LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y72      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72      LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y76      LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y76      LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77      csr_rdata_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y75      csr_rdata_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y73      csr_rdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76      csr_rdata_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76      csr_rdata_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76      csr_rdata_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76      csr_rdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76      csr_rdata_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77      csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74      testmem_udm_wdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y72      testmem_udm_wdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74      testmem_udm_wdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y75      udm/udm_controller/RD_DATA_reg_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y74     udm/udm_controller/bus_req_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65     udm/udm_controller/timeout_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65     udm/udm_controller/timeout_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65     udm/udm_controller/timeout_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y74     udm/udm_controller/tr_length_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.562    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.189    udm/udm_controller/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.562    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.189    udm/udm_controller/timeout_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[7]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.562    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.189    udm/udm_controller/timeout_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[8]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.562    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.189    udm/udm_controller/timeout_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.189    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.539    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.166    udm/udm_controller/timeout_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.539    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.166    udm/udm_controller/timeout_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.539    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.166    udm/udm_controller/timeout_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.539    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.166    udm/udm_controller/timeout_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.166    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.044ns (22.797%)  route 3.536ns (77.203%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.365     9.609    
                         clock uncertainty           -0.074     9.535    
    SLICE_X10Y70         FDRE (Setup_fdre_C_R)       -0.373     9.162    udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.044ns (22.797%)  route 3.536ns (77.203%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/C
                         clock pessimism              0.365     9.609    
                         clock uncertainty           -0.074     9.535    
    SLICE_X10Y70         FDRE (Setup_fdre_C_R)       -0.373     9.162    udm/udm_controller/timeout_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.594    -0.570    clk_gen
    SLICE_X0Y77          FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  LED_reg[5]/Q
                         net (fo=1, routed)           0.052    -0.378    udm/udm_controller/csr_rdata_reg[15][5]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  udm/udm_controller/csr_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    udm_n_56
    SLICE_X1Y77          FDRE                                         r  csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.864    -0.809    clk_gen
    SLICE_X1Y77          FDRE                                         r  csr_rdata_reg[5]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.092    -0.465    csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    udm/uart_tx/clk_out1
    SLICE_X9Y81          FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.365    udm/uart_tx/in13[2]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.045    -0.320 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    udm/uart_tx/databuf[2]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.837    -0.836    udm/uart_tx/clk_out1
    SLICE_X8Y81          FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.121    -0.462    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.382%)  route 0.051ns (19.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y79          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  udm/udm_controller/tx_sendbyte_ff_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.383    udm/udm_controller/tx_sendbyte_ff_reg_n_0_[1]
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.045    -0.338 r  udm/udm_controller/tx_dout_bo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    udm/udm_controller/tx_dout_bo[1]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.835    -0.838    udm/udm_controller/clk_out1
    SLICE_X9Y79          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.092    -0.493    udm/udm_controller/tx_dout_bo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.592    -0.572    clk_gen
    SLICE_X2Y76          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.296    udm/udm_controller/csr_rdata_reg[15][1]
    SLICE_X6Y76          LUT5 (Prop_lut5_I0_O)        0.045    -0.251 r  udm/udm_controller/csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    udm_n_52
    SLICE_X6Y76          FDRE                                         r  csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    clk_gen
    SLICE_X6Y76          FDRE                                         r  csr_rdata_reg[1]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.121    -0.418    csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X13Y70         FDRE                                         r  udm/udm_controller/tr_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  udm/udm_controller/tr_length_reg[8]/Q
                         net (fo=4, routed)           0.128    -0.330    udm/udm_controller/tr_length_reg_n_0_[8]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.045    -0.285 r  udm/udm_controller/tr_length[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    udm/udm_controller/p_0_in[0]
    SLICE_X14Y69         FDRE                                         r  udm/udm_controller/tr_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X14Y69         FDRE                                         r  udm/udm_controller/tr_length_reg[0]/C
                         clock pessimism              0.254    -0.583    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.120    -0.463    udm/udm_controller/tr_length_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.493%)  route 0.118ns (45.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.593    -0.571    udm/udm_controller/clk_out1
    SLICE_X7Y77          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  udm/udm_controller/bus_wdata_bo_reg[12]/Q
                         net (fo=6, routed)           0.118    -0.313    udm_wdata[12]
    SLICE_X4Y77          FDRE                                         r  cmd_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.861    -0.812    clk_gen
    SLICE_X4Y77          FDRE                                         r  cmd_ff_reg[12]/C
                         clock pessimism              0.254    -0.558    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.066    -0.492    cmd_ff_reg[12]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 csr_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.481%)  route 0.102ns (35.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.594    -0.570    clk_gen
    SLICE_X3Y72          FDRE                                         r  csr_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  csr_rdata_reg[8]/Q
                         net (fo=1, routed)           0.102    -0.327    udm/udm_controller/RD_DATA_reg_reg[8]_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I2_O)        0.045    -0.282 r  udm/udm_controller/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    udm/udm_controller/RD_DATA_reg[8]
    SLICE_X3Y71          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.865    -0.808    udm/udm_controller/clk_out1
    SLICE_X3Y71          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.091    -0.465    udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.795%)  route 0.116ns (45.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.570    -0.594    udm/uart_rx/clk_out1
    SLICE_X13Y83         FDRE                                         r  udm/uart_rx/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm/uart_rx/clk_counter_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.337    udm/uart_rx/p_0_in__0[0]
    SLICE_X14Y83         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.839    -0.834    udm/uart_rx/clk_out1
    SLICE_X14Y83         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[0]/C
                         clock pessimism              0.254    -0.580    
    SLICE_X14Y83         FDRE (Hold_fdre_C_D)         0.059    -0.521    udm/uart_rx/bitperiod_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.594    -0.570    clk_gen
    SLICE_X2Y72          FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  LED_reg[10]/Q
                         net (fo=1, routed)           0.081    -0.325    udm/udm_controller/csr_rdata_reg[15][10]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.045    -0.280 r  udm/udm_controller/csr_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    udm_n_61
    SLICE_X3Y72          FDRE                                         r  csr_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.864    -0.809    clk_gen
    SLICE_X3Y72          FDRE                                         r  csr_rdata_reg[10]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.091    -0.466    csr_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y78          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.081    -0.354    udm/udm_controller/tx_sendbyte_ff_reg_n_0_[6]
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.309 r  udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    udm/udm_controller/tx_dout_bo[6]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.834    -0.839    udm/udm_controller/clk_out1
    SLICE_X9Y78          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.091    -0.495    udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y14     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y76      LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y79      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72      LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y72      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72      LED_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y72      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y76      LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y76      LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77      csr_rdata_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y75      csr_rdata_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y73      csr_rdata_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76      csr_rdata_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76      csr_rdata_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76      csr_rdata_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y76      csr_rdata_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y76      csr_rdata_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77      csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74      testmem_udm_wdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y72      testmem_udm_wdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y74      testmem_udm_wdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y75      udm/udm_controller/RD_DATA_reg_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y74     udm/udm_controller/bus_req_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65     udm/udm_controller/timeout_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65     udm/udm_controller/timeout_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y65     udm/udm_controller/timeout_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y74     udm/udm_controller/tr_length_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.188    udm/udm_controller/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.188    udm/udm_controller/timeout_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[7]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.188    udm/udm_controller/timeout_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[8]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.188    udm/udm_controller/timeout_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.165    udm/udm_controller/timeout_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.165    udm/udm_controller/timeout_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.165    udm/udm_controller/timeout_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.165    udm/udm_controller/timeout_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.044ns (22.797%)  route 3.536ns (77.203%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.365     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X10Y70         FDRE (Setup_fdre_C_R)       -0.373     9.161    udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.044ns (22.797%)  route 3.536ns (77.203%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/C
                         clock pessimism              0.365     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X10Y70         FDRE (Setup_fdre_C_R)       -0.373     9.161    udm/udm_controller/timeout_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.594    -0.570    clk_gen
    SLICE_X0Y77          FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  LED_reg[5]/Q
                         net (fo=1, routed)           0.052    -0.378    udm/udm_controller/csr_rdata_reg[15][5]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  udm/udm_controller/csr_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    udm_n_56
    SLICE_X1Y77          FDRE                                         r  csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.864    -0.809    clk_gen
    SLICE_X1Y77          FDRE                                         r  csr_rdata_reg[5]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.092    -0.391    csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    udm/uart_tx/clk_out1
    SLICE_X9Y81          FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.365    udm/uart_tx/in13[2]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.045    -0.320 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    udm/uart_tx/databuf[2]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.837    -0.836    udm/uart_tx/clk_out1
    SLICE_X8Y81          FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.121    -0.388    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.382%)  route 0.051ns (19.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y79          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  udm/udm_controller/tx_sendbyte_ff_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.383    udm/udm_controller/tx_sendbyte_ff_reg_n_0_[1]
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.045    -0.338 r  udm/udm_controller/tx_dout_bo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    udm/udm_controller/tx_dout_bo[1]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.835    -0.838    udm/udm_controller/clk_out1
    SLICE_X9Y79          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.092    -0.419    udm/udm_controller/tx_dout_bo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.592    -0.572    clk_gen
    SLICE_X2Y76          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.296    udm/udm_controller/csr_rdata_reg[15][1]
    SLICE_X6Y76          LUT5 (Prop_lut5_I0_O)        0.045    -0.251 r  udm/udm_controller/csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    udm_n_52
    SLICE_X6Y76          FDRE                                         r  csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    clk_gen
    SLICE_X6Y76          FDRE                                         r  csr_rdata_reg[1]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.121    -0.344    csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X13Y70         FDRE                                         r  udm/udm_controller/tr_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  udm/udm_controller/tr_length_reg[8]/Q
                         net (fo=4, routed)           0.128    -0.330    udm/udm_controller/tr_length_reg_n_0_[8]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.045    -0.285 r  udm/udm_controller/tr_length[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    udm/udm_controller/p_0_in[0]
    SLICE_X14Y69         FDRE                                         r  udm/udm_controller/tr_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X14Y69         FDRE                                         r  udm/udm_controller/tr_length_reg[0]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.120    -0.389    udm/udm_controller/tr_length_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.493%)  route 0.118ns (45.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.593    -0.571    udm/udm_controller/clk_out1
    SLICE_X7Y77          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  udm/udm_controller/bus_wdata_bo_reg[12]/Q
                         net (fo=6, routed)           0.118    -0.313    udm_wdata[12]
    SLICE_X4Y77          FDRE                                         r  cmd_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.861    -0.812    clk_gen
    SLICE_X4Y77          FDRE                                         r  cmd_ff_reg[12]/C
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.066    -0.418    cmd_ff_reg[12]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 csr_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.481%)  route 0.102ns (35.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.594    -0.570    clk_gen
    SLICE_X3Y72          FDRE                                         r  csr_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  csr_rdata_reg[8]/Q
                         net (fo=1, routed)           0.102    -0.327    udm/udm_controller/RD_DATA_reg_reg[8]_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I2_O)        0.045    -0.282 r  udm/udm_controller/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    udm/udm_controller/RD_DATA_reg[8]
    SLICE_X3Y71          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.865    -0.808    udm/udm_controller/clk_out1
    SLICE_X3Y71          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.091    -0.391    udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.795%)  route 0.116ns (45.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.570    -0.594    udm/uart_rx/clk_out1
    SLICE_X13Y83         FDRE                                         r  udm/uart_rx/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm/uart_rx/clk_counter_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.337    udm/uart_rx/p_0_in__0[0]
    SLICE_X14Y83         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.839    -0.834    udm/uart_rx/clk_out1
    SLICE_X14Y83         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[0]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X14Y83         FDRE (Hold_fdre_C_D)         0.059    -0.447    udm/uart_rx/bitperiod_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.594    -0.570    clk_gen
    SLICE_X2Y72          FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  LED_reg[10]/Q
                         net (fo=1, routed)           0.081    -0.325    udm/udm_controller/csr_rdata_reg[15][10]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.045    -0.280 r  udm/udm_controller/csr_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    udm_n_61
    SLICE_X3Y72          FDRE                                         r  csr_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.864    -0.809    clk_gen
    SLICE_X3Y72          FDRE                                         r  csr_rdata_reg[10]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.091    -0.392    csr_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y78          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.081    -0.354    udm/udm_controller/tx_sendbyte_ff_reg_n_0_[6]
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.309 r  udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    udm/udm_controller/tx_dout_bo[6]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.834    -0.839    udm/udm_controller/clk_out1
    SLICE_X9Y78          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.091    -0.421    udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        4.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[5]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.188    udm/udm_controller/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.188    udm/udm_controller/timeout_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[7]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.188    udm/udm_controller/timeout_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.849ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.044ns (22.194%)  route 3.660ns (77.806%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.799     4.339    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[8]/C
                         clock pessimism              0.388     9.636    
                         clock uncertainty           -0.074     9.561    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.373     9.188    udm/udm_controller/timeout_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[1]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.165    udm/udm_controller/timeout_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[2]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.165    udm/udm_controller/timeout_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[3]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.165    udm/udm_controller/timeout_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.589ns  (logic 1.044ns (22.749%)  route 3.545ns (77.251%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.752ns = ( 9.248 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.684     4.225    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.152     9.248    udm/udm_controller/clk_out1
    SLICE_X10Y65         FDRE                                         r  udm/udm_controller/timeout_counter_reg[4]/C
                         clock pessimism              0.365     9.613    
                         clock uncertainty           -0.074     9.538    
    SLICE_X10Y65         FDRE (Setup_fdre_C_R)       -0.373     9.165    udm/udm_controller/timeout_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          9.165    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.044ns (22.797%)  route 3.536ns (77.203%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[21]/C
                         clock pessimism              0.365     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X10Y70         FDRE (Setup_fdre_C_R)       -0.373     9.161    udm/udm_controller/timeout_counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 udm/udm_controller/timeout_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/timeout_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.044ns (22.797%)  route 3.536ns (77.203%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 9.244 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.252    -0.364    udm/udm_controller/clk_out1
    SLICE_X10Y66         FDRE                                         r  udm/udm_controller/timeout_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.393     0.029 f  udm/udm_controller/timeout_counter_reg[6]/Q
                         net (fo=2, routed)           0.592     0.621    udm/udm_controller/timeout_counter_reg_n_0_[6]
    SLICE_X11Y65         LUT6 (Prop_lut6_I2_O)        0.097     0.718 r  udm/udm_controller/tx_err_resp_i_9/O
                         net (fo=1, routed)           0.792     1.510    udm/udm_controller/tx_err_resp_i_9_n_0
    SLICE_X11Y68         LUT6 (Prop_lut6_I4_O)        0.097     1.607 r  udm/udm_controller/tx_err_resp_i_4/O
                         net (fo=3, routed)           0.436     2.042    udm/udm_controller/tx_err_resp_i_4_n_0
    SLICE_X11Y71         LUT6 (Prop_lut6_I3_O)        0.097     2.139 f  udm/udm_controller/tx_err_resp_i_2/O
                         net (fo=15, routed)          0.580     2.719    udm/udm_controller/tx_err_resp_i_2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I2_O)        0.113     2.832 r  udm/udm_controller/timeout_counter[31]_i_4/O
                         net (fo=2, routed)           0.462     3.294    udm/udm_controller/timeout_counter[31]_i_4_n_0
    SLICE_X15Y73         LUT6 (Prop_lut6_I1_O)        0.247     3.541 r  udm/udm_controller/timeout_counter[31]_i_1/O
                         net (fo=32, routed)          0.674     4.215    udm/udm_controller/timeout_counter[31]_i_1_n_0
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.148     9.244    udm/udm_controller/clk_out1
    SLICE_X10Y70         FDRE                                         r  udm/udm_controller/timeout_counter_reg[22]/C
                         clock pessimism              0.365     9.609    
                         clock uncertainty           -0.074     9.534    
    SLICE_X10Y70         FDRE (Setup_fdre_C_R)       -0.373     9.161    udm/udm_controller/timeout_counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.161    
                         arrival time                          -4.215    
  -------------------------------------------------------------------
                         slack                                  4.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.594    -0.570    clk_gen
    SLICE_X0Y77          FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  LED_reg[5]/Q
                         net (fo=1, routed)           0.052    -0.378    udm/udm_controller/csr_rdata_reg[15][5]
    SLICE_X1Y77          LUT5 (Prop_lut5_I0_O)        0.045    -0.333 r  udm/udm_controller/csr_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    udm_n_56
    SLICE_X1Y77          FDRE                                         r  csr_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.864    -0.809    clk_gen
    SLICE_X1Y77          FDRE                                         r  csr_rdata_reg[5]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.092    -0.391    csr_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.390%)  route 0.090ns (32.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    udm/uart_tx/clk_out1
    SLICE_X9Y81          FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.090    -0.365    udm/uart_tx/in13[2]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.045    -0.320 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    udm/uart_tx/databuf[2]_i_1_n_0
    SLICE_X8Y81          FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.837    -0.836    udm/uart_tx/clk_out1
    SLICE_X8Y81          FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X8Y81          FDRE (Hold_fdre_C_D)         0.121    -0.388    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.382%)  route 0.051ns (19.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X8Y79          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  udm/udm_controller/tx_sendbyte_ff_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.383    udm/udm_controller/tx_sendbyte_ff_reg_n_0_[1]
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.045    -0.338 r  udm/udm_controller/tx_dout_bo[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    udm/udm_controller/tx_dout_bo[1]_i_1_n_0
    SLICE_X9Y79          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.835    -0.838    udm/udm_controller/clk_out1
    SLICE_X9Y79          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[1]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.092    -0.419    udm/udm_controller/tx_dout_bo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.150%)  route 0.112ns (34.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.592    -0.572    clk_gen
    SLICE_X2Y76          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.296    udm/udm_controller/csr_rdata_reg[15][1]
    SLICE_X6Y76          LUT5 (Prop_lut5_I0_O)        0.045    -0.251 r  udm/udm_controller/csr_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    udm_n_52
    SLICE_X6Y76          FDRE                                         r  csr_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    clk_gen
    SLICE_X6Y76          FDRE                                         r  csr_rdata_reg[1]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.121    -0.344    csr_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 udm/udm_controller/tr_length_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tr_length_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.566    -0.598    udm/udm_controller/clk_out1
    SLICE_X13Y70         FDRE                                         r  udm/udm_controller/tr_length_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  udm/udm_controller/tr_length_reg[8]/Q
                         net (fo=4, routed)           0.128    -0.330    udm/udm_controller/tr_length_reg_n_0_[8]
    SLICE_X14Y69         LUT5 (Prop_lut5_I3_O)        0.045    -0.285 r  udm/udm_controller/tr_length[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    udm/udm_controller/p_0_in[0]
    SLICE_X14Y69         FDRE                                         r  udm/udm_controller/tr_length_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.836    -0.837    udm/udm_controller/clk_out1
    SLICE_X14Y69         FDRE                                         r  udm/udm_controller/tr_length_reg[0]/C
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X14Y69         FDRE (Hold_fdre_C_D)         0.120    -0.389    udm/udm_controller/tr_length_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.493%)  route 0.118ns (45.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.593    -0.571    udm/udm_controller/clk_out1
    SLICE_X7Y77          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  udm/udm_controller/bus_wdata_bo_reg[12]/Q
                         net (fo=6, routed)           0.118    -0.313    udm_wdata[12]
    SLICE_X4Y77          FDRE                                         r  cmd_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.861    -0.812    clk_gen
    SLICE_X4Y77          FDRE                                         r  cmd_ff_reg[12]/C
                         clock pessimism              0.254    -0.558    
                         clock uncertainty            0.074    -0.484    
    SLICE_X4Y77          FDRE (Hold_fdre_C_D)         0.066    -0.418    cmd_ff_reg[12]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 csr_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.481%)  route 0.102ns (35.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.594    -0.570    clk_gen
    SLICE_X3Y72          FDRE                                         r  csr_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  csr_rdata_reg[8]/Q
                         net (fo=1, routed)           0.102    -0.327    udm/udm_controller/RD_DATA_reg_reg[8]_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I2_O)        0.045    -0.282 r  udm/udm_controller/RD_DATA_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    udm/udm_controller/RD_DATA_reg[8]
    SLICE_X3Y71          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.865    -0.808    udm/udm_controller/clk_out1
    SLICE_X3Y71          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[8]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.091    -0.391    udm/udm_controller/RD_DATA_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 udm/uart_rx/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_rx/bitperiod_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.795%)  route 0.116ns (45.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.570    -0.594    udm/uart_rx/clk_out1
    SLICE_X13Y83         FDRE                                         r  udm/uart_rx/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  udm/uart_rx/clk_counter_reg[3]/Q
                         net (fo=4, routed)           0.116    -0.337    udm/uart_rx/p_0_in__0[0]
    SLICE_X14Y83         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.839    -0.834    udm/uart_rx/clk_out1
    SLICE_X14Y83         FDRE                                         r  udm/uart_rx/bitperiod_o_reg[0]/C
                         clock pessimism              0.254    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X14Y83         FDRE (Hold_fdre_C_D)         0.059    -0.447    udm/uart_rx/bitperiod_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            csr_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.594    -0.570    clk_gen
    SLICE_X2Y72          FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  LED_reg[10]/Q
                         net (fo=1, routed)           0.081    -0.325    udm/udm_controller/csr_rdata_reg[15][10]
    SLICE_X3Y72          LUT5 (Prop_lut5_I0_O)        0.045    -0.280 r  udm/udm_controller/csr_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    udm_n_61
    SLICE_X3Y72          FDRE                                         r  csr_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.864    -0.809    clk_gen
    SLICE_X3Y72          FDRE                                         r  csr_rdata_reg[10]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.091    -0.392    csr_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.067%)  route 0.081ns (27.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.565    -0.599    udm/udm_controller/clk_out1
    SLICE_X8Y78          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.081    -0.354    udm/udm_controller/tx_sendbyte_ff_reg_n_0_[6]
    SLICE_X9Y78          LUT6 (Prop_lut6_I4_O)        0.045    -0.309 r  udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    udm/udm_controller/tx_dout_bo[6]_i_1_n_0
    SLICE_X9Y78          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.834    -0.839    udm/udm_controller/clk_out1
    SLICE_X9Y78          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.253    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X9Y78          FDRE (Hold_fdre_C_D)         0.091    -0.421    udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X11Y76         FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X11Y76         FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X11Y76         FDCE (Recov_fdce_C_CLR)     -0.293     9.237    udm/udm_controller/bus_wdata_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X11Y76         FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X11Y76         FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X11Y76         FDCE (Recov_fdce_C_CLR)     -0.293     9.237    udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[26]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[29]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[24]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.529    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.302    udm/udm_controller/bus_addr_bo_reg[24]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[25]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.529    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.302    udm/udm_controller/bus_addr_bo_reg[25]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[27]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.529    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.302    udm/udm_controller/bus_addr_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.529    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.302    udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[11]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    udm/udm_controller/bus_wdata_bo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[16]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    udm/udm_controller/bus_wdata_bo_reg[16]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[6]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    udm/udm_controller/bus_wdata_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    udm/udm_controller/bus_wdata_bo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_req_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.657%)  route 0.371ns (69.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.371    -0.061    udm/udm_controller/Q[0]
    SLICE_X13Y74         FDCE                                         f  udm/udm_controller/bus_req_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.830    -0.843    udm/udm_controller/clk_out1
    SLICE_X13Y74         FDCE                                         r  udm/udm_controller/bus_req_o_reg/C
                         clock pessimism              0.275    -0.568    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_we_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.657%)  route 0.371ns (69.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.371    -0.061    udm/udm_controller/Q[0]
    SLICE_X13Y74         FDCE                                         f  udm/udm_controller/bus_we_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.830    -0.843    udm/udm_controller/clk_out1
    SLICE_X13Y74         FDCE                                         r  udm/udm_controller/bus_we_o_reg/C
                         clock pessimism              0.275    -0.568    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    udm/udm_controller/bus_we_o_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.871%)  route 0.404ns (71.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.404    -0.028    udm/udm_controller/Q[0]
    SLICE_X14Y76         FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.831    -0.842    udm/udm_controller/clk_out1
    SLICE_X14Y76         FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.871%)  route 0.404ns (71.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.404    -0.028    udm/udm_controller/Q[0]
    SLICE_X15Y76         FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.831    -0.842    udm/udm_controller/clk_out1
    SLICE_X15Y76         FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X15Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.631    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X11Y76         FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X11Y76         FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X11Y76         FDCE (Recov_fdce_C_CLR)     -0.293     9.237    udm/udm_controller/bus_wdata_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X11Y76         FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X11Y76         FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X11Y76         FDCE (Recov_fdce_C_CLR)     -0.293     9.237    udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[26]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[29]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[24]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.529    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.302    udm/udm_controller/bus_addr_bo_reg[24]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[25]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.529    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.302    udm/udm_controller/bus_addr_bo_reg[25]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[27]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.529    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.302    udm/udm_controller/bus_addr_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.529    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.302    udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[11]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    udm/udm_controller/bus_wdata_bo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[16]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    udm/udm_controller/bus_wdata_bo_reg[16]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[6]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    udm/udm_controller/bus_wdata_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    udm/udm_controller/bus_wdata_bo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_req_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.657%)  route 0.371ns (69.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.371    -0.061    udm/udm_controller/Q[0]
    SLICE_X13Y74         FDCE                                         f  udm/udm_controller/bus_req_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.830    -0.843    udm/udm_controller/clk_out1
    SLICE_X13Y74         FDCE                                         r  udm/udm_controller/bus_req_o_reg/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_we_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.657%)  route 0.371ns (69.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.371    -0.061    udm/udm_controller/Q[0]
    SLICE_X13Y74         FDCE                                         f  udm/udm_controller/bus_we_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.830    -0.843    udm/udm_controller/clk_out1
    SLICE_X13Y74         FDCE                                         r  udm/udm_controller/bus_we_o_reg/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    udm/udm_controller/bus_we_o_reg
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.871%)  route 0.404ns (71.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.404    -0.028    udm/udm_controller/Q[0]
    SLICE_X14Y76         FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.831    -0.842    udm/udm_controller/clk_out1
    SLICE_X14Y76         FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.871%)  route 0.404ns (71.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.404    -0.028    udm/udm_controller/Q[0]
    SLICE_X15Y76         FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.831    -0.842    udm/udm_controller/clk_out1
    SLICE_X15Y76         FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X15Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.557    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        6.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X11Y76         FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X11Y76         FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X11Y76         FDCE (Recov_fdce_C_CLR)     -0.293     9.237    udm/udm_controller/bus_wdata_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X11Y76         FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X11Y76         FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X11Y76         FDCE (Recov_fdce_C_CLR)     -0.293     9.237    udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          9.237    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[26]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[29]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[24]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.529    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.302    udm/udm_controller/bus_addr_bo_reg[24]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[25]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.529    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.302    udm/udm_controller/bus_addr_bo_reg[25]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[27]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.529    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.302    udm/udm_controller/bus_addr_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.166    

Slack (MET) :             7.166ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.529    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.302    udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          9.302    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[11]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    udm/udm_controller/bus_wdata_bo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[16]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    udm/udm_controller/bus_wdata_bo_reg[16]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[6]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    udm/udm_controller/bus_wdata_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.074    -0.465    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    udm/udm_controller/bus_wdata_bo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_req_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.657%)  route 0.371ns (69.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.371    -0.061    udm/udm_controller/Q[0]
    SLICE_X13Y74         FDCE                                         f  udm/udm_controller/bus_req_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.830    -0.843    udm/udm_controller/clk_out1
    SLICE_X13Y74         FDCE                                         r  udm/udm_controller/bus_req_o_reg/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_we_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.657%)  route 0.371ns (69.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.371    -0.061    udm/udm_controller/Q[0]
    SLICE_X13Y74         FDCE                                         f  udm/udm_controller/bus_we_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.830    -0.843    udm/udm_controller/clk_out1
    SLICE_X13Y74         FDCE                                         r  udm/udm_controller/bus_we_o_reg/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.586    udm/udm_controller/bus_we_o_reg
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.871%)  route 0.404ns (71.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.404    -0.028    udm/udm_controller/Q[0]
    SLICE_X14Y76         FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.831    -0.842    udm/udm_controller/clk_out1
    SLICE_X14Y76         FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.560    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.871%)  route 0.404ns (71.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.404    -0.028    udm/udm_controller/Q[0]
    SLICE_X15Y76         FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.831    -0.842    udm/udm_controller/clk_out1
    SLICE_X15Y76         FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X15Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.585    udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.557    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        6.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.994ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X11Y76         FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X11Y76         FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[10]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.531    
    SLICE_X11Y76         FDCE (Recov_fdce_C_CLR)     -0.293     9.238    udm/udm_controller/bus_wdata_bo_reg[10]
  -------------------------------------------------------------------
                         required time                          9.238    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  6.994    

Slack (MET) :             6.994ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X11Y76         FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X11Y76         FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[27]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.531    
    SLICE_X11Y76         FDCE (Recov_fdce_C_CLR)     -0.293     9.238    udm/udm_controller/bus_wdata_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          9.238    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  6.994    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[26]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.531    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.304    udm/udm_controller/bus_addr_bo_reg[26]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[29]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.531    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.304    udm/udm_controller/bus_addr_bo_reg[29]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[30]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.531    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.304    udm/udm_controller/bus_addr_bo_reg[30]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.060ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.393ns (15.057%)  route 2.217ns (84.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.217     2.244    udm/udm_controller/Q[0]
    SLICE_X10Y76         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.144     9.240    udm/udm_controller/clk_out1
    SLICE_X10Y76         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[31]/C
                         clock pessimism              0.365     9.605    
                         clock uncertainty           -0.074     9.531    
    SLICE_X10Y76         FDCE (Recov_fdce_C_CLR)     -0.227     9.304    udm/udm_controller/bus_addr_bo_reg[31]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  7.060    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[24]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[24]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[25]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[25]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[27]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[27]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_addr_bo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        2.503ns  (logic 0.393ns (15.703%)  route 2.110ns (84.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.366ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.251    -0.366    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.393     0.027 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         2.110     2.136    udm/udm_controller/Q[0]
    SLICE_X10Y75         FDCE                                         f  udm/udm_controller/bus_addr_bo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         1.143     9.239    udm/udm_controller/clk_out1
    SLICE_X10Y75         FDCE                                         r  udm/udm_controller/bus_addr_bo_reg[28]/C
                         clock pessimism              0.365     9.604    
                         clock uncertainty           -0.074     9.530    
    SLICE_X10Y75         FDCE (Recov_fdce_C_CLR)     -0.227     9.303    udm/udm_controller/bus_addr_bo_reg[28]
  -------------------------------------------------------------------
                         required time                          9.303    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  7.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[11]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    udm/udm_controller/bus_wdata_bo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[16]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    udm/udm_controller/bus_wdata_bo_reg[16]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[19]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    udm/udm_controller/bus_wdata_bo_reg[19]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[23]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    udm/udm_controller/bus_wdata_bo_reg[23]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[6]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    udm/udm_controller/bus_wdata_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_wdata_bo_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.184%)  route 0.346ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.346    -0.087    udm/udm_controller/Q[0]
    SLICE_X7Y76          FDCE                                         f  udm/udm_controller/bus_wdata_bo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.859    -0.814    udm/udm_controller/clk_out1
    SLICE_X7Y76          FDCE                                         r  udm/udm_controller/bus_wdata_bo_reg[8]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X7Y76          FDCE (Remov_fdce_C_CLR)     -0.092    -0.631    udm/udm_controller/bus_wdata_bo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_req_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.657%)  route 0.371ns (69.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.371    -0.061    udm/udm_controller/Q[0]
    SLICE_X13Y74         FDCE                                         f  udm/udm_controller/bus_req_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.830    -0.843    udm/udm_controller/clk_out1
    SLICE_X13Y74         FDCE                                         r  udm/udm_controller/bus_req_o_reg/C
                         clock pessimism              0.275    -0.568    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    udm/udm_controller/bus_req_o_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/bus_we_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.164ns (30.657%)  route 0.371ns (69.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.371    -0.061    udm/udm_controller/Q[0]
    SLICE_X13Y74         FDCE                                         f  udm/udm_controller/bus_we_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.830    -0.843    udm/udm_controller/clk_out1
    SLICE_X13Y74         FDCE                                         r  udm/udm_controller/bus_we_o_reg/C
                         clock pessimism              0.275    -0.568    
    SLICE_X13Y74         FDCE (Remov_fdce_C_CLR)     -0.092    -0.660    udm/udm_controller/bus_we_o_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.871%)  route 0.404ns (71.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.404    -0.028    udm/udm_controller/Q[0]
    SLICE_X14Y76         FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.831    -0.842    udm/udm_controller/clk_out1
    SLICE_X14Y76         FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X14Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.634    udm/udm_controller/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 reset_sync/reset_syncbuf_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.871%)  route 0.404ns (71.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.568    -0.596    reset_sync/clk_out1
    SLICE_X10Y81         FDPE                                         r  reset_sync/reset_syncbuf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y81         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  reset_sync/reset_syncbuf_reg[0]/Q
                         net (fo=215, routed)         0.404    -0.028    udm/udm_controller/Q[0]
    SLICE_X15Y76         FDCE                                         f  udm/udm_controller/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=517, routed)         0.831    -0.842    udm/udm_controller/clk_out1
    SLICE_X15Y76         FDCE                                         r  udm/udm_controller/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X15Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.659    udm/udm_controller/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.631    





