

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_CopyW2_inft'
================================================================
* Date:           Mon Oct 27 18:06:33 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CopyW2_inft  |       73|       73|        11|          1|          1|    64|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 14 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %tmp"   --->   Operation 15 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln867_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln867"   --->   Operation 16 'read' 'sext_ln867_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln867_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln867_1"   --->   Operation 17 'read' 'zext_ln867_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln867_cast = sext i62 %sext_ln867_read"   --->   Operation 18 'sext' 'sext_ln867_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln867_1_cast = zext i11 %zext_ln867_1_read"   --->   Operation 19 'zext' 'zext_ln867_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_21, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_31, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_17, i32 0, i32 0, void @empty_12, i32 0, i32 2048, void @empty_19, void @empty_16, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i2"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i2_1 = load i7 %i2" [src/srcnn.cpp:871]   --->   Operation 55 'load' 'i2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.77ns)   --->   "%icmp_ln871 = icmp_eq  i7 %i2_1, i7 64" [src/srcnn.cpp:871]   --->   Operation 57 'icmp' 'icmp_ln871' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.77ns)   --->   "%add_ln871 = add i7 %i2_1, i7 1" [src/srcnn.cpp:871]   --->   Operation 58 'add' 'add_ln871' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln871 = br i1 %icmp_ln871, void %for.inc69.split, void %for.inc78.exitStub" [src/srcnn.cpp:871]   --->   Operation 59 'br' 'br_ln871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln871 = zext i7 %i2_1" [src/srcnn.cpp:871]   --->   Operation 60 'zext' 'zext_ln871' <Predicate = (!icmp_ln871)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.79ns)   --->   "%add_ln877_1 = add i12 %zext_ln867_1_cast, i12 %zext_ln871" [src/srcnn.cpp:877]   --->   Operation 61 'add' 'add_ln877_1' <Predicate = (!icmp_ln871)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln877 = zext i12 %add_ln877_1" [src/srcnn.cpp:877]   --->   Operation 62 'zext' 'zext_ln877' <Predicate = (!icmp_ln871)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.08ns)   --->   "%add_ln877 = add i63 %zext_ln877, i63 %sext_ln867_cast" [src/srcnn.cpp:877]   --->   Operation 63 'add' 'add_ln877' <Predicate = (!icmp_ln871)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln877 = sext i63 %add_ln877" [src/srcnn.cpp:877]   --->   Operation 64 'sext' 'sext_ln877' <Predicate = (!icmp_ln871)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln877" [src/srcnn.cpp:877]   --->   Operation 65 'getelementptr' 'gmem_w2_addr' <Predicate = (!icmp_ln871)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.74ns)   --->   "%switch_ln877 = switch i5 %tmp_read, void %arrayidx6812.case.31, i5 0, void %arrayidx6812.case.0, i5 1, void %arrayidx6812.case.1, i5 2, void %arrayidx6812.case.2, i5 3, void %arrayidx6812.case.3, i5 4, void %arrayidx6812.case.4, i5 5, void %arrayidx6812.case.5, i5 6, void %arrayidx6812.case.6, i5 7, void %arrayidx6812.case.7, i5 8, void %arrayidx6812.case.8, i5 9, void %arrayidx6812.case.9, i5 10, void %arrayidx6812.case.10, i5 11, void %arrayidx6812.case.11, i5 12, void %arrayidx6812.case.12, i5 13, void %arrayidx6812.case.13, i5 14, void %arrayidx6812.case.14, i5 15, void %arrayidx6812.case.15, i5 16, void %arrayidx6812.case.16, i5 17, void %arrayidx6812.case.17, i5 18, void %arrayidx6812.case.18, i5 19, void %arrayidx6812.case.19, i5 20, void %arrayidx6812.case.20, i5 21, void %arrayidx6812.case.21, i5 22, void %arrayidx6812.case.22, i5 23, void %arrayidx6812.case.23, i5 24, void %arrayidx6812.case.24, i5 25, void %arrayidx6812.case.25, i5 26, void %arrayidx6812.case.26, i5 27, void %arrayidx6812.case.27, i5 28, void %arrayidx6812.case.28, i5 29, void %arrayidx6812.case.29, i5 30, void %arrayidx6812.case.30" [src/srcnn.cpp:877]   --->   Operation 66 'switch' 'switch_ln877' <Predicate = (!icmp_ln871)> <Delay = 0.74>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln871 = store i7 %add_ln871, i7 %i2" [src/srcnn.cpp:871]   --->   Operation 67 'store' 'store_ln871' <Predicate = (!icmp_ln871)> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln871 = br void %for.inc69" [src/srcnn.cpp:871]   --->   Operation 68 'br' 'br_ln871' <Predicate = (!icmp_ln871)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 69 [8/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:877]   --->   Operation 69 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 70 [7/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:877]   --->   Operation 70 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [6/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:877]   --->   Operation 71 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 72 [5/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:877]   --->   Operation 72 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 73 [4/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:877]   --->   Operation 73 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 74 [3/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:877]   --->   Operation 74 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 75 [2/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:877]   --->   Operation 75 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 76 [1/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:877]   --->   Operation 76 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 77 [1/1] (7.30ns)   --->   "%gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w2_addr" [src/srcnn.cpp:877]   --->   Operation 77 'read' 'gmem_w2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln877 = bitcast i32 %gmem_w2_addr_read" [src/srcnn.cpp:877]   --->   Operation 78 'bitcast' 'bitcast_ln877' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 179 'ret' 'ret_ln0' <Predicate = (icmp_ln871)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.67>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln871_1 = zext i7 %i2_1" [src/srcnn.cpp:871]   --->   Operation 79 'zext' 'zext_ln871_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 80 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 81 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 82 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 83 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 84 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 85 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 86 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 87 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 88 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 89 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 90 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_69 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_21, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 91 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 92 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 93 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 94 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 95 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 96 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 97 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 98 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 99 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30_s = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 100 'getelementptr' 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_70 = getelementptr i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_31, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 101 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 102 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 103 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 104 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 105 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 106 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 107 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 108 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 109 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 110 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln871_1" [src/srcnn.cpp:877]   --->   Operation 111 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln872 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [src/srcnn.cpp:872]   --->   Operation 112 'specpipeline' 'specpipeline_ln872' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln871 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:871]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln871' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln871 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/srcnn.cpp:871]   --->   Operation 114 'specloopname' 'specloopname_ln871' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30_s" [src/srcnn.cpp:877]   --->   Operation 115 'store' 'store_ln877' <Predicate = (tmp_read == 30)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 116 'br' 'br_ln877' <Predicate = (tmp_read == 30)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29_s" [src/srcnn.cpp:877]   --->   Operation 117 'store' 'store_ln877' <Predicate = (tmp_read == 29)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 118 'br' 'br_ln877' <Predicate = (tmp_read == 29)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28_s" [src/srcnn.cpp:877]   --->   Operation 119 'store' 'store_ln877' <Predicate = (tmp_read == 28)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 120 'br' 'br_ln877' <Predicate = (tmp_read == 28)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27_s" [src/srcnn.cpp:877]   --->   Operation 121 'store' 'store_ln877' <Predicate = (tmp_read == 27)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 122 'br' 'br_ln877' <Predicate = (tmp_read == 27)> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26_s" [src/srcnn.cpp:877]   --->   Operation 123 'store' 'store_ln877' <Predicate = (tmp_read == 26)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 124 'br' 'br_ln877' <Predicate = (tmp_read == 26)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25_s" [src/srcnn.cpp:877]   --->   Operation 125 'store' 'store_ln877' <Predicate = (tmp_read == 25)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 126 'br' 'br_ln877' <Predicate = (tmp_read == 25)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24_s" [src/srcnn.cpp:877]   --->   Operation 127 'store' 'store_ln877' <Predicate = (tmp_read == 24)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 128 'br' 'br_ln877' <Predicate = (tmp_read == 24)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23_s" [src/srcnn.cpp:877]   --->   Operation 129 'store' 'store_ln877' <Predicate = (tmp_read == 23)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 130 'br' 'br_ln877' <Predicate = (tmp_read == 23)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22_s" [src/srcnn.cpp:877]   --->   Operation 131 'store' 'store_ln877' <Predicate = (tmp_read == 22)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 132 'br' 'br_ln877' <Predicate = (tmp_read == 22)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_69" [src/srcnn.cpp:877]   --->   Operation 133 'store' 'store_ln877' <Predicate = (tmp_read == 21)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 134 'br' 'br_ln877' <Predicate = (tmp_read == 21)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20_s" [src/srcnn.cpp:877]   --->   Operation 135 'store' 'store_ln877' <Predicate = (tmp_read == 20)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 136 'br' 'br_ln877' <Predicate = (tmp_read == 20)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19_s" [src/srcnn.cpp:877]   --->   Operation 137 'store' 'store_ln877' <Predicate = (tmp_read == 19)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 138 'br' 'br_ln877' <Predicate = (tmp_read == 19)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18_s" [src/srcnn.cpp:877]   --->   Operation 139 'store' 'store_ln877' <Predicate = (tmp_read == 18)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 140 'br' 'br_ln877' <Predicate = (tmp_read == 18)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17_s" [src/srcnn.cpp:877]   --->   Operation 141 'store' 'store_ln877' <Predicate = (tmp_read == 17)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 142 'br' 'br_ln877' <Predicate = (tmp_read == 17)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16_s" [src/srcnn.cpp:877]   --->   Operation 143 'store' 'store_ln877' <Predicate = (tmp_read == 16)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 144 'br' 'br_ln877' <Predicate = (tmp_read == 16)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s" [src/srcnn.cpp:877]   --->   Operation 145 'store' 'store_ln877' <Predicate = (tmp_read == 15)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 146 'br' 'br_ln877' <Predicate = (tmp_read == 15)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s" [src/srcnn.cpp:877]   --->   Operation 147 'store' 'store_ln877' <Predicate = (tmp_read == 14)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 148 'br' 'br_ln877' <Predicate = (tmp_read == 14)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s" [src/srcnn.cpp:877]   --->   Operation 149 'store' 'store_ln877' <Predicate = (tmp_read == 13)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 150 'br' 'br_ln877' <Predicate = (tmp_read == 13)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s" [src/srcnn.cpp:877]   --->   Operation 151 'store' 'store_ln877' <Predicate = (tmp_read == 12)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 152 'br' 'br_ln877' <Predicate = (tmp_read == 12)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc" [src/srcnn.cpp:877]   --->   Operation 153 'store' 'store_ln877' <Predicate = (tmp_read == 11)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 154 'br' 'br_ln877' <Predicate = (tmp_read == 11)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s" [src/srcnn.cpp:877]   --->   Operation 155 'store' 'store_ln877' <Predicate = (tmp_read == 10)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 156 'br' 'br_ln877' <Predicate = (tmp_read == 10)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40" [src/srcnn.cpp:877]   --->   Operation 157 'store' 'store_ln877' <Predicate = (tmp_read == 9)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 158 'br' 'br_ln877' <Predicate = (tmp_read == 9)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39" [src/srcnn.cpp:877]   --->   Operation 159 'store' 'store_ln877' <Predicate = (tmp_read == 8)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 160 'br' 'br_ln877' <Predicate = (tmp_read == 8)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38" [src/srcnn.cpp:877]   --->   Operation 161 'store' 'store_ln877' <Predicate = (tmp_read == 7)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 162 'br' 'br_ln877' <Predicate = (tmp_read == 7)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37" [src/srcnn.cpp:877]   --->   Operation 163 'store' 'store_ln877' <Predicate = (tmp_read == 6)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 164 'br' 'br_ln877' <Predicate = (tmp_read == 6)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36" [src/srcnn.cpp:877]   --->   Operation 165 'store' 'store_ln877' <Predicate = (tmp_read == 5)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 166 'br' 'br_ln877' <Predicate = (tmp_read == 5)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35" [src/srcnn.cpp:877]   --->   Operation 167 'store' 'store_ln877' <Predicate = (tmp_read == 4)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 168 'br' 'br_ln877' <Predicate = (tmp_read == 4)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34" [src/srcnn.cpp:877]   --->   Operation 169 'store' 'store_ln877' <Predicate = (tmp_read == 3)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 170 'br' 'br_ln877' <Predicate = (tmp_read == 3)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33" [src/srcnn.cpp:877]   --->   Operation 171 'store' 'store_ln877' <Predicate = (tmp_read == 2)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 172 'br' 'br_ln877' <Predicate = (tmp_read == 2)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32" [src/srcnn.cpp:877]   --->   Operation 173 'store' 'store_ln877' <Predicate = (tmp_read == 1)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 174 'br' 'br_ln877' <Predicate = (tmp_read == 1)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31" [src/srcnn.cpp:877]   --->   Operation 175 'store' 'store_ln877' <Predicate = (tmp_read == 0)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 176 'br' 'br_ln877' <Predicate = (tmp_read == 0)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.67ns)   --->   "%store_ln877 = store i32 %bitcast_ln877, i6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_70" [src/srcnn.cpp:877]   --->   Operation 177 'store' 'store_ln877' <Predicate = (tmp_read == 31)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln877 = br void %arrayidx6812.exit" [src/srcnn.cpp:877]   --->   Operation 178 'br' 'br_ln877' <Predicate = (tmp_read == 31)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln867_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln867]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_31]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i2                                                                                                      (alloca           ) [ 010000000000]
tmp_read                                                                                                (read             ) [ 011111111111]
sext_ln867_read                                                                                         (read             ) [ 000000000000]
zext_ln867_1_read                                                                                       (read             ) [ 000000000000]
sext_ln867_cast                                                                                         (sext             ) [ 000000000000]
zext_ln867_1_cast                                                                                       (zext             ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specmemcore_ln0                                                                                         (specmemcore      ) [ 000000000000]
specinterface_ln0                                                                                       (specinterface    ) [ 000000000000]
store_ln0                                                                                               (store            ) [ 000000000000]
br_ln0                                                                                                  (br               ) [ 000000000000]
i2_1                                                                                                    (load             ) [ 011111111111]
specbitsmap_ln0                                                                                         (specbitsmap      ) [ 000000000000]
icmp_ln871                                                                                              (icmp             ) [ 011111111110]
add_ln871                                                                                               (add              ) [ 000000000000]
br_ln871                                                                                                (br               ) [ 000000000000]
zext_ln871                                                                                              (zext             ) [ 000000000000]
add_ln877_1                                                                                             (add              ) [ 000000000000]
zext_ln877                                                                                              (zext             ) [ 000000000000]
add_ln877                                                                                               (add              ) [ 000000000000]
sext_ln877                                                                                              (sext             ) [ 000000000000]
gmem_w2_addr                                                                                            (getelementptr    ) [ 011111111110]
switch_ln877                                                                                            (switch           ) [ 000000000000]
store_ln871                                                                                             (store            ) [ 000000000000]
br_ln871                                                                                                (br               ) [ 000000000000]
gmem_w2_load_1_req                                                                                      (readreq          ) [ 000000000000]
gmem_w2_addr_read                                                                                       (read             ) [ 000000000000]
bitcast_ln877                                                                                           (bitcast          ) [ 010000000001]
zext_ln871_1                                                                                            (zext             ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s                      (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc    (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20_s                      (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_69 (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29_s                      (getelementptr    ) [ 000000000000]
p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30_s                      (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_70 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31                                                 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32                                                 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33                                                 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34                                                 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35                                                 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36                                                 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37                                                 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38                                                 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39                                                 (getelementptr    ) [ 000000000000]
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40                                                 (getelementptr    ) [ 000000000000]
specpipeline_ln872                                                                                      (specpipeline     ) [ 000000000000]
speclooptripcount_ln871                                                                                 (speclooptripcount) [ 000000000000]
specloopname_ln871                                                                                      (specloopname     ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
store_ln877                                                                                             (store            ) [ 000000000000]
br_ln877                                                                                                (br               ) [ 000000000000]
ret_ln0                                                                                                 (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_w2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_w2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln867_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln867_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln867">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln867"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_21">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_21"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_31">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_31"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="192" class="1004" name="i2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="1" index="2" bw="5" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sext_ln867_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="62" slack="0"/>
<pin id="204" dir="0" index="1" bw="62" slack="0"/>
<pin id="205" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln867_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln867_1_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="11" slack="0"/>
<pin id="211" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln867_1_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_readreq_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="1"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_w2_load_1_req/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="gmem_w2_addr_read_read_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="9"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_w2_addr_read/10 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s/11 "/>
</bind>
</comp>

<comp id="233" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s/11 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s/11 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s/11 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s/11 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16_s_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16_s/11 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17_s_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17_s/11 "/>
</bind>
</comp>

<comp id="282" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18_s_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18_s/11 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19_s_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19_s/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20_s_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="7" slack="0"/>
<pin id="300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20_s/11 "/>
</bind>
</comp>

<comp id="303" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_69_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="7" slack="0"/>
<pin id="307" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_69/11 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22_s_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="7" slack="0"/>
<pin id="314" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22_s/11 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23_s_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="7" slack="0"/>
<pin id="321" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23_s/11 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24_s_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="7" slack="0"/>
<pin id="328" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24_s/11 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25_s_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="7" slack="0"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25_s/11 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26_s_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="7" slack="0"/>
<pin id="342" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26_s/11 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27_s_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="7" slack="0"/>
<pin id="349" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27_s/11 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28_s_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28_s/11 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29_s_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29_s/11 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30_s_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="7" slack="0"/>
<pin id="370" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30_s/11 "/>
</bind>
</comp>

<comp id="373" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_70_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="7" slack="0"/>
<pin id="377" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_70/11 "/>
</bind>
</comp>

<comp id="380" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="7" slack="0"/>
<pin id="384" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31/11 "/>
</bind>
</comp>

<comp id="387" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32/11 "/>
</bind>
</comp>

<comp id="394" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33_gep_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="7" slack="0"/>
<pin id="398" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33/11 "/>
</bind>
</comp>

<comp id="401" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34/11 "/>
</bind>
</comp>

<comp id="408" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="7" slack="0"/>
<pin id="412" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36_gep_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="7" slack="0"/>
<pin id="419" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36/11 "/>
</bind>
</comp>

<comp id="422" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="7" slack="0"/>
<pin id="426" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37/11 "/>
</bind>
</comp>

<comp id="429" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="7" slack="0"/>
<pin id="433" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38/11 "/>
</bind>
</comp>

<comp id="436" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39_gep_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="0" index="2" bw="7" slack="0"/>
<pin id="440" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="7" slack="0"/>
<pin id="447" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40/11 "/>
</bind>
</comp>

<comp id="450" class="1004" name="store_ln877_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln877_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="462" class="1004" name="store_ln877_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="1"/>
<pin id="465" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln877_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="1"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln877_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="1"/>
<pin id="477" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln877_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="1"/>
<pin id="483" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln877_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="1"/>
<pin id="489" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln877_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="32" slack="1"/>
<pin id="495" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="498" class="1004" name="store_ln877_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="1"/>
<pin id="501" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln877_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="1"/>
<pin id="507" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln877_access_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln877_access_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="1"/>
<pin id="519" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln877_access_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="1"/>
<pin id="525" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln877_access_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="6" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="1"/>
<pin id="531" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln877_access_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="1"/>
<pin id="537" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln877_access_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="1"/>
<pin id="543" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="544" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln877_access_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="1"/>
<pin id="549" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln877_access_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="1"/>
<pin id="555" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln877_access_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="1"/>
<pin id="561" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln877_access_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="1"/>
<pin id="567" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln877_access_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="574" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln877_access_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="1"/>
<pin id="579" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="580" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln877_access_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="1"/>
<pin id="585" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln877_access_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="1"/>
<pin id="591" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="592" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="594" class="1004" name="store_ln877_access_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="1"/>
<pin id="597" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="598" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln877_access_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="1"/>
<pin id="603" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="604" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln877_access_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="1"/>
<pin id="609" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="610" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln877_access_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="1"/>
<pin id="615" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="616" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="618" class="1004" name="store_ln877_access_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="622" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="624" class="1004" name="store_ln877_access_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="1"/>
<pin id="627" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="628" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln877_access_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="1"/>
<pin id="633" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="634" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="store_ln877_access_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="1"/>
<pin id="639" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="640" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln877/11 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sext_ln867_cast_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="62" slack="0"/>
<pin id="644" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln867_cast/1 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln867_1_cast_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="11" slack="0"/>
<pin id="648" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln867_1_cast/1 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln0_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="7" slack="0"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="i2_1_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="7" slack="0"/>
<pin id="657" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_1/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln871_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="7" slack="0"/>
<pin id="660" dir="0" index="1" bw="7" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln871/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln871_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln871/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln871_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="0"/>
<pin id="672" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln871/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln877_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="0"/>
<pin id="676" dir="0" index="1" bw="7" slack="0"/>
<pin id="677" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln877_1/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln877_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="12" slack="0"/>
<pin id="682" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln877/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln877_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="0"/>
<pin id="686" dir="0" index="1" bw="62" slack="0"/>
<pin id="687" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln877/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sext_ln877_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="63" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln877/1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="gmem_w2_addr_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="63" slack="0"/>
<pin id="697" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_w2_addr/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="store_ln871_store_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="7" slack="0"/>
<pin id="702" dir="0" index="1" bw="7" slack="0"/>
<pin id="703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln871/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="bitcast_ln877_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln877/10 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln871_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="7" slack="10"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln871_1/11 "/>
</bind>
</comp>

<comp id="744" class="1005" name="i2_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="7" slack="0"/>
<pin id="746" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="751" class="1005" name="tmp_read_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="5" slack="10"/>
<pin id="753" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_read "/>
</bind>
</comp>

<comp id="755" class="1005" name="i2_1_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="10"/>
<pin id="757" dir="1" index="1" bw="7" slack="10"/>
</pin_list>
<bind>
<opset="i2_1 "/>
</bind>
</comp>

<comp id="760" class="1005" name="icmp_ln871_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="9"/>
<pin id="762" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln871 "/>
</bind>
</comp>

<comp id="764" class="1005" name="gmem_w2_addr_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_w2_addr "/>
</bind>
</comp>

<comp id="770" class="1005" name="bitcast_ln877_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln877 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="195"><net_src comp="72" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="74" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="76" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="78" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="176" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="72" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="178" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="180" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="180" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="180" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="180" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="180" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="180" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="180" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="180" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="180" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="180" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="180" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="50" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="180" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="52" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="180" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="54" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="180" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="180" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="180" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="60" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="180" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="62" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="180" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="64" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="180" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="66" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="180" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="68" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="180" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="70" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="180" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="8" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="180" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="10" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="180" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="399"><net_src comp="12" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="180" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="14" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="180" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="16" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="180" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="420"><net_src comp="18" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="180" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="20" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="180" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="22" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="180" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="441"><net_src comp="24" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="180" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="26" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="180" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="455"><net_src comp="366" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="359" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="352" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="345" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="338" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="485"><net_src comp="331" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="324" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="317" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="310" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="303" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="515"><net_src comp="296" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="521"><net_src comp="289" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="282" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="533"><net_src comp="275" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="539"><net_src comp="268" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="545"><net_src comp="261" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="551"><net_src comp="254" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="557"><net_src comp="247" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="563"><net_src comp="240" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="569"><net_src comp="233" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="575"><net_src comp="226" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="581"><net_src comp="443" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="587"><net_src comp="436" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="593"><net_src comp="429" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="599"><net_src comp="422" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="605"><net_src comp="415" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="611"><net_src comp="408" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="617"><net_src comp="401" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="623"><net_src comp="394" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="629"><net_src comp="387" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="635"><net_src comp="380" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="641"><net_src comp="373" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="645"><net_src comp="202" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="208" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="106" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="110" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="655" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="112" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="655" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="646" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="670" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="680" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="642" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="0" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="664" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="221" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="709" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="716"><net_src comp="709" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="718"><net_src comp="709" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="719"><net_src comp="709" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="720"><net_src comp="709" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="721"><net_src comp="709" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="722"><net_src comp="709" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="723"><net_src comp="709" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="724"><net_src comp="709" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="725"><net_src comp="709" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="726"><net_src comp="709" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="727"><net_src comp="709" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="728"><net_src comp="709" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="729"><net_src comp="709" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="730"><net_src comp="709" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="731"><net_src comp="709" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="732"><net_src comp="709" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="733"><net_src comp="709" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="734"><net_src comp="709" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="735"><net_src comp="709" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="736"><net_src comp="709" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="737"><net_src comp="709" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="738"><net_src comp="709" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="739"><net_src comp="709" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="740"><net_src comp="709" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="741"><net_src comp="709" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="742"><net_src comp="709" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="743"><net_src comp="709" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="747"><net_src comp="192" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="754"><net_src comp="196" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="655" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="763"><net_src comp="658" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="694" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="769"><net_src comp="764" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="773"><net_src comp="705" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="777"><net_src comp="770" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="780"><net_src comp="770" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="781"><net_src comp="770" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="782"><net_src comp="770" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="783"><net_src comp="770" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="784"><net_src comp="770" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="785"><net_src comp="770" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="786"><net_src comp="770" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="787"><net_src comp="770" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="788"><net_src comp="770" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="789"><net_src comp="770" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="790"><net_src comp="770" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="791"><net_src comp="770" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="792"><net_src comp="770" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="793"><net_src comp="770" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="794"><net_src comp="770" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="795"><net_src comp="770" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="796"><net_src comp="770" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="797"><net_src comp="770" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="798"><net_src comp="770" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="799"><net_src comp="770" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="800"><net_src comp="770" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="801"><net_src comp="770" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="802"><net_src comp="770" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="803"><net_src comp="770" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="804"><net_src comp="770" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="805"><net_src comp="770" pin="1"/><net_sink comp="636" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 | {11 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_11 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_21 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30 | {11 }
	Port: p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_31 | {11 }
 - Input state : 
	Port: srcnn_Pipeline_CopyW2_inft : gmem_w2 | {2 3 4 5 6 7 8 9 10 }
	Port: srcnn_Pipeline_CopyW2_inft : zext_ln867_1 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : sext_ln867 | {1 }
	Port: srcnn_Pipeline_CopyW2_inft : tmp | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i2_1 : 1
		icmp_ln871 : 2
		add_ln871 : 2
		br_ln871 : 3
		zext_ln871 : 2
		add_ln877_1 : 3
		zext_ln877 : 4
		add_ln877 : 5
		sext_ln877 : 6
		gmem_w2_addr : 7
		store_ln871 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_10_s : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_12_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_13_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_14_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_15_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_16_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_17_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_18_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_19_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_20_s : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_69 : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_22_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_23_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_24_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_25_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_26_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_27_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_28_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_29_s : 1
		p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_iE6w2_loc_30_s : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_w2_loc_70 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_37 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_38 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_39 : 1
		srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_40 : 1
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2
		store_ln877 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln871_fu_664       |    0    |    14   |
|    add   |       add_ln877_1_fu_674      |    0    |    18   |
|          |        add_ln877_fu_684       |    0    |    69   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln871_fu_658       |    0    |    14   |
|----------|-------------------------------|---------|---------|
|          |      tmp_read_read_fu_196     |    0    |    0    |
|   read   |  sext_ln867_read_read_fu_202  |    0    |    0    |
|          | zext_ln867_1_read_read_fu_208 |    0    |    0    |
|          | gmem_w2_addr_read_read_fu_221 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_214      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln867_cast_fu_642    |    0    |    0    |
|          |       sext_ln877_fu_690       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    zext_ln867_1_cast_fu_646   |    0    |    0    |
|   zext   |       zext_ln871_fu_670       |    0    |    0    |
|          |       zext_ln877_fu_680       |    0    |    0    |
|          |      zext_ln871_1_fu_709      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   115   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|bitcast_ln877_reg_770|   32   |
| gmem_w2_addr_reg_764|   32   |
|     i2_1_reg_755    |    7   |
|      i2_reg_744     |    7   |
|  icmp_ln871_reg_760 |    1   |
|   tmp_read_reg_751  |    5   |
+---------------------+--------+
|        Total        |   84   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   115  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   84   |    -   |
+-----------+--------+--------+
|   Total   |   84   |   115  |
+-----------+--------+--------+
