#comment; Mali-400MP2
#type; GPU
#base; GPU 0x01C40000
#irq; GPU-GP 129
#irq; GPU-GPMMU 130
#irq; GPU-PP0 131
#irq; GPU-PP0MMU 132
#irq; GPU-PMU 133
#irq; GPU-PP1 134
#irq; GPU-PPMMU1 135
#regdef; MALIGP2_MGMT_VSCL_START_ADDR           ; 0x00; MALIGP2_REG_ADDR_MGMT_VSCL_START_ADDR           
#regdef; MALIGP2_MGMT_VSCL_END_ADDR             ; 0x04; MALIGP2_REG_ADDR_MGMT_VSCL_END_ADDR             
#regdef; MALIGP2_MGMT_PLBUCL_START_ADDR         ; 0x08; MALIGP2_REG_ADDR_MGMT_PLBUCL_START_ADDR         
#regdef; MALIGP2_MGMT_PLBUCL_END_ADDR           ; 0x0c; MALIGP2_REG_ADDR_MGMT_PLBUCL_END_ADDR           
#regdef; MALIGP2_MGMT_PLBU_ALLOC_START_ADDR     ; 0x10; MALIGP2_REG_ADDR_MGMT_PLBU_ALLOC_START_ADDR     
#regdef; MALIGP2_MGMT_PLBU_ALLOC_END_ADDR       ; 0x14; MALIGP2_REG_ADDR_MGMT_PLBU_ALLOC_END_ADDR       
#regdef; MALIGP2_MGMT_CMD                       ; 0x20; MALIGP2_REG_ADDR_MGMT_CMD                       
#regdef; MALIGP2_MGMT_INT_RAWSTAT               ; 0x24; MALIGP2_REG_ADDR_MGMT_INT_RAWSTAT               
#regdef; MALIGP2_MGMT_INT_CLEAR                 ; 0x28; MALIGP2_REG_ADDR_MGMT_INT_CLEAR                 
#regdef; MALIGP2_MGMT_INT_MASK                  ; 0x2C; MALIGP2_REG_ADDR_MGMT_INT_MASK                  
#regdef; MALIGP2_MGMT_INT_STAT                  ; 0x30; MALIGP2_REG_ADDR_MGMT_INT_STAT                  
#regdef; MALIGP2_MGMT_PERF_CNT_0_ENABLE         ; 0x3C; MALIGP2_REG_ADDR_MGMT_PERF_CNT_0_ENABLE         
#regdef; MALIGP2_MGMT_PERF_CNT_1_ENABLE         ; 0x40; MALIGP2_REG_ADDR_MGMT_PERF_CNT_1_ENABLE         
#regdef; MALIGP2_MGMT_PERF_CNT_0_SRC            ; 0x44; MALIGP2_REG_ADDR_MGMT_PERF_CNT_0_SRC            
#regdef; MALIGP2_MGMT_PERF_CNT_1_SRC            ; 0x48; MALIGP2_REG_ADDR_MGMT_PERF_CNT_1_SRC            
#regdef; MALIGP2_MGMT_PERF_CNT_0_VALUE          ; 0x4C; MALIGP2_REG_ADDR_MGMT_PERF_CNT_0_VALUE          
#regdef; MALIGP2_MGMT_PERF_CNT_1_VALUE          ; 0x50; MALIGP2_REG_ADDR_MGMT_PERF_CNT_1_VALUE          
#regdef; MALIGP2_MGMT_PERF_CNT_0_LIMIT          ; 0x54; MALIGP2_REG_ADDR_MGMT_PERF_CNT_0_LIMIT          
#regdef; MALIGP2_MGMT_STATUS                    ; 0x68; MALIGP2_REG_ADDR_MGMT_STATUS                    
#regdef; MALIGP2_MGMT_VERSION                   ; 0x6C; MALIGP2_REG_ADDR_MGMT_VERSION                   
#regdef; MALIGP2_MGMT_VSCL_START_ADDR_READ      ; 0x80; MALIGP2_REG_ADDR_MGMT_VSCL_START_ADDR_READ      
#regdef; MALIGP2_MGMT_PLBCL_START_ADDR_READ     ; 0x84; MALIGP2_REG_ADDR_MGMT_PLBCL_START_ADDR_READ     
#regdef; MALIGP2_CONTR_AXI_BUS_ERROR_STAT                ; 0x94; MALIGP2_CONTR_AXI_BUS_ERROR_STAT                
#regdef; MALIGP2_REGISTER_ADDRESS_SPACE_SIZE             ; 0x98; MALIGP2_REGISTER_ADDRESS_SPACE_SIZE             
#regdef; MALI200_MGMT_VERSION                   ; 0x1000;MALI200_REG_ADDR_MGMT_VERSION                   
#regdef; MALI200_MGMT_CURRENT_REND_LIST_ADDR    ; 0x1004;MALI200_REG_ADDR_MGMT_CURRENT_REND_LIST_ADDR    
#regdef; MALI200_MGMT_STATUS                    ; 0x1008;MALI200_REG_ADDR_MGMT_STATUS                    
#regdef; MALI200_MGMT_CTRL_MGMT                 ; 0x100c;MALI200_REG_ADDR_MGMT_CTRL_MGMT                 
#regdef; MALI200_MGMT_INT_RAWSTAT               ; 0x1020;MALI200_REG_ADDR_MGMT_INT_RAWSTAT               
#regdef; MALI200_MGMT_INT_CLEAR                 ; 0x1024;MALI200_REG_ADDR_MGMT_INT_CLEAR                 
#regdef; MALI200_MGMT_INT_MASK                  ; 0x1028;MALI200_REG_ADDR_MGMT_INT_MASK                  
#regdef; MALI200_MGMT_INT_STATUS                ; 0x102c;MALI200_REG_ADDR_MGMT_INT_STATUS                
#regdef; MALI200_MGMT_BUS_ERROR_STATUS          ; 0x1050;MALI200_REG_ADDR_MGMT_BUS_ERROR_STATUS          
#regdef; MALI200_MGMT_PERF_CNT_0_ENABLE         ; 0x1080;MALI200_REG_ADDR_MGMT_PERF_CNT_0_ENABLE         
#regdef; MALI200_MGMT_PERF_CNT_0_SRC            ; 0x1084;MALI200_REG_ADDR_MGMT_PERF_CNT_0_SRC            
#regdef; MALI200_MGMT_PERF_CNT_0_LIMIT          ; 0x1088;MALI200_REG_ADDR_MGMT_PERF_CNT_0_LIMIT          
#regdef; MALI200_MGMT_PERF_CNT_0_VALUE          ; 0x108c;MALI200_REG_ADDR_MGMT_PERF_CNT_0_VALUE          
#regdef; MALI200_MGMT_PERF_CNT_1_ENABLE         ; 0x10a0;MALI200_REG_ADDR_MGMT_PERF_CNT_1_ENABLE         
#regdef; MALI200_MGMT_PERF_CNT_1_SRC            ; 0x10a4;MALI200_REG_ADDR_MGMT_PERF_CNT_1_SRC            
#regdef; MALI200_MGMT_PERF_CNT_1_VALUE          ; 0x10ac;MALI200_REG_ADDR_MGMT_PERF_CNT_1_VALUE          
#regdef; MALI200_MGMT_PERFMON_CONTR             ; 0x10b0;MALI200_REG_ADDR_MGMT_PERFMON_CONTR             
#regdef; MALI200_MGMT_PERFMON_BASE              ; 0x10b4 15;MALI200_REG_ADDR_MGMT_PERFMON_BASE              
#regdef; MALI200_REG_SIZEOF_REGISTER_BANK                ; 0x10f0;MALI200_REG_SIZEOF_REGISTER_BANK                
