#cell2 * no3p_fp hns * 1 CMOS 1024 v8r4.4
# "19-Nov-97 GMT" "16:31:41 GMT" "19-Nov-97 GMT" "16:31:41 GMT" fitpath * .
H 3;
B 0 6;
X 1 1 I0;
X 2 2 I1;
X 3 3 I2;
X 6 4 O;
X 5 5 VDD;
X 4 6 VSS;
G 7 BULK;
T P u2 @ 21 1 .4011E-01 1 5 8 5;
T P u3 @ 21 1 .4011E-01 2 8 9 5;
T P u4 @ 21 1 .4011E-01 3 9 10 5;
T E u5 @ 6 1 .1146E-01 1 4 10 4;
T E u6 @ 6 1 .1146E-01 2 4 10 4;
T E u7 @ 6 1 .1146E-01 3 4 10 4;
T E u8 @ 6 1 .1146E-01 10 4 11 4;
T E u9 @ 11 1 .2101E-01 11 4 6 4;
T P u10 @ 12 1 .2292E-01 10 5 11 5;
T P u11 @ 21 1 .4011E-01 11 5 6 5;
E;
