
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//groff_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401778 <.init>:
  401778:	stp	x29, x30, [sp, #-16]!
  40177c:	mov	x29, sp
  401780:	bl	401c40 <printf@plt+0x60>
  401784:	ldp	x29, x30, [sp], #16
  401788:	ret

Disassembly of section .plt:

0000000000401790 <_Znam@plt-0x20>:
  401790:	stp	x16, x30, [sp, #-16]!
  401794:	adrp	x16, 426000 <_ZdlPvm@@Base+0x17da0>
  401798:	ldr	x17, [x16, #4088]
  40179c:	add	x16, x16, #0xff8
  4017a0:	br	x17
  4017a4:	nop
  4017a8:	nop
  4017ac:	nop

00000000004017b0 <_Znam@plt>:
  4017b0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4017b4:	ldr	x17, [x16]
  4017b8:	add	x16, x16, #0x0
  4017bc:	br	x17

00000000004017c0 <fputs@plt>:
  4017c0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4017c4:	ldr	x17, [x16, #8]
  4017c8:	add	x16, x16, #0x8
  4017cc:	br	x17

00000000004017d0 <memcpy@plt>:
  4017d0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4017d4:	ldr	x17, [x16, #16]
  4017d8:	add	x16, x16, #0x10
  4017dc:	br	x17

00000000004017e0 <puts@plt>:
  4017e0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4017e4:	ldr	x17, [x16, #24]
  4017e8:	add	x16, x16, #0x18
  4017ec:	br	x17

00000000004017f0 <execvp@plt>:
  4017f0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4017f4:	ldr	x17, [x16, #32]
  4017f8:	add	x16, x16, #0x20
  4017fc:	br	x17

0000000000401800 <pipe@plt>:
  401800:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401804:	ldr	x17, [x16, #40]
  401808:	add	x16, x16, #0x28
  40180c:	br	x17

0000000000401810 <isalnum@plt>:
  401810:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401814:	ldr	x17, [x16, #48]
  401818:	add	x16, x16, #0x30
  40181c:	br	x17

0000000000401820 <strlen@plt>:
  401820:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401824:	ldr	x17, [x16, #56]
  401828:	add	x16, x16, #0x38
  40182c:	br	x17

0000000000401830 <fprintf@plt>:
  401830:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401834:	ldr	x17, [x16, #64]
  401838:	add	x16, x16, #0x40
  40183c:	br	x17

0000000000401840 <putc@plt>:
  401840:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401844:	ldr	x17, [x16, #72]
  401848:	add	x16, x16, #0x48
  40184c:	br	x17

0000000000401850 <islower@plt>:
  401850:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401854:	ldr	x17, [x16, #80]
  401858:	add	x16, x16, #0x50
  40185c:	br	x17

0000000000401860 <fclose@plt>:
  401860:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401864:	ldr	x17, [x16, #88]
  401868:	add	x16, x16, #0x58
  40186c:	br	x17

0000000000401870 <isspace@plt>:
  401870:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401874:	ldr	x17, [x16, #96]
  401878:	add	x16, x16, #0x60
  40187c:	br	x17

0000000000401880 <memcmp@plt>:
  401880:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401884:	ldr	x17, [x16, #104]
  401888:	add	x16, x16, #0x68
  40188c:	br	x17

0000000000401890 <strtol@plt>:
  401890:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401894:	ldr	x17, [x16, #112]
  401898:	add	x16, x16, #0x70
  40189c:	br	x17

00000000004018a0 <free@plt>:
  4018a0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4018a4:	ldr	x17, [x16, #120]
  4018a8:	add	x16, x16, #0x78
  4018ac:	br	x17

00000000004018b0 <strchr@plt>:
  4018b0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4018b4:	ldr	x17, [x16, #128]
  4018b8:	add	x16, x16, #0x80
  4018bc:	br	x17

00000000004018c0 <putenv@plt>:
  4018c0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4018c4:	ldr	x17, [x16, #136]
  4018c8:	add	x16, x16, #0x88
  4018cc:	br	x17

00000000004018d0 <wait@plt>:
  4018d0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4018d4:	ldr	x17, [x16, #144]
  4018d8:	add	x16, x16, #0x90
  4018dc:	br	x17

00000000004018e0 <_exit@plt>:
  4018e0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4018e4:	ldr	x17, [x16, #152]
  4018e8:	add	x16, x16, #0x98
  4018ec:	br	x17

00000000004018f0 <access@plt>:
  4018f0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4018f4:	ldr	x17, [x16, #160]
  4018f8:	add	x16, x16, #0xa0
  4018fc:	br	x17

0000000000401900 <strerror@plt>:
  401900:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401904:	ldr	x17, [x16, #168]
  401908:	add	x16, x16, #0xa8
  40190c:	br	x17

0000000000401910 <strcpy@plt>:
  401910:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401914:	ldr	x17, [x16, #176]
  401918:	add	x16, x16, #0xb0
  40191c:	br	x17

0000000000401920 <strtok@plt>:
  401920:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401924:	ldr	x17, [x16, #184]
  401928:	add	x16, x16, #0xb8
  40192c:	br	x17

0000000000401930 <sprintf@plt>:
  401930:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401934:	ldr	x17, [x16, #192]
  401938:	add	x16, x16, #0xc0
  40193c:	br	x17

0000000000401940 <isxdigit@plt>:
  401940:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401944:	ldr	x17, [x16, #200]
  401948:	add	x16, x16, #0xc8
  40194c:	br	x17

0000000000401950 <__libc_start_main@plt>:
  401950:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401954:	ldr	x17, [x16, #208]
  401958:	add	x16, x16, #0xd0
  40195c:	br	x17

0000000000401960 <memchr@plt>:
  401960:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401964:	ldr	x17, [x16, #216]
  401968:	add	x16, x16, #0xd8
  40196c:	br	x17

0000000000401970 <isgraph@plt>:
  401970:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401974:	ldr	x17, [x16, #224]
  401978:	add	x16, x16, #0xe0
  40197c:	br	x17

0000000000401980 <getc@plt>:
  401980:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401984:	ldr	x17, [x16, #232]
  401988:	add	x16, x16, #0xe8
  40198c:	br	x17

0000000000401990 <strncmp@plt>:
  401990:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401994:	ldr	x17, [x16, #240]
  401998:	add	x16, x16, #0xf0
  40199c:	br	x17

00000000004019a0 <isprint@plt>:
  4019a0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4019a4:	ldr	x17, [x16, #248]
  4019a8:	add	x16, x16, #0xf8
  4019ac:	br	x17

00000000004019b0 <isupper@plt>:
  4019b0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4019b4:	ldr	x17, [x16, #256]
  4019b8:	add	x16, x16, #0x100
  4019bc:	br	x17

00000000004019c0 <fputc@plt>:
  4019c0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4019c4:	ldr	x17, [x16, #264]
  4019c8:	add	x16, x16, #0x108
  4019cc:	br	x17

00000000004019d0 <__isoc99_sscanf@plt>:
  4019d0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4019d4:	ldr	x17, [x16, #272]
  4019d8:	add	x16, x16, #0x110
  4019dc:	br	x17

00000000004019e0 <__cxa_atexit@plt>:
  4019e0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16, #280]
  4019e8:	add	x16, x16, #0x118
  4019ec:	br	x17

00000000004019f0 <fflush@plt>:
  4019f0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #288]
  4019f8:	add	x16, x16, #0x120
  4019fc:	br	x17

0000000000401a00 <pathconf@plt>:
  401a00:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #296]
  401a08:	add	x16, x16, #0x128
  401a0c:	br	x17

0000000000401a10 <kill@plt>:
  401a10:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #304]
  401a18:	add	x16, x16, #0x130
  401a1c:	br	x17

0000000000401a20 <isalpha@plt>:
  401a20:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #312]
  401a28:	add	x16, x16, #0x138
  401a2c:	br	x17

0000000000401a30 <strrchr@plt>:
  401a30:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #320]
  401a38:	add	x16, x16, #0x140
  401a3c:	br	x17

0000000000401a40 <_ZdaPv@plt>:
  401a40:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #328]
  401a48:	add	x16, x16, #0x148
  401a4c:	br	x17

0000000000401a50 <__errno_location@plt>:
  401a50:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #336]
  401a58:	add	x16, x16, #0x150
  401a5c:	br	x17

0000000000401a60 <dup@plt>:
  401a60:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #344]
  401a68:	add	x16, x16, #0x158
  401a6c:	br	x17

0000000000401a70 <fork@plt>:
  401a70:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #352]
  401a78:	add	x16, x16, #0x160
  401a7c:	br	x17

0000000000401a80 <wcwidth@plt>:
  401a80:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #360]
  401a88:	add	x16, x16, #0x168
  401a8c:	br	x17

0000000000401a90 <fopen@plt>:
  401a90:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #368]
  401a98:	add	x16, x16, #0x170
  401a9c:	br	x17

0000000000401aa0 <__cxa_throw_bad_array_new_length@plt>:
  401aa0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #376]
  401aa8:	add	x16, x16, #0x178
  401aac:	br	x17

0000000000401ab0 <close@plt>:
  401ab0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #384]
  401ab8:	add	x16, x16, #0x180
  401abc:	br	x17

0000000000401ac0 <strcmp@plt>:
  401ac0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #392]
  401ac8:	add	x16, x16, #0x188
  401acc:	br	x17

0000000000401ad0 <fgets@plt>:
  401ad0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #400]
  401ad8:	add	x16, x16, #0x190
  401adc:	br	x17

0000000000401ae0 <write@plt>:
  401ae0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #408]
  401ae8:	add	x16, x16, #0x198
  401aec:	br	x17

0000000000401af0 <malloc@plt>:
  401af0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #416]
  401af8:	add	x16, x16, #0x1a0
  401afc:	br	x17

0000000000401b00 <ispunct@plt>:
  401b00:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #424]
  401b08:	add	x16, x16, #0x1a8
  401b0c:	br	x17

0000000000401b10 <iscntrl@plt>:
  401b10:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #432]
  401b18:	add	x16, x16, #0x1b0
  401b1c:	br	x17

0000000000401b20 <abort@plt>:
  401b20:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #440]
  401b28:	add	x16, x16, #0x1b8
  401b2c:	br	x17

0000000000401b30 <getenv@plt>:
  401b30:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #448]
  401b38:	add	x16, x16, #0x1c0
  401b3c:	br	x17

0000000000401b40 <strcasecmp@plt>:
  401b40:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #456]
  401b48:	add	x16, x16, #0x1c8
  401b4c:	br	x17

0000000000401b50 <__gxx_personality_v0@plt>:
  401b50:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #464]
  401b58:	add	x16, x16, #0x1d0
  401b5c:	br	x17

0000000000401b60 <tan@plt>:
  401b60:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #472]
  401b68:	add	x16, x16, #0x1d8
  401b6c:	br	x17

0000000000401b70 <exit@plt>:
  401b70:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #480]
  401b78:	add	x16, x16, #0x1e0
  401b7c:	br	x17

0000000000401b80 <fwrite@plt>:
  401b80:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #488]
  401b88:	add	x16, x16, #0x1e8
  401b8c:	br	x17

0000000000401b90 <_Unwind_Resume@plt>:
  401b90:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #496]
  401b98:	add	x16, x16, #0x1f0
  401b9c:	br	x17

0000000000401ba0 <realpath@plt>:
  401ba0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #504]
  401ba8:	add	x16, x16, #0x1f8
  401bac:	br	x17

0000000000401bb0 <__gmon_start__@plt>:
  401bb0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #512]
  401bb8:	add	x16, x16, #0x200
  401bbc:	br	x17

0000000000401bc0 <setbuf@plt>:
  401bc0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #520]
  401bc8:	add	x16, x16, #0x208
  401bcc:	br	x17

0000000000401bd0 <strcat@plt>:
  401bd0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #528]
  401bd8:	add	x16, x16, #0x210
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #536]
  401be8:	add	x16, x16, #0x218
  401bec:	br	x17

Disassembly of section .text:

0000000000401bf0 <_Znwm@@Base-0xc5b4>:
  401bf0:	mov	x29, #0x0                   	// #0
  401bf4:	mov	x30, #0x0                   	// #0
  401bf8:	mov	x5, x0
  401bfc:	ldr	x1, [sp]
  401c00:	add	x2, sp, #0x8
  401c04:	mov	x6, sp
  401c08:	movz	x0, #0x0, lsl #48
  401c0c:	movk	x0, #0x0, lsl #32
  401c10:	movk	x0, #0x40, lsl #16
  401c14:	movk	x0, #0x1db8
  401c18:	movz	x3, #0x0, lsl #48
  401c1c:	movk	x3, #0x0, lsl #32
  401c20:	movk	x3, #0x41, lsl #16
  401c24:	movk	x3, #0xe38
  401c28:	movz	x4, #0x0, lsl #48
  401c2c:	movk	x4, #0x0, lsl #32
  401c30:	movk	x4, #0x41, lsl #16
  401c34:	movk	x4, #0xeb8
  401c38:	bl	401950 <__libc_start_main@plt>
  401c3c:	bl	401b20 <abort@plt>
  401c40:	adrp	x0, 426000 <_ZdlPvm@@Base+0x17da0>
  401c44:	ldr	x0, [x0, #4064]
  401c48:	cbz	x0, 401c50 <printf@plt+0x70>
  401c4c:	b	401bb0 <__gmon_start__@plt>
  401c50:	ret
  401c54:	stp	x29, x30, [sp, #-32]!
  401c58:	mov	x29, sp
  401c5c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401c60:	add	x0, x0, #0xf10
  401c64:	str	x0, [sp, #24]
  401c68:	ldr	x0, [sp, #24]
  401c6c:	str	x0, [sp, #24]
  401c70:	ldr	x1, [sp, #24]
  401c74:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401c78:	add	x0, x0, #0xf10
  401c7c:	cmp	x1, x0
  401c80:	b.eq	401cbc <printf@plt+0xdc>  // b.none
  401c84:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1da0>
  401c88:	add	x0, x0, #0xed8
  401c8c:	ldr	x0, [x0]
  401c90:	str	x0, [sp, #16]
  401c94:	ldr	x0, [sp, #16]
  401c98:	str	x0, [sp, #16]
  401c9c:	ldr	x0, [sp, #16]
  401ca0:	cmp	x0, #0x0
  401ca4:	b.eq	401cc0 <printf@plt+0xe0>  // b.none
  401ca8:	ldr	x1, [sp, #16]
  401cac:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401cb0:	add	x0, x0, #0xf10
  401cb4:	blr	x1
  401cb8:	b	401cc0 <printf@plt+0xe0>
  401cbc:	nop
  401cc0:	ldp	x29, x30, [sp], #32
  401cc4:	ret
  401cc8:	stp	x29, x30, [sp, #-48]!
  401ccc:	mov	x29, sp
  401cd0:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401cd4:	add	x0, x0, #0xf10
  401cd8:	str	x0, [sp, #40]
  401cdc:	ldr	x0, [sp, #40]
  401ce0:	str	x0, [sp, #40]
  401ce4:	ldr	x1, [sp, #40]
  401ce8:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401cec:	add	x0, x0, #0xf10
  401cf0:	sub	x0, x1, x0
  401cf4:	asr	x0, x0, #3
  401cf8:	lsr	x1, x0, #63
  401cfc:	add	x0, x1, x0
  401d00:	asr	x0, x0, #1
  401d04:	str	x0, [sp, #32]
  401d08:	ldr	x0, [sp, #32]
  401d0c:	cmp	x0, #0x0
  401d10:	b.eq	401d50 <printf@plt+0x170>  // b.none
  401d14:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1da0>
  401d18:	add	x0, x0, #0xee0
  401d1c:	ldr	x0, [x0]
  401d20:	str	x0, [sp, #24]
  401d24:	ldr	x0, [sp, #24]
  401d28:	str	x0, [sp, #24]
  401d2c:	ldr	x0, [sp, #24]
  401d30:	cmp	x0, #0x0
  401d34:	b.eq	401d54 <printf@plt+0x174>  // b.none
  401d38:	ldr	x2, [sp, #24]
  401d3c:	ldr	x1, [sp, #32]
  401d40:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d44:	add	x0, x0, #0xf10
  401d48:	blr	x2
  401d4c:	b	401d54 <printf@plt+0x174>
  401d50:	nop
  401d54:	ldp	x29, x30, [sp], #48
  401d58:	ret
  401d5c:	stp	x29, x30, [sp, #-16]!
  401d60:	mov	x29, sp
  401d64:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d68:	add	x0, x0, #0xf28
  401d6c:	ldrb	w0, [x0]
  401d70:	and	x0, x0, #0xff
  401d74:	cmp	x0, #0x0
  401d78:	b.ne	401d94 <printf@plt+0x1b4>  // b.any
  401d7c:	bl	401c54 <printf@plt+0x74>
  401d80:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401d84:	add	x0, x0, #0xf28
  401d88:	mov	w1, #0x1                   	// #1
  401d8c:	strb	w1, [x0]
  401d90:	b	401d98 <printf@plt+0x1b8>
  401d94:	nop
  401d98:	ldp	x29, x30, [sp], #16
  401d9c:	ret
  401da0:	stp	x29, x30, [sp, #-16]!
  401da4:	mov	x29, sp
  401da8:	bl	401cc8 <printf@plt+0xe8>
  401dac:	nop
  401db0:	ldp	x29, x30, [sp], #16
  401db4:	ret
  401db8:	stp	x29, x30, [sp, #-384]!
  401dbc:	mov	x29, sp
  401dc0:	str	x19, [sp, #16]
  401dc4:	str	w0, [sp, #44]
  401dc8:	str	x1, [sp, #32]
  401dcc:	ldr	x0, [sp, #32]
  401dd0:	ldr	x1, [x0]
  401dd4:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  401dd8:	add	x0, x0, #0x168
  401ddc:	str	x1, [x0]
  401de0:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401de4:	add	x0, x0, #0xf20
  401de8:	ldr	x2, [x0]
  401dec:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  401df0:	add	x1, x0, #0xf8
  401df4:	mov	x0, x2
  401df8:	bl	401bc0 <setbuf@plt>
  401dfc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1da0>
  401e00:	add	x2, x0, #0xfb8
  401e04:	mov	w1, #0x75                  	// #117
  401e08:	mov	w0, #0x1                   	// #1
  401e0c:	bl	404494 <printf@plt+0x28b4>
  401e10:	add	x0, sp, #0xa8
  401e14:	bl	40faa0 <_ZdlPvm@@Base+0x1840>
  401e18:	add	x0, sp, #0x98
  401e1c:	bl	40faa0 <_ZdlPvm@@Base+0x1840>
  401e20:	add	x0, sp, #0x88
  401e24:	bl	40faa0 <_ZdlPvm@@Base+0x1840>
  401e28:	str	wzr, [sp, #380]
  401e2c:	str	wzr, [sp, #376]
  401e30:	str	wzr, [sp, #372]
  401e34:	str	wzr, [sp, #368]
  401e38:	str	wzr, [sp, #364]
  401e3c:	str	wzr, [sp, #360]
  401e40:	str	wzr, [sp, #356]
  401e44:	mov	w0, #0x1                   	// #1
  401e48:	str	w0, [sp, #352]
  401e4c:	str	wzr, [sp, #348]
  401e50:	str	wzr, [sp, #344]
  401e54:	str	wzr, [sp, #340]
  401e58:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1da0>
  401e5c:	add	x0, x0, #0xfd8
  401e60:	bl	401b30 <getenv@plt>
  401e64:	str	x0, [sp, #328]
  401e68:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1da0>
  401e6c:	add	x0, x0, #0xff0
  401e70:	bl	401b30 <getenv@plt>
  401e74:	str	x0, [sp, #288]
  401e78:	ldr	x0, [sp, #328]
  401e7c:	cmp	x0, #0x0
  401e80:	b.ne	401e90 <printf@plt+0x2b0>  // b.any
  401e84:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  401e88:	add	x0, x0, #0x0
  401e8c:	str	x0, [sp, #328]
  401e90:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  401e94:	add	x2, x0, #0x8
  401e98:	ldr	x1, [sp, #328]
  401e9c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  401ea0:	add	x0, x0, #0x90
  401ea4:	bl	4039b8 <printf@plt+0x1dd8>
  401ea8:	mov	x4, #0x0                   	// #0
  401eac:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1da0>
  401eb0:	add	x3, x0, #0xf58
  401eb4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  401eb8:	add	x2, x0, #0x10
  401ebc:	ldr	x1, [sp, #32]
  401ec0:	ldr	w0, [sp, #44]
  401ec4:	bl	40bea4 <printf@plt+0xa2c4>
  401ec8:	str	w0, [sp, #284]
  401ecc:	ldr	w0, [sp, #284]
  401ed0:	cmn	w0, #0x1
  401ed4:	cset	w0, ne  // ne = any
  401ed8:	and	w0, w0, #0xff
  401edc:	cmp	w0, #0x0
  401ee0:	b.eq	402648 <printf@plt+0xa68>  // b.none
  401ee4:	mov	w0, #0x2d                  	// #45
  401ee8:	strb	w0, [sp, #128]
  401eec:	ldr	w0, [sp, #284]
  401ef0:	and	w0, w0, #0xff
  401ef4:	strb	w0, [sp, #129]
  401ef8:	strb	wzr, [sp, #130]
  401efc:	ldr	w0, [sp, #284]
  401f00:	sub	w0, w0, #0x3f
  401f04:	cmp	w0, #0x3b
  401f08:	b.hi	40262c <printf@plt+0xa4c>  // b.pmore
  401f0c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x2da0>
  401f10:	add	x1, x1, #0x424
  401f14:	ldr	w0, [x1, w0, uxtw #2]
  401f18:	adr	x1, 401f24 <printf@plt+0x344>
  401f1c:	add	x0, x1, w0, sxtw #2
  401f20:	br	x0
  401f24:	mov	w0, #0x1                   	// #1
  401f28:	str	w0, [sp, #364]
  401f2c:	b	402644 <printf@plt+0xa64>
  401f30:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  401f34:	add	x2, x0, #0x50
  401f38:	ldr	x1, [sp, #328]
  401f3c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f40:	add	x0, x0, #0xf70
  401f44:	bl	4039b8 <printf@plt+0x1dd8>
  401f48:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  401f4c:	add	x0, x0, #0x198
  401f50:	ldr	x1, [x0]
  401f54:	add	x0, sp, #0x80
  401f58:	mov	x2, x1
  401f5c:	mov	x1, x0
  401f60:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f64:	add	x0, x0, #0xf70
  401f68:	bl	403a74 <printf@plt+0x1e94>
  401f6c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  401f70:	add	x0, x0, #0x198
  401f74:	ldr	x1, [x0]
  401f78:	add	x0, sp, #0x80
  401f7c:	mov	x2, x1
  401f80:	mov	x1, x0
  401f84:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  401f88:	add	x0, x0, #0x90
  401f8c:	bl	403a74 <printf@plt+0x1e94>
  401f90:	add	x1, sp, #0x80
  401f94:	add	x0, sp, #0xa8
  401f98:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  401f9c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  401fa0:	add	x0, x0, #0x198
  401fa4:	ldr	x1, [x0]
  401fa8:	add	x0, sp, #0xa8
  401fac:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  401fb0:	add	x0, sp, #0xa8
  401fb4:	mov	w1, #0x0                   	// #0
  401fb8:	bl	4045dc <printf@plt+0x29fc>
  401fbc:	b	402644 <printf@plt+0xa64>
  401fc0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  401fc4:	add	x1, x0, #0x58
  401fc8:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fcc:	add	x0, x0, #0xf50
  401fd0:	bl	40391c <printf@plt+0x1d3c>
  401fd4:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  401fd8:	add	x0, x0, #0x198
  401fdc:	ldr	x0, [x0]
  401fe0:	mov	x2, x0
  401fe4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  401fe8:	add	x1, x0, #0x60
  401fec:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401ff0:	add	x0, x0, #0xf50
  401ff4:	bl	403a74 <printf@plt+0x1e94>
  401ff8:	b	402644 <printf@plt+0xa64>
  401ffc:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  402000:	add	x0, x0, #0x198
  402004:	ldr	x0, [x0]
  402008:	mov	x2, x0
  40200c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402010:	add	x1, x0, #0x68
  402014:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402018:	add	x0, x0, #0xf50
  40201c:	bl	403a74 <printf@plt+0x1e94>
  402020:	mov	w0, #0x1                   	// #1
  402024:	str	w0, [sp, #380]
  402028:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40202c:	add	x1, x0, #0x58
  402030:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402034:	add	x0, x0, #0xf50
  402038:	bl	40391c <printf@plt+0x1d3c>
  40203c:	b	402644 <printf@plt+0xa64>
  402040:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402044:	add	x2, x0, #0x70
  402048:	ldr	x1, [sp, #328]
  40204c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402050:	add	x0, x0, #0x30
  402054:	bl	4039b8 <printf@plt+0x1dd8>
  402058:	b	402644 <printf@plt+0xa64>
  40205c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402060:	add	x2, x0, #0x78
  402064:	ldr	x1, [sp, #328]
  402068:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40206c:	add	x0, x0, #0xff0
  402070:	bl	4039b8 <printf@plt+0x1dd8>
  402074:	b	402644 <printf@plt+0xa64>
  402078:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40207c:	add	x2, x0, #0x80
  402080:	ldr	x1, [sp, #328]
  402084:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402088:	add	x0, x0, #0xfd0
  40208c:	bl	4039b8 <printf@plt+0x1dd8>
  402090:	mov	w0, #0x1                   	// #1
  402094:	str	w0, [sp, #340]
  402098:	b	402644 <printf@plt+0xa64>
  40209c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4020a0:	add	x2, x0, #0x88
  4020a4:	ldr	x1, [sp, #328]
  4020a8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4020ac:	add	x0, x0, #0x10
  4020b0:	bl	4039b8 <printf@plt+0x1dd8>
  4020b4:	b	402644 <printf@plt+0xa64>
  4020b8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4020bc:	add	x2, x0, #0x90
  4020c0:	ldr	x1, [sp, #328]
  4020c4:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4020c8:	add	x0, x0, #0x50
  4020cc:	bl	4039b8 <printf@plt+0x1dd8>
  4020d0:	b	402644 <printf@plt+0xa64>
  4020d4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4020d8:	add	x2, x0, #0x98
  4020dc:	ldr	x1, [sp, #328]
  4020e0:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4020e4:	add	x0, x0, #0xfb0
  4020e8:	bl	4039b8 <printf@plt+0x1dd8>
  4020ec:	mov	w0, #0x1                   	// #1
  4020f0:	str	w0, [sp, #340]
  4020f4:	b	402644 <printf@plt+0xa64>
  4020f8:	mov	w0, #0x1                   	// #1
  4020fc:	str	w0, [sp, #344]
  402100:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402104:	add	x2, x0, #0xa0
  402108:	ldr	x1, [sp, #328]
  40210c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402110:	add	x0, x0, #0x70
  402114:	bl	4039b8 <printf@plt+0x1dd8>
  402118:	b	402644 <printf@plt+0xa64>
  40211c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402120:	add	x2, x0, #0x50
  402124:	ldr	x1, [sp, #328]
  402128:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40212c:	add	x0, x0, #0xf70
  402130:	bl	4039b8 <printf@plt+0x1dd8>
  402134:	b	402644 <printf@plt+0xa64>
  402138:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40213c:	add	x2, x0, #0xa8
  402140:	ldr	x1, [sp, #328]
  402144:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402148:	add	x0, x0, #0xf90
  40214c:	bl	4039b8 <printf@plt+0x1dd8>
  402150:	b	402644 <printf@plt+0xa64>
  402154:	add	x0, sp, #0x80
  402158:	mov	x2, #0x0                   	// #0
  40215c:	mov	x1, x0
  402160:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402164:	add	x0, x0, #0x90
  402168:	bl	403a74 <printf@plt+0x1e94>
  40216c:	ldr	w0, [sp, #368]
  402170:	add	w0, w0, #0x1
  402174:	str	w0, [sp, #368]
  402178:	b	402644 <printf@plt+0xa64>
  40217c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402180:	add	x0, x0, #0xf30
  402184:	ldr	w0, [x0]
  402188:	add	w1, w0, #0x1
  40218c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402190:	add	x0, x0, #0xf30
  402194:	str	w1, [x0]
  402198:	b	402644 <printf@plt+0xa64>
  40219c:	ldr	w0, [sp, #372]
  4021a0:	add	w0, w0, #0x1
  4021a4:	str	w0, [sp, #372]
  4021a8:	b	402644 <printf@plt+0xa64>
  4021ac:	mov	w0, #0x1                   	// #1
  4021b0:	str	w0, [sp, #376]
  4021b4:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4021b8:	add	x0, x0, #0xf08
  4021bc:	ldr	x0, [x0]
  4021c0:	mov	x1, x0
  4021c4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4021c8:	add	x0, x0, #0xb0
  4021cc:	bl	401be0 <printf@plt>
  4021d0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4021d4:	add	x0, x0, #0xc8
  4021d8:	bl	4017e0 <puts@plt>
  4021dc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4021e0:	add	x0, x0, #0x1e0
  4021e4:	bl	4017e0 <puts@plt>
  4021e8:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4021ec:	add	x0, x0, #0xf18
  4021f0:	ldr	x0, [x0]
  4021f4:	bl	4019f0 <fflush@plt>
  4021f8:	add	x0, sp, #0x80
  4021fc:	mov	x2, #0x0                   	// #0
  402200:	mov	x1, x0
  402204:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402208:	add	x0, x0, #0xb0
  40220c:	bl	403a74 <printf@plt+0x1e94>
  402210:	add	x0, sp, #0x80
  402214:	mov	x2, #0x0                   	// #0
  402218:	mov	x1, x0
  40221c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402220:	add	x0, x0, #0xf70
  402224:	bl	403a74 <printf@plt+0x1e94>
  402228:	add	x0, sp, #0x80
  40222c:	mov	x2, #0x0                   	// #0
  402230:	mov	x1, x0
  402234:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402238:	add	x0, x0, #0xf90
  40223c:	bl	403a74 <printf@plt+0x1e94>
  402240:	add	x0, sp, #0x80
  402244:	mov	x2, #0x0                   	// #0
  402248:	mov	x1, x0
  40224c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402250:	add	x0, x0, #0x10
  402254:	bl	403a74 <printf@plt+0x1e94>
  402258:	add	x0, sp, #0x80
  40225c:	mov	x2, #0x0                   	// #0
  402260:	mov	x1, x0
  402264:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402268:	add	x0, x0, #0xfb0
  40226c:	bl	403a74 <printf@plt+0x1e94>
  402270:	add	x0, sp, #0x80
  402274:	mov	x2, #0x0                   	// #0
  402278:	mov	x1, x0
  40227c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402280:	add	x0, x0, #0x30
  402284:	bl	403a74 <printf@plt+0x1e94>
  402288:	add	x0, sp, #0x80
  40228c:	mov	x2, #0x0                   	// #0
  402290:	mov	x1, x0
  402294:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402298:	add	x0, x0, #0x50
  40229c:	bl	403a74 <printf@plt+0x1e94>
  4022a0:	add	x0, sp, #0x80
  4022a4:	mov	x2, #0x0                   	// #0
  4022a8:	mov	x1, x0
  4022ac:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4022b0:	add	x0, x0, #0x70
  4022b4:	bl	403a74 <printf@plt+0x1e94>
  4022b8:	add	x0, sp, #0x80
  4022bc:	mov	x2, #0x0                   	// #0
  4022c0:	mov	x1, x0
  4022c4:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4022c8:	add	x0, x0, #0x90
  4022cc:	bl	403a74 <printf@plt+0x1e94>
  4022d0:	b	402644 <printf@plt+0xa64>
  4022d4:	add	x0, sp, #0x80
  4022d8:	mov	x2, #0x0                   	// #0
  4022dc:	mov	x1, x0
  4022e0:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4022e4:	add	x0, x0, #0x70
  4022e8:	bl	403a74 <printf@plt+0x1e94>
  4022ec:	b	402644 <printf@plt+0xa64>
  4022f0:	bl	40420c <printf@plt+0x262c>
  4022f4:	b	402644 <printf@plt+0xa64>
  4022f8:	add	x0, sp, #0x80
  4022fc:	mov	x2, #0x0                   	// #0
  402300:	mov	x1, x0
  402304:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402308:	add	x0, x0, #0x90
  40230c:	bl	403a74 <printf@plt+0x1e94>
  402310:	b	402644 <printf@plt+0xa64>
  402314:	add	x0, sp, #0x80
  402318:	mov	x2, #0x0                   	// #0
  40231c:	mov	x1, x0
  402320:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402324:	add	x0, x0, #0x90
  402328:	bl	403a74 <printf@plt+0x1e94>
  40232c:	b	402644 <printf@plt+0xa64>
  402330:	mov	w0, #0x1                   	// #1
  402334:	str	w0, [sp, #352]
  402338:	b	402644 <printf@plt+0xa64>
  40233c:	str	wzr, [sp, #352]
  402340:	b	402644 <printf@plt+0xa64>
  402344:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  402348:	add	x0, x0, #0x198
  40234c:	ldr	x2, [x0]
  402350:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402354:	add	x1, x0, #0x1f8
  402358:	mov	x0, x2
  40235c:	bl	401ac0 <strcmp@plt>
  402360:	cmp	w0, #0x0
  402364:	b.ne	4023d8 <printf@plt+0x7f8>  // b.any
  402368:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40236c:	add	x2, x0, #0x50
  402370:	ldr	x1, [sp, #328]
  402374:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402378:	add	x0, x0, #0xf70
  40237c:	bl	4039b8 <printf@plt+0x1dd8>
  402380:	add	x2, sp, #0xa8
  402384:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402388:	add	x1, x0, #0x200
  40238c:	mov	x0, x2
  402390:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  402394:	add	x0, sp, #0xa8
  402398:	mov	w1, #0x0                   	// #0
  40239c:	bl	4045dc <printf@plt+0x29fc>
  4023a0:	add	x0, sp, #0xa8
  4023a4:	mov	w1, #0x78                  	// #120
  4023a8:	bl	4045dc <printf@plt+0x29fc>
  4023ac:	add	x0, sp, #0xa8
  4023b0:	mov	w1, #0x0                   	// #0
  4023b4:	bl	4045dc <printf@plt+0x29fc>
  4023b8:	mov	w0, #0x1                   	// #1
  4023bc:	str	w0, [sp, #348]
  4023c0:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  4023c4:	add	x0, x0, #0x238
  4023c8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x2da0>
  4023cc:	add	x1, x1, #0x208
  4023d0:	str	x1, [x0]
  4023d4:	b	402644 <printf@plt+0xa64>
  4023d8:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  4023dc:	add	x0, x0, #0x198
  4023e0:	ldr	x2, [x0]
  4023e4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4023e8:	add	x1, x0, #0x208
  4023ec:	mov	x0, x2
  4023f0:	bl	401ac0 <strcmp@plt>
  4023f4:	cmp	w0, #0x0
  4023f8:	b.ne	402414 <printf@plt+0x834>  // b.any
  4023fc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402400:	add	x2, x0, #0x50
  402404:	ldr	x1, [sp, #328]
  402408:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40240c:	add	x0, x0, #0xf70
  402410:	bl	4039b8 <printf@plt+0x1dd8>
  402414:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  402418:	add	x0, x0, #0x198
  40241c:	ldr	x2, [x0]
  402420:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402424:	add	x1, x0, #0x210
  402428:	mov	x0, x2
  40242c:	bl	401ac0 <strcmp@plt>
  402430:	cmp	w0, #0x0
  402434:	b.ne	402480 <printf@plt+0x8a0>  // b.any
  402438:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40243c:	add	x3, x0, #0xc28
  402440:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  402444:	add	x2, x0, #0xc28
  402448:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40244c:	add	x1, x0, #0xc28
  402450:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402454:	add	x0, x0, #0x218
  402458:	bl	405a90 <printf@plt+0x3eb0>
  40245c:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402460:	add	x0, x0, #0x238
  402464:	adrp	x1, 411000 <_ZdlPvm@@Base+0x2da0>
  402468:	add	x1, x1, #0x248
  40246c:	str	x1, [x0]
  402470:	ldr	w0, [sp, #360]
  402474:	add	w0, w0, #0x1
  402478:	str	w0, [sp, #360]
  40247c:	b	402644 <printf@plt+0xa64>
  402480:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  402484:	add	x0, x0, #0x198
  402488:	ldr	x1, [x0]
  40248c:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402490:	add	x0, x0, #0x238
  402494:	str	x1, [x0]
  402498:	b	402644 <printf@plt+0xa64>
  40249c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  4024a0:	add	x0, x0, #0x198
  4024a4:	ldr	x0, [x0]
  4024a8:	bl	40a5f4 <printf@plt+0x8a14>
  4024ac:	add	x0, sp, #0x88
  4024b0:	bl	404538 <printf@plt+0x2958>
  4024b4:	cmp	w0, #0x0
  4024b8:	cset	w0, gt
  4024bc:	and	w0, w0, #0xff
  4024c0:	cmp	w0, #0x0
  4024c4:	b.eq	4024ec <printf@plt+0x90c>  // b.none
  4024c8:	add	x0, sp, #0x88
  4024cc:	mov	w1, #0x3a                  	// #58
  4024d0:	bl	4045dc <printf@plt+0x29fc>
  4024d4:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  4024d8:	add	x0, x0, #0x198
  4024dc:	ldr	x1, [x0]
  4024e0:	add	x0, sp, #0x88
  4024e4:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  4024e8:	b	402644 <printf@plt+0xa64>
  4024ec:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  4024f0:	add	x0, x0, #0x198
  4024f4:	ldr	x1, [x0]
  4024f8:	add	x0, sp, #0x88
  4024fc:	bl	40fdcc <_ZdlPvm@@Base+0x1b6c>
  402500:	b	402644 <printf@plt+0xa64>
  402504:	mov	w0, #0x1                   	// #1
  402508:	str	w0, [sp, #356]
  40250c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  402510:	add	x0, x0, #0x198
  402514:	ldr	x1, [x0]
  402518:	add	x0, sp, #0x80
  40251c:	mov	x2, x1
  402520:	mov	x1, x0
  402524:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402528:	add	x0, x0, #0x90
  40252c:	bl	403a74 <printf@plt+0x1e94>
  402530:	b	402644 <printf@plt+0xa64>
  402534:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  402538:	add	x0, x0, #0x198
  40253c:	ldr	x1, [x0]
  402540:	add	x0, sp, #0x80
  402544:	mov	x2, x1
  402548:	mov	x1, x0
  40254c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402550:	add	x0, x0, #0x70
  402554:	bl	403a74 <printf@plt+0x1e94>
  402558:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40255c:	add	x0, x0, #0x198
  402560:	ldr	x1, [x0]
  402564:	add	x0, sp, #0x80
  402568:	mov	x2, x1
  40256c:	mov	x1, x0
  402570:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402574:	add	x0, x0, #0xfb0
  402578:	bl	403a74 <printf@plt+0x1e94>
  40257c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  402580:	add	x0, x0, #0x198
  402584:	ldr	x1, [x0]
  402588:	add	x0, sp, #0x80
  40258c:	mov	x2, x1
  402590:	mov	x1, x0
  402594:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402598:	add	x0, x0, #0x50
  40259c:	bl	403a74 <printf@plt+0x1e94>
  4025a0:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  4025a4:	add	x0, x0, #0x198
  4025a8:	ldr	x1, [x0]
  4025ac:	add	x0, sp, #0x80
  4025b0:	mov	x2, x1
  4025b4:	mov	x1, x0
  4025b8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4025bc:	add	x0, x0, #0x90
  4025c0:	bl	403a74 <printf@plt+0x1e94>
  4025c4:	b	402644 <printf@plt+0xa64>
  4025c8:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  4025cc:	add	x0, x0, #0x198
  4025d0:	ldr	x1, [x0]
  4025d4:	add	x0, sp, #0xa8
  4025d8:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  4025dc:	add	x0, sp, #0xa8
  4025e0:	mov	w1, #0x0                   	// #0
  4025e4:	bl	4045dc <printf@plt+0x29fc>
  4025e8:	b	402644 <printf@plt+0xa64>
  4025ec:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  4025f0:	add	x0, x0, #0x198
  4025f4:	ldr	x0, [x0]
  4025f8:	add	x1, sp, #0x98
  4025fc:	bl	403f7c <printf@plt+0x239c>
  402600:	b	402644 <printf@plt+0xa64>
  402604:	ldr	w0, [sp, #360]
  402608:	add	w0, w0, #0x1
  40260c:	str	w0, [sp, #360]
  402610:	b	402644 <printf@plt+0xa64>
  402614:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402618:	add	x0, x0, #0xf20
  40261c:	ldr	x0, [x0]
  402620:	bl	404250 <printf@plt+0x2670>
  402624:	mov	w0, #0x1                   	// #1
  402628:	bl	401b70 <exit@plt>
  40262c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1da0>
  402630:	add	x2, x0, #0xfb8
  402634:	mov	w1, #0x147                 	// #327
  402638:	mov	w0, #0x0                   	// #0
  40263c:	bl	404494 <printf@plt+0x28b4>
  402640:	nop
  402644:	b	401ea8 <printf@plt+0x2c8>
  402648:	ldr	w0, [sp, #340]
  40264c:	cmp	w0, #0x0
  402650:	b.eq	40266c <printf@plt+0xa8c>  // b.none
  402654:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402658:	add	x2, x0, #0x88
  40265c:	ldr	x1, [sp, #328]
  402660:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402664:	add	x0, x0, #0x10
  402668:	bl	4039b8 <printf@plt+0x1dd8>
  40266c:	ldr	x0, [sp, #288]
  402670:	cmp	x0, #0x0
  402674:	b.eq	4026c0 <printf@plt+0xae0>  // b.none
  402678:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40267c:	add	x1, x0, #0x58
  402680:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402684:	add	x0, x0, #0xf50
  402688:	bl	40391c <printf@plt+0x1d3c>
  40268c:	ldr	w0, [sp, #380]
  402690:	cmp	w0, #0x0
  402694:	b.ne	4026c0 <printf@plt+0xae0>  // b.any
  402698:	ldr	x0, [sp, #288]
  40269c:	ldrb	w0, [x0]
  4026a0:	cmp	w0, #0x0
  4026a4:	b.eq	4026c0 <printf@plt+0xae0>  // b.none
  4026a8:	ldr	x2, [sp, #288]
  4026ac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4026b0:	add	x1, x0, #0x68
  4026b4:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4026b8:	add	x0, x0, #0xf50
  4026bc:	bl	403a74 <printf@plt+0x1e94>
  4026c0:	ldr	w0, [sp, #352]
  4026c4:	cmp	w0, #0x0
  4026c8:	b.ne	4026f8 <printf@plt+0xb18>  // b.any
  4026cc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4026d0:	add	x1, x0, #0x250
  4026d4:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4026d8:	add	x0, x0, #0x90
  4026dc:	bl	403ad0 <printf@plt+0x1ef0>
  4026e0:	mov	x2, #0x0                   	// #0
  4026e4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4026e8:	add	x1, x0, #0x250
  4026ec:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4026f0:	add	x0, x0, #0x10
  4026f4:	bl	403a74 <printf@plt+0x1e94>
  4026f8:	adrp	x0, 403000 <printf@plt+0x1420>
  4026fc:	add	x0, x0, #0x468
  402700:	bl	40a3d8 <printf@plt+0x87f8>
  402704:	bl	40943c <printf@plt+0x785c>
  402708:	cmp	w0, #0x0
  40270c:	cset	w0, eq  // eq = none
  402710:	and	w0, w0, #0xff
  402714:	cmp	w0, #0x0
  402718:	b.eq	402750 <printf@plt+0xb70>  // b.none
  40271c:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402720:	add	x0, x0, #0x238
  402724:	ldr	x1, [x0]
  402728:	add	x0, sp, #0xb8
  40272c:	bl	4052c4 <printf@plt+0x36e4>
  402730:	add	x1, sp, #0xb8
  402734:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  402738:	add	x3, x0, #0xc28
  40273c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  402740:	add	x2, x0, #0xc28
  402744:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402748:	add	x0, x0, #0x258
  40274c:	bl	405acc <printf@plt+0x3eec>
  402750:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402754:	add	x0, x0, #0xf40
  402758:	ldr	x0, [x0]
  40275c:	cmp	x0, #0x0
  402760:	b.ne	402798 <printf@plt+0xbb8>  // b.any
  402764:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402768:	add	x0, x0, #0x238
  40276c:	ldr	x1, [x0]
  402770:	add	x0, sp, #0xc8
  402774:	bl	4052c4 <printf@plt+0x36e4>
  402778:	add	x1, sp, #0xc8
  40277c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  402780:	add	x3, x0, #0xc28
  402784:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  402788:	add	x2, x0, #0xc28
  40278c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402790:	add	x0, x0, #0x270
  402794:	bl	405acc <printf@plt+0x3eec>
  402798:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40279c:	add	x0, x0, #0xf48
  4027a0:	ldr	x0, [x0]
  4027a4:	cmp	x0, #0x0
  4027a8:	b.eq	402864 <printf@plt+0xc84>  // b.none
  4027ac:	ldr	w0, [sp, #368]
  4027b0:	cmp	w0, #0x0
  4027b4:	b.ne	402864 <printf@plt+0xc84>  // b.any
  4027b8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4027bc:	add	x0, x0, #0x90
  4027c0:	bl	403a38 <printf@plt+0x1e58>
  4027c4:	mov	x1, x0
  4027c8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4027cc:	add	x0, x0, #0x90
  4027d0:	bl	403ad0 <printf@plt+0x1ef0>
  4027d4:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4027d8:	add	x0, x0, #0xf48
  4027dc:	ldr	x0, [x0]
  4027e0:	mov	x1, x0
  4027e4:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4027e8:	add	x0, x0, #0x90
  4027ec:	bl	40391c <printf@plt+0x1d3c>
  4027f0:	add	x1, sp, #0xa8
  4027f4:	add	x0, sp, #0xd8
  4027f8:	bl	40fc70 <_ZdlPvm@@Base+0x1a10>
  4027fc:	add	x0, sp, #0xd8
  402800:	mov	x1, x0
  402804:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402808:	add	x0, x0, #0x90
  40280c:	bl	403b48 <printf@plt+0x1f68>
  402810:	add	x0, sp, #0xd8
  402814:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  402818:	ldr	w0, [sp, #344]
  40281c:	cmp	w0, #0x0
  402820:	b.eq	402844 <printf@plt+0xc64>  // b.none
  402824:	ldr	w0, [sp, #348]
  402828:	cmp	w0, #0x0
  40282c:	b.eq	402844 <printf@plt+0xc64>  // b.none
  402830:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402834:	add	x1, x0, #0x68
  402838:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  40283c:	add	x0, x0, #0x90
  402840:	bl	403ad0 <printf@plt+0x1ef0>
  402844:	ldr	w0, [sp, #376]
  402848:	cmp	w0, #0x0
  40284c:	b.eq	402864 <printf@plt+0xc84>  // b.none
  402850:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402854:	add	x1, x0, #0x2a8
  402858:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  40285c:	add	x0, x0, #0x90
  402860:	bl	403ad0 <printf@plt+0x1ef0>
  402864:	str	xzr, [sp, #320]
  402868:	ldr	w0, [sp, #360]
  40286c:	cmp	w0, #0x0
  402870:	b.eq	4028b4 <printf@plt+0xcd4>  // b.none
  402874:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402878:	add	x0, x0, #0xf40
  40287c:	ldr	x0, [x0]
  402880:	str	x0, [sp, #320]
  402884:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402888:	add	x0, x0, #0xf40
  40288c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x2da0>
  402890:	add	x1, x1, #0x2b0
  402894:	str	x1, [x0]
  402898:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40289c:	add	x2, x0, #0x2c0
  4028a0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4028a4:	add	x1, x0, #0x2c8
  4028a8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4028ac:	add	x0, x0, #0x90
  4028b0:	bl	403a74 <printf@plt+0x1e94>
  4028b4:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4028b8:	add	x0, x0, #0xf40
  4028bc:	ldr	x0, [x0]
  4028c0:	cmp	x0, #0x0
  4028c4:	b.eq	4028e4 <printf@plt+0xd04>  // b.none
  4028c8:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4028cc:	add	x0, x0, #0xf40
  4028d0:	ldr	x0, [x0]
  4028d4:	mov	x1, x0
  4028d8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4028dc:	add	x0, x0, #0xb0
  4028e0:	bl	40391c <printf@plt+0x1d3c>
  4028e4:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4028e8:	add	x0, x0, #0xf40
  4028ec:	ldr	x0, [x0]
  4028f0:	cmp	x0, #0x0
  4028f4:	b.eq	40292c <printf@plt+0xd4c>  // b.none
  4028f8:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4028fc:	add	x0, x0, #0xf40
  402900:	ldr	x0, [x0]
  402904:	bl	403398 <printf@plt+0x17b8>
  402908:	mov	x2, x0
  40290c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402910:	add	x1, x0, #0x2b0
  402914:	mov	x0, x2
  402918:	bl	401ac0 <strcmp@plt>
  40291c:	cmp	w0, #0x0
  402920:	b.ne	40292c <printf@plt+0xd4c>  // b.any
  402924:	mov	w0, #0x1                   	// #1
  402928:	b	402930 <printf@plt+0xd50>
  40292c:	mov	w0, #0x0                   	// #0
  402930:	str	w0, [sp, #280]
  402934:	ldr	w0, [sp, #280]
  402938:	cmp	w0, #0x0
  40293c:	b.eq	402abc <printf@plt+0xedc>  // b.none
  402940:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402944:	add	x0, x0, #0x2ec
  402948:	ldr	w0, [x0]
  40294c:	ldr	w1, [sp, #44]
  402950:	sub	w0, w1, w0
  402954:	cmp	w0, #0x1
  402958:	b.ne	402abc <printf@plt+0xedc>  // b.any
  40295c:	mov	x2, #0x0                   	// #0
  402960:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402964:	add	x1, x0, #0x2d0
  402968:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  40296c:	add	x0, x0, #0xb0
  402970:	bl	403a74 <printf@plt+0x1e94>
  402974:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402978:	add	x0, x0, #0x2ec
  40297c:	ldr	w0, [x0]
  402980:	sxtw	x0, w0
  402984:	lsl	x0, x0, #3
  402988:	ldr	x1, [sp, #32]
  40298c:	add	x0, x1, x0
  402990:	ldr	x0, [x0]
  402994:	mov	x2, #0x0                   	// #0
  402998:	mov	x1, x0
  40299c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4029a0:	add	x0, x0, #0xb0
  4029a4:	bl	403a74 <printf@plt+0x1e94>
  4029a8:	mov	x2, #0x0                   	// #0
  4029ac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4029b0:	add	x1, x0, #0x2d8
  4029b4:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4029b8:	add	x0, x0, #0xb0
  4029bc:	bl	403a74 <printf@plt+0x1e94>
  4029c0:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  4029c4:	add	x0, x0, #0x2ec
  4029c8:	ldr	w0, [x0]
  4029cc:	sxtw	x0, w0
  4029d0:	lsl	x0, x0, #3
  4029d4:	ldr	x1, [sp, #32]
  4029d8:	add	x0, x1, x0
  4029dc:	ldr	x0, [x0]
  4029e0:	mov	x2, x0
  4029e4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4029e8:	add	x1, x0, #0x2e0
  4029ec:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4029f0:	add	x0, x0, #0xb0
  4029f4:	bl	403a74 <printf@plt+0x1e94>
  4029f8:	add	x2, sp, #0x70
  4029fc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402a00:	add	x1, x0, #0x2f0
  402a04:	mov	x0, x2
  402a08:	bl	40fb64 <_ZdlPvm@@Base+0x1904>
  402a0c:	ldr	x0, [sp, #32]
  402a10:	ldr	x0, [x0]
  402a14:	add	x1, sp, #0x70
  402a18:	bl	403f7c <printf@plt+0x239c>
  402a1c:	add	x0, sp, #0x70
  402a20:	mov	x1, x0
  402a24:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402a28:	add	x0, x0, #0x2f8
  402a2c:	bl	403f7c <printf@plt+0x239c>
  402a30:	mov	w0, #0x1                   	// #1
  402a34:	str	w0, [sp, #316]
  402a38:	ldr	w1, [sp, #316]
  402a3c:	ldr	w0, [sp, #44]
  402a40:	cmp	w1, w0
  402a44:	b.ge	402a74 <printf@plt+0xe94>  // b.tcont
  402a48:	ldrsw	x0, [sp, #316]
  402a4c:	lsl	x0, x0, #3
  402a50:	ldr	x1, [sp, #32]
  402a54:	add	x0, x1, x0
  402a58:	ldr	x0, [x0]
  402a5c:	add	x1, sp, #0x70
  402a60:	bl	403f7c <printf@plt+0x239c>
  402a64:	ldr	w0, [sp, #316]
  402a68:	add	w0, w0, #0x1
  402a6c:	str	w0, [sp, #316]
  402a70:	b	402a38 <printf@plt+0xe58>
  402a74:	add	x0, sp, #0x70
  402a78:	mov	w1, #0x0                   	// #0
  402a7c:	bl	4045dc <printf@plt+0x29fc>
  402a80:	mov	x2, #0x0                   	// #0
  402a84:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402a88:	add	x1, x0, #0x300
  402a8c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402a90:	add	x0, x0, #0xb0
  402a94:	bl	403a74 <printf@plt+0x1e94>
  402a98:	add	x0, sp, #0x70
  402a9c:	bl	404550 <printf@plt+0x2970>
  402aa0:	mov	x2, #0x0                   	// #0
  402aa4:	mov	x1, x0
  402aa8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402aac:	add	x0, x0, #0xb0
  402ab0:	bl	403a74 <printf@plt+0x1e94>
  402ab4:	add	x0, sp, #0x70
  402ab8:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  402abc:	ldr	w0, [sp, #280]
  402ac0:	cmp	w0, #0x0
  402ac4:	b.eq	402b70 <printf@plt+0xf90>  // b.none
  402ac8:	ldr	w0, [sp, #360]
  402acc:	cmp	w0, #0x0
  402ad0:	b.eq	402b70 <printf@plt+0xf90>  // b.none
  402ad4:	add	x0, sp, #0x60
  402ad8:	ldr	x1, [sp, #320]
  402adc:	bl	40fb64 <_ZdlPvm@@Base+0x1904>
  402ae0:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ae4:	add	x0, x0, #0xf38
  402ae8:	ldr	x0, [x0]
  402aec:	cmp	x0, #0x0
  402af0:	b.eq	402b28 <printf@plt+0xf48>  // b.none
  402af4:	add	x2, sp, #0x60
  402af8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402afc:	add	x1, x0, #0x310
  402b00:	mov	x0, x2
  402b04:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  402b08:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402b0c:	add	x0, x0, #0xf38
  402b10:	ldr	x1, [x0]
  402b14:	add	x0, sp, #0x60
  402b18:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  402b1c:	add	x1, sp, #0x98
  402b20:	add	x0, sp, #0x60
  402b24:	bl	4100c0 <_ZdlPvm@@Base+0x1e60>
  402b28:	add	x0, sp, #0x60
  402b2c:	mov	w1, #0x0                   	// #0
  402b30:	bl	4045dc <printf@plt+0x29fc>
  402b34:	mov	x2, #0x0                   	// #0
  402b38:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402b3c:	add	x1, x0, #0x318
  402b40:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402b44:	add	x0, x0, #0xb0
  402b48:	bl	403a74 <printf@plt+0x1e94>
  402b4c:	add	x0, sp, #0x60
  402b50:	bl	404550 <printf@plt+0x2970>
  402b54:	mov	x2, #0x0                   	// #0
  402b58:	mov	x1, x0
  402b5c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402b60:	add	x0, x0, #0xb0
  402b64:	bl	403a74 <printf@plt+0x1e94>
  402b68:	add	x0, sp, #0x60
  402b6c:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  402b70:	add	x0, sp, #0xa8
  402b74:	bl	404550 <printf@plt+0x2970>
  402b78:	str	x0, [sp, #304]
  402b7c:	add	x0, sp, #0xa8
  402b80:	bl	404538 <printf@plt+0x2958>
  402b84:	sxtw	x0, w0
  402b88:	ldr	x1, [sp, #304]
  402b8c:	add	x0, x1, x0
  402b90:	str	x0, [sp, #272]
  402b94:	ldr	x1, [sp, #304]
  402b98:	ldr	x0, [sp, #272]
  402b9c:	cmp	x1, x0
  402ba0:	b.cs	402bd0 <printf@plt+0xff0>  // b.hs, b.nlast
  402ba4:	mov	x2, #0x0                   	// #0
  402ba8:	ldr	x1, [sp, #304]
  402bac:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402bb0:	add	x0, x0, #0xb0
  402bb4:	bl	403a74 <printf@plt+0x1e94>
  402bb8:	mov	w1, #0x0                   	// #0
  402bbc:	ldr	x0, [sp, #304]
  402bc0:	bl	4018b0 <strchr@plt>
  402bc4:	add	x0, x0, #0x1
  402bc8:	str	x0, [sp, #304]
  402bcc:	b	402b94 <printf@plt+0xfb4>
  402bd0:	ldr	w0, [sp, #280]
  402bd4:	cmp	w0, #0x0
  402bd8:	b.eq	402bf4 <printf@plt+0x1014>  // b.none
  402bdc:	mov	x2, #0x0                   	// #0
  402be0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402be4:	add	x1, x0, #0x328
  402be8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402bec:	add	x0, x0, #0xb0
  402bf0:	bl	403a74 <printf@plt+0x1e94>
  402bf4:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402bf8:	add	x0, x0, #0xf30
  402bfc:	ldr	w0, [x0]
  402c00:	cmp	w0, #0x0
  402c04:	b.eq	402cb8 <printf@plt+0x10d8>  // b.none
  402c08:	ldr	w0, [sp, #376]
  402c0c:	cmp	w0, #0x0
  402c10:	b.ne	402cb8 <printf@plt+0x10d8>  // b.any
  402c14:	ldr	w0, [sp, #360]
  402c18:	cmp	w0, #0x0
  402c1c:	b.ne	402cb8 <printf@plt+0x10d8>  // b.any
  402c20:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c24:	add	x0, x0, #0xf38
  402c28:	ldr	x0, [x0]
  402c2c:	cmp	x0, #0x0
  402c30:	b.eq	402cb8 <printf@plt+0x10d8>  // b.none
  402c34:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402c38:	add	x1, x0, #0x330
  402c3c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402c40:	add	x0, x0, #0xd0
  402c44:	bl	40391c <printf@plt+0x1d3c>
  402c48:	mov	x2, #0x0                   	// #0
  402c4c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402c50:	add	x1, x0, #0x338
  402c54:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402c58:	add	x0, x0, #0xd0
  402c5c:	bl	403a74 <printf@plt+0x1e94>
  402c60:	add	x0, sp, #0x98
  402c64:	mov	w1, #0x0                   	// #0
  402c68:	bl	4045dc <printf@plt+0x29fc>
  402c6c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402c70:	add	x0, x0, #0xf38
  402c74:	ldr	x0, [x0]
  402c78:	add	x1, sp, #0x98
  402c7c:	add	x2, sp, #0xe8
  402c80:	mov	x8, x2
  402c84:	bl	404568 <printf@plt+0x2988>
  402c88:	add	x1, sp, #0xe8
  402c8c:	add	x0, sp, #0x98
  402c90:	bl	40fd30 <_ZdlPvm@@Base+0x1ad0>
  402c94:	add	x0, sp, #0xe8
  402c98:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  402c9c:	add	x0, sp, #0x98
  402ca0:	bl	404550 <printf@plt+0x2970>
  402ca4:	mov	x2, #0x0                   	// #0
  402ca8:	mov	x1, x0
  402cac:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402cb0:	add	x0, x0, #0xd0
  402cb4:	bl	403a74 <printf@plt+0x1e94>
  402cb8:	ldr	w0, [sp, #368]
  402cbc:	cmp	w0, #0x0
  402cc0:	b.eq	402ce4 <printf@plt+0x1104>  // b.none
  402cc4:	mov	x1, #0x0                   	// #0
  402cc8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402ccc:	add	x0, x0, #0xb0
  402cd0:	bl	40391c <printf@plt+0x1d3c>
  402cd4:	mov	x1, #0x0                   	// #0
  402cd8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402cdc:	add	x0, x0, #0xd0
  402ce0:	bl	40391c <printf@plt+0x1d3c>
  402ce4:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402ce8:	add	x0, x0, #0x238
  402cec:	ldr	x0, [x0]
  402cf0:	mov	x2, x0
  402cf4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402cf8:	add	x1, x0, #0x340
  402cfc:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402d00:	add	x0, x0, #0x90
  402d04:	bl	403a74 <printf@plt+0x1e94>
  402d08:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402d0c:	add	x0, x0, #0x238
  402d10:	ldr	x2, [x0]
  402d14:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402d18:	add	x1, x0, #0x208
  402d1c:	mov	x0, x2
  402d20:	bl	401ac0 <strcmp@plt>
  402d24:	cmp	w0, #0x0
  402d28:	b.ne	402df8 <printf@plt+0x1218>  // b.any
  402d2c:	ldr	w0, [sp, #348]
  402d30:	cmp	w0, #0x0
  402d34:	b.eq	402dac <printf@plt+0x11cc>  // b.none
  402d38:	ldr	w0, [sp, #356]
  402d3c:	cmp	w0, #0x0
  402d40:	b.eq	402d68 <printf@plt+0x1188>  // b.none
  402d44:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  402d48:	add	x3, x0, #0xc28
  402d4c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  402d50:	add	x2, x0, #0xc28
  402d54:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  402d58:	add	x1, x0, #0xc28
  402d5c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402d60:	add	x0, x0, #0x348
  402d64:	bl	405acc <printf@plt+0x3eec>
  402d68:	ldr	w0, [sp, #368]
  402d6c:	cmp	w0, #0x0
  402d70:	b.eq	402d90 <printf@plt+0x11b0>  // b.none
  402d74:	mov	x2, #0x0                   	// #0
  402d78:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402d7c:	add	x1, x0, #0x378
  402d80:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402d84:	add	x0, x0, #0x70
  402d88:	bl	403a74 <printf@plt+0x1e94>
  402d8c:	b	402e1c <printf@plt+0x123c>
  402d90:	ldr	w0, [sp, #344]
  402d94:	cmp	w0, #0x0
  402d98:	b.eq	402e1c <printf@plt+0x123c>  // b.none
  402d9c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402da0:	add	x0, x0, #0x70
  402da4:	bl	403958 <printf@plt+0x1d78>
  402da8:	b	402e1c <printf@plt+0x123c>
  402dac:	ldr	w0, [sp, #356]
  402db0:	cmp	w0, #0x0
  402db4:	b.eq	402ddc <printf@plt+0x11fc>  // b.none
  402db8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  402dbc:	add	x3, x0, #0xc28
  402dc0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  402dc4:	add	x2, x0, #0xc28
  402dc8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  402dcc:	add	x1, x0, #0xc28
  402dd0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402dd4:	add	x0, x0, #0x388
  402dd8:	bl	405acc <printf@plt+0x3eec>
  402ddc:	mov	x2, #0x0                   	// #0
  402de0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402de4:	add	x1, x0, #0x3b8
  402de8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402dec:	add	x0, x0, #0x70
  402df0:	bl	403a74 <printf@plt+0x1e94>
  402df4:	b	402e1c <printf@plt+0x123c>
  402df8:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402dfc:	add	x0, x0, #0x238
  402e00:	ldr	x0, [x0]
  402e04:	mov	x2, x0
  402e08:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402e0c:	add	x1, x0, #0x340
  402e10:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402e14:	add	x0, x0, #0x70
  402e18:	bl	403a74 <printf@plt+0x1e94>
  402e1c:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402e20:	add	x0, x0, #0x238
  402e24:	ldr	x0, [x0]
  402e28:	mov	x2, x0
  402e2c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402e30:	add	x1, x0, #0x340
  402e34:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  402e38:	add	x0, x0, #0x50
  402e3c:	bl	403a74 <printf@plt+0x1e94>
  402e40:	str	wzr, [sp, #300]
  402e44:	ldr	w0, [sp, #300]
  402e48:	cmp	w0, #0x9
  402e4c:	b.gt	402e90 <printf@plt+0x12b0>
  402e50:	ldrsw	x0, [sp, #300]
  402e54:	lsl	x1, x0, #5
  402e58:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402e5c:	add	x0, x0, #0xf50
  402e60:	add	x0, x1, x0
  402e64:	bl	403a38 <printf@plt+0x1e58>
  402e68:	cmp	x0, #0x0
  402e6c:	cset	w0, ne  // ne = any
  402e70:	and	w0, w0, #0xff
  402e74:	cmp	w0, #0x0
  402e78:	b.ne	402e8c <printf@plt+0x12ac>  // b.any
  402e7c:	ldr	w0, [sp, #300]
  402e80:	add	w0, w0, #0x1
  402e84:	str	w0, [sp, #300]
  402e88:	b	402e44 <printf@plt+0x1264>
  402e8c:	nop
  402e90:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402e94:	add	x0, x0, #0x2ec
  402e98:	ldr	w0, [x0]
  402e9c:	ldr	w1, [sp, #44]
  402ea0:	cmp	w1, w0
  402ea4:	b.le	402fc8 <printf@plt+0x13e8>
  402ea8:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402eac:	add	x0, x0, #0x2ec
  402eb0:	ldr	w0, [x0]
  402eb4:	sxtw	x0, w0
  402eb8:	lsl	x0, x0, #3
  402ebc:	ldr	x1, [sp, #32]
  402ec0:	add	x0, x1, x0
  402ec4:	ldr	x0, [x0]
  402ec8:	ldrb	w0, [x0]
  402ecc:	cmp	w0, #0x2d
  402ed0:	b.ne	402f2c <printf@plt+0x134c>  // b.any
  402ed4:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402ed8:	add	x0, x0, #0x2ec
  402edc:	ldr	w0, [x0]
  402ee0:	sxtw	x0, w0
  402ee4:	lsl	x0, x0, #3
  402ee8:	ldr	x1, [sp, #32]
  402eec:	add	x0, x1, x0
  402ef0:	ldr	x0, [x0]
  402ef4:	add	x0, x0, #0x1
  402ef8:	ldrb	w0, [x0]
  402efc:	cmp	w0, #0x0
  402f00:	b.eq	402f2c <printf@plt+0x134c>  // b.none
  402f04:	ldrsw	x0, [sp, #300]
  402f08:	lsl	x1, x0, #5
  402f0c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402f10:	add	x0, x0, #0xf50
  402f14:	add	x3, x1, x0
  402f18:	mov	x2, #0x0                   	// #0
  402f1c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402f20:	add	x1, x0, #0x3c8
  402f24:	mov	x0, x3
  402f28:	bl	403a74 <printf@plt+0x1e94>
  402f2c:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  402f30:	add	x0, x0, #0x2ec
  402f34:	ldr	w0, [x0]
  402f38:	str	w0, [sp, #296]
  402f3c:	ldr	w1, [sp, #296]
  402f40:	ldr	w0, [sp, #44]
  402f44:	cmp	w1, w0
  402f48:	b.ge	402f94 <printf@plt+0x13b4>  // b.tcont
  402f4c:	ldrsw	x0, [sp, #300]
  402f50:	lsl	x1, x0, #5
  402f54:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402f58:	add	x0, x0, #0xf50
  402f5c:	add	x3, x1, x0
  402f60:	ldrsw	x0, [sp, #296]
  402f64:	lsl	x0, x0, #3
  402f68:	ldr	x1, [sp, #32]
  402f6c:	add	x0, x1, x0
  402f70:	ldr	x0, [x0]
  402f74:	mov	x2, #0x0                   	// #0
  402f78:	mov	x1, x0
  402f7c:	mov	x0, x3
  402f80:	bl	403a74 <printf@plt+0x1e94>
  402f84:	ldr	w0, [sp, #296]
  402f88:	add	w0, w0, #0x1
  402f8c:	str	w0, [sp, #296]
  402f90:	b	402f3c <printf@plt+0x135c>
  402f94:	ldr	w0, [sp, #364]
  402f98:	cmp	w0, #0x0
  402f9c:	b.eq	402fc8 <printf@plt+0x13e8>  // b.none
  402fa0:	ldrsw	x0, [sp, #300]
  402fa4:	lsl	x1, x0, #5
  402fa8:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402fac:	add	x0, x0, #0xf50
  402fb0:	add	x3, x1, x0
  402fb4:	mov	x2, #0x0                   	// #0
  402fb8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402fbc:	add	x1, x0, #0x328
  402fc0:	mov	x0, x3
  402fc4:	bl	403a74 <printf@plt+0x1e94>
  402fc8:	add	x0, sp, #0x88
  402fcc:	bl	404538 <printf@plt+0x2958>
  402fd0:	cmp	w0, #0x0
  402fd4:	cset	w0, gt
  402fd8:	and	w0, w0, #0xff
  402fdc:	cmp	w0, #0x0
  402fe0:	b.eq	4030b0 <printf@plt+0x14d0>  // b.none
  402fe4:	add	x2, sp, #0x50
  402fe8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  402fec:	add	x1, x0, #0x3d0
  402ff0:	mov	x0, x2
  402ff4:	bl	40fb64 <_ZdlPvm@@Base+0x1904>
  402ff8:	add	x0, sp, #0x50
  402ffc:	mov	w1, #0x3d                  	// #61
  403000:	bl	4045dc <printf@plt+0x29fc>
  403004:	add	x1, sp, #0x88
  403008:	add	x0, sp, #0x50
  40300c:	bl	4100c0 <_ZdlPvm@@Base+0x1e60>
  403010:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  403014:	add	x0, x0, #0x3d0
  403018:	bl	401b30 <getenv@plt>
  40301c:	str	x0, [sp, #264]
  403020:	ldr	x0, [sp, #264]
  403024:	cmp	x0, #0x0
  403028:	b.eq	403054 <printf@plt+0x1474>  // b.none
  40302c:	ldr	x0, [sp, #264]
  403030:	ldrb	w0, [x0]
  403034:	cmp	w0, #0x0
  403038:	b.eq	403054 <printf@plt+0x1474>  // b.none
  40303c:	add	x0, sp, #0x50
  403040:	mov	w1, #0x3a                  	// #58
  403044:	bl	4045dc <printf@plt+0x29fc>
  403048:	add	x0, sp, #0x50
  40304c:	ldr	x1, [sp, #264]
  403050:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  403054:	add	x0, sp, #0x50
  403058:	mov	w1, #0x0                   	// #0
  40305c:	bl	4045dc <printf@plt+0x29fc>
  403060:	add	x0, sp, #0x50
  403064:	bl	404550 <printf@plt+0x2970>
  403068:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40306c:	bl	4018c0 <putenv@plt>
  403070:	cmp	w0, #0x0
  403074:	cset	w0, ne  // ne = any
  403078:	and	w0, w0, #0xff
  40307c:	cmp	w0, #0x0
  403080:	b.eq	4030a8 <printf@plt+0x14c8>  // b.none
  403084:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403088:	add	x3, x0, #0xc28
  40308c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403090:	add	x2, x0, #0xc28
  403094:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403098:	add	x1, x0, #0xc28
  40309c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4030a0:	add	x0, x0, #0x3e0
  4030a4:	bl	405acc <printf@plt+0x3eec>
  4030a8:	add	x0, sp, #0x50
  4030ac:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  4030b0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4030b4:	add	x0, x0, #0x3f0
  4030b8:	bl	401b30 <getenv@plt>
  4030bc:	str	x0, [sp, #256]
  4030c0:	add	x2, sp, #0x40
  4030c4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4030c8:	add	x1, x0, #0x3f8
  4030cc:	mov	x0, x2
  4030d0:	bl	40fb64 <_ZdlPvm@@Base+0x1904>
  4030d4:	add	x0, sp, #0x40
  4030d8:	mov	w1, #0x3d                  	// #61
  4030dc:	bl	4045dc <printf@plt+0x29fc>
  4030e0:	ldr	x0, [sp, #256]
  4030e4:	cmp	x0, #0x0
  4030e8:	b.eq	403108 <printf@plt+0x1528>  // b.none
  4030ec:	ldr	x0, [sp, #256]
  4030f0:	ldrb	w0, [x0]
  4030f4:	cmp	w0, #0x0
  4030f8:	b.eq	403108 <printf@plt+0x1528>  // b.none
  4030fc:	add	x0, sp, #0x40
  403100:	ldr	x1, [sp, #256]
  403104:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  403108:	add	x0, sp, #0x40
  40310c:	mov	w1, #0x0                   	// #0
  403110:	bl	4045dc <printf@plt+0x29fc>
  403114:	add	x0, sp, #0x40
  403118:	bl	404550 <printf@plt+0x2970>
  40311c:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  403120:	bl	4018c0 <putenv@plt>
  403124:	cmp	w0, #0x0
  403128:	cset	w0, ne  // ne = any
  40312c:	and	w0, w0, #0xff
  403130:	cmp	w0, #0x0
  403134:	b.eq	40315c <printf@plt+0x157c>  // b.none
  403138:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40313c:	add	x3, x0, #0xc28
  403140:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403144:	add	x2, x0, #0xc28
  403148:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40314c:	add	x1, x0, #0xc28
  403150:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  403154:	add	x0, x0, #0x3e0
  403158:	bl	405acc <printf@plt+0x3eec>
  40315c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  403160:	add	x0, x0, #0x408
  403164:	bl	401b30 <getenv@plt>
  403168:	str	x0, [sp, #248]
  40316c:	add	x2, sp, #0x30
  403170:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  403174:	add	x1, x0, #0x3f0
  403178:	mov	x0, x2
  40317c:	bl	40fb64 <_ZdlPvm@@Base+0x1904>
  403180:	add	x0, sp, #0x30
  403184:	mov	w1, #0x3d                  	// #61
  403188:	bl	4045dc <printf@plt+0x29fc>
  40318c:	ldr	x0, [sp, #248]
  403190:	cmp	x0, #0x0
  403194:	b.eq	4031b8 <printf@plt+0x15d8>  // b.none
  403198:	ldr	x0, [sp, #248]
  40319c:	ldrb	w0, [x0]
  4031a0:	cmp	w0, #0x0
  4031a4:	b.eq	4031b8 <printf@plt+0x15d8>  // b.none
  4031a8:	add	x0, sp, #0x30
  4031ac:	ldr	x1, [sp, #248]
  4031b0:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  4031b4:	b	4031d4 <printf@plt+0x15f4>
  4031b8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4031bc:	add	x0, x0, #0x418
  4031c0:	bl	40edb0 <_ZdlPvm@@Base+0xb50>
  4031c4:	str	x0, [sp, #248]
  4031c8:	add	x0, sp, #0x30
  4031cc:	ldr	x1, [sp, #248]
  4031d0:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  4031d4:	ldr	x0, [sp, #256]
  4031d8:	cmp	x0, #0x0
  4031dc:	b.eq	403208 <printf@plt+0x1628>  // b.none
  4031e0:	ldr	x0, [sp, #256]
  4031e4:	ldrb	w0, [x0]
  4031e8:	cmp	w0, #0x0
  4031ec:	b.eq	403208 <printf@plt+0x1628>  // b.none
  4031f0:	add	x0, sp, #0x30
  4031f4:	mov	w1, #0x3a                  	// #58
  4031f8:	bl	4045dc <printf@plt+0x29fc>
  4031fc:	add	x0, sp, #0x30
  403200:	ldr	x1, [sp, #256]
  403204:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  403208:	add	x0, sp, #0x30
  40320c:	mov	w1, #0x0                   	// #0
  403210:	bl	4045dc <printf@plt+0x29fc>
  403214:	add	x0, sp, #0x30
  403218:	bl	404550 <printf@plt+0x2970>
  40321c:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  403220:	bl	4018c0 <putenv@plt>
  403224:	cmp	w0, #0x0
  403228:	cset	w0, ne  // ne = any
  40322c:	and	w0, w0, #0xff
  403230:	cmp	w0, #0x0
  403234:	b.eq	40325c <printf@plt+0x167c>  // b.none
  403238:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40323c:	add	x3, x0, #0xc28
  403240:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403244:	add	x2, x0, #0xc28
  403248:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40324c:	add	x1, x0, #0xc28
  403250:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  403254:	add	x0, x0, #0x3e0
  403258:	bl	405acc <printf@plt+0x3eec>
  40325c:	add	x0, sp, #0x30
  403260:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403264:	add	x0, sp, #0x40
  403268:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  40326c:	ldr	w0, [sp, #372]
  403270:	cmp	w0, #0x0
  403274:	b.eq	4032a4 <printf@plt+0x16c4>  // b.none
  403278:	ldr	w0, [sp, #372]
  40327c:	cmp	w0, #0x1
  403280:	b.ne	403294 <printf@plt+0x16b4>  // b.any
  403284:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403288:	add	x0, x0, #0xf18
  40328c:	ldr	x0, [x0]
  403290:	b	4032a0 <printf@plt+0x16c0>
  403294:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403298:	add	x0, x0, #0xf20
  40329c:	ldr	x0, [x0]
  4032a0:	bl	4036ec <printf@plt+0x1b0c>
  4032a4:	ldr	w0, [sp, #372]
  4032a8:	cmp	w0, #0x1
  4032ac:	b.ne	4032b8 <printf@plt+0x16d8>  // b.any
  4032b0:	mov	w0, #0x0                   	// #0
  4032b4:	bl	401b70 <exit@plt>
  4032b8:	ldr	w0, [sp, #376]
  4032bc:	bl	4037e0 <printf@plt+0x1c00>
  4032c0:	mov	w19, w0
  4032c4:	nop
  4032c8:	add	x0, sp, #0x88
  4032cc:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  4032d0:	add	x0, sp, #0x98
  4032d4:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  4032d8:	add	x0, sp, #0xa8
  4032dc:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  4032e0:	mov	w0, w19
  4032e4:	b	40338c <printf@plt+0x17ac>
  4032e8:	mov	x19, x0
  4032ec:	add	x0, sp, #0xd8
  4032f0:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  4032f4:	b	40335c <printf@plt+0x177c>
  4032f8:	mov	x19, x0
  4032fc:	add	x0, sp, #0x70
  403300:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403304:	b	40335c <printf@plt+0x177c>
  403308:	mov	x19, x0
  40330c:	add	x0, sp, #0x60
  403310:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403314:	b	40335c <printf@plt+0x177c>
  403318:	mov	x19, x0
  40331c:	add	x0, sp, #0xe8
  403320:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403324:	b	40335c <printf@plt+0x177c>
  403328:	mov	x19, x0
  40332c:	add	x0, sp, #0x50
  403330:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403334:	b	40335c <printf@plt+0x177c>
  403338:	mov	x19, x0
  40333c:	add	x0, sp, #0x30
  403340:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403344:	b	40334c <printf@plt+0x176c>
  403348:	mov	x19, x0
  40334c:	add	x0, sp, #0x40
  403350:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403354:	b	40335c <printf@plt+0x177c>
  403358:	mov	x19, x0
  40335c:	add	x0, sp, #0x88
  403360:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403364:	b	40336c <printf@plt+0x178c>
  403368:	mov	x19, x0
  40336c:	add	x0, sp, #0x98
  403370:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403374:	b	40337c <printf@plt+0x179c>
  403378:	mov	x19, x0
  40337c:	add	x0, sp, #0xa8
  403380:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403384:	mov	x0, x19
  403388:	bl	401b90 <_Unwind_Resume@plt>
  40338c:	ldr	x19, [sp, #16]
  403390:	ldp	x29, x30, [sp], #384
  403394:	ret
  403398:	stp	x29, x30, [sp, #-64]!
  40339c:	mov	x29, sp
  4033a0:	str	x0, [sp, #24]
  4033a4:	ldr	x0, [sp, #24]
  4033a8:	cmp	x0, #0x0
  4033ac:	b.ne	4033b8 <printf@plt+0x17d8>  // b.any
  4033b0:	mov	x0, #0x0                   	// #0
  4033b4:	b	403460 <printf@plt+0x1880>
  4033b8:	mov	w0, #0x2f                  	// #47
  4033bc:	mov	w1, w0
  4033c0:	ldr	x0, [sp, #24]
  4033c4:	bl	401a30 <strrchr@plt>
  4033c8:	str	x0, [sp, #56]
  4033cc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4033d0:	add	x0, x0, #0x519
  4033d4:	str	x0, [sp, #48]
  4033d8:	ldr	x0, [sp, #48]
  4033dc:	ldrb	w0, [x0]
  4033e0:	cmp	w0, #0x0
  4033e4:	b.eq	403440 <printf@plt+0x1860>  // b.none
  4033e8:	ldr	x0, [sp, #48]
  4033ec:	ldrb	w0, [x0]
  4033f0:	mov	w1, w0
  4033f4:	ldr	x0, [sp, #24]
  4033f8:	bl	401a30 <strrchr@plt>
  4033fc:	str	x0, [sp, #40]
  403400:	ldr	x0, [sp, #40]
  403404:	cmp	x0, #0x0
  403408:	b.eq	403430 <printf@plt+0x1850>  // b.none
  40340c:	ldr	x0, [sp, #56]
  403410:	cmp	x0, #0x0
  403414:	b.eq	403428 <printf@plt+0x1848>  // b.none
  403418:	ldr	x1, [sp, #40]
  40341c:	ldr	x0, [sp, #56]
  403420:	cmp	x1, x0
  403424:	b.ls	403430 <printf@plt+0x1850>  // b.plast
  403428:	ldr	x0, [sp, #40]
  40342c:	str	x0, [sp, #56]
  403430:	ldr	x0, [sp, #48]
  403434:	add	x0, x0, #0x1
  403438:	str	x0, [sp, #48]
  40343c:	b	4033d8 <printf@plt+0x17f8>
  403440:	ldr	x0, [sp, #56]
  403444:	cmp	x0, #0x0
  403448:	b.eq	403458 <printf@plt+0x1878>  // b.none
  40344c:	ldr	x0, [sp, #56]
  403450:	add	x0, x0, #0x1
  403454:	b	40345c <printf@plt+0x187c>
  403458:	ldr	x0, [sp, #24]
  40345c:	nop
  403460:	ldp	x29, x30, [sp], #64
  403464:	ret
  403468:	stp	x29, x30, [sp, #-96]!
  40346c:	mov	x29, sp
  403470:	str	x0, [sp, #40]
  403474:	str	x1, [sp, #32]
  403478:	str	x2, [sp, #24]
  40347c:	str	w3, [sp, #20]
  403480:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  403484:	add	x1, x0, #0x520
  403488:	ldr	x0, [sp, #40]
  40348c:	bl	401ac0 <strcmp@plt>
  403490:	cmp	w0, #0x0
  403494:	b.ne	4034ec <printf@plt+0x190c>  // b.any
  403498:	ldr	x0, [sp, #32]
  40349c:	cmp	x0, #0x0
  4034a0:	b.ne	4034d4 <printf@plt+0x18f4>  // b.any
  4034a4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4034a8:	add	x5, x0, #0xc28
  4034ac:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4034b0:	add	x4, x0, #0xc28
  4034b4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4034b8:	add	x3, x0, #0xc28
  4034bc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4034c0:	add	x2, x0, #0x528
  4034c4:	ldr	w1, [sp, #20]
  4034c8:	ldr	x0, [sp, #24]
  4034cc:	bl	405b08 <printf@plt+0x3f28>
  4034d0:	b	4034ec <printf@plt+0x190c>
  4034d4:	ldr	x0, [sp, #32]
  4034d8:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  4034dc:	mov	x1, x0
  4034e0:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4034e4:	add	x0, x0, #0xf38
  4034e8:	str	x1, [x0]
  4034ec:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4034f0:	add	x1, x0, #0x550
  4034f4:	ldr	x0, [sp, #40]
  4034f8:	bl	401ac0 <strcmp@plt>
  4034fc:	cmp	w0, #0x0
  403500:	b.ne	4035e8 <printf@plt+0x1a08>  // b.any
  403504:	ldr	x0, [sp, #32]
  403508:	cmp	x0, #0x0
  40350c:	b.ne	403540 <printf@plt+0x1960>  // b.any
  403510:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403514:	add	x5, x0, #0xc28
  403518:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40351c:	add	x4, x0, #0xc28
  403520:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403524:	add	x3, x0, #0xc28
  403528:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40352c:	add	x2, x0, #0x558
  403530:	ldr	w1, [sp, #20]
  403534:	ldr	x0, [sp, #24]
  403538:	bl	405b08 <printf@plt+0x3f28>
  40353c:	b	4035e8 <printf@plt+0x1a08>
  403540:	ldr	x0, [sp, #32]
  403544:	str	x0, [sp, #88]
  403548:	ldr	x0, [sp, #88]
  40354c:	ldrb	w0, [x0]
  403550:	cmp	w0, #0x0
  403554:	b.eq	4035d0 <printf@plt+0x19f0>  // b.none
  403558:	ldr	x0, [sp, #88]
  40355c:	ldrb	w0, [x0]
  403560:	mov	w1, w0
  403564:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403568:	add	x0, x0, #0x610
  40356c:	bl	404644 <printf@plt+0x2a64>
  403570:	cmp	w0, #0x0
  403574:	cset	w0, ne  // ne = any
  403578:	and	w0, w0, #0xff
  40357c:	cmp	w0, #0x0
  403580:	b.eq	4035c0 <printf@plt+0x19e0>  // b.none
  403584:	add	x0, sp, #0x30
  403588:	ldr	x1, [sp, #32]
  40358c:	bl	4052c4 <printf@plt+0x36e4>
  403590:	add	x1, sp, #0x30
  403594:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403598:	add	x5, x0, #0xc28
  40359c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4035a0:	add	x4, x0, #0xc28
  4035a4:	mov	x3, x1
  4035a8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4035ac:	add	x2, x0, #0x580
  4035b0:	ldr	w1, [sp, #20]
  4035b4:	ldr	x0, [sp, #24]
  4035b8:	bl	405b08 <printf@plt+0x3f28>
  4035bc:	b	4036e4 <printf@plt+0x1b04>
  4035c0:	ldr	x0, [sp, #88]
  4035c4:	add	x0, x0, #0x1
  4035c8:	str	x0, [sp, #88]
  4035cc:	b	403548 <printf@plt+0x1968>
  4035d0:	ldr	x0, [sp, #32]
  4035d4:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  4035d8:	mov	x1, x0
  4035dc:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4035e0:	add	x0, x0, #0xf48
  4035e4:	str	x1, [x0]
  4035e8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4035ec:	add	x1, x0, #0x5b8
  4035f0:	ldr	x0, [sp, #40]
  4035f4:	bl	401ac0 <strcmp@plt>
  4035f8:	cmp	w0, #0x0
  4035fc:	b.ne	4036e4 <printf@plt+0x1b04>  // b.any
  403600:	ldr	x0, [sp, #32]
  403604:	cmp	x0, #0x0
  403608:	b.ne	40363c <printf@plt+0x1a5c>  // b.any
  40360c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403610:	add	x5, x0, #0xc28
  403614:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403618:	add	x4, x0, #0xc28
  40361c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403620:	add	x3, x0, #0xc28
  403624:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  403628:	add	x2, x0, #0x5c0
  40362c:	ldr	w1, [sp, #20]
  403630:	ldr	x0, [sp, #24]
  403634:	bl	405b08 <printf@plt+0x3f28>
  403638:	b	4036e4 <printf@plt+0x1b04>
  40363c:	ldr	x0, [sp, #32]
  403640:	str	x0, [sp, #80]
  403644:	ldr	x0, [sp, #80]
  403648:	ldrb	w0, [x0]
  40364c:	cmp	w0, #0x0
  403650:	b.eq	4036cc <printf@plt+0x1aec>  // b.none
  403654:	ldr	x0, [sp, #80]
  403658:	ldrb	w0, [x0]
  40365c:	mov	w1, w0
  403660:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403664:	add	x0, x0, #0x610
  403668:	bl	404644 <printf@plt+0x2a64>
  40366c:	cmp	w0, #0x0
  403670:	cset	w0, ne  // ne = any
  403674:	and	w0, w0, #0xff
  403678:	cmp	w0, #0x0
  40367c:	b.eq	4036bc <printf@plt+0x1adc>  // b.none
  403680:	add	x0, sp, #0x40
  403684:	ldr	x1, [sp, #32]
  403688:	bl	4052c4 <printf@plt+0x36e4>
  40368c:	add	x1, sp, #0x40
  403690:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  403694:	add	x5, x0, #0xc28
  403698:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40369c:	add	x4, x0, #0xc28
  4036a0:	mov	x3, x1
  4036a4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4036a8:	add	x2, x0, #0x5e8
  4036ac:	ldr	w1, [sp, #20]
  4036b0:	ldr	x0, [sp, #24]
  4036b4:	bl	405b08 <printf@plt+0x3f28>
  4036b8:	b	4036e4 <printf@plt+0x1b04>
  4036bc:	ldr	x0, [sp, #80]
  4036c0:	add	x0, x0, #0x1
  4036c4:	str	x0, [sp, #80]
  4036c8:	b	403644 <printf@plt+0x1a64>
  4036cc:	ldr	x0, [sp, #32]
  4036d0:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  4036d4:	mov	x1, x0
  4036d8:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4036dc:	add	x0, x0, #0xf40
  4036e0:	str	x1, [x0]
  4036e4:	ldp	x29, x30, [sp], #96
  4036e8:	ret
  4036ec:	stp	x29, x30, [sp, #-48]!
  4036f0:	mov	x29, sp
  4036f4:	str	x0, [sp, #24]
  4036f8:	mov	w0, #0xc                   	// #12
  4036fc:	str	w0, [sp, #44]
  403700:	ldr	w0, [sp, #44]
  403704:	cmp	w0, #0x0
  403708:	b.lt	40374c <printf@plt+0x1b6c>  // b.tstop
  40370c:	ldrsw	x0, [sp, #44]
  403710:	lsl	x1, x0, #5
  403714:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403718:	add	x0, x0, #0xf50
  40371c:	add	x0, x1, x0
  403720:	bl	403a38 <printf@plt+0x1e58>
  403724:	cmp	x0, #0x0
  403728:	cset	w0, ne  // ne = any
  40372c:	and	w0, w0, #0xff
  403730:	cmp	w0, #0x0
  403734:	b.ne	403748 <printf@plt+0x1b68>  // b.any
  403738:	ldr	w0, [sp, #44]
  40373c:	sub	w0, w0, #0x1
  403740:	str	w0, [sp, #44]
  403744:	b	403700 <printf@plt+0x1b20>
  403748:	nop
  40374c:	str	wzr, [sp, #40]
  403750:	ldr	w1, [sp, #40]
  403754:	ldr	w0, [sp, #44]
  403758:	cmp	w1, w0
  40375c:	b.gt	4037d4 <printf@plt+0x1bf4>
  403760:	ldrsw	x0, [sp, #40]
  403764:	lsl	x1, x0, #5
  403768:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40376c:	add	x0, x0, #0xf50
  403770:	add	x0, x1, x0
  403774:	bl	403a38 <printf@plt+0x1e58>
  403778:	cmp	x0, #0x0
  40377c:	cset	w0, ne  // ne = any
  403780:	and	w0, w0, #0xff
  403784:	cmp	w0, #0x0
  403788:	b.eq	4037c4 <printf@plt+0x1be4>  // b.none
  40378c:	ldrsw	x0, [sp, #40]
  403790:	lsl	x1, x0, #5
  403794:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403798:	add	x0, x0, #0xf50
  40379c:	add	x3, x1, x0
  4037a0:	ldr	w1, [sp, #40]
  4037a4:	ldr	w0, [sp, #44]
  4037a8:	cmp	w1, w0
  4037ac:	cset	w0, eq  // eq = none
  4037b0:	and	w0, w0, #0xff
  4037b4:	ldr	x2, [sp, #24]
  4037b8:	mov	w1, w0
  4037bc:	mov	x0, x3
  4037c0:	bl	403db0 <printf@plt+0x21d0>
  4037c4:	ldr	w0, [sp, #40]
  4037c8:	add	w0, w0, #0x1
  4037cc:	str	w0, [sp, #40]
  4037d0:	b	403750 <printf@plt+0x1b70>
  4037d4:	nop
  4037d8:	ldp	x29, x30, [sp], #48
  4037dc:	ret
  4037e0:	stp	x29, x30, [sp, #-160]!
  4037e4:	mov	x29, sp
  4037e8:	str	x19, [sp, #16]
  4037ec:	str	w0, [sp, #44]
  4037f0:	str	wzr, [sp, #156]
  4037f4:	str	wzr, [sp, #152]
  4037f8:	ldr	w0, [sp, #152]
  4037fc:	cmp	w0, #0xc
  403800:	b.gt	40387c <printf@plt+0x1c9c>
  403804:	ldrsw	x0, [sp, #152]
  403808:	lsl	x1, x0, #5
  40380c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403810:	add	x0, x0, #0xf50
  403814:	add	x0, x1, x0
  403818:	bl	403a38 <printf@plt+0x1e58>
  40381c:	cmp	x0, #0x0
  403820:	cset	w0, ne  // ne = any
  403824:	and	w0, w0, #0xff
  403828:	cmp	w0, #0x0
  40382c:	b.eq	40386c <printf@plt+0x1c8c>  // b.none
  403830:	ldrsw	x0, [sp, #152]
  403834:	lsl	x1, x0, #5
  403838:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40383c:	add	x0, x0, #0xf50
  403840:	add	x1, x1, x0
  403844:	ldr	w19, [sp, #156]
  403848:	add	w0, w19, #0x1
  40384c:	str	w0, [sp, #156]
  403850:	mov	x0, x1
  403854:	bl	4041b0 <printf@plt+0x25d0>
  403858:	mov	x2, x0
  40385c:	sxtw	x0, w19
  403860:	lsl	x0, x0, #3
  403864:	add	x1, sp, #0x30
  403868:	str	x2, [x1, x0]
  40386c:	ldr	w0, [sp, #152]
  403870:	add	w0, w0, #0x1
  403874:	str	w0, [sp, #152]
  403878:	b	4037f8 <printf@plt+0x1c18>
  40387c:	add	x0, sp, #0x30
  403880:	ldr	w2, [sp, #44]
  403884:	mov	x1, x0
  403888:	ldr	w0, [sp, #156]
  40388c:	bl	404668 <printf@plt+0x2a88>
  403890:	ldr	x19, [sp, #16]
  403894:	ldp	x29, x30, [sp], #160
  403898:	ret
  40389c:	stp	x29, x30, [sp, #-32]!
  4038a0:	mov	x29, sp
  4038a4:	str	x0, [sp, #24]
  4038a8:	ldr	x0, [sp, #24]
  4038ac:	str	xzr, [x0]
  4038b0:	ldr	x0, [sp, #24]
  4038b4:	add	x0, x0, #0x8
  4038b8:	bl	40faa0 <_ZdlPvm@@Base+0x1840>
  4038bc:	ldr	x0, [sp, #24]
  4038c0:	str	xzr, [x0, #24]
  4038c4:	nop
  4038c8:	ldp	x29, x30, [sp], #32
  4038cc:	ret
  4038d0:	stp	x29, x30, [sp, #-32]!
  4038d4:	mov	x29, sp
  4038d8:	str	x0, [sp, #24]
  4038dc:	ldr	x0, [sp, #24]
  4038e0:	ldr	x0, [x0]
  4038e4:	bl	4018a0 <free@plt>
  4038e8:	ldr	x0, [sp, #24]
  4038ec:	ldr	x0, [x0, #24]
  4038f0:	cmp	x0, #0x0
  4038f4:	b.eq	403904 <printf@plt+0x1d24>  // b.none
  4038f8:	ldr	x0, [sp, #24]
  4038fc:	ldr	x0, [x0, #24]
  403900:	bl	401a40 <_ZdaPv@plt>
  403904:	ldr	x0, [sp, #24]
  403908:	add	x0, x0, #0x8
  40390c:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403910:	nop
  403914:	ldp	x29, x30, [sp], #32
  403918:	ret
  40391c:	stp	x29, x30, [sp, #-32]!
  403920:	mov	x29, sp
  403924:	str	x0, [sp, #24]
  403928:	str	x1, [sp, #16]
  40392c:	ldr	x0, [sp, #24]
  403930:	ldr	x0, [x0]
  403934:	bl	4018a0 <free@plt>
  403938:	ldr	x0, [sp, #16]
  40393c:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  403940:	mov	x1, x0
  403944:	ldr	x0, [sp, #24]
  403948:	str	x1, [x0]
  40394c:	nop
  403950:	ldp	x29, x30, [sp], #32
  403954:	ret
  403958:	stp	x29, x30, [sp, #-32]!
  40395c:	mov	x29, sp
  403960:	str	x0, [sp, #24]
  403964:	ldr	x0, [sp, #24]
  403968:	ldr	x0, [x0]
  40396c:	cmp	x0, #0x0
  403970:	b.eq	403980 <printf@plt+0x1da0>  // b.none
  403974:	ldr	x0, [sp, #24]
  403978:	ldr	x0, [x0]
  40397c:	bl	401a40 <_ZdaPv@plt>
  403980:	ldr	x0, [sp, #24]
  403984:	ldr	x0, [x0, #24]
  403988:	cmp	x0, #0x0
  40398c:	b.eq	40399c <printf@plt+0x1dbc>  // b.none
  403990:	ldr	x0, [sp, #24]
  403994:	ldr	x0, [x0, #24]
  403998:	bl	401a40 <_ZdaPv@plt>
  40399c:	ldr	x0, [sp, #24]
  4039a0:	str	xzr, [x0]
  4039a4:	ldr	x0, [sp, #24]
  4039a8:	str	xzr, [x0, #24]
  4039ac:	nop
  4039b0:	ldp	x29, x30, [sp], #32
  4039b4:	ret
  4039b8:	stp	x29, x30, [sp, #-64]!
  4039bc:	mov	x29, sp
  4039c0:	str	x19, [sp, #16]
  4039c4:	str	x0, [sp, #56]
  4039c8:	str	x1, [sp, #48]
  4039cc:	str	x2, [sp, #40]
  4039d0:	ldr	x0, [sp, #56]
  4039d4:	ldr	x0, [x0]
  4039d8:	bl	4018a0 <free@plt>
  4039dc:	ldr	x0, [sp, #48]
  4039e0:	bl	401820 <strlen@plt>
  4039e4:	mov	x19, x0
  4039e8:	ldr	x0, [sp, #40]
  4039ec:	bl	401820 <strlen@plt>
  4039f0:	add	x0, x19, x0
  4039f4:	add	x0, x0, #0x1
  4039f8:	bl	401af0 <malloc@plt>
  4039fc:	mov	x1, x0
  403a00:	ldr	x0, [sp, #56]
  403a04:	str	x1, [x0]
  403a08:	ldr	x0, [sp, #56]
  403a0c:	ldr	x0, [x0]
  403a10:	ldr	x1, [sp, #48]
  403a14:	bl	401910 <strcpy@plt>
  403a18:	ldr	x0, [sp, #56]
  403a1c:	ldr	x0, [x0]
  403a20:	ldr	x1, [sp, #40]
  403a24:	bl	401bd0 <strcat@plt>
  403a28:	nop
  403a2c:	ldr	x19, [sp, #16]
  403a30:	ldp	x29, x30, [sp], #64
  403a34:	ret
  403a38:	sub	sp, sp, #0x10
  403a3c:	str	x0, [sp, #8]
  403a40:	ldr	x0, [sp, #8]
  403a44:	ldr	x0, [x0]
  403a48:	add	sp, sp, #0x10
  403a4c:	ret
  403a50:	stp	x29, x30, [sp, #-32]!
  403a54:	mov	x29, sp
  403a58:	str	x0, [sp, #24]
  403a5c:	ldr	x0, [sp, #24]
  403a60:	add	x0, x0, #0x8
  403a64:	bl	41075c <_ZdlPvm@@Base+0x24fc>
  403a68:	nop
  403a6c:	ldp	x29, x30, [sp], #32
  403a70:	ret
  403a74:	stp	x29, x30, [sp, #-48]!
  403a78:	mov	x29, sp
  403a7c:	str	x0, [sp, #40]
  403a80:	str	x1, [sp, #32]
  403a84:	str	x2, [sp, #24]
  403a88:	ldr	x0, [sp, #40]
  403a8c:	add	x0, x0, #0x8
  403a90:	ldr	x1, [sp, #32]
  403a94:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  403a98:	ldr	x0, [sp, #24]
  403a9c:	cmp	x0, #0x0
  403aa0:	b.eq	403ab4 <printf@plt+0x1ed4>  // b.none
  403aa4:	ldr	x0, [sp, #40]
  403aa8:	add	x0, x0, #0x8
  403aac:	ldr	x1, [sp, #24]
  403ab0:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  403ab4:	ldr	x0, [sp, #40]
  403ab8:	add	x0, x0, #0x8
  403abc:	mov	w1, #0x0                   	// #0
  403ac0:	bl	4045dc <printf@plt+0x29fc>
  403ac4:	nop
  403ac8:	ldp	x29, x30, [sp], #48
  403acc:	ret
  403ad0:	stp	x29, x30, [sp, #-64]!
  403ad4:	mov	x29, sp
  403ad8:	str	x19, [sp, #16]
  403adc:	str	x0, [sp, #40]
  403ae0:	str	x1, [sp, #32]
  403ae4:	add	x0, sp, #0x30
  403ae8:	ldr	x1, [sp, #32]
  403aec:	bl	40fb64 <_ZdlPvm@@Base+0x1904>
  403af0:	add	x0, sp, #0x30
  403af4:	mov	w1, #0x0                   	// #0
  403af8:	bl	4045dc <printf@plt+0x29fc>
  403afc:	ldr	x0, [sp, #40]
  403b00:	add	x1, x0, #0x8
  403b04:	add	x0, sp, #0x30
  403b08:	bl	4100c0 <_ZdlPvm@@Base+0x1e60>
  403b0c:	ldr	x0, [sp, #40]
  403b10:	add	x0, x0, #0x8
  403b14:	add	x1, sp, #0x30
  403b18:	bl	40fd30 <_ZdlPvm@@Base+0x1ad0>
  403b1c:	add	x0, sp, #0x30
  403b20:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403b24:	b	403b3c <printf@plt+0x1f5c>
  403b28:	mov	x19, x0
  403b2c:	add	x0, sp, #0x30
  403b30:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403b34:	mov	x0, x19
  403b38:	bl	401b90 <_Unwind_Resume@plt>
  403b3c:	ldr	x19, [sp, #16]
  403b40:	ldp	x29, x30, [sp], #64
  403b44:	ret
  403b48:	stp	x29, x30, [sp, #-64]!
  403b4c:	mov	x29, sp
  403b50:	str	x0, [sp, #24]
  403b54:	str	x1, [sp, #16]
  403b58:	ldr	x0, [sp, #16]
  403b5c:	bl	404550 <printf@plt+0x2970>
  403b60:	str	x0, [sp, #56]
  403b64:	ldr	x0, [sp, #16]
  403b68:	bl	404538 <printf@plt+0x2958>
  403b6c:	sxtw	x0, w0
  403b70:	ldr	x1, [sp, #56]
  403b74:	add	x0, x1, x0
  403b78:	str	x0, [sp, #32]
  403b7c:	str	wzr, [sp, #52]
  403b80:	ldr	x1, [sp, #56]
  403b84:	ldr	x0, [sp, #32]
  403b88:	cmp	x1, x0
  403b8c:	b.cs	403c3c <printf@plt+0x205c>  // b.hs, b.nlast
  403b90:	ldr	w0, [sp, #52]
  403b94:	add	w0, w0, #0x1
  403b98:	str	w0, [sp, #52]
  403b9c:	mov	w1, #0x0                   	// #0
  403ba0:	ldr	x0, [sp, #56]
  403ba4:	bl	4018b0 <strchr@plt>
  403ba8:	add	x0, x0, #0x1
  403bac:	str	x0, [sp, #56]
  403bb0:	ldr	x1, [sp, #56]
  403bb4:	ldr	x0, [sp, #32]
  403bb8:	cmp	x1, x0
  403bbc:	b.cs	403bc4 <printf@plt+0x1fe4>  // b.hs, b.nlast
  403bc0:	b	403b90 <printf@plt+0x1fb0>
  403bc4:	ldr	w0, [sp, #52]
  403bc8:	sub	w0, w0, #0x1
  403bcc:	str	w0, [sp, #48]
  403bd0:	ldr	w0, [sp, #48]
  403bd4:	cmp	w0, #0x0
  403bd8:	b.lt	403c40 <printf@plt+0x2060>  // b.tstop
  403bdc:	ldr	x0, [sp, #16]
  403be0:	bl	404550 <printf@plt+0x2970>
  403be4:	str	x0, [sp, #56]
  403be8:	str	wzr, [sp, #44]
  403bec:	ldr	w1, [sp, #44]
  403bf0:	ldr	w0, [sp, #48]
  403bf4:	cmp	w1, w0
  403bf8:	b.ge	403c20 <printf@plt+0x2040>  // b.tcont
  403bfc:	mov	w1, #0x0                   	// #0
  403c00:	ldr	x0, [sp, #56]
  403c04:	bl	4018b0 <strchr@plt>
  403c08:	add	x0, x0, #0x1
  403c0c:	str	x0, [sp, #56]
  403c10:	ldr	w0, [sp, #44]
  403c14:	add	w0, w0, #0x1
  403c18:	str	w0, [sp, #44]
  403c1c:	b	403bec <printf@plt+0x200c>
  403c20:	ldr	x1, [sp, #56]
  403c24:	ldr	x0, [sp, #24]
  403c28:	bl	403ad0 <printf@plt+0x1ef0>
  403c2c:	ldr	w0, [sp, #48]
  403c30:	sub	w0, w0, #0x1
  403c34:	str	w0, [sp, #48]
  403c38:	b	403bd0 <printf@plt+0x1ff0>
  403c3c:	nop
  403c40:	ldp	x29, x30, [sp], #64
  403c44:	ret
  403c48:	stp	x29, x30, [sp, #-64]!
  403c4c:	mov	x29, sp
  403c50:	str	x0, [sp, #24]
  403c54:	ldr	x0, [sp, #24]
  403c58:	ldr	x0, [x0, #24]
  403c5c:	cmp	x0, #0x0
  403c60:	b.ne	403da4 <printf@plt+0x21c4>  // b.any
  403c64:	ldr	x0, [sp, #24]
  403c68:	add	x0, x0, #0x8
  403c6c:	bl	404538 <printf@plt+0x2958>
  403c70:	str	w0, [sp, #36]
  403c74:	mov	w0, #0x1                   	// #1
  403c78:	str	w0, [sp, #60]
  403c7c:	str	xzr, [sp, #48]
  403c80:	ldr	w0, [sp, #36]
  403c84:	cmp	w0, #0x0
  403c88:	b.le	403ce8 <printf@plt+0x2108>
  403c8c:	ldr	x0, [sp, #24]
  403c90:	add	x0, x0, #0x8
  403c94:	mov	w1, #0x0                   	// #0
  403c98:	bl	4044cc <printf@plt+0x28ec>
  403c9c:	str	x0, [sp, #48]
  403ca0:	str	wzr, [sp, #44]
  403ca4:	ldr	w1, [sp, #44]
  403ca8:	ldr	w0, [sp, #36]
  403cac:	cmp	w1, w0
  403cb0:	b.ge	403ce8 <printf@plt+0x2108>  // b.tcont
  403cb4:	ldrsw	x0, [sp, #44]
  403cb8:	ldr	x1, [sp, #48]
  403cbc:	add	x0, x1, x0
  403cc0:	ldrb	w0, [x0]
  403cc4:	cmp	w0, #0x0
  403cc8:	b.ne	403cd8 <printf@plt+0x20f8>  // b.any
  403ccc:	ldr	w0, [sp, #60]
  403cd0:	add	w0, w0, #0x1
  403cd4:	str	w0, [sp, #60]
  403cd8:	ldr	w0, [sp, #44]
  403cdc:	add	w0, w0, #0x1
  403ce0:	str	w0, [sp, #44]
  403ce4:	b	403ca4 <printf@plt+0x20c4>
  403ce8:	ldr	w0, [sp, #60]
  403cec:	add	w0, w0, #0x1
  403cf0:	sxtw	x0, w0
  403cf4:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  403cf8:	cmp	x0, x1
  403cfc:	b.hi	403d34 <printf@plt+0x2154>  // b.pmore
  403d00:	lsl	x0, x0, #3
  403d04:	bl	4017b0 <_Znam@plt>
  403d08:	mov	x1, x0
  403d0c:	ldr	x0, [sp, #24]
  403d10:	str	x1, [x0, #24]
  403d14:	ldr	x0, [sp, #24]
  403d18:	ldr	x0, [x0, #24]
  403d1c:	ldr	x1, [sp, #24]
  403d20:	ldr	x1, [x1]
  403d24:	str	x1, [x0]
  403d28:	mov	w0, #0x1                   	// #1
  403d2c:	str	w0, [sp, #40]
  403d30:	b	403d38 <printf@plt+0x2158>
  403d34:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  403d38:	ldr	w1, [sp, #40]
  403d3c:	ldr	w0, [sp, #60]
  403d40:	cmp	w1, w0
  403d44:	b.ge	403d88 <printf@plt+0x21a8>  // b.tcont
  403d48:	ldr	x0, [sp, #24]
  403d4c:	ldr	x1, [x0, #24]
  403d50:	ldrsw	x0, [sp, #40]
  403d54:	lsl	x0, x0, #3
  403d58:	add	x0, x1, x0
  403d5c:	ldr	x1, [sp, #48]
  403d60:	str	x1, [x0]
  403d64:	mov	w1, #0x0                   	// #0
  403d68:	ldr	x0, [sp, #48]
  403d6c:	bl	4018b0 <strchr@plt>
  403d70:	add	x0, x0, #0x1
  403d74:	str	x0, [sp, #48]
  403d78:	ldr	w0, [sp, #40]
  403d7c:	add	w0, w0, #0x1
  403d80:	str	w0, [sp, #40]
  403d84:	b	403d38 <printf@plt+0x2158>
  403d88:	ldr	x0, [sp, #24]
  403d8c:	ldr	x1, [x0, #24]
  403d90:	ldrsw	x0, [sp, #60]
  403d94:	lsl	x0, x0, #3
  403d98:	add	x0, x1, x0
  403d9c:	str	xzr, [x0]
  403da0:	b	403da8 <printf@plt+0x21c8>
  403da4:	nop
  403da8:	ldp	x29, x30, [sp], #64
  403dac:	ret
  403db0:	stp	x29, x30, [sp, #-96]!
  403db4:	mov	x29, sp
  403db8:	str	x19, [sp, #16]
  403dbc:	str	x0, [sp, #56]
  403dc0:	str	w1, [sp, #52]
  403dc4:	str	x2, [sp, #40]
  403dc8:	ldr	x0, [sp, #56]
  403dcc:	bl	403c48 <printf@plt+0x2068>
  403dd0:	ldr	x0, [sp, #56]
  403dd4:	ldr	x0, [x0, #24]
  403dd8:	ldr	x0, [x0]
  403ddc:	cmp	x0, #0x0
  403de0:	b.eq	403e94 <printf@plt+0x22b4>  // b.none
  403de4:	ldr	x0, [sp, #56]
  403de8:	ldr	x0, [x0, #24]
  403dec:	ldr	x2, [x0]
  403df0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  403df4:	add	x1, x0, #0x330
  403df8:	mov	x0, x2
  403dfc:	bl	401ac0 <strcmp@plt>
  403e00:	cmp	w0, #0x0
  403e04:	b.ne	403e94 <printf@plt+0x22b4>  // b.any
  403e08:	ldr	x0, [sp, #56]
  403e0c:	ldr	x0, [x0, #24]
  403e10:	add	x0, x0, #0x8
  403e14:	ldr	x0, [x0]
  403e18:	cmp	x0, #0x0
  403e1c:	b.eq	403e94 <printf@plt+0x22b4>  // b.none
  403e20:	ldr	x0, [sp, #56]
  403e24:	ldr	x0, [x0, #24]
  403e28:	add	x0, x0, #0x8
  403e2c:	ldr	x2, [x0]
  403e30:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  403e34:	add	x1, x0, #0x338
  403e38:	mov	x0, x2
  403e3c:	bl	401ac0 <strcmp@plt>
  403e40:	cmp	w0, #0x0
  403e44:	b.ne	403e94 <printf@plt+0x22b4>  // b.any
  403e48:	ldr	x0, [sp, #56]
  403e4c:	ldr	x0, [x0, #24]
  403e50:	add	x0, x0, #0x10
  403e54:	ldr	x0, [x0]
  403e58:	cmp	x0, #0x0
  403e5c:	b.eq	403e94 <printf@plt+0x22b4>  // b.none
  403e60:	ldr	x0, [sp, #56]
  403e64:	ldr	x0, [x0, #24]
  403e68:	add	x0, x0, #0x18
  403e6c:	ldr	x0, [x0]
  403e70:	cmp	x0, #0x0
  403e74:	b.ne	403e94 <printf@plt+0x22b4>  // b.any
  403e78:	ldr	x0, [sp, #56]
  403e7c:	ldr	x0, [x0, #24]
  403e80:	add	x0, x0, #0x10
  403e84:	ldr	x0, [x0]
  403e88:	ldr	x1, [sp, #40]
  403e8c:	bl	4017c0 <fputs@plt>
  403e90:	b	403f24 <printf@plt+0x2344>
  403e94:	ldr	x0, [sp, #56]
  403e98:	ldr	x0, [x0, #24]
  403e9c:	ldr	x0, [x0]
  403ea0:	ldr	x1, [sp, #40]
  403ea4:	bl	4017c0 <fputs@plt>
  403ea8:	add	x0, sp, #0x48
  403eac:	bl	40faa0 <_ZdlPvm@@Base+0x1840>
  403eb0:	mov	w0, #0x1                   	// #1
  403eb4:	str	w0, [sp, #92]
  403eb8:	ldr	x0, [sp, #56]
  403ebc:	ldr	x1, [x0, #24]
  403ec0:	ldrsw	x0, [sp, #92]
  403ec4:	lsl	x0, x0, #3
  403ec8:	add	x0, x1, x0
  403ecc:	ldr	x0, [x0]
  403ed0:	cmp	x0, #0x0
  403ed4:	b.eq	403f1c <printf@plt+0x233c>  // b.none
  403ed8:	add	x0, sp, #0x48
  403edc:	bl	41075c <_ZdlPvm@@Base+0x24fc>
  403ee0:	ldr	x0, [sp, #56]
  403ee4:	ldr	x1, [x0, #24]
  403ee8:	ldrsw	x0, [sp, #92]
  403eec:	lsl	x0, x0, #3
  403ef0:	add	x0, x1, x0
  403ef4:	ldr	x0, [x0]
  403ef8:	add	x1, sp, #0x48
  403efc:	bl	403f7c <printf@plt+0x239c>
  403f00:	add	x0, sp, #0x48
  403f04:	ldr	x1, [sp, #40]
  403f08:	bl	410a70 <_ZdlPvm@@Base+0x2810>
  403f0c:	ldr	w0, [sp, #92]
  403f10:	add	w0, w0, #0x1
  403f14:	str	w0, [sp, #92]
  403f18:	b	403eb8 <printf@plt+0x22d8>
  403f1c:	add	x0, sp, #0x48
  403f20:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403f24:	ldr	w0, [sp, #52]
  403f28:	cmp	w0, #0x0
  403f2c:	b.eq	403f40 <printf@plt+0x2360>  // b.none
  403f30:	ldr	x1, [sp, #40]
  403f34:	mov	w0, #0xa                   	// #10
  403f38:	bl	401840 <putc@plt>
  403f3c:	b	403f70 <printf@plt+0x2390>
  403f40:	ldr	x3, [sp, #40]
  403f44:	mov	x2, #0x3                   	// #3
  403f48:	mov	x1, #0x1                   	// #1
  403f4c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  403f50:	add	x0, x0, #0x310
  403f54:	bl	401b80 <fwrite@plt>
  403f58:	b	403f70 <printf@plt+0x2390>
  403f5c:	mov	x19, x0
  403f60:	add	x0, sp, #0x48
  403f64:	bl	40fcfc <_ZdlPvm@@Base+0x1a9c>
  403f68:	mov	x0, x19
  403f6c:	bl	401b90 <_Unwind_Resume@plt>
  403f70:	ldr	x19, [sp, #16]
  403f74:	ldp	x29, x30, [sp], #96
  403f78:	ret
  403f7c:	stp	x29, x30, [sp, #-48]!
  403f80:	mov	x29, sp
  403f84:	str	x0, [sp, #24]
  403f88:	str	x1, [sp, #16]
  403f8c:	mov	w1, #0x20                  	// #32
  403f90:	ldr	x0, [sp, #16]
  403f94:	bl	4045dc <printf@plt+0x29fc>
  403f98:	str	wzr, [sp, #44]
  403f9c:	str	wzr, [sp, #40]
  403fa0:	ldr	x0, [sp, #24]
  403fa4:	str	x0, [sp, #32]
  403fa8:	ldr	x0, [sp, #32]
  403fac:	ldrb	w0, [x0]
  403fb0:	cmp	w0, #0x0
  403fb4:	b.eq	404094 <printf@plt+0x24b4>  // b.none
  403fb8:	ldr	x0, [sp, #32]
  403fbc:	ldrb	w0, [x0]
  403fc0:	cmp	w0, #0x3c
  403fc4:	b.gt	404058 <printf@plt+0x2478>
  403fc8:	cmp	w0, #0x9
  403fcc:	b.ge	40400c <printf@plt+0x242c>  // b.tcont
  403fd0:	b	404084 <printf@plt+0x24a4>
  403fd4:	sub	w0, w0, #0x3e
  403fd8:	mov	x1, #0x1                   	// #1
  403fdc:	lsl	x1, x1, x0
  403fe0:	mov	x0, #0x3                   	// #3
  403fe4:	movk	x0, #0x4000, lsl #16
  403fe8:	movk	x0, #0x1, lsl #32
  403fec:	movk	x0, #0x4000, lsl #48
  403ff0:	and	x0, x1, x0
  403ff4:	cmp	x0, #0x0
  403ff8:	cset	w0, ne  // ne = any
  403ffc:	and	w0, w0, #0xff
  404000:	cmp	w0, #0x0
  404004:	b.ne	40406c <printf@plt+0x248c>  // b.any
  404008:	b	404084 <printf@plt+0x24a4>
  40400c:	mov	w1, w0
  404010:	mov	x0, #0x1                   	// #1
  404014:	lsl	x0, x0, x1
  404018:	mov	x1, #0x600                 	// #1536
  40401c:	movk	x1, #0x755, lsl #32
  404020:	movk	x1, #0x1800, lsl #48
  404024:	and	x1, x0, x1
  404028:	cmp	x1, #0x0
  40402c:	cset	w1, ne  // ne = any
  404030:	and	w1, w1, #0xff
  404034:	cmp	w1, #0x0
  404038:	b.ne	40406c <printf@plt+0x248c>  // b.any
  40403c:	and	x0, x0, #0x8000000000
  404040:	cmp	x0, #0x0
  404044:	cset	w0, ne  // ne = any
  404048:	and	w0, w0, #0xff
  40404c:	cmp	w0, #0x0
  404050:	b.ne	404078 <printf@plt+0x2498>  // b.any
  404054:	b	404084 <printf@plt+0x24a4>
  404058:	cmp	w0, #0x7c
  40405c:	b.gt	404084 <printf@plt+0x24a4>
  404060:	cmp	w0, #0x3e
  404064:	b.ge	403fd4 <printf@plt+0x23f4>  // b.tcont
  404068:	b	404084 <printf@plt+0x24a4>
  40406c:	mov	w0, #0x1                   	// #1
  404070:	str	w0, [sp, #44]
  404074:	b	404084 <printf@plt+0x24a4>
  404078:	mov	w0, #0x1                   	// #1
  40407c:	str	w0, [sp, #40]
  404080:	nop
  404084:	ldr	x0, [sp, #32]
  404088:	add	x0, x0, #0x1
  40408c:	str	x0, [sp, #32]
  404090:	b	403fa8 <printf@plt+0x23c8>
  404094:	ldr	w0, [sp, #40]
  404098:	cmp	w0, #0x0
  40409c:	b.ne	4040b0 <printf@plt+0x24d0>  // b.any
  4040a0:	ldr	x0, [sp, #24]
  4040a4:	ldrb	w0, [x0]
  4040a8:	cmp	w0, #0x0
  4040ac:	b.ne	404164 <printf@plt+0x2584>  // b.any
  4040b0:	mov	w1, #0x22                  	// #34
  4040b4:	ldr	x0, [sp, #16]
  4040b8:	bl	4045dc <printf@plt+0x29fc>
  4040bc:	ldr	x0, [sp, #24]
  4040c0:	str	x0, [sp, #32]
  4040c4:	ldr	x0, [sp, #32]
  4040c8:	ldrb	w0, [x0]
  4040cc:	cmp	w0, #0x0
  4040d0:	b.eq	404150 <printf@plt+0x2570>  // b.none
  4040d4:	ldr	x0, [sp, #32]
  4040d8:	ldrb	w0, [x0]
  4040dc:	sub	w0, w0, #0x22
  4040e0:	cmp	w0, #0x3a
  4040e4:	cset	w1, hi  // hi = pmore
  4040e8:	and	w1, w1, #0xff
  4040ec:	cmp	w1, #0x0
  4040f0:	b.ne	404128 <printf@plt+0x2548>  // b.any
  4040f4:	mov	x1, #0x1                   	// #1
  4040f8:	lsl	x1, x1, x0
  4040fc:	mov	x0, #0x5                   	// #5
  404100:	movk	x0, #0x400, lsl #48
  404104:	and	x0, x1, x0
  404108:	cmp	x0, #0x0
  40410c:	cset	w0, ne  // ne = any
  404110:	and	w0, w0, #0xff
  404114:	cmp	w0, #0x0
  404118:	b.eq	404128 <printf@plt+0x2548>  // b.none
  40411c:	mov	w1, #0x5c                  	// #92
  404120:	ldr	x0, [sp, #16]
  404124:	bl	4045dc <printf@plt+0x29fc>
  404128:	ldr	x0, [sp, #32]
  40412c:	ldrb	w0, [x0]
  404130:	mov	w1, w0
  404134:	ldr	x0, [sp, #16]
  404138:	bl	4045dc <printf@plt+0x29fc>
  40413c:	nop
  404140:	ldr	x0, [sp, #32]
  404144:	add	x0, x0, #0x1
  404148:	str	x0, [sp, #32]
  40414c:	b	4040c4 <printf@plt+0x24e4>
  404150:	mov	w1, #0x22                  	// #34
  404154:	ldr	x0, [sp, #16]
  404158:	bl	4045dc <printf@plt+0x29fc>
  40415c:	nop
  404160:	b	4041a4 <printf@plt+0x25c4>
  404164:	ldr	w0, [sp, #44]
  404168:	cmp	w0, #0x0
  40416c:	b.eq	404198 <printf@plt+0x25b8>  // b.none
  404170:	mov	w1, #0x27                  	// #39
  404174:	ldr	x0, [sp, #16]
  404178:	bl	4045dc <printf@plt+0x29fc>
  40417c:	ldr	x1, [sp, #24]
  404180:	ldr	x0, [sp, #16]
  404184:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  404188:	mov	w1, #0x27                  	// #39
  40418c:	ldr	x0, [sp, #16]
  404190:	bl	4045dc <printf@plt+0x29fc>
  404194:	b	4041a4 <printf@plt+0x25c4>
  404198:	ldr	x1, [sp, #24]
  40419c:	ldr	x0, [sp, #16]
  4041a0:	bl	40fff4 <_ZdlPvm@@Base+0x1d94>
  4041a4:	nop
  4041a8:	ldp	x29, x30, [sp], #48
  4041ac:	ret
  4041b0:	stp	x29, x30, [sp, #-32]!
  4041b4:	mov	x29, sp
  4041b8:	str	x0, [sp, #24]
  4041bc:	ldr	x0, [sp, #24]
  4041c0:	bl	403c48 <printf@plt+0x2068>
  4041c4:	ldr	x0, [sp, #24]
  4041c8:	ldr	x0, [x0, #24]
  4041cc:	ldp	x29, x30, [sp], #32
  4041d0:	ret
  4041d4:	stp	x29, x30, [sp, #-32]!
  4041d8:	mov	x29, sp
  4041dc:	str	x0, [sp, #24]
  4041e0:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  4041e4:	add	x0, x0, #0x168
  4041e8:	ldr	x0, [x0]
  4041ec:	mov	x2, x0
  4041f0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4041f4:	add	x1, x0, #0x620
  4041f8:	ldr	x0, [sp, #24]
  4041fc:	bl	401830 <fprintf@plt>
  404200:	nop
  404204:	ldp	x29, x30, [sp], #32
  404208:	ret
  40420c:	stp	x29, x30, [sp, #-16]!
  404210:	mov	x29, sp
  404214:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404218:	add	x0, x0, #0xf18
  40421c:	ldr	x0, [x0]
  404220:	bl	4041d4 <printf@plt+0x25f4>
  404224:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404228:	add	x0, x0, #0xf18
  40422c:	ldr	x0, [x0]
  404230:	mov	x3, x0
  404234:	mov	x2, #0x53d                 	// #1341
  404238:	mov	x1, #0x1                   	// #1
  40423c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404240:	add	x0, x0, #0x6e8
  404244:	bl	401b80 <fwrite@plt>
  404248:	mov	w0, #0x0                   	// #0
  40424c:	bl	401b70 <exit@plt>
  404250:	stp	x29, x30, [sp, #-32]!
  404254:	mov	x29, sp
  404258:	str	x0, [sp, #24]
  40425c:	ldr	x0, [sp, #24]
  404260:	bl	4041d4 <printf@plt+0x25f4>
  404264:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  404268:	add	x0, x0, #0x168
  40426c:	ldr	x0, [x0]
  404270:	mov	x2, x0
  404274:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404278:	add	x1, x0, #0xc28
  40427c:	ldr	x0, [sp, #24]
  404280:	bl	401830 <fprintf@plt>
  404284:	nop
  404288:	ldp	x29, x30, [sp], #32
  40428c:	ret
  404290:	stp	x29, x30, [sp, #-96]!
  404294:	mov	x29, sp
  404298:	str	x0, [sp, #40]
  40429c:	str	x1, [sp, #32]
  4042a0:	str	x2, [sp, #24]
  4042a4:	str	x3, [sp, #16]
  4042a8:	add	x0, sp, #0x30
  4042ac:	ldr	x1, [sp, #32]
  4042b0:	bl	4052c4 <printf@plt+0x36e4>
  4042b4:	add	x0, sp, #0x40
  4042b8:	ldr	x1, [sp, #24]
  4042bc:	bl	4052c4 <printf@plt+0x36e4>
  4042c0:	add	x0, sp, #0x50
  4042c4:	ldr	x1, [sp, #16]
  4042c8:	bl	4052c4 <printf@plt+0x36e4>
  4042cc:	add	x2, sp, #0x50
  4042d0:	add	x1, sp, #0x40
  4042d4:	add	x0, sp, #0x30
  4042d8:	mov	x3, x2
  4042dc:	mov	x2, x1
  4042e0:	mov	x1, x0
  4042e4:	ldr	x0, [sp, #40]
  4042e8:	bl	405a54 <printf@plt+0x3e74>
  4042ec:	nop
  4042f0:	ldp	x29, x30, [sp], #96
  4042f4:	ret
  4042f8:	stp	x29, x30, [sp, #-96]!
  4042fc:	mov	x29, sp
  404300:	str	x0, [sp, #40]
  404304:	str	x1, [sp, #32]
  404308:	str	x2, [sp, #24]
  40430c:	str	x3, [sp, #16]
  404310:	add	x0, sp, #0x30
  404314:	ldr	x1, [sp, #32]
  404318:	bl	4052c4 <printf@plt+0x36e4>
  40431c:	add	x0, sp, #0x40
  404320:	ldr	x1, [sp, #24]
  404324:	bl	4052c4 <printf@plt+0x36e4>
  404328:	add	x0, sp, #0x50
  40432c:	ldr	x1, [sp, #16]
  404330:	bl	4052c4 <printf@plt+0x36e4>
  404334:	add	x2, sp, #0x50
  404338:	add	x1, sp, #0x40
  40433c:	add	x0, sp, #0x30
  404340:	mov	x3, x2
  404344:	mov	x2, x1
  404348:	mov	x1, x0
  40434c:	ldr	x0, [sp, #40]
  404350:	bl	405acc <printf@plt+0x3eec>
  404354:	nop
  404358:	ldp	x29, x30, [sp], #96
  40435c:	ret
  404360:	stp	x29, x30, [sp, #-48]!
  404364:	mov	x29, sp
  404368:	str	x19, [sp, #16]
  40436c:	str	x0, [sp, #40]
  404370:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  404374:	add	x19, x0, #0xf0
  404378:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40437c:	add	x0, x0, #0xf50
  404380:	cmp	x19, x0
  404384:	b.eq	404398 <printf@plt+0x27b8>  // b.none
  404388:	sub	x19, x19, #0x20
  40438c:	mov	x0, x19
  404390:	bl	4038d0 <printf@plt+0x1cf0>
  404394:	b	404378 <printf@plt+0x2798>
  404398:	ldr	x19, [sp, #16]
  40439c:	ldp	x29, x30, [sp], #48
  4043a0:	ret
  4043a4:	stp	x29, x30, [sp, #-64]!
  4043a8:	mov	x29, sp
  4043ac:	stp	x19, x20, [sp, #16]
  4043b0:	str	x21, [sp, #32]
  4043b4:	str	w0, [sp, #60]
  4043b8:	str	w1, [sp, #56]
  4043bc:	ldr	w0, [sp, #60]
  4043c0:	cmp	w0, #0x1
  4043c4:	b.ne	404468 <printf@plt+0x2888>  // b.any
  4043c8:	ldr	w1, [sp, #56]
  4043cc:	mov	w0, #0xffff                	// #65535
  4043d0:	cmp	w1, w0
  4043d4:	b.ne	404468 <printf@plt+0x2888>  // b.any
  4043d8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0xe0>
  4043dc:	add	x0, x0, #0xf0
  4043e0:	bl	404de8 <printf@plt+0x3208>
  4043e4:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043e8:	add	x20, x0, #0xf50
  4043ec:	mov	x19, #0xc                   	// #12
  4043f0:	mov	x21, x20
  4043f4:	cmp	x19, #0x0
  4043f8:	b.lt	404410 <printf@plt+0x2830>  // b.tstop
  4043fc:	mov	x0, x21
  404400:	bl	40389c <printf@plt+0x1cbc>
  404404:	add	x21, x21, #0x20
  404408:	sub	x19, x19, #0x1
  40440c:	b	4043f4 <printf@plt+0x2814>
  404410:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  404414:	add	x2, x0, #0x228
  404418:	mov	x1, #0x0                   	// #0
  40441c:	adrp	x0, 404000 <printf@plt+0x2420>
  404420:	add	x0, x0, #0x360
  404424:	bl	4019e0 <__cxa_atexit@plt>
  404428:	b	404468 <printf@plt+0x2888>
  40442c:	mov	x21, x0
  404430:	cmp	x20, #0x0
  404434:	b.eq	404460 <printf@plt+0x2880>  // b.none
  404438:	mov	x0, #0xc                   	// #12
  40443c:	sub	x0, x0, x19
  404440:	lsl	x0, x0, #5
  404444:	add	x19, x20, x0
  404448:	cmp	x19, x20
  40444c:	b.eq	404460 <printf@plt+0x2880>  // b.none
  404450:	sub	x19, x19, #0x20
  404454:	mov	x0, x19
  404458:	bl	4038d0 <printf@plt+0x1cf0>
  40445c:	b	404448 <printf@plt+0x2868>
  404460:	mov	x0, x21
  404464:	bl	401b90 <_Unwind_Resume@plt>
  404468:	ldp	x19, x20, [sp, #16]
  40446c:	ldr	x21, [sp, #32]
  404470:	ldp	x29, x30, [sp], #64
  404474:	ret
  404478:	stp	x29, x30, [sp, #-16]!
  40447c:	mov	x29, sp
  404480:	mov	w1, #0xffff                	// #65535
  404484:	mov	w0, #0x1                   	// #1
  404488:	bl	4043a4 <printf@plt+0x27c4>
  40448c:	ldp	x29, x30, [sp], #16
  404490:	ret
  404494:	stp	x29, x30, [sp, #-32]!
  404498:	mov	x29, sp
  40449c:	str	w0, [sp, #28]
  4044a0:	str	w1, [sp, #24]
  4044a4:	str	x2, [sp, #16]
  4044a8:	ldr	w0, [sp, #28]
  4044ac:	cmp	w0, #0x0
  4044b0:	b.ne	4044c0 <printf@plt+0x28e0>  // b.any
  4044b4:	ldr	x1, [sp, #16]
  4044b8:	ldr	w0, [sp, #24]
  4044bc:	bl	404bd0 <printf@plt+0x2ff0>
  4044c0:	nop
  4044c4:	ldp	x29, x30, [sp], #32
  4044c8:	ret
  4044cc:	stp	x29, x30, [sp, #-32]!
  4044d0:	mov	x29, sp
  4044d4:	str	x0, [sp, #24]
  4044d8:	str	w1, [sp, #20]
  4044dc:	ldr	w0, [sp, #20]
  4044e0:	cmp	w0, #0x0
  4044e4:	b.lt	404504 <printf@plt+0x2924>  // b.tstop
  4044e8:	ldr	x0, [sp, #24]
  4044ec:	ldr	w0, [x0, #8]
  4044f0:	ldr	w1, [sp, #20]
  4044f4:	cmp	w1, w0
  4044f8:	b.ge	404504 <printf@plt+0x2924>  // b.tcont
  4044fc:	mov	w0, #0x1                   	// #1
  404500:	b	404508 <printf@plt+0x2928>
  404504:	mov	w0, #0x0                   	// #0
  404508:	mov	w3, w0
  40450c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x1da0>
  404510:	add	x2, x0, #0xef0
  404514:	mov	w1, #0x62                  	// #98
  404518:	mov	w0, w3
  40451c:	bl	404494 <printf@plt+0x28b4>
  404520:	ldr	x0, [sp, #24]
  404524:	ldr	x1, [x0]
  404528:	ldrsw	x0, [sp, #20]
  40452c:	add	x0, x1, x0
  404530:	ldp	x29, x30, [sp], #32
  404534:	ret
  404538:	sub	sp, sp, #0x10
  40453c:	str	x0, [sp, #8]
  404540:	ldr	x0, [sp, #8]
  404544:	ldr	w0, [x0, #8]
  404548:	add	sp, sp, #0x10
  40454c:	ret
  404550:	sub	sp, sp, #0x10
  404554:	str	x0, [sp, #8]
  404558:	ldr	x0, [sp, #8]
  40455c:	ldr	x0, [x0]
  404560:	add	sp, sp, #0x10
  404564:	ret
  404568:	stp	x29, x30, [sp, #-48]!
  40456c:	mov	x29, sp
  404570:	str	x19, [sp, #16]
  404574:	mov	x19, x8
  404578:	str	x0, [sp, #40]
  40457c:	str	x1, [sp, #32]
  404580:	ldr	x0, [sp, #40]
  404584:	cmp	x0, #0x0
  404588:	b.ne	40459c <printf@plt+0x29bc>  // b.any
  40458c:	ldr	x1, [sp, #32]
  404590:	mov	x0, x19
  404594:	bl	40fc70 <_ZdlPvm@@Base+0x1a10>
  404598:	b	4045cc <printf@plt+0x29ec>
  40459c:	ldr	x0, [sp, #40]
  4045a0:	bl	401820 <strlen@plt>
  4045a4:	mov	w2, w0
  4045a8:	ldr	x0, [sp, #32]
  4045ac:	ldr	x1, [x0]
  4045b0:	ldr	x0, [sp, #32]
  4045b4:	ldr	w0, [x0, #8]
  4045b8:	mov	w4, w0
  4045bc:	mov	x3, x1
  4045c0:	ldr	x1, [sp, #40]
  4045c4:	mov	x0, x19
  4045c8:	bl	41025c <_ZdlPvm@@Base+0x1ffc>
  4045cc:	mov	x0, x19
  4045d0:	ldr	x19, [sp, #16]
  4045d4:	ldp	x29, x30, [sp], #48
  4045d8:	ret
  4045dc:	stp	x29, x30, [sp, #-32]!
  4045e0:	mov	x29, sp
  4045e4:	str	x0, [sp, #24]
  4045e8:	strb	w1, [sp, #23]
  4045ec:	ldr	x0, [sp, #24]
  4045f0:	ldr	w1, [x0, #8]
  4045f4:	ldr	x0, [sp, #24]
  4045f8:	ldr	w0, [x0, #12]
  4045fc:	cmp	w1, w0
  404600:	b.lt	40460c <printf@plt+0x2a2c>  // b.tstop
  404604:	ldr	x0, [sp, #24]
  404608:	bl	40ff98 <_ZdlPvm@@Base+0x1d38>
  40460c:	ldr	x0, [sp, #24]
  404610:	ldr	x1, [x0]
  404614:	ldr	x0, [sp, #24]
  404618:	ldr	w0, [x0, #8]
  40461c:	add	w3, w0, #0x1
  404620:	ldr	x2, [sp, #24]
  404624:	str	w3, [x2, #8]
  404628:	sxtw	x0, w0
  40462c:	add	x0, x1, x0
  404630:	ldrb	w1, [sp, #23]
  404634:	strb	w1, [x0]
  404638:	ldr	x0, [sp, #24]
  40463c:	ldp	x29, x30, [sp], #32
  404640:	ret
  404644:	sub	sp, sp, #0x10
  404648:	str	x0, [sp, #8]
  40464c:	strb	w1, [sp, #7]
  404650:	ldrb	w0, [sp, #7]
  404654:	ldr	x1, [sp, #8]
  404658:	sxtw	x0, w0
  40465c:	ldrb	w0, [x1, x0]
  404660:	add	sp, sp, #0x10
  404664:	ret
  404668:	stp	x29, x30, [sp, #-160]!
  40466c:	mov	x29, sp
  404670:	str	x19, [sp, #16]
  404674:	str	w0, [sp, #44]
  404678:	str	x1, [sp, #32]
  40467c:	str	w2, [sp, #40]
  404680:	str	wzr, [sp, #152]
  404684:	str	wzr, [sp, #148]
  404688:	ldr	w0, [sp, #44]
  40468c:	str	w0, [sp, #144]
  404690:	str	wzr, [sp, #156]
  404694:	b	404908 <printf@plt+0x2d28>
  404698:	ldr	w0, [sp, #44]
  40469c:	sub	w0, w0, #0x1
  4046a0:	ldr	w1, [sp, #156]
  4046a4:	cmp	w1, w0
  4046a8:	b.eq	4046d4 <printf@plt+0x2af4>  // b.none
  4046ac:	ldr	w0, [sp, #40]
  4046b0:	cmp	w0, #0x0
  4046b4:	b.ne	4046d4 <printf@plt+0x2af4>  // b.any
  4046b8:	add	x0, sp, #0x38
  4046bc:	bl	401800 <pipe@plt>
  4046c0:	cmp	w0, #0x0
  4046c4:	b.ge	4046d4 <printf@plt+0x2af4>  // b.tcont
  4046c8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4046cc:	add	x0, x0, #0xc40
  4046d0:	bl	404b60 <printf@plt+0x2f80>
  4046d4:	bl	401a70 <fork@plt>
  4046d8:	str	w0, [sp, #124]
  4046dc:	ldr	w0, [sp, #124]
  4046e0:	cmp	w0, #0x0
  4046e4:	b.ge	4046f4 <printf@plt+0x2b14>  // b.tcont
  4046e8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4046ec:	add	x0, x0, #0xc48
  4046f0:	bl	404b60 <printf@plt+0x2f80>
  4046f4:	ldr	w0, [sp, #124]
  4046f8:	cmp	w0, #0x0
  4046fc:	b.ne	40487c <printf@plt+0x2c9c>  // b.any
  404700:	ldr	w0, [sp, #152]
  404704:	cmp	w0, #0x0
  404708:	b.eq	404760 <printf@plt+0x2b80>  // b.none
  40470c:	mov	w0, #0x0                   	// #0
  404710:	bl	401ab0 <close@plt>
  404714:	cmp	w0, #0x0
  404718:	b.ge	404728 <printf@plt+0x2b48>  // b.tcont
  40471c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404720:	add	x0, x0, #0xc50
  404724:	bl	404b60 <printf@plt+0x2f80>
  404728:	ldr	w0, [sp, #152]
  40472c:	bl	401a60 <dup@plt>
  404730:	cmp	w0, #0x0
  404734:	b.ge	404744 <printf@plt+0x2b64>  // b.tcont
  404738:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40473c:	add	x0, x0, #0xc58
  404740:	bl	404b60 <printf@plt+0x2f80>
  404744:	ldr	w0, [sp, #152]
  404748:	bl	401ab0 <close@plt>
  40474c:	cmp	w0, #0x0
  404750:	b.ge	404760 <printf@plt+0x2b80>  // b.tcont
  404754:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404758:	add	x0, x0, #0xc50
  40475c:	bl	404b60 <printf@plt+0x2f80>
  404760:	ldr	w0, [sp, #44]
  404764:	sub	w0, w0, #0x1
  404768:	ldr	w1, [sp, #156]
  40476c:	cmp	w1, w0
  404770:	b.eq	4047f0 <printf@plt+0x2c10>  // b.none
  404774:	ldr	w0, [sp, #40]
  404778:	cmp	w0, #0x0
  40477c:	b.ne	4047f0 <printf@plt+0x2c10>  // b.any
  404780:	mov	w0, #0x1                   	// #1
  404784:	bl	401ab0 <close@plt>
  404788:	cmp	w0, #0x0
  40478c:	b.ge	40479c <printf@plt+0x2bbc>  // b.tcont
  404790:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404794:	add	x0, x0, #0xc50
  404798:	bl	404b60 <printf@plt+0x2f80>
  40479c:	ldr	w0, [sp, #60]
  4047a0:	bl	401a60 <dup@plt>
  4047a4:	cmp	w0, #0x0
  4047a8:	b.ge	4047b8 <printf@plt+0x2bd8>  // b.tcont
  4047ac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4047b0:	add	x0, x0, #0xc58
  4047b4:	bl	404b60 <printf@plt+0x2f80>
  4047b8:	ldr	w0, [sp, #60]
  4047bc:	bl	401ab0 <close@plt>
  4047c0:	cmp	w0, #0x0
  4047c4:	b.ge	4047d4 <printf@plt+0x2bf4>  // b.tcont
  4047c8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4047cc:	add	x0, x0, #0xc50
  4047d0:	bl	404b60 <printf@plt+0x2f80>
  4047d4:	ldr	w0, [sp, #56]
  4047d8:	bl	401ab0 <close@plt>
  4047dc:	cmp	w0, #0x0
  4047e0:	b.eq	4047f0 <printf@plt+0x2c10>  // b.none
  4047e4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4047e8:	add	x0, x0, #0xc50
  4047ec:	bl	404b60 <printf@plt+0x2f80>
  4047f0:	ldrsw	x0, [sp, #156]
  4047f4:	lsl	x0, x0, #3
  4047f8:	ldr	x1, [sp, #32]
  4047fc:	add	x0, x1, x0
  404800:	ldr	x0, [x0]
  404804:	ldr	x2, [x0]
  404808:	ldrsw	x0, [sp, #156]
  40480c:	lsl	x0, x0, #3
  404810:	ldr	x1, [sp, #32]
  404814:	add	x0, x1, x0
  404818:	ldr	x0, [x0]
  40481c:	mov	x1, x0
  404820:	mov	x0, x2
  404824:	bl	4017f0 <execvp@plt>
  404828:	ldrsw	x0, [sp, #156]
  40482c:	lsl	x0, x0, #3
  404830:	ldr	x1, [sp, #32]
  404834:	add	x0, x1, x0
  404838:	ldr	x0, [x0]
  40483c:	ldr	x19, [x0]
  404840:	bl	401a50 <__errno_location@plt>
  404844:	ldr	w0, [x0]
  404848:	bl	401900 <strerror@plt>
  40484c:	mov	x3, #0x0                   	// #0
  404850:	mov	x2, x0
  404854:	mov	x1, x19
  404858:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40485c:	add	x0, x0, #0xc60
  404860:	bl	404290 <printf@plt+0x26b0>
  404864:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404868:	add	x0, x0, #0xf20
  40486c:	ldr	x0, [x0]
  404870:	bl	4019f0 <fflush@plt>
  404874:	mov	w0, #0xff                  	// #255
  404878:	bl	4018e0 <_exit@plt>
  40487c:	ldr	w0, [sp, #152]
  404880:	cmp	w0, #0x0
  404884:	b.eq	4048a4 <printf@plt+0x2cc4>  // b.none
  404888:	ldr	w0, [sp, #152]
  40488c:	bl	401ab0 <close@plt>
  404890:	cmp	w0, #0x0
  404894:	b.ge	4048a4 <printf@plt+0x2cc4>  // b.tcont
  404898:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40489c:	add	x0, x0, #0xc50
  4048a0:	bl	404b60 <printf@plt+0x2f80>
  4048a4:	ldr	w0, [sp, #44]
  4048a8:	sub	w0, w0, #0x1
  4048ac:	ldr	w1, [sp, #156]
  4048b0:	cmp	w1, w0
  4048b4:	b.eq	4048e8 <printf@plt+0x2d08>  // b.none
  4048b8:	ldr	w0, [sp, #40]
  4048bc:	cmp	w0, #0x0
  4048c0:	b.ne	4048e8 <printf@plt+0x2d08>  // b.any
  4048c4:	ldr	w0, [sp, #60]
  4048c8:	bl	401ab0 <close@plt>
  4048cc:	cmp	w0, #0x0
  4048d0:	b.ge	4048e0 <printf@plt+0x2d00>  // b.tcont
  4048d4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4048d8:	add	x0, x0, #0xc50
  4048dc:	bl	404b60 <printf@plt+0x2f80>
  4048e0:	ldr	w0, [sp, #56]
  4048e4:	str	w0, [sp, #152]
  4048e8:	ldrsw	x0, [sp, #156]
  4048ec:	lsl	x0, x0, #2
  4048f0:	add	x1, sp, #0x40
  4048f4:	ldr	w2, [sp, #124]
  4048f8:	str	w2, [x1, x0]
  4048fc:	ldr	w0, [sp, #156]
  404900:	add	w0, w0, #0x1
  404904:	str	w0, [sp, #156]
  404908:	ldr	w1, [sp, #156]
  40490c:	ldr	w0, [sp, #44]
  404910:	cmp	w1, w0
  404914:	b.lt	404698 <printf@plt+0x2ab8>  // b.tstop
  404918:	b	404b44 <printf@plt+0x2f64>
  40491c:	add	x0, sp, #0x34
  404920:	bl	4018d0 <wait@plt>
  404924:	str	w0, [sp, #136]
  404928:	ldr	w0, [sp, #136]
  40492c:	cmp	w0, #0x0
  404930:	b.ge	404940 <printf@plt+0x2d60>  // b.tcont
  404934:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404938:	add	x0, x0, #0xc78
  40493c:	bl	404b60 <printf@plt+0x2f80>
  404940:	str	wzr, [sp, #156]
  404944:	b	404b2c <printf@plt+0x2f4c>
  404948:	ldrsw	x0, [sp, #156]
  40494c:	lsl	x0, x0, #2
  404950:	add	x1, sp, #0x40
  404954:	ldr	w0, [x1, x0]
  404958:	ldr	w1, [sp, #136]
  40495c:	cmp	w1, w0
  404960:	b.ne	404b20 <printf@plt+0x2f40>  // b.any
  404964:	ldrsw	x0, [sp, #156]
  404968:	lsl	x0, x0, #2
  40496c:	add	x1, sp, #0x40
  404970:	mov	w2, #0xffffffff            	// #-1
  404974:	str	w2, [x1, x0]
  404978:	ldr	w0, [sp, #144]
  40497c:	sub	w0, w0, #0x1
  404980:	str	w0, [sp, #144]
  404984:	ldr	w0, [sp, #52]
  404988:	and	w0, w0, #0xff
  40498c:	and	w0, w0, #0x7f
  404990:	and	w0, w0, #0xff
  404994:	add	w0, w0, #0x1
  404998:	and	w0, w0, #0xff
  40499c:	sxtb	w0, w0
  4049a0:	asr	w0, w0, #1
  4049a4:	sxtb	w0, w0
  4049a8:	cmp	w0, #0x0
  4049ac:	b.le	404aa4 <printf@plt+0x2ec4>
  4049b0:	ldr	w0, [sp, #52]
  4049b4:	and	w0, w0, #0x7f
  4049b8:	str	w0, [sp, #128]
  4049bc:	ldr	w0, [sp, #128]
  4049c0:	cmp	w0, #0xd
  4049c4:	b.ne	404a34 <printf@plt+0x2e54>  // b.any
  4049c8:	ldr	w0, [sp, #44]
  4049cc:	sub	w0, w0, #0x1
  4049d0:	ldr	w1, [sp, #156]
  4049d4:	cmp	w1, w0
  4049d8:	b.ne	404b40 <printf@plt+0x2f60>  // b.any
  4049dc:	str	wzr, [sp, #140]
  4049e0:	b	404a20 <printf@plt+0x2e40>
  4049e4:	ldrsw	x0, [sp, #140]
  4049e8:	lsl	x0, x0, #2
  4049ec:	add	x1, sp, #0x40
  4049f0:	ldr	w0, [x1, x0]
  4049f4:	cmp	w0, #0x0
  4049f8:	b.le	404a14 <printf@plt+0x2e34>
  4049fc:	ldrsw	x0, [sp, #140]
  404a00:	lsl	x0, x0, #2
  404a04:	add	x1, sp, #0x40
  404a08:	ldr	w0, [x1, x0]
  404a0c:	mov	w1, #0xd                   	// #13
  404a10:	bl	401a10 <kill@plt>
  404a14:	ldr	w0, [sp, #140]
  404a18:	add	w0, w0, #0x1
  404a1c:	str	w0, [sp, #140]
  404a20:	ldr	w1, [sp, #140]
  404a24:	ldr	w0, [sp, #44]
  404a28:	cmp	w1, w0
  404a2c:	b.lt	4049e4 <printf@plt+0x2e04>  // b.tstop
  404a30:	b	404b40 <printf@plt+0x2f60>
  404a34:	ldrsw	x0, [sp, #156]
  404a38:	lsl	x0, x0, #3
  404a3c:	ldr	x1, [sp, #32]
  404a40:	add	x0, x1, x0
  404a44:	ldr	x0, [x0]
  404a48:	ldr	x19, [x0]
  404a4c:	ldr	w0, [sp, #128]
  404a50:	bl	404b9c <printf@plt+0x2fbc>
  404a54:	mov	x1, x0
  404a58:	ldr	w0, [sp, #52]
  404a5c:	and	w0, w0, #0x80
  404a60:	cmp	w0, #0x0
  404a64:	b.eq	404a74 <printf@plt+0x2e94>  // b.none
  404a68:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404a6c:	add	x0, x0, #0xc80
  404a70:	b	404a7c <printf@plt+0x2e9c>
  404a74:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404a78:	add	x0, x0, #0xc90
  404a7c:	mov	x3, x0
  404a80:	mov	x2, x1
  404a84:	mov	x1, x19
  404a88:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404a8c:	add	x0, x0, #0xc98
  404a90:	bl	404290 <printf@plt+0x26b0>
  404a94:	ldr	w0, [sp, #148]
  404a98:	orr	w0, w0, #0x2
  404a9c:	str	w0, [sp, #148]
  404aa0:	b	404b40 <printf@plt+0x2f60>
  404aa4:	ldr	w0, [sp, #52]
  404aa8:	and	w0, w0, #0x7f
  404aac:	cmp	w0, #0x0
  404ab0:	b.ne	404afc <printf@plt+0x2f1c>  // b.any
  404ab4:	ldr	w0, [sp, #52]
  404ab8:	asr	w0, w0, #8
  404abc:	and	w0, w0, #0xff
  404ac0:	str	w0, [sp, #132]
  404ac4:	ldr	w0, [sp, #132]
  404ac8:	cmp	w0, #0xff
  404acc:	b.ne	404ae0 <printf@plt+0x2f00>  // b.any
  404ad0:	ldr	w0, [sp, #148]
  404ad4:	orr	w0, w0, #0x4
  404ad8:	str	w0, [sp, #148]
  404adc:	b	404b40 <printf@plt+0x2f60>
  404ae0:	ldr	w0, [sp, #132]
  404ae4:	cmp	w0, #0x0
  404ae8:	b.eq	404b40 <printf@plt+0x2f60>  // b.none
  404aec:	ldr	w0, [sp, #148]
  404af0:	orr	w0, w0, #0x1
  404af4:	str	w0, [sp, #148]
  404af8:	b	404b40 <printf@plt+0x2f60>
  404afc:	ldr	w0, [sp, #52]
  404b00:	bl	40c9b8 <printf@plt+0xadd8>
  404b04:	mov	x3, #0x0                   	// #0
  404b08:	mov	x2, #0x0                   	// #0
  404b0c:	mov	x1, x0
  404b10:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404b14:	add	x0, x0, #0xca8
  404b18:	bl	404290 <printf@plt+0x26b0>
  404b1c:	b	404b40 <printf@plt+0x2f60>
  404b20:	ldr	w0, [sp, #156]
  404b24:	add	w0, w0, #0x1
  404b28:	str	w0, [sp, #156]
  404b2c:	ldr	w1, [sp, #156]
  404b30:	ldr	w0, [sp, #44]
  404b34:	cmp	w1, w0
  404b38:	b.lt	404948 <printf@plt+0x2d68>  // b.tstop
  404b3c:	b	404b44 <printf@plt+0x2f64>
  404b40:	nop
  404b44:	ldr	w0, [sp, #144]
  404b48:	cmp	w0, #0x0
  404b4c:	b.gt	40491c <printf@plt+0x2d3c>
  404b50:	ldr	w0, [sp, #148]
  404b54:	ldr	x19, [sp, #16]
  404b58:	ldp	x29, x30, [sp], #160
  404b5c:	ret
  404b60:	stp	x29, x30, [sp, #-32]!
  404b64:	mov	x29, sp
  404b68:	str	x0, [sp, #24]
  404b6c:	bl	401a50 <__errno_location@plt>
  404b70:	ldr	w0, [x0]
  404b74:	bl	401900 <strerror@plt>
  404b78:	mov	x3, #0x0                   	// #0
  404b7c:	mov	x2, x0
  404b80:	ldr	x1, [sp, #24]
  404b84:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404b88:	add	x0, x0, #0xcc0
  404b8c:	bl	4042f8 <printf@plt+0x2718>
  404b90:	nop
  404b94:	ldp	x29, x30, [sp], #32
  404b98:	ret
  404b9c:	stp	x29, x30, [sp, #-32]!
  404ba0:	mov	x29, sp
  404ba4:	str	w0, [sp, #28]
  404ba8:	ldr	w2, [sp, #28]
  404bac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404bb0:	add	x1, x0, #0xcc8
  404bb4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  404bb8:	add	x0, x0, #0xf8
  404bbc:	bl	401930 <sprintf@plt>
  404bc0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  404bc4:	add	x0, x0, #0xf8
  404bc8:	ldp	x29, x30, [sp], #32
  404bcc:	ret
  404bd0:	stp	x29, x30, [sp, #-32]!
  404bd4:	mov	x29, sp
  404bd8:	str	w0, [sp, #28]
  404bdc:	str	x1, [sp, #16]
  404be0:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  404be4:	add	x0, x0, #0x168
  404be8:	ldr	x0, [x0]
  404bec:	cmp	x0, #0x0
  404bf0:	b.eq	404c20 <printf@plt+0x3040>  // b.none
  404bf4:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404bf8:	add	x0, x0, #0xf20
  404bfc:	ldr	x3, [x0]
  404c00:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  404c04:	add	x0, x0, #0x168
  404c08:	ldr	x0, [x0]
  404c0c:	mov	x2, x0
  404c10:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404c14:	add	x1, x0, #0xcd8
  404c18:	mov	x0, x3
  404c1c:	bl	401830 <fprintf@plt>
  404c20:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404c24:	add	x0, x0, #0xf20
  404c28:	ldr	x4, [x0]
  404c2c:	ldr	x3, [sp, #16]
  404c30:	ldr	w2, [sp, #28]
  404c34:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  404c38:	add	x1, x0, #0xce0
  404c3c:	mov	x0, x4
  404c40:	bl	401830 <fprintf@plt>
  404c44:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404c48:	add	x0, x0, #0xf20
  404c4c:	ldr	x0, [x0]
  404c50:	bl	4019f0 <fflush@plt>
  404c54:	bl	401b20 <abort@plt>
  404c58:	sub	sp, sp, #0x20
  404c5c:	str	x0, [sp, #8]
  404c60:	ldr	x0, [sp, #8]
  404c64:	str	x0, [sp, #16]
  404c68:	str	wzr, [sp, #28]
  404c6c:	ldr	w0, [sp, #28]
  404c70:	cmp	w0, #0xff
  404c74:	b.gt	404c98 <printf@plt+0x30b8>
  404c78:	ldrsw	x0, [sp, #28]
  404c7c:	ldr	x1, [sp, #16]
  404c80:	add	x0, x1, x0
  404c84:	strb	wzr, [x0]
  404c88:	ldr	w0, [sp, #28]
  404c8c:	add	w0, w0, #0x1
  404c90:	str	w0, [sp, #28]
  404c94:	b	404c6c <printf@plt+0x308c>
  404c98:	nop
  404c9c:	add	sp, sp, #0x20
  404ca0:	ret
  404ca4:	stp	x29, x30, [sp, #-32]!
  404ca8:	mov	x29, sp
  404cac:	str	x0, [sp, #24]
  404cb0:	ldr	x0, [sp, #24]
  404cb4:	bl	404c58 <printf@plt+0x3078>
  404cb8:	nop
  404cbc:	ldp	x29, x30, [sp], #32
  404cc0:	ret
  404cc4:	stp	x29, x30, [sp, #-32]!
  404cc8:	mov	x29, sp
  404ccc:	str	x0, [sp, #24]
  404cd0:	str	x1, [sp, #16]
  404cd4:	ldr	x0, [sp, #24]
  404cd8:	bl	404c58 <printf@plt+0x3078>
  404cdc:	ldr	x0, [sp, #16]
  404ce0:	ldrb	w0, [x0]
  404ce4:	cmp	w0, #0x0
  404ce8:	b.eq	404d10 <printf@plt+0x3130>  // b.none
  404cec:	ldr	x0, [sp, #16]
  404cf0:	add	x1, x0, #0x1
  404cf4:	str	x1, [sp, #16]
  404cf8:	ldrb	w0, [x0]
  404cfc:	ldr	x1, [sp, #24]
  404d00:	sxtw	x0, w0
  404d04:	mov	w2, #0x1                   	// #1
  404d08:	strb	w2, [x1, x0]
  404d0c:	b	404cdc <printf@plt+0x30fc>
  404d10:	nop
  404d14:	ldp	x29, x30, [sp], #32
  404d18:	ret
  404d1c:	stp	x29, x30, [sp, #-32]!
  404d20:	mov	x29, sp
  404d24:	str	x0, [sp, #24]
  404d28:	str	x1, [sp, #16]
  404d2c:	ldr	x0, [sp, #24]
  404d30:	bl	404c58 <printf@plt+0x3078>
  404d34:	ldr	x0, [sp, #16]
  404d38:	ldrb	w0, [x0]
  404d3c:	cmp	w0, #0x0
  404d40:	b.eq	404d68 <printf@plt+0x3188>  // b.none
  404d44:	ldr	x0, [sp, #16]
  404d48:	add	x1, x0, #0x1
  404d4c:	str	x1, [sp, #16]
  404d50:	ldrb	w0, [x0]
  404d54:	ldr	x1, [sp, #24]
  404d58:	sxtw	x0, w0
  404d5c:	mov	w2, #0x1                   	// #1
  404d60:	strb	w2, [x1, x0]
  404d64:	b	404d34 <printf@plt+0x3154>
  404d68:	nop
  404d6c:	ldp	x29, x30, [sp], #32
  404d70:	ret
  404d74:	sub	sp, sp, #0x10
  404d78:	str	x0, [sp, #8]
  404d7c:	str	w1, [sp, #4]
  404d80:	nop
  404d84:	add	sp, sp, #0x10
  404d88:	ret
  404d8c:	sub	sp, sp, #0x20
  404d90:	str	x0, [sp, #8]
  404d94:	str	x1, [sp]
  404d98:	str	wzr, [sp, #28]
  404d9c:	ldr	w0, [sp, #28]
  404da0:	cmp	w0, #0xff
  404da4:	b.gt	404ddc <printf@plt+0x31fc>
  404da8:	ldr	x1, [sp]
  404dac:	ldrsw	x0, [sp, #28]
  404db0:	ldrb	w0, [x1, x0]
  404db4:	cmp	w0, #0x0
  404db8:	b.eq	404dcc <printf@plt+0x31ec>  // b.none
  404dbc:	ldr	x1, [sp, #8]
  404dc0:	ldrsw	x0, [sp, #28]
  404dc4:	mov	w2, #0x1                   	// #1
  404dc8:	strb	w2, [x1, x0]
  404dcc:	ldr	w0, [sp, #28]
  404dd0:	add	w0, w0, #0x1
  404dd4:	str	w0, [sp, #28]
  404dd8:	b	404d9c <printf@plt+0x31bc>
  404ddc:	ldr	x0, [sp, #8]
  404de0:	add	sp, sp, #0x20
  404de4:	ret
  404de8:	stp	x29, x30, [sp, #-48]!
  404dec:	mov	x29, sp
  404df0:	str	x0, [sp, #24]
  404df4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  404df8:	add	x0, x0, #0xc10
  404dfc:	ldr	w0, [x0]
  404e00:	cmp	w0, #0x0
  404e04:	b.ne	405104 <printf@plt+0x3524>  // b.any
  404e08:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  404e0c:	add	x0, x0, #0xc10
  404e10:	mov	w1, #0x1                   	// #1
  404e14:	str	w1, [x0]
  404e18:	str	wzr, [sp, #44]
  404e1c:	ldr	w0, [sp, #44]
  404e20:	cmp	w0, #0xff
  404e24:	b.gt	405108 <printf@plt+0x3528>
  404e28:	ldr	w0, [sp, #44]
  404e2c:	and	w0, w0, #0xffffff80
  404e30:	cmp	w0, #0x0
  404e34:	b.ne	404e50 <printf@plt+0x3270>  // b.any
  404e38:	ldr	w0, [sp, #44]
  404e3c:	bl	401a20 <isalpha@plt>
  404e40:	cmp	w0, #0x0
  404e44:	b.eq	404e50 <printf@plt+0x3270>  // b.none
  404e48:	mov	w0, #0x1                   	// #1
  404e4c:	b	404e54 <printf@plt+0x3274>
  404e50:	mov	w0, #0x0                   	// #0
  404e54:	mov	w2, w0
  404e58:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  404e5c:	add	x1, x0, #0x110
  404e60:	ldrsw	x0, [sp, #44]
  404e64:	strb	w2, [x1, x0]
  404e68:	ldr	w0, [sp, #44]
  404e6c:	and	w0, w0, #0xffffff80
  404e70:	cmp	w0, #0x0
  404e74:	b.ne	404e90 <printf@plt+0x32b0>  // b.any
  404e78:	ldr	w0, [sp, #44]
  404e7c:	bl	4019b0 <isupper@plt>
  404e80:	cmp	w0, #0x0
  404e84:	b.eq	404e90 <printf@plt+0x32b0>  // b.none
  404e88:	mov	w0, #0x1                   	// #1
  404e8c:	b	404e94 <printf@plt+0x32b4>
  404e90:	mov	w0, #0x0                   	// #0
  404e94:	mov	w2, w0
  404e98:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  404e9c:	add	x1, x0, #0x210
  404ea0:	ldrsw	x0, [sp, #44]
  404ea4:	strb	w2, [x1, x0]
  404ea8:	ldr	w0, [sp, #44]
  404eac:	and	w0, w0, #0xffffff80
  404eb0:	cmp	w0, #0x0
  404eb4:	b.ne	404ed0 <printf@plt+0x32f0>  // b.any
  404eb8:	ldr	w0, [sp, #44]
  404ebc:	bl	401850 <islower@plt>
  404ec0:	cmp	w0, #0x0
  404ec4:	b.eq	404ed0 <printf@plt+0x32f0>  // b.none
  404ec8:	mov	w0, #0x1                   	// #1
  404ecc:	b	404ed4 <printf@plt+0x32f4>
  404ed0:	mov	w0, #0x0                   	// #0
  404ed4:	mov	w2, w0
  404ed8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  404edc:	add	x1, x0, #0x310
  404ee0:	ldrsw	x0, [sp, #44]
  404ee4:	strb	w2, [x1, x0]
  404ee8:	ldr	w0, [sp, #44]
  404eec:	and	w0, w0, #0xffffff80
  404ef0:	cmp	w0, #0x0
  404ef4:	b.ne	404f1c <printf@plt+0x333c>  // b.any
  404ef8:	ldr	w0, [sp, #44]
  404efc:	sub	w0, w0, #0x30
  404f00:	cmp	w0, #0x9
  404f04:	cset	w0, ls  // ls = plast
  404f08:	and	w0, w0, #0xff
  404f0c:	cmp	w0, #0x0
  404f10:	b.eq	404f1c <printf@plt+0x333c>  // b.none
  404f14:	mov	w0, #0x1                   	// #1
  404f18:	b	404f20 <printf@plt+0x3340>
  404f1c:	mov	w0, #0x0                   	// #0
  404f20:	mov	w2, w0
  404f24:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  404f28:	add	x1, x0, #0x410
  404f2c:	ldrsw	x0, [sp, #44]
  404f30:	strb	w2, [x1, x0]
  404f34:	ldr	w0, [sp, #44]
  404f38:	and	w0, w0, #0xffffff80
  404f3c:	cmp	w0, #0x0
  404f40:	b.ne	404f5c <printf@plt+0x337c>  // b.any
  404f44:	ldr	w0, [sp, #44]
  404f48:	bl	401940 <isxdigit@plt>
  404f4c:	cmp	w0, #0x0
  404f50:	b.eq	404f5c <printf@plt+0x337c>  // b.none
  404f54:	mov	w0, #0x1                   	// #1
  404f58:	b	404f60 <printf@plt+0x3380>
  404f5c:	mov	w0, #0x0                   	// #0
  404f60:	mov	w2, w0
  404f64:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  404f68:	add	x1, x0, #0x510
  404f6c:	ldrsw	x0, [sp, #44]
  404f70:	strb	w2, [x1, x0]
  404f74:	ldr	w0, [sp, #44]
  404f78:	and	w0, w0, #0xffffff80
  404f7c:	cmp	w0, #0x0
  404f80:	b.ne	404f9c <printf@plt+0x33bc>  // b.any
  404f84:	ldr	w0, [sp, #44]
  404f88:	bl	401870 <isspace@plt>
  404f8c:	cmp	w0, #0x0
  404f90:	b.eq	404f9c <printf@plt+0x33bc>  // b.none
  404f94:	mov	w0, #0x1                   	// #1
  404f98:	b	404fa0 <printf@plt+0x33c0>
  404f9c:	mov	w0, #0x0                   	// #0
  404fa0:	mov	w2, w0
  404fa4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  404fa8:	add	x1, x0, #0x610
  404fac:	ldrsw	x0, [sp, #44]
  404fb0:	strb	w2, [x1, x0]
  404fb4:	ldr	w0, [sp, #44]
  404fb8:	and	w0, w0, #0xffffff80
  404fbc:	cmp	w0, #0x0
  404fc0:	b.ne	404fdc <printf@plt+0x33fc>  // b.any
  404fc4:	ldr	w0, [sp, #44]
  404fc8:	bl	401b00 <ispunct@plt>
  404fcc:	cmp	w0, #0x0
  404fd0:	b.eq	404fdc <printf@plt+0x33fc>  // b.none
  404fd4:	mov	w0, #0x1                   	// #1
  404fd8:	b	404fe0 <printf@plt+0x3400>
  404fdc:	mov	w0, #0x0                   	// #0
  404fe0:	mov	w2, w0
  404fe4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  404fe8:	add	x1, x0, #0x710
  404fec:	ldrsw	x0, [sp, #44]
  404ff0:	strb	w2, [x1, x0]
  404ff4:	ldr	w0, [sp, #44]
  404ff8:	and	w0, w0, #0xffffff80
  404ffc:	cmp	w0, #0x0
  405000:	b.ne	40501c <printf@plt+0x343c>  // b.any
  405004:	ldr	w0, [sp, #44]
  405008:	bl	401810 <isalnum@plt>
  40500c:	cmp	w0, #0x0
  405010:	b.eq	40501c <printf@plt+0x343c>  // b.none
  405014:	mov	w0, #0x1                   	// #1
  405018:	b	405020 <printf@plt+0x3440>
  40501c:	mov	w0, #0x0                   	// #0
  405020:	mov	w2, w0
  405024:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405028:	add	x1, x0, #0x810
  40502c:	ldrsw	x0, [sp, #44]
  405030:	strb	w2, [x1, x0]
  405034:	ldr	w0, [sp, #44]
  405038:	and	w0, w0, #0xffffff80
  40503c:	cmp	w0, #0x0
  405040:	b.ne	40505c <printf@plt+0x347c>  // b.any
  405044:	ldr	w0, [sp, #44]
  405048:	bl	4019a0 <isprint@plt>
  40504c:	cmp	w0, #0x0
  405050:	b.eq	40505c <printf@plt+0x347c>  // b.none
  405054:	mov	w0, #0x1                   	// #1
  405058:	b	405060 <printf@plt+0x3480>
  40505c:	mov	w0, #0x0                   	// #0
  405060:	mov	w2, w0
  405064:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405068:	add	x1, x0, #0x910
  40506c:	ldrsw	x0, [sp, #44]
  405070:	strb	w2, [x1, x0]
  405074:	ldr	w0, [sp, #44]
  405078:	and	w0, w0, #0xffffff80
  40507c:	cmp	w0, #0x0
  405080:	b.ne	40509c <printf@plt+0x34bc>  // b.any
  405084:	ldr	w0, [sp, #44]
  405088:	bl	401970 <isgraph@plt>
  40508c:	cmp	w0, #0x0
  405090:	b.eq	40509c <printf@plt+0x34bc>  // b.none
  405094:	mov	w0, #0x1                   	// #1
  405098:	b	4050a0 <printf@plt+0x34c0>
  40509c:	mov	w0, #0x0                   	// #0
  4050a0:	mov	w2, w0
  4050a4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4050a8:	add	x1, x0, #0xa10
  4050ac:	ldrsw	x0, [sp, #44]
  4050b0:	strb	w2, [x1, x0]
  4050b4:	ldr	w0, [sp, #44]
  4050b8:	and	w0, w0, #0xffffff80
  4050bc:	cmp	w0, #0x0
  4050c0:	b.ne	4050dc <printf@plt+0x34fc>  // b.any
  4050c4:	ldr	w0, [sp, #44]
  4050c8:	bl	401b10 <iscntrl@plt>
  4050cc:	cmp	w0, #0x0
  4050d0:	b.eq	4050dc <printf@plt+0x34fc>  // b.none
  4050d4:	mov	w0, #0x1                   	// #1
  4050d8:	b	4050e0 <printf@plt+0x3500>
  4050dc:	mov	w0, #0x0                   	// #0
  4050e0:	mov	w2, w0
  4050e4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4050e8:	add	x1, x0, #0xb10
  4050ec:	ldrsw	x0, [sp, #44]
  4050f0:	strb	w2, [x1, x0]
  4050f4:	ldr	w0, [sp, #44]
  4050f8:	add	w0, w0, #0x1
  4050fc:	str	w0, [sp, #44]
  405100:	b	404e1c <printf@plt+0x323c>
  405104:	nop
  405108:	ldp	x29, x30, [sp], #48
  40510c:	ret
  405110:	stp	x29, x30, [sp, #-32]!
  405114:	mov	x29, sp
  405118:	str	w0, [sp, #28]
  40511c:	str	w1, [sp, #24]
  405120:	ldr	w0, [sp, #28]
  405124:	cmp	w0, #0x1
  405128:	b.ne	4051f8 <printf@plt+0x3618>  // b.any
  40512c:	ldr	w1, [sp, #24]
  405130:	mov	w0, #0xffff                	// #65535
  405134:	cmp	w1, w0
  405138:	b.ne	4051f8 <printf@plt+0x3618>  // b.any
  40513c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405140:	add	x0, x0, #0xc18
  405144:	bl	404de8 <printf@plt+0x3208>
  405148:	mov	w1, #0x0                   	// #0
  40514c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405150:	add	x0, x0, #0x110
  405154:	bl	404d74 <printf@plt+0x3194>
  405158:	mov	w1, #0x0                   	// #0
  40515c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405160:	add	x0, x0, #0x210
  405164:	bl	404d74 <printf@plt+0x3194>
  405168:	mov	w1, #0x0                   	// #0
  40516c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405170:	add	x0, x0, #0x310
  405174:	bl	404d74 <printf@plt+0x3194>
  405178:	mov	w1, #0x0                   	// #0
  40517c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405180:	add	x0, x0, #0x410
  405184:	bl	404d74 <printf@plt+0x3194>
  405188:	mov	w1, #0x0                   	// #0
  40518c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405190:	add	x0, x0, #0x510
  405194:	bl	404d74 <printf@plt+0x3194>
  405198:	mov	w1, #0x0                   	// #0
  40519c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4051a0:	add	x0, x0, #0x610
  4051a4:	bl	404d74 <printf@plt+0x3194>
  4051a8:	mov	w1, #0x0                   	// #0
  4051ac:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4051b0:	add	x0, x0, #0x710
  4051b4:	bl	404d74 <printf@plt+0x3194>
  4051b8:	mov	w1, #0x0                   	// #0
  4051bc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4051c0:	add	x0, x0, #0x810
  4051c4:	bl	404d74 <printf@plt+0x3194>
  4051c8:	mov	w1, #0x0                   	// #0
  4051cc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4051d0:	add	x0, x0, #0x910
  4051d4:	bl	404d74 <printf@plt+0x3194>
  4051d8:	mov	w1, #0x0                   	// #0
  4051dc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4051e0:	add	x0, x0, #0xa10
  4051e4:	bl	404d74 <printf@plt+0x3194>
  4051e8:	mov	w1, #0x0                   	// #0
  4051ec:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4051f0:	add	x0, x0, #0xb10
  4051f4:	bl	404d74 <printf@plt+0x3194>
  4051f8:	nop
  4051fc:	ldp	x29, x30, [sp], #32
  405200:	ret
  405204:	stp	x29, x30, [sp, #-16]!
  405208:	mov	x29, sp
  40520c:	mov	w1, #0xffff                	// #65535
  405210:	mov	w0, #0x1                   	// #1
  405214:	bl	405110 <printf@plt+0x3530>
  405218:	ldp	x29, x30, [sp], #16
  40521c:	ret
  405220:	stp	x29, x30, [sp, #-48]!
  405224:	mov	x29, sp
  405228:	str	x0, [sp, #24]
  40522c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  405230:	add	x0, x0, #0xd20
  405234:	bl	401b30 <getenv@plt>
  405238:	str	x0, [sp, #40]
  40523c:	ldr	x0, [sp, #40]
  405240:	cmp	x0, #0x0
  405244:	b.eq	405258 <printf@plt+0x3678>  // b.none
  405248:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40524c:	add	x0, x0, #0x238
  405250:	ldr	x1, [sp, #40]
  405254:	str	x1, [x0]
  405258:	nop
  40525c:	ldp	x29, x30, [sp], #48
  405260:	ret
  405264:	stp	x29, x30, [sp, #-32]!
  405268:	mov	x29, sp
  40526c:	str	w0, [sp, #28]
  405270:	str	w1, [sp, #24]
  405274:	ldr	w0, [sp, #28]
  405278:	cmp	w0, #0x1
  40527c:	b.ne	40529c <printf@plt+0x36bc>  // b.any
  405280:	ldr	w1, [sp, #24]
  405284:	mov	w0, #0xffff                	// #65535
  405288:	cmp	w1, w0
  40528c:	b.ne	40529c <printf@plt+0x36bc>  // b.any
  405290:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405294:	add	x0, x0, #0xc20
  405298:	bl	405220 <printf@plt+0x3640>
  40529c:	nop
  4052a0:	ldp	x29, x30, [sp], #32
  4052a4:	ret
  4052a8:	stp	x29, x30, [sp, #-16]!
  4052ac:	mov	x29, sp
  4052b0:	mov	w1, #0xffff                	// #65535
  4052b4:	mov	w0, #0x1                   	// #1
  4052b8:	bl	405264 <printf@plt+0x3684>
  4052bc:	ldp	x29, x30, [sp], #16
  4052c0:	ret
  4052c4:	sub	sp, sp, #0x10
  4052c8:	str	x0, [sp, #8]
  4052cc:	str	x1, [sp]
  4052d0:	ldr	x0, [sp, #8]
  4052d4:	mov	w1, #0x1                   	// #1
  4052d8:	str	w1, [x0]
  4052dc:	ldr	x0, [sp]
  4052e0:	cmp	x0, #0x0
  4052e4:	b.eq	4052f0 <printf@plt+0x3710>  // b.none
  4052e8:	ldr	x0, [sp]
  4052ec:	b	4052f8 <printf@plt+0x3718>
  4052f0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4052f4:	add	x0, x0, #0xd38
  4052f8:	ldr	x1, [sp, #8]
  4052fc:	str	x0, [x1, #8]
  405300:	nop
  405304:	add	sp, sp, #0x10
  405308:	ret
  40530c:	sub	sp, sp, #0x10
  405310:	str	x0, [sp, #8]
  405314:	ldr	x0, [sp, #8]
  405318:	str	wzr, [x0]
  40531c:	nop
  405320:	add	sp, sp, #0x10
  405324:	ret
  405328:	sub	sp, sp, #0x10
  40532c:	str	x0, [sp, #8]
  405330:	str	w1, [sp, #4]
  405334:	ldr	x0, [sp, #8]
  405338:	mov	w1, #0x3                   	// #3
  40533c:	str	w1, [x0]
  405340:	ldr	x0, [sp, #8]
  405344:	ldr	w1, [sp, #4]
  405348:	str	w1, [x0, #8]
  40534c:	nop
  405350:	add	sp, sp, #0x10
  405354:	ret
  405358:	sub	sp, sp, #0x10
  40535c:	str	x0, [sp, #8]
  405360:	str	w1, [sp, #4]
  405364:	ldr	x0, [sp, #8]
  405368:	mov	w1, #0x4                   	// #4
  40536c:	str	w1, [x0]
  405370:	ldr	x0, [sp, #8]
  405374:	ldr	w1, [sp, #4]
  405378:	str	w1, [x0, #8]
  40537c:	nop
  405380:	add	sp, sp, #0x10
  405384:	ret
  405388:	sub	sp, sp, #0x10
  40538c:	str	x0, [sp, #8]
  405390:	strb	w1, [sp, #7]
  405394:	ldr	x0, [sp, #8]
  405398:	mov	w1, #0x2                   	// #2
  40539c:	str	w1, [x0]
  4053a0:	ldr	x0, [sp, #8]
  4053a4:	ldrb	w1, [sp, #7]
  4053a8:	strb	w1, [x0, #8]
  4053ac:	nop
  4053b0:	add	sp, sp, #0x10
  4053b4:	ret
  4053b8:	sub	sp, sp, #0x10
  4053bc:	str	x0, [sp, #8]
  4053c0:	strb	w1, [sp, #7]
  4053c4:	ldr	x0, [sp, #8]
  4053c8:	mov	w1, #0x2                   	// #2
  4053cc:	str	w1, [x0]
  4053d0:	ldr	x0, [sp, #8]
  4053d4:	ldrb	w1, [sp, #7]
  4053d8:	strb	w1, [x0, #8]
  4053dc:	nop
  4053e0:	add	sp, sp, #0x10
  4053e4:	ret
  4053e8:	sub	sp, sp, #0x10
  4053ec:	str	x0, [sp, #8]
  4053f0:	str	d0, [sp]
  4053f4:	ldr	x0, [sp, #8]
  4053f8:	mov	w1, #0x5                   	// #5
  4053fc:	str	w1, [x0]
  405400:	ldr	x0, [sp, #8]
  405404:	ldr	d0, [sp]
  405408:	str	d0, [x0, #8]
  40540c:	nop
  405410:	add	sp, sp, #0x10
  405414:	ret
  405418:	sub	sp, sp, #0x10
  40541c:	str	x0, [sp, #8]
  405420:	ldr	x0, [sp, #8]
  405424:	ldr	w0, [x0]
  405428:	cmp	w0, #0x0
  40542c:	cset	w0, eq  // eq = none
  405430:	and	w0, w0, #0xff
  405434:	add	sp, sp, #0x10
  405438:	ret
  40543c:	stp	x29, x30, [sp, #-32]!
  405440:	mov	x29, sp
  405444:	str	x0, [sp, #24]
  405448:	ldr	x0, [sp, #24]
  40544c:	ldr	w0, [x0]
  405450:	cmp	w0, #0x5
  405454:	b.eq	405548 <printf@plt+0x3968>  // b.none
  405458:	cmp	w0, #0x5
  40545c:	b.gt	405574 <printf@plt+0x3994>
  405460:	cmp	w0, #0x4
  405464:	b.eq	4054d0 <printf@plt+0x38f0>  // b.none
  405468:	cmp	w0, #0x4
  40546c:	b.gt	405574 <printf@plt+0x3994>
  405470:	cmp	w0, #0x3
  405474:	b.eq	4054a4 <printf@plt+0x38c4>  // b.none
  405478:	cmp	w0, #0x3
  40547c:	b.gt	405574 <printf@plt+0x3994>
  405480:	cmp	w0, #0x2
  405484:	b.eq	4054fc <printf@plt+0x391c>  // b.none
  405488:	cmp	w0, #0x2
  40548c:	b.gt	405574 <printf@plt+0x3994>
  405490:	cmp	w0, #0x0
  405494:	b.eq	405570 <printf@plt+0x3990>  // b.none
  405498:	cmp	w0, #0x1
  40549c:	b.eq	405524 <printf@plt+0x3944>  // b.none
  4054a0:	b	405574 <printf@plt+0x3994>
  4054a4:	ldr	x0, [sp, #24]
  4054a8:	ldr	w0, [x0, #8]
  4054ac:	bl	40c9b8 <printf@plt+0xadd8>
  4054b0:	mov	x2, x0
  4054b4:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4054b8:	add	x0, x0, #0xf20
  4054bc:	ldr	x0, [x0]
  4054c0:	mov	x1, x0
  4054c4:	mov	x0, x2
  4054c8:	bl	4017c0 <fputs@plt>
  4054cc:	b	405574 <printf@plt+0x3994>
  4054d0:	ldr	x0, [sp, #24]
  4054d4:	ldr	w0, [x0, #8]
  4054d8:	bl	40cb10 <printf@plt+0xaf30>
  4054dc:	mov	x2, x0
  4054e0:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4054e4:	add	x0, x0, #0xf20
  4054e8:	ldr	x0, [x0]
  4054ec:	mov	x1, x0
  4054f0:	mov	x0, x2
  4054f4:	bl	4017c0 <fputs@plt>
  4054f8:	b	405574 <printf@plt+0x3994>
  4054fc:	ldr	x0, [sp, #24]
  405500:	ldrb	w0, [x0, #8]
  405504:	mov	w2, w0
  405508:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40550c:	add	x0, x0, #0xf20
  405510:	ldr	x0, [x0]
  405514:	mov	x1, x0
  405518:	mov	w0, w2
  40551c:	bl	401840 <putc@plt>
  405520:	b	405574 <printf@plt+0x3994>
  405524:	ldr	x0, [sp, #24]
  405528:	ldr	x2, [x0, #8]
  40552c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405530:	add	x0, x0, #0xf20
  405534:	ldr	x0, [x0]
  405538:	mov	x1, x0
  40553c:	mov	x0, x2
  405540:	bl	4017c0 <fputs@plt>
  405544:	b	405574 <printf@plt+0x3994>
  405548:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40554c:	add	x0, x0, #0xf20
  405550:	ldr	x2, [x0]
  405554:	ldr	x0, [sp, #24]
  405558:	ldr	d0, [x0, #8]
  40555c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  405560:	add	x1, x0, #0xd40
  405564:	mov	x0, x2
  405568:	bl	401830 <fprintf@plt>
  40556c:	b	405574 <printf@plt+0x3994>
  405570:	nop
  405574:	nop
  405578:	ldp	x29, x30, [sp], #32
  40557c:	ret
  405580:	stp	x29, x30, [sp, #-64]!
  405584:	mov	x29, sp
  405588:	str	x0, [sp, #40]
  40558c:	str	x1, [sp, #32]
  405590:	str	x2, [sp, #24]
  405594:	str	x3, [sp, #16]
  405598:	ldr	x0, [sp, #40]
  40559c:	cmp	x0, #0x0
  4055a0:	cset	w0, ne  // ne = any
  4055a4:	and	w0, w0, #0xff
  4055a8:	mov	w3, w0
  4055ac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4055b0:	add	x2, x0, #0xd48
  4055b4:	mov	w1, #0x62                  	// #98
  4055b8:	mov	w0, w3
  4055bc:	bl	404494 <printf@plt+0x28b4>
  4055c0:	ldr	x0, [sp, #40]
  4055c4:	add	x1, x0, #0x1
  4055c8:	str	x1, [sp, #40]
  4055cc:	ldrb	w0, [x0]
  4055d0:	strb	w0, [sp, #63]
  4055d4:	ldrb	w0, [sp, #63]
  4055d8:	cmp	w0, #0x0
  4055dc:	cset	w0, ne  // ne = any
  4055e0:	and	w0, w0, #0xff
  4055e4:	cmp	w0, #0x0
  4055e8:	b.eq	405740 <printf@plt+0x3b60>  // b.none
  4055ec:	ldrb	w0, [sp, #63]
  4055f0:	cmp	w0, #0x25
  4055f4:	b.ne	405720 <printf@plt+0x3b40>  // b.any
  4055f8:	ldr	x0, [sp, #40]
  4055fc:	add	x1, x0, #0x1
  405600:	str	x1, [sp, #40]
  405604:	ldrb	w0, [x0]
  405608:	strb	w0, [sp, #63]
  40560c:	ldrb	w0, [sp, #63]
  405610:	cmp	w0, #0x33
  405614:	b.eq	4056d0 <printf@plt+0x3af0>  // b.none
  405618:	cmp	w0, #0x33
  40561c:	b.gt	405708 <printf@plt+0x3b28>
  405620:	cmp	w0, #0x32
  405624:	b.eq	405698 <printf@plt+0x3ab8>  // b.none
  405628:	cmp	w0, #0x32
  40562c:	b.gt	405708 <printf@plt+0x3b28>
  405630:	cmp	w0, #0x25
  405634:	b.eq	405644 <printf@plt+0x3a64>  // b.none
  405638:	cmp	w0, #0x31
  40563c:	b.eq	405660 <printf@plt+0x3a80>  // b.none
  405640:	b	405708 <printf@plt+0x3b28>
  405644:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405648:	add	x0, x0, #0xf20
  40564c:	ldr	x0, [x0]
  405650:	mov	x1, x0
  405654:	mov	w0, #0x25                  	// #37
  405658:	bl	4019c0 <fputc@plt>
  40565c:	b	40573c <printf@plt+0x3b5c>
  405660:	ldr	x0, [sp, #32]
  405664:	bl	405418 <printf@plt+0x3838>
  405668:	cmp	w0, #0x0
  40566c:	cset	w0, eq  // eq = none
  405670:	and	w0, w0, #0xff
  405674:	mov	w3, w0
  405678:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40567c:	add	x2, x0, #0xd48
  405680:	mov	w1, #0x6c                  	// #108
  405684:	mov	w0, w3
  405688:	bl	404494 <printf@plt+0x28b4>
  40568c:	ldr	x0, [sp, #32]
  405690:	bl	40543c <printf@plt+0x385c>
  405694:	b	40573c <printf@plt+0x3b5c>
  405698:	ldr	x0, [sp, #24]
  40569c:	bl	405418 <printf@plt+0x3838>
  4056a0:	cmp	w0, #0x0
  4056a4:	cset	w0, eq  // eq = none
  4056a8:	and	w0, w0, #0xff
  4056ac:	mov	w3, w0
  4056b0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4056b4:	add	x2, x0, #0xd48
  4056b8:	mov	w1, #0x70                  	// #112
  4056bc:	mov	w0, w3
  4056c0:	bl	404494 <printf@plt+0x28b4>
  4056c4:	ldr	x0, [sp, #24]
  4056c8:	bl	40543c <printf@plt+0x385c>
  4056cc:	b	40573c <printf@plt+0x3b5c>
  4056d0:	ldr	x0, [sp, #16]
  4056d4:	bl	405418 <printf@plt+0x3838>
  4056d8:	cmp	w0, #0x0
  4056dc:	cset	w0, eq  // eq = none
  4056e0:	and	w0, w0, #0xff
  4056e4:	mov	w3, w0
  4056e8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4056ec:	add	x2, x0, #0xd48
  4056f0:	mov	w1, #0x74                  	// #116
  4056f4:	mov	w0, w3
  4056f8:	bl	404494 <printf@plt+0x28b4>
  4056fc:	ldr	x0, [sp, #16]
  405700:	bl	40543c <printf@plt+0x385c>
  405704:	b	40573c <printf@plt+0x3b5c>
  405708:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40570c:	add	x2, x0, #0xd48
  405710:	mov	w1, #0x78                  	// #120
  405714:	mov	w0, #0x0                   	// #0
  405718:	bl	404494 <printf@plt+0x28b4>
  40571c:	b	4055c0 <printf@plt+0x39e0>
  405720:	ldrb	w2, [sp, #63]
  405724:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405728:	add	x0, x0, #0xf20
  40572c:	ldr	x0, [x0]
  405730:	mov	x1, x0
  405734:	mov	w0, w2
  405738:	bl	401840 <putc@plt>
  40573c:	b	4055c0 <printf@plt+0x39e0>
  405740:	nop
  405744:	ldp	x29, x30, [sp], #64
  405748:	ret
  40574c:	stp	x29, x30, [sp, #-32]!
  405750:	mov	x29, sp
  405754:	str	w0, [sp, #28]
  405758:	str	w1, [sp, #24]
  40575c:	ldr	w0, [sp, #28]
  405760:	cmp	w0, #0x1
  405764:	b.ne	405784 <printf@plt+0x3ba4>  // b.any
  405768:	ldr	w1, [sp, #24]
  40576c:	mov	w0, #0xffff                	// #65535
  405770:	cmp	w1, w0
  405774:	b.ne	405784 <printf@plt+0x3ba4>  // b.any
  405778:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40577c:	add	x0, x0, #0xc28
  405780:	bl	40530c <printf@plt+0x372c>
  405784:	nop
  405788:	ldp	x29, x30, [sp], #32
  40578c:	ret
  405790:	stp	x29, x30, [sp, #-16]!
  405794:	mov	x29, sp
  405798:	mov	w1, #0xffff                	// #65535
  40579c:	mov	w0, #0x1                   	// #1
  4057a0:	bl	40574c <printf@plt+0x3b6c>
  4057a4:	ldp	x29, x30, [sp], #16
  4057a8:	ret
  4057ac:	stp	x29, x30, [sp, #-96]!
  4057b0:	mov	x29, sp
  4057b4:	str	x0, [sp, #72]
  4057b8:	str	x1, [sp, #64]
  4057bc:	str	w2, [sp, #60]
  4057c0:	str	w3, [sp, #56]
  4057c4:	str	x4, [sp, #48]
  4057c8:	str	x5, [sp, #40]
  4057cc:	str	x6, [sp, #32]
  4057d0:	str	x7, [sp, #24]
  4057d4:	str	wzr, [sp, #92]
  4057d8:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  4057dc:	add	x0, x0, #0x168
  4057e0:	ldr	x0, [x0]
  4057e4:	cmp	x0, #0x0
  4057e8:	b.eq	405820 <printf@plt+0x3c40>  // b.none
  4057ec:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4057f0:	add	x0, x0, #0xf20
  4057f4:	ldr	x3, [x0]
  4057f8:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  4057fc:	add	x0, x0, #0x168
  405800:	ldr	x0, [x0]
  405804:	mov	x2, x0
  405808:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40580c:	add	x1, x0, #0xd68
  405810:	mov	x0, x3
  405814:	bl	401830 <fprintf@plt>
  405818:	mov	w0, #0x1                   	// #1
  40581c:	str	w0, [sp, #92]
  405820:	ldr	w0, [sp, #60]
  405824:	cmp	w0, #0x0
  405828:	b.lt	4058c0 <printf@plt+0x3ce0>  // b.tstop
  40582c:	ldr	x0, [sp, #72]
  405830:	cmp	x0, #0x0
  405834:	b.eq	4058c0 <printf@plt+0x3ce0>  // b.none
  405838:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40583c:	add	x1, x0, #0xd70
  405840:	ldr	x0, [sp, #72]
  405844:	bl	401ac0 <strcmp@plt>
  405848:	cmp	w0, #0x0
  40584c:	b.ne	40585c <printf@plt+0x3c7c>  // b.any
  405850:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  405854:	add	x0, x0, #0xd78
  405858:	str	x0, [sp, #72]
  40585c:	ldr	x0, [sp, #64]
  405860:	cmp	x0, #0x0
  405864:	b.eq	405894 <printf@plt+0x3cb4>  // b.none
  405868:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40586c:	add	x0, x0, #0xf20
  405870:	ldr	x5, [x0]
  405874:	ldr	w4, [sp, #60]
  405878:	ldr	x3, [sp, #64]
  40587c:	ldr	x2, [sp, #72]
  405880:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  405884:	add	x1, x0, #0xd90
  405888:	mov	x0, x5
  40588c:	bl	401830 <fprintf@plt>
  405890:	b	4058b8 <printf@plt+0x3cd8>
  405894:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405898:	add	x0, x0, #0xf20
  40589c:	ldr	x4, [x0]
  4058a0:	ldr	w3, [sp, #60]
  4058a4:	ldr	x2, [sp, #72]
  4058a8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4058ac:	add	x1, x0, #0xda0
  4058b0:	mov	x0, x4
  4058b4:	bl	401830 <fprintf@plt>
  4058b8:	mov	w0, #0x1                   	// #1
  4058bc:	str	w0, [sp, #92]
  4058c0:	ldr	w0, [sp, #92]
  4058c4:	cmp	w0, #0x0
  4058c8:	b.eq	4058e8 <printf@plt+0x3d08>  // b.none
  4058cc:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4058d0:	add	x0, x0, #0xf20
  4058d4:	ldr	x0, [x0]
  4058d8:	mov	x1, x0
  4058dc:	mov	w0, #0x20                  	// #32
  4058e0:	bl	4019c0 <fputc@plt>
  4058e4:	str	wzr, [sp, #92]
  4058e8:	ldr	w0, [sp, #56]
  4058ec:	cmp	w0, #0x2
  4058f0:	b.eq	40590c <printf@plt+0x3d2c>  // b.none
  4058f4:	cmp	w0, #0x2
  4058f8:	b.gt	40596c <printf@plt+0x3d8c>
  4058fc:	cmp	w0, #0x0
  405900:	b.eq	40593c <printf@plt+0x3d5c>  // b.none
  405904:	cmp	w0, #0x1
  405908:	b	40596c <printf@plt+0x3d8c>
  40590c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405910:	add	x0, x0, #0xf20
  405914:	ldr	x0, [x0]
  405918:	mov	x3, x0
  40591c:	mov	x2, #0xc                   	// #12
  405920:	mov	x1, #0x1                   	// #1
  405924:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  405928:	add	x0, x0, #0xda8
  40592c:	bl	401b80 <fwrite@plt>
  405930:	mov	w0, #0x1                   	// #1
  405934:	str	w0, [sp, #92]
  405938:	b	40596c <printf@plt+0x3d8c>
  40593c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405940:	add	x0, x0, #0xf20
  405944:	ldr	x0, [x0]
  405948:	mov	x3, x0
  40594c:	mov	x2, #0x8                   	// #8
  405950:	mov	x1, #0x1                   	// #1
  405954:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  405958:	add	x0, x0, #0xdb8
  40595c:	bl	401b80 <fwrite@plt>
  405960:	mov	w0, #0x1                   	// #1
  405964:	str	w0, [sp, #92]
  405968:	nop
  40596c:	ldr	w0, [sp, #92]
  405970:	cmp	w0, #0x0
  405974:	b.eq	405990 <printf@plt+0x3db0>  // b.none
  405978:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40597c:	add	x0, x0, #0xf20
  405980:	ldr	x0, [x0]
  405984:	mov	x1, x0
  405988:	mov	w0, #0x20                  	// #32
  40598c:	bl	4019c0 <fputc@plt>
  405990:	ldr	x3, [sp, #24]
  405994:	ldr	x2, [sp, #32]
  405998:	ldr	x1, [sp, #40]
  40599c:	ldr	x0, [sp, #48]
  4059a0:	bl	405580 <printf@plt+0x39a0>
  4059a4:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4059a8:	add	x0, x0, #0xf20
  4059ac:	ldr	x0, [x0]
  4059b0:	mov	x1, x0
  4059b4:	mov	w0, #0xa                   	// #10
  4059b8:	bl	4019c0 <fputc@plt>
  4059bc:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4059c0:	add	x0, x0, #0xf20
  4059c4:	ldr	x0, [x0]
  4059c8:	bl	4019f0 <fflush@plt>
  4059cc:	ldr	w0, [sp, #56]
  4059d0:	cmp	w0, #0x2
  4059d4:	b.ne	4059dc <printf@plt+0x3dfc>  // b.any
  4059d8:	bl	405bf8 <printf@plt+0x4018>
  4059dc:	nop
  4059e0:	ldp	x29, x30, [sp], #96
  4059e4:	ret
  4059e8:	stp	x29, x30, [sp, #-64]!
  4059ec:	mov	x29, sp
  4059f0:	str	w0, [sp, #60]
  4059f4:	str	x1, [sp, #48]
  4059f8:	str	x2, [sp, #40]
  4059fc:	str	x3, [sp, #32]
  405a00:	str	x4, [sp, #24]
  405a04:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405a08:	add	x0, x0, #0xc38
  405a0c:	ldr	x8, [x0]
  405a10:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405a14:	add	x0, x0, #0xc40
  405a18:	ldr	x1, [x0]
  405a1c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405a20:	add	x0, x0, #0xd50
  405a24:	ldr	w0, [x0]
  405a28:	ldr	x7, [sp, #24]
  405a2c:	ldr	x6, [sp, #32]
  405a30:	ldr	x5, [sp, #40]
  405a34:	ldr	x4, [sp, #48]
  405a38:	ldr	w3, [sp, #60]
  405a3c:	mov	w2, w0
  405a40:	mov	x0, x8
  405a44:	bl	4057ac <printf@plt+0x3bcc>
  405a48:	nop
  405a4c:	ldp	x29, x30, [sp], #64
  405a50:	ret
  405a54:	stp	x29, x30, [sp, #-48]!
  405a58:	mov	x29, sp
  405a5c:	str	x0, [sp, #40]
  405a60:	str	x1, [sp, #32]
  405a64:	str	x2, [sp, #24]
  405a68:	str	x3, [sp, #16]
  405a6c:	ldr	x4, [sp, #16]
  405a70:	ldr	x3, [sp, #24]
  405a74:	ldr	x2, [sp, #32]
  405a78:	ldr	x1, [sp, #40]
  405a7c:	mov	w0, #0x1                   	// #1
  405a80:	bl	4059e8 <printf@plt+0x3e08>
  405a84:	nop
  405a88:	ldp	x29, x30, [sp], #48
  405a8c:	ret
  405a90:	stp	x29, x30, [sp, #-48]!
  405a94:	mov	x29, sp
  405a98:	str	x0, [sp, #40]
  405a9c:	str	x1, [sp, #32]
  405aa0:	str	x2, [sp, #24]
  405aa4:	str	x3, [sp, #16]
  405aa8:	ldr	x4, [sp, #16]
  405aac:	ldr	x3, [sp, #24]
  405ab0:	ldr	x2, [sp, #32]
  405ab4:	ldr	x1, [sp, #40]
  405ab8:	mov	w0, #0x0                   	// #0
  405abc:	bl	4059e8 <printf@plt+0x3e08>
  405ac0:	nop
  405ac4:	ldp	x29, x30, [sp], #48
  405ac8:	ret
  405acc:	stp	x29, x30, [sp, #-48]!
  405ad0:	mov	x29, sp
  405ad4:	str	x0, [sp, #40]
  405ad8:	str	x1, [sp, #32]
  405adc:	str	x2, [sp, #24]
  405ae0:	str	x3, [sp, #16]
  405ae4:	ldr	x4, [sp, #16]
  405ae8:	ldr	x3, [sp, #24]
  405aec:	ldr	x2, [sp, #32]
  405af0:	ldr	x1, [sp, #40]
  405af4:	mov	w0, #0x2                   	// #2
  405af8:	bl	4059e8 <printf@plt+0x3e08>
  405afc:	nop
  405b00:	ldp	x29, x30, [sp], #48
  405b04:	ret
  405b08:	stp	x29, x30, [sp, #-64]!
  405b0c:	mov	x29, sp
  405b10:	str	x0, [sp, #56]
  405b14:	str	w1, [sp, #52]
  405b18:	str	x2, [sp, #40]
  405b1c:	str	x3, [sp, #32]
  405b20:	str	x4, [sp, #24]
  405b24:	str	x5, [sp, #16]
  405b28:	ldr	x7, [sp, #16]
  405b2c:	ldr	x6, [sp, #24]
  405b30:	ldr	x5, [sp, #32]
  405b34:	ldr	x4, [sp, #40]
  405b38:	mov	w3, #0x1                   	// #1
  405b3c:	ldr	w2, [sp, #52]
  405b40:	mov	x1, #0x0                   	// #0
  405b44:	ldr	x0, [sp, #56]
  405b48:	bl	4057ac <printf@plt+0x3bcc>
  405b4c:	nop
  405b50:	ldp	x29, x30, [sp], #64
  405b54:	ret
  405b58:	stp	x29, x30, [sp, #-64]!
  405b5c:	mov	x29, sp
  405b60:	str	x0, [sp, #56]
  405b64:	str	w1, [sp, #52]
  405b68:	str	x2, [sp, #40]
  405b6c:	str	x3, [sp, #32]
  405b70:	str	x4, [sp, #24]
  405b74:	str	x5, [sp, #16]
  405b78:	ldr	x7, [sp, #16]
  405b7c:	ldr	x6, [sp, #24]
  405b80:	ldr	x5, [sp, #32]
  405b84:	ldr	x4, [sp, #40]
  405b88:	mov	w3, #0x0                   	// #0
  405b8c:	ldr	w2, [sp, #52]
  405b90:	mov	x1, #0x0                   	// #0
  405b94:	ldr	x0, [sp, #56]
  405b98:	bl	4057ac <printf@plt+0x3bcc>
  405b9c:	nop
  405ba0:	ldp	x29, x30, [sp], #64
  405ba4:	ret
  405ba8:	stp	x29, x30, [sp, #-64]!
  405bac:	mov	x29, sp
  405bb0:	str	x0, [sp, #56]
  405bb4:	str	w1, [sp, #52]
  405bb8:	str	x2, [sp, #40]
  405bbc:	str	x3, [sp, #32]
  405bc0:	str	x4, [sp, #24]
  405bc4:	str	x5, [sp, #16]
  405bc8:	ldr	x7, [sp, #16]
  405bcc:	ldr	x6, [sp, #24]
  405bd0:	ldr	x5, [sp, #32]
  405bd4:	ldr	x4, [sp, #40]
  405bd8:	mov	w3, #0x2                   	// #2
  405bdc:	ldr	w2, [sp, #52]
  405be0:	mov	x1, #0x0                   	// #0
  405be4:	ldr	x0, [sp, #56]
  405be8:	bl	4057ac <printf@plt+0x3bcc>
  405bec:	nop
  405bf0:	ldp	x29, x30, [sp], #64
  405bf4:	ret
  405bf8:	stp	x29, x30, [sp, #-16]!
  405bfc:	mov	x29, sp
  405c00:	mov	w0, #0x3                   	// #3
  405c04:	bl	401b70 <exit@plt>
  405c08:	sub	sp, sp, #0x20
  405c0c:	str	x0, [sp, #24]
  405c10:	str	x1, [sp, #16]
  405c14:	str	x2, [sp, #8]
  405c18:	ldr	x0, [sp, #24]
  405c1c:	ldr	x1, [sp, #16]
  405c20:	str	x1, [x0]
  405c24:	ldr	x0, [sp, #24]
  405c28:	ldr	x1, [sp, #8]
  405c2c:	str	x1, [x0, #8]
  405c30:	ldr	x0, [sp, #24]
  405c34:	str	wzr, [x0, #16]
  405c38:	ldr	x0, [sp, #24]
  405c3c:	str	wzr, [x0, #20]
  405c40:	ldr	x0, [sp, #24]
  405c44:	mov	w1, #0x1                   	// #1
  405c48:	str	w1, [x0, #24]
  405c4c:	ldr	x0, [sp, #24]
  405c50:	str	wzr, [x0, #28]
  405c54:	ldr	x0, [sp, #24]
  405c58:	str	xzr, [x0, #32]
  405c5c:	nop
  405c60:	add	sp, sp, #0x20
  405c64:	ret
  405c68:	stp	x29, x30, [sp, #-32]!
  405c6c:	mov	x29, sp
  405c70:	str	x0, [sp, #24]
  405c74:	ldr	x0, [sp, #24]
  405c78:	ldr	x0, [x0, #32]
  405c7c:	cmp	x0, #0x0
  405c80:	b.eq	405c90 <printf@plt+0x40b0>  // b.none
  405c84:	ldr	x0, [sp, #24]
  405c88:	ldr	x0, [x0, #32]
  405c8c:	bl	401a40 <_ZdaPv@plt>
  405c90:	ldr	x0, [sp, #24]
  405c94:	ldr	x0, [x0, #8]
  405c98:	bl	4018a0 <free@plt>
  405c9c:	ldr	x0, [sp, #24]
  405ca0:	ldr	x0, [x0]
  405ca4:	cmp	x0, #0x0
  405ca8:	b.eq	405cb8 <printf@plt+0x40d8>  // b.none
  405cac:	ldr	x0, [sp, #24]
  405cb0:	ldr	x0, [x0]
  405cb4:	bl	401860 <fclose@plt>
  405cb8:	nop
  405cbc:	ldp	x29, x30, [sp], #32
  405cc0:	ret
  405cc4:	stp	x29, x30, [sp, #-80]!
  405cc8:	mov	x29, sp
  405ccc:	str	x0, [sp, #24]
  405cd0:	ldr	x0, [sp, #24]
  405cd4:	ldr	x0, [x0]
  405cd8:	cmp	x0, #0x0
  405cdc:	b.ne	405ce8 <printf@plt+0x4108>  // b.any
  405ce0:	mov	w0, #0x0                   	// #0
  405ce4:	b	405f1c <printf@plt+0x433c>
  405ce8:	ldr	x0, [sp, #24]
  405cec:	ldr	x0, [x0, #32]
  405cf0:	cmp	x0, #0x0
  405cf4:	b.ne	405d18 <printf@plt+0x4138>  // b.any
  405cf8:	mov	x0, #0x80                  	// #128
  405cfc:	bl	4017b0 <_Znam@plt>
  405d00:	mov	x1, x0
  405d04:	ldr	x0, [sp, #24]
  405d08:	str	x1, [x0, #32]
  405d0c:	ldr	x0, [sp, #24]
  405d10:	mov	w1, #0x80                  	// #128
  405d14:	str	w1, [x0, #20]
  405d18:	str	wzr, [sp, #76]
  405d1c:	ldr	x0, [sp, #24]
  405d20:	ldr	x0, [x0]
  405d24:	bl	401980 <getc@plt>
  405d28:	str	w0, [sp, #60]
  405d2c:	ldr	w0, [sp, #60]
  405d30:	cmn	w0, #0x1
  405d34:	b.eq	405e54 <printf@plt+0x4274>  // b.none
  405d38:	ldr	w0, [sp, #60]
  405d3c:	bl	40a478 <printf@plt+0x8898>
  405d40:	cmp	w0, #0x0
  405d44:	cset	w0, ne  // ne = any
  405d48:	and	w0, w0, #0xff
  405d4c:	cmp	w0, #0x0
  405d50:	b.eq	405d8c <printf@plt+0x41ac>  // b.none
  405d54:	add	x0, sp, #0x20
  405d58:	ldr	w1, [sp, #60]
  405d5c:	bl	405328 <printf@plt+0x3748>
  405d60:	add	x1, sp, #0x20
  405d64:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405d68:	add	x4, x0, #0xc28
  405d6c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405d70:	add	x3, x0, #0xc28
  405d74:	mov	x2, x1
  405d78:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  405d7c:	add	x1, x0, #0xde0
  405d80:	ldr	x0, [sp, #24]
  405d84:	bl	405f24 <printf@plt+0x4344>
  405d88:	b	405d1c <printf@plt+0x413c>
  405d8c:	ldr	w0, [sp, #76]
  405d90:	add	w1, w0, #0x1
  405d94:	ldr	x0, [sp, #24]
  405d98:	ldr	w0, [x0, #20]
  405d9c:	cmp	w1, w0
  405da0:	b.lt	405e1c <printf@plt+0x423c>  // b.tstop
  405da4:	ldr	x0, [sp, #24]
  405da8:	ldr	x0, [x0, #32]
  405dac:	str	x0, [sp, #48]
  405db0:	ldr	x0, [sp, #24]
  405db4:	ldr	w0, [x0, #20]
  405db8:	lsl	w0, w0, #1
  405dbc:	sxtw	x0, w0
  405dc0:	bl	4017b0 <_Znam@plt>
  405dc4:	mov	x1, x0
  405dc8:	ldr	x0, [sp, #24]
  405dcc:	str	x1, [x0, #32]
  405dd0:	ldr	x0, [sp, #24]
  405dd4:	ldr	x3, [x0, #32]
  405dd8:	ldr	x0, [sp, #24]
  405ddc:	ldr	w0, [x0, #20]
  405de0:	sxtw	x0, w0
  405de4:	mov	x2, x0
  405de8:	ldr	x1, [sp, #48]
  405dec:	mov	x0, x3
  405df0:	bl	4017d0 <memcpy@plt>
  405df4:	ldr	x0, [sp, #48]
  405df8:	cmp	x0, #0x0
  405dfc:	b.eq	405e08 <printf@plt+0x4228>  // b.none
  405e00:	ldr	x0, [sp, #48]
  405e04:	bl	401a40 <_ZdaPv@plt>
  405e08:	ldr	x0, [sp, #24]
  405e0c:	ldr	w0, [x0, #20]
  405e10:	lsl	w1, w0, #1
  405e14:	ldr	x0, [sp, #24]
  405e18:	str	w1, [x0, #20]
  405e1c:	ldr	x0, [sp, #24]
  405e20:	ldr	x1, [x0, #32]
  405e24:	ldr	w0, [sp, #76]
  405e28:	add	w2, w0, #0x1
  405e2c:	str	w2, [sp, #76]
  405e30:	sxtw	x0, w0
  405e34:	add	x0, x1, x0
  405e38:	ldr	w1, [sp, #60]
  405e3c:	and	w1, w1, #0xff
  405e40:	strb	w1, [x0]
  405e44:	ldr	w0, [sp, #60]
  405e48:	cmp	w0, #0xa
  405e4c:	b.eq	405e5c <printf@plt+0x427c>  // b.none
  405e50:	b	405d1c <printf@plt+0x413c>
  405e54:	nop
  405e58:	b	405e60 <printf@plt+0x4280>
  405e5c:	nop
  405e60:	ldr	w0, [sp, #76]
  405e64:	cmp	w0, #0x0
  405e68:	b.eq	405f14 <printf@plt+0x4334>  // b.none
  405e6c:	ldr	x0, [sp, #24]
  405e70:	ldr	x1, [x0, #32]
  405e74:	ldrsw	x0, [sp, #76]
  405e78:	add	x0, x1, x0
  405e7c:	strb	wzr, [x0]
  405e80:	ldr	x0, [sp, #24]
  405e84:	ldr	w0, [x0, #16]
  405e88:	add	w1, w0, #0x1
  405e8c:	ldr	x0, [sp, #24]
  405e90:	str	w1, [x0, #16]
  405e94:	ldr	x0, [sp, #24]
  405e98:	ldr	x0, [x0, #32]
  405e9c:	str	x0, [sp, #64]
  405ea0:	ldr	x0, [sp, #64]
  405ea4:	ldrb	w0, [x0]
  405ea8:	mov	w1, w0
  405eac:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  405eb0:	add	x0, x0, #0x610
  405eb4:	bl	404644 <printf@plt+0x2a64>
  405eb8:	cmp	w0, #0x0
  405ebc:	cset	w0, ne  // ne = any
  405ec0:	and	w0, w0, #0xff
  405ec4:	cmp	w0, #0x0
  405ec8:	b.eq	405edc <printf@plt+0x42fc>  // b.none
  405ecc:	ldr	x0, [sp, #64]
  405ed0:	add	x0, x0, #0x1
  405ed4:	str	x0, [sp, #64]
  405ed8:	b	405ea0 <printf@plt+0x42c0>
  405edc:	ldr	x0, [sp, #64]
  405ee0:	ldrb	w0, [x0]
  405ee4:	cmp	w0, #0x0
  405ee8:	b.eq	405d18 <printf@plt+0x4138>  // b.none
  405eec:	ldr	x0, [sp, #24]
  405ef0:	ldr	w0, [x0, #24]
  405ef4:	cmp	w0, #0x0
  405ef8:	b.eq	405f0c <printf@plt+0x432c>  // b.none
  405efc:	ldr	x0, [sp, #64]
  405f00:	ldrb	w0, [x0]
  405f04:	cmp	w0, #0x23
  405f08:	b.eq	405d18 <printf@plt+0x4138>  // b.none
  405f0c:	mov	w0, #0x1                   	// #1
  405f10:	b	405f1c <printf@plt+0x433c>
  405f14:	nop
  405f18:	mov	w0, #0x0                   	// #0
  405f1c:	ldp	x29, x30, [sp], #80
  405f20:	ret
  405f24:	stp	x29, x30, [sp, #-64]!
  405f28:	mov	x29, sp
  405f2c:	str	x0, [sp, #56]
  405f30:	str	x1, [sp, #48]
  405f34:	str	x2, [sp, #40]
  405f38:	str	x3, [sp, #32]
  405f3c:	str	x4, [sp, #24]
  405f40:	ldr	x0, [sp, #56]
  405f44:	ldr	w0, [x0, #28]
  405f48:	cmp	w0, #0x0
  405f4c:	b.ne	405f7c <printf@plt+0x439c>  // b.any
  405f50:	ldr	x0, [sp, #56]
  405f54:	ldr	x6, [x0, #8]
  405f58:	ldr	x0, [sp, #56]
  405f5c:	ldr	w0, [x0, #16]
  405f60:	ldr	x5, [sp, #24]
  405f64:	ldr	x4, [sp, #32]
  405f68:	ldr	x3, [sp, #40]
  405f6c:	ldr	x2, [sp, #48]
  405f70:	mov	w1, w0
  405f74:	mov	x0, x6
  405f78:	bl	405b08 <printf@plt+0x3f28>
  405f7c:	nop
  405f80:	ldp	x29, x30, [sp], #64
  405f84:	ret
  405f88:	stp	x29, x30, [sp, #-80]!
  405f8c:	mov	x29, sp
  405f90:	str	x0, [sp, #24]
  405f94:	ldr	x0, [sp, #24]
  405f98:	bl	40de58 <printf@plt+0xc278>
  405f9c:	str	x0, [sp, #72]
  405fa0:	ldr	x0, [sp, #72]
  405fa4:	cmp	x0, #0x0
  405fa8:	b.eq	40620c <printf@plt+0x462c>  // b.none
  405fac:	ldr	x0, [sp, #72]
  405fb0:	ldrb	w0, [x0]
  405fb4:	cmp	w0, #0x63
  405fb8:	b.ne	406150 <printf@plt+0x4570>  // b.any
  405fbc:	ldr	x0, [sp, #72]
  405fc0:	add	x0, x0, #0x1
  405fc4:	ldrb	w0, [x0]
  405fc8:	cmp	w0, #0x68
  405fcc:	b.ne	406150 <printf@plt+0x4570>  // b.any
  405fd0:	ldr	x0, [sp, #72]
  405fd4:	add	x0, x0, #0x2
  405fd8:	ldrb	w0, [x0]
  405fdc:	cmp	w0, #0x61
  405fe0:	b.ne	406150 <printf@plt+0x4570>  // b.any
  405fe4:	ldr	x0, [sp, #72]
  405fe8:	add	x0, x0, #0x3
  405fec:	ldrb	w0, [x0]
  405ff0:	cmp	w0, #0x72
  405ff4:	b.ne	406150 <printf@plt+0x4570>  // b.any
  405ff8:	ldr	x0, [sp, #72]
  405ffc:	add	x0, x0, #0x4
  406000:	ldrb	w0, [x0]
  406004:	cmp	w0, #0x2f
  406008:	b.ls	406150 <printf@plt+0x4570>  // b.plast
  40600c:	ldr	x0, [sp, #72]
  406010:	add	x0, x0, #0x4
  406014:	ldrb	w0, [x0]
  406018:	cmp	w0, #0x39
  40601c:	b.hi	406150 <printf@plt+0x4570>  // b.pmore
  406020:	ldr	x0, [sp, #72]
  406024:	add	x0, x0, #0x4
  406028:	ldrb	w0, [x0]
  40602c:	sub	w0, w0, #0x30
  406030:	str	w0, [sp, #68]
  406034:	ldr	x0, [sp, #72]
  406038:	add	x0, x0, #0x5
  40603c:	ldrb	w0, [x0]
  406040:	cmp	w0, #0x0
  406044:	b.ne	406050 <printf@plt+0x4470>  // b.any
  406048:	ldr	w0, [sp, #68]
  40604c:	b	406210 <printf@plt+0x4630>
  406050:	ldr	w0, [sp, #68]
  406054:	cmp	w0, #0x0
  406058:	b.le	406150 <printf@plt+0x4570>
  40605c:	ldr	x0, [sp, #72]
  406060:	add	x0, x0, #0x5
  406064:	ldrb	w0, [x0]
  406068:	cmp	w0, #0x2f
  40606c:	b.ls	406150 <printf@plt+0x4570>  // b.plast
  406070:	ldr	x0, [sp, #72]
  406074:	add	x0, x0, #0x5
  406078:	ldrb	w0, [x0]
  40607c:	cmp	w0, #0x39
  406080:	b.hi	406150 <printf@plt+0x4570>  // b.pmore
  406084:	ldr	w1, [sp, #68]
  406088:	mov	w0, w1
  40608c:	lsl	w0, w0, #2
  406090:	add	w0, w0, w1
  406094:	lsl	w0, w0, #1
  406098:	mov	w1, w0
  40609c:	ldr	x0, [sp, #72]
  4060a0:	add	x0, x0, #0x5
  4060a4:	ldrb	w0, [x0]
  4060a8:	sub	w0, w0, #0x30
  4060ac:	add	w0, w1, w0
  4060b0:	str	w0, [sp, #68]
  4060b4:	ldr	x0, [sp, #72]
  4060b8:	add	x0, x0, #0x6
  4060bc:	ldrb	w0, [x0]
  4060c0:	cmp	w0, #0x0
  4060c4:	b.ne	4060d0 <printf@plt+0x44f0>  // b.any
  4060c8:	ldr	w0, [sp, #68]
  4060cc:	b	406210 <printf@plt+0x4630>
  4060d0:	ldr	x0, [sp, #72]
  4060d4:	add	x0, x0, #0x6
  4060d8:	ldrb	w0, [x0]
  4060dc:	cmp	w0, #0x2f
  4060e0:	b.ls	406150 <printf@plt+0x4570>  // b.plast
  4060e4:	ldr	x0, [sp, #72]
  4060e8:	add	x0, x0, #0x6
  4060ec:	ldrb	w0, [x0]
  4060f0:	cmp	w0, #0x39
  4060f4:	b.hi	406150 <printf@plt+0x4570>  // b.pmore
  4060f8:	ldr	w1, [sp, #68]
  4060fc:	mov	w0, w1
  406100:	lsl	w0, w0, #2
  406104:	add	w0, w0, w1
  406108:	lsl	w0, w0, #1
  40610c:	mov	w1, w0
  406110:	ldr	x0, [sp, #72]
  406114:	add	x0, x0, #0x6
  406118:	ldrb	w0, [x0]
  40611c:	sub	w0, w0, #0x30
  406120:	add	w0, w1, w0
  406124:	str	w0, [sp, #68]
  406128:	ldr	x0, [sp, #72]
  40612c:	add	x0, x0, #0x7
  406130:	ldrb	w0, [x0]
  406134:	cmp	w0, #0x0
  406138:	b.ne	406150 <printf@plt+0x4570>  // b.any
  40613c:	ldr	w0, [sp, #68]
  406140:	cmp	w0, #0x7f
  406144:	b.gt	406150 <printf@plt+0x4570>
  406148:	ldr	w0, [sp, #68]
  40614c:	b	406210 <printf@plt+0x4630>
  406150:	ldr	x0, [sp, #72]
  406154:	bl	410b78 <_ZdlPvm@@Base+0x2918>
  406158:	cmp	x0, #0x0
  40615c:	cset	w0, ne  // ne = any
  406160:	and	w0, w0, #0xff
  406164:	cmp	w0, #0x0
  406168:	b.eq	406184 <printf@plt+0x45a4>  // b.none
  40616c:	ldr	x0, [sp, #72]
  406170:	add	x0, x0, #0x1
  406174:	add	x1, sp, #0x28
  406178:	mov	w2, #0x10                  	// #16
  40617c:	bl	401890 <strtol@plt>
  406180:	b	406210 <printf@plt+0x4630>
  406184:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  406188:	add	x1, x0, #0xe08
  40618c:	add	x0, sp, #0x30
  406190:	ldrh	w2, [x1]
  406194:	strh	w2, [x0]
  406198:	ldrb	w1, [x1, #2]
  40619c:	strb	w1, [x0, #2]
  4061a0:	ldr	x0, [sp, #72]
  4061a4:	add	x0, x0, #0x1
  4061a8:	ldrb	w0, [x0]
  4061ac:	cmp	w0, #0x0
  4061b0:	b.ne	4061c8 <printf@plt+0x45e8>  // b.any
  4061b4:	ldr	x0, [sp, #72]
  4061b8:	ldrb	w0, [x0]
  4061bc:	strb	w0, [sp, #49]
  4061c0:	add	x0, sp, #0x30
  4061c4:	str	x0, [sp, #72]
  4061c8:	ldr	x0, [sp, #72]
  4061cc:	bl	40c8ec <printf@plt+0xad0c>
  4061d0:	str	x0, [sp, #56]
  4061d4:	ldr	x0, [sp, #56]
  4061d8:	cmp	x0, #0x0
  4061dc:	b.eq	40620c <printf@plt+0x462c>  // b.none
  4061e0:	mov	w1, #0x5f                  	// #95
  4061e4:	ldr	x0, [sp, #56]
  4061e8:	bl	4018b0 <strchr@plt>
  4061ec:	cmp	x0, #0x0
  4061f0:	b.ne	40620c <printf@plt+0x462c>  // b.any
  4061f4:	add	x0, sp, #0x20
  4061f8:	mov	w2, #0x10                  	// #16
  4061fc:	mov	x1, x0
  406200:	ldr	x0, [sp, #56]
  406204:	bl	401890 <strtol@plt>
  406208:	b	406210 <printf@plt+0x4630>
  40620c:	mov	w0, #0xffffffff            	// #-1
  406210:	ldp	x29, x30, [sp], #80
  406214:	ret
  406218:	stp	x29, x30, [sp, #-32]!
  40621c:	mov	x29, sp
  406220:	str	x0, [sp, #24]
  406224:	str	x1, [sp, #16]
  406228:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40622c:	add	x1, x0, #0x590
  406230:	ldr	x0, [sp, #24]
  406234:	str	x1, [x0]
  406238:	ldr	x0, [sp, #24]
  40623c:	str	wzr, [x0, #8]
  406240:	ldr	x0, [sp, #24]
  406244:	str	xzr, [x0, #16]
  406248:	ldr	x0, [sp, #24]
  40624c:	str	wzr, [x0, #24]
  406250:	ldr	x0, [sp, #24]
  406254:	str	wzr, [x0, #28]
  406258:	ldr	x0, [sp, #24]
  40625c:	str	xzr, [x0, #64]
  406260:	ldr	x0, [sp, #24]
  406264:	str	wzr, [x0, #72]
  406268:	ldr	x0, [sp, #24]
  40626c:	str	xzr, [x0, #80]
  406270:	ldr	x0, [sp, #24]
  406274:	str	wzr, [x0, #88]
  406278:	ldr	x0, [sp, #24]
  40627c:	str	wzr, [x0, #92]
  406280:	ldr	x0, [sp, #24]
  406284:	str	xzr, [x0, #96]
  406288:	ldr	x0, [sp, #16]
  40628c:	bl	401820 <strlen@plt>
  406290:	add	x0, x0, #0x1
  406294:	bl	4017b0 <_Znam@plt>
  406298:	mov	x1, x0
  40629c:	ldr	x0, [sp, #24]
  4062a0:	str	x1, [x0, #32]
  4062a4:	ldr	x0, [sp, #24]
  4062a8:	ldr	x0, [x0, #32]
  4062ac:	ldr	x1, [sp, #16]
  4062b0:	bl	401910 <strcpy@plt>
  4062b4:	ldr	x0, [sp, #24]
  4062b8:	str	xzr, [x0, #40]
  4062bc:	ldr	x0, [sp, #24]
  4062c0:	str	xzr, [x0, #48]
  4062c4:	ldr	x0, [sp, #24]
  4062c8:	str	wzr, [x0, #56]
  4062cc:	nop
  4062d0:	ldp	x29, x30, [sp], #32
  4062d4:	ret
  4062d8:	stp	x29, x30, [sp, #-80]!
  4062dc:	mov	x29, sp
  4062e0:	str	x19, [sp, #16]
  4062e4:	str	x0, [sp, #40]
  4062e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  4062ec:	add	x1, x0, #0x590
  4062f0:	ldr	x0, [sp, #40]
  4062f4:	str	x1, [x0]
  4062f8:	str	wzr, [sp, #76]
  4062fc:	ldr	x0, [sp, #40]
  406300:	ldr	w0, [x0, #88]
  406304:	ldr	w1, [sp, #76]
  406308:	cmp	w1, w0
  40630c:	b.ge	4063a0 <printf@plt+0x47c0>  // b.tcont
  406310:	ldr	x0, [sp, #40]
  406314:	ldr	x2, [x0, #80]
  406318:	ldrsw	x1, [sp, #76]
  40631c:	mov	x0, x1
  406320:	lsl	x0, x0, #2
  406324:	add	x0, x0, x1
  406328:	lsl	x0, x0, #3
  40632c:	add	x0, x2, x0
  406330:	ldr	x0, [x0, #32]
  406334:	cmp	x0, #0x0
  406338:	b.eq	406390 <printf@plt+0x47b0>  // b.none
  40633c:	ldr	x0, [sp, #40]
  406340:	ldr	x2, [x0, #80]
  406344:	ldrsw	x1, [sp, #76]
  406348:	mov	x0, x1
  40634c:	lsl	x0, x0, #2
  406350:	add	x0, x0, x1
  406354:	lsl	x0, x0, #3
  406358:	add	x0, x2, x0
  40635c:	ldr	x0, [x0, #32]
  406360:	cmp	x0, #0x0
  406364:	b.eq	406390 <printf@plt+0x47b0>  // b.none
  406368:	ldr	x0, [sp, #40]
  40636c:	ldr	x2, [x0, #80]
  406370:	ldrsw	x1, [sp, #76]
  406374:	mov	x0, x1
  406378:	lsl	x0, x0, #2
  40637c:	add	x0, x0, x1
  406380:	lsl	x0, x0, #3
  406384:	add	x0, x2, x0
  406388:	ldr	x0, [x0, #32]
  40638c:	bl	401a40 <_ZdaPv@plt>
  406390:	ldr	w0, [sp, #76]
  406394:	add	w0, w0, #0x1
  406398:	str	w0, [sp, #76]
  40639c:	b	4062fc <printf@plt+0x471c>
  4063a0:	ldr	x0, [sp, #40]
  4063a4:	ldr	x0, [x0, #80]
  4063a8:	cmp	x0, #0x0
  4063ac:	b.eq	4063bc <printf@plt+0x47dc>  // b.none
  4063b0:	ldr	x0, [sp, #40]
  4063b4:	ldr	x0, [x0, #80]
  4063b8:	bl	401a40 <_ZdaPv@plt>
  4063bc:	ldr	x0, [sp, #40]
  4063c0:	ldr	x0, [x0, #64]
  4063c4:	cmp	x0, #0x0
  4063c8:	b.eq	4063d8 <printf@plt+0x47f8>  // b.none
  4063cc:	ldr	x0, [sp, #40]
  4063d0:	ldr	x0, [x0, #64]
  4063d4:	bl	401a40 <_ZdaPv@plt>
  4063d8:	ldr	x0, [sp, #40]
  4063dc:	ldr	x0, [x0, #16]
  4063e0:	cmp	x0, #0x0
  4063e4:	b.eq	406478 <printf@plt+0x4898>  // b.none
  4063e8:	str	wzr, [sp, #72]
  4063ec:	ldr	w0, [sp, #72]
  4063f0:	cmp	w0, #0x1f6
  4063f4:	b.gt	40645c <printf@plt+0x487c>
  4063f8:	ldr	x0, [sp, #40]
  4063fc:	ldr	x1, [x0, #16]
  406400:	ldrsw	x0, [sp, #72]
  406404:	lsl	x0, x0, #3
  406408:	add	x0, x1, x0
  40640c:	ldr	x0, [x0]
  406410:	str	x0, [sp, #64]
  406414:	ldr	x0, [sp, #64]
  406418:	cmp	x0, #0x0
  40641c:	b.eq	40644c <printf@plt+0x486c>  // b.none
  406420:	ldr	x0, [sp, #64]
  406424:	str	x0, [sp, #56]
  406428:	ldr	x0, [sp, #64]
  40642c:	ldr	x0, [x0, #24]
  406430:	str	x0, [sp, #64]
  406434:	ldr	x0, [sp, #56]
  406438:	cmp	x0, #0x0
  40643c:	b.eq	406414 <printf@plt+0x4834>  // b.none
  406440:	mov	x1, #0x20                  	// #32
  406444:	bl	40e260 <_ZdlPvm@@Base>
  406448:	b	406414 <printf@plt+0x4834>
  40644c:	ldr	w0, [sp, #72]
  406450:	add	w0, w0, #0x1
  406454:	str	w0, [sp, #72]
  406458:	b	4063ec <printf@plt+0x480c>
  40645c:	ldr	x0, [sp, #40]
  406460:	ldr	x0, [x0, #16]
  406464:	cmp	x0, #0x0
  406468:	b.eq	406478 <printf@plt+0x4898>  // b.none
  40646c:	ldr	x0, [sp, #40]
  406470:	ldr	x0, [x0, #16]
  406474:	bl	401a40 <_ZdaPv@plt>
  406478:	ldr	x0, [sp, #40]
  40647c:	ldr	x0, [x0, #32]
  406480:	cmp	x0, #0x0
  406484:	b.eq	406494 <printf@plt+0x48b4>  // b.none
  406488:	ldr	x0, [sp, #40]
  40648c:	ldr	x0, [x0, #32]
  406490:	bl	401a40 <_ZdaPv@plt>
  406494:	ldr	x0, [sp, #40]
  406498:	ldr	x0, [x0, #40]
  40649c:	cmp	x0, #0x0
  4064a0:	b.eq	4064b0 <printf@plt+0x48d0>  // b.none
  4064a4:	ldr	x0, [sp, #40]
  4064a8:	ldr	x0, [x0, #40]
  4064ac:	bl	401a40 <_ZdaPv@plt>
  4064b0:	ldr	x0, [sp, #40]
  4064b4:	ldr	x0, [x0, #96]
  4064b8:	cmp	x0, #0x0
  4064bc:	b.eq	406504 <printf@plt+0x4924>  // b.none
  4064c0:	ldr	x0, [sp, #40]
  4064c4:	ldr	x0, [x0, #96]
  4064c8:	str	x0, [sp, #48]
  4064cc:	ldr	x0, [sp, #40]
  4064d0:	ldr	x0, [x0, #96]
  4064d4:	ldr	x1, [x0]
  4064d8:	ldr	x0, [sp, #40]
  4064dc:	str	x1, [x0, #96]
  4064e0:	ldr	x19, [sp, #48]
  4064e4:	cmp	x19, #0x0
  4064e8:	b.eq	4064b0 <printf@plt+0x48d0>  // b.none
  4064ec:	mov	x0, x19
  4064f0:	bl	406ac8 <printf@plt+0x4ee8>
  4064f4:	mov	x1, #0x18                  	// #24
  4064f8:	mov	x0, x19
  4064fc:	bl	40e260 <_ZdlPvm@@Base>
  406500:	b	4064b0 <printf@plt+0x48d0>
  406504:	nop
  406508:	ldr	x19, [sp, #16]
  40650c:	ldp	x29, x30, [sp], #80
  406510:	ret
  406514:	stp	x29, x30, [sp, #-32]!
  406518:	mov	x29, sp
  40651c:	str	x0, [sp, #24]
  406520:	ldr	x0, [sp, #24]
  406524:	bl	4062d8 <printf@plt+0x46f8>
  406528:	mov	x1, #0x68                  	// #104
  40652c:	ldr	x0, [sp, #24]
  406530:	bl	40e260 <_ZdlPvm@@Base>
  406534:	ldp	x29, x30, [sp], #32
  406538:	ret
  40653c:	stp	x29, x30, [sp, #-48]!
  406540:	mov	x29, sp
  406544:	str	w0, [sp, #28]
  406548:	str	w1, [sp, #24]
  40654c:	str	w2, [sp, #20]
  406550:	ldr	w0, [sp, #24]
  406554:	cmp	w0, #0x0
  406558:	b.lt	406570 <printf@plt+0x4990>  // b.tstop
  40655c:	ldr	w0, [sp, #20]
  406560:	cmp	w0, #0x0
  406564:	b.le	406570 <printf@plt+0x4990>
  406568:	mov	w0, #0x1                   	// #1
  40656c:	b	406574 <printf@plt+0x4994>
  406570:	mov	w0, #0x0                   	// #0
  406574:	mov	w3, w0
  406578:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40657c:	add	x2, x0, #0xe10
  406580:	mov	w1, #0xea                  	// #234
  406584:	mov	w0, w3
  406588:	bl	404494 <printf@plt+0x28b4>
  40658c:	ldr	w0, [sp, #20]
  406590:	lsr	w1, w0, #31
  406594:	add	w0, w1, w0
  406598:	asr	w0, w0, #1
  40659c:	str	w0, [sp, #44]
  4065a0:	ldr	w0, [sp, #24]
  4065a4:	cmp	w0, #0x0
  4065a8:	b.ne	4065b4 <printf@plt+0x49d4>  // b.any
  4065ac:	mov	w0, #0x0                   	// #0
  4065b0:	b	4066a0 <printf@plt+0x4ac0>
  4065b4:	ldr	w0, [sp, #28]
  4065b8:	cmp	w0, #0x0
  4065bc:	b.lt	406630 <printf@plt+0x4a50>  // b.tstop
  4065c0:	mov	w1, #0x7fffffff            	// #2147483647
  4065c4:	ldr	w0, [sp, #44]
  4065c8:	sub	w1, w1, w0
  4065cc:	ldr	w0, [sp, #24]
  4065d0:	sdiv	w0, w1, w0
  4065d4:	ldr	w1, [sp, #28]
  4065d8:	cmp	w1, w0
  4065dc:	b.gt	406600 <printf@plt+0x4a20>
  4065e0:	ldr	w1, [sp, #28]
  4065e4:	ldr	w0, [sp, #24]
  4065e8:	mul	w1, w1, w0
  4065ec:	ldr	w0, [sp, #44]
  4065f0:	add	w1, w1, w0
  4065f4:	ldr	w0, [sp, #20]
  4065f8:	sdiv	w0, w1, w0
  4065fc:	b	4066a0 <printf@plt+0x4ac0>
  406600:	ldr	w0, [sp, #28]
  406604:	scvtf	d1, w0
  406608:	ldr	w0, [sp, #24]
  40660c:	scvtf	d0, w0
  406610:	fmul	d1, d1, d0
  406614:	ldr	w0, [sp, #20]
  406618:	scvtf	d0, w0
  40661c:	fdiv	d1, d1, d0
  406620:	fmov	d0, #5.000000000000000000e-01
  406624:	fadd	d0, d1, d0
  406628:	fcvtzs	w0, d0
  40662c:	b	4066a0 <printf@plt+0x4ac0>
  406630:	ldr	w0, [sp, #28]
  406634:	neg	w1, w0
  406638:	ldr	w0, [sp, #44]
  40663c:	mov	w2, #0x80000000            	// #-2147483648
  406640:	sub	w2, w2, w0
  406644:	ldr	w0, [sp, #24]
  406648:	udiv	w0, w2, w0
  40664c:	cmp	w1, w0
  406650:	b.hi	406674 <printf@plt+0x4a94>  // b.pmore
  406654:	ldr	w1, [sp, #28]
  406658:	ldr	w0, [sp, #24]
  40665c:	mul	w1, w1, w0
  406660:	ldr	w0, [sp, #44]
  406664:	sub	w1, w1, w0
  406668:	ldr	w0, [sp, #20]
  40666c:	sdiv	w0, w1, w0
  406670:	b	4066a0 <printf@plt+0x4ac0>
  406674:	ldr	w0, [sp, #28]
  406678:	scvtf	d1, w0
  40667c:	ldr	w0, [sp, #24]
  406680:	scvtf	d0, w0
  406684:	fmul	d1, d1, d0
  406688:	ldr	w0, [sp, #20]
  40668c:	scvtf	d0, w0
  406690:	fdiv	d1, d1, d0
  406694:	fmov	d0, #5.000000000000000000e-01
  406698:	fsub	d0, d1, d0
  40669c:	fcvtzs	w0, d0
  4066a0:	ldp	x29, x30, [sp], #48
  4066a4:	ret
  4066a8:	stp	x29, x30, [sp, #-32]!
  4066ac:	mov	x29, sp
  4066b0:	str	w0, [sp, #28]
  4066b4:	str	w1, [sp, #24]
  4066b8:	str	w2, [sp, #20]
  4066bc:	str	w3, [sp, #16]
  4066c0:	ldr	w0, [sp, #24]
  4066c4:	cmp	w0, #0x0
  4066c8:	b.lt	4066ec <printf@plt+0x4b0c>  // b.tstop
  4066cc:	ldr	w0, [sp, #20]
  4066d0:	cmp	w0, #0x0
  4066d4:	b.le	4066ec <printf@plt+0x4b0c>
  4066d8:	ldr	w0, [sp, #16]
  4066dc:	cmp	w0, #0x0
  4066e0:	b.le	4066ec <printf@plt+0x4b0c>
  4066e4:	mov	w0, #0x1                   	// #1
  4066e8:	b	4066f0 <printf@plt+0x4b10>
  4066ec:	mov	w0, #0x0                   	// #0
  4066f0:	mov	w3, w0
  4066f4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4066f8:	add	x2, x0, #0xe10
  4066fc:	mov	w1, #0xfc                  	// #252
  406700:	mov	w0, w3
  406704:	bl	404494 <printf@plt+0x28b4>
  406708:	ldr	w0, [sp, #24]
  40670c:	cmp	w0, #0x0
  406710:	b.ne	40671c <printf@plt+0x4b3c>  // b.any
  406714:	mov	w0, #0x0                   	// #0
  406718:	b	4067bc <printf@plt+0x4bdc>
  40671c:	ldr	w0, [sp, #28]
  406720:	cmp	w0, #0x0
  406724:	b.lt	406774 <printf@plt+0x4b94>  // b.tstop
  406728:	ldr	w0, [sp, #28]
  40672c:	scvtf	d1, w0
  406730:	ldr	w0, [sp, #24]
  406734:	scvtf	d0, w0
  406738:	fmul	d1, d1, d0
  40673c:	ldr	w0, [sp, #20]
  406740:	scvtf	d0, w0
  406744:	fdiv	d1, d1, d0
  406748:	ldr	w0, [sp, #16]
  40674c:	scvtf	d0, w0
  406750:	mov	x0, #0x400000000000        	// #70368744177664
  406754:	movk	x0, #0x408f, lsl #48
  406758:	fmov	d2, x0
  40675c:	fdiv	d0, d0, d2
  406760:	fmul	d1, d1, d0
  406764:	fmov	d0, #5.000000000000000000e-01
  406768:	fadd	d0, d1, d0
  40676c:	fcvtzs	w0, d0
  406770:	b	4067bc <printf@plt+0x4bdc>
  406774:	ldr	w0, [sp, #28]
  406778:	scvtf	d1, w0
  40677c:	ldr	w0, [sp, #24]
  406780:	scvtf	d0, w0
  406784:	fmul	d1, d1, d0
  406788:	ldr	w0, [sp, #20]
  40678c:	scvtf	d0, w0
  406790:	fdiv	d1, d1, d0
  406794:	ldr	w0, [sp, #16]
  406798:	scvtf	d0, w0
  40679c:	mov	x0, #0x400000000000        	// #70368744177664
  4067a0:	movk	x0, #0x408f, lsl #48
  4067a4:	fmov	d2, x0
  4067a8:	fdiv	d0, d0, d2
  4067ac:	fmul	d1, d1, d0
  4067b0:	fmov	d0, #5.000000000000000000e-01
  4067b4:	fsub	d0, d1, d0
  4067b8:	fcvtzs	w0, d0
  4067bc:	ldp	x29, x30, [sp], #32
  4067c0:	ret
  4067c4:	stp	x29, x30, [sp, #-48]!
  4067c8:	mov	x29, sp
  4067cc:	str	x0, [sp, #24]
  4067d0:	strb	w1, [sp, #23]
  4067d4:	str	xzr, [sp, #40]
  4067d8:	ldrb	w0, [sp, #23]
  4067dc:	cmp	w0, #0x70
  4067e0:	b.eq	40681c <printf@plt+0x4c3c>  // b.none
  4067e4:	cmp	w0, #0x70
  4067e8:	b.gt	406848 <printf@plt+0x4c68>
  4067ec:	cmp	w0, #0x69
  4067f0:	b.eq	406810 <printf@plt+0x4c30>  // b.none
  4067f4:	cmp	w0, #0x69
  4067f8:	b.gt	406848 <printf@plt+0x4c68>
  4067fc:	cmp	w0, #0x50
  406800:	b.eq	40682c <printf@plt+0x4c4c>  // b.none
  406804:	cmp	w0, #0x63
  406808:	b.eq	406838 <printf@plt+0x4c58>  // b.none
  40680c:	b	406848 <printf@plt+0x4c68>
  406810:	fmov	d0, #1.000000000000000000e+00
  406814:	str	d0, [sp, #40]
  406818:	b	406860 <printf@plt+0x4c80>
  40681c:	mov	x0, #0x4052000000000000    	// #4634766966517661696
  406820:	fmov	d0, x0
  406824:	str	d0, [sp, #40]
  406828:	b	406860 <printf@plt+0x4c80>
  40682c:	fmov	d0, #6.000000000000000000e+00
  406830:	str	d0, [sp, #40]
  406834:	b	406860 <printf@plt+0x4c80>
  406838:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40683c:	ldr	d0, [x0, #1392]
  406840:	str	d0, [sp, #40]
  406844:	b	406860 <printf@plt+0x4c80>
  406848:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40684c:	add	x2, x0, #0xe10
  406850:	mov	w1, #0x11f                 	// #287
  406854:	mov	w0, #0x0                   	// #0
  406858:	bl	404494 <printf@plt+0x28b4>
  40685c:	nop
  406860:	ldr	d0, [sp, #40]
  406864:	fcmp	d0, #0.0
  406868:	b.eq	40688c <printf@plt+0x4cac>  // b.none
  40686c:	ldr	x0, [sp, #24]
  406870:	ldr	d1, [x0]
  406874:	ldr	d0, [sp, #40]
  406878:	fdiv	d0, d1, d0
  40687c:	ldr	x0, [sp, #24]
  406880:	str	d0, [x0]
  406884:	mov	w0, #0x1                   	// #1
  406888:	b	406890 <printf@plt+0x4cb0>
  40688c:	mov	w0, #0x0                   	// #0
  406890:	ldp	x29, x30, [sp], #48
  406894:	ret
  406898:	stp	x29, x30, [sp, #-80]!
  40689c:	mov	x29, sp
  4068a0:	str	d8, [sp, #16]
  4068a4:	str	x0, [sp, #56]
  4068a8:	str	x1, [sp, #48]
  4068ac:	str	w2, [sp, #44]
  4068b0:	str	w3, [sp, #40]
  4068b4:	ldr	w2, [sp, #44]
  4068b8:	ldr	x1, [sp, #48]
  4068bc:	ldr	x0, [sp, #56]
  4068c0:	bl	406f10 <printf@plt+0x5330>
  4068c4:	str	w0, [sp, #76]
  4068c8:	ldr	w0, [sp, #76]
  4068cc:	scvtf	d8, w0
  4068d0:	ldr	x0, [sp, #56]
  4068d4:	ldr	d1, [x0, #48]
  4068d8:	ldr	w0, [sp, #40]
  4068dc:	scvtf	d0, w0
  4068e0:	fadd	d0, d1, d0
  4068e4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  4068e8:	ldr	d1, [x0, #1400]
  4068ec:	fmul	d0, d0, d1
  4068f0:	mov	x0, #0x800000000000        	// #140737488355328
  4068f4:	movk	x0, #0x4066, lsl #48
  4068f8:	fmov	d1, x0
  4068fc:	fdiv	d0, d0, d1
  406900:	bl	401b60 <tan@plt>
  406904:	fmul	d1, d8, d0
  406908:	fmov	d0, #5.000000000000000000e-01
  40690c:	fadd	d0, d1, d0
  406910:	fcvtzs	w0, d0
  406914:	ldr	d8, [sp, #16]
  406918:	ldp	x29, x30, [sp], #80
  40691c:	ret
  406920:	stp	x29, x30, [sp, #-48]!
  406924:	mov	x29, sp
  406928:	str	x0, [sp, #24]
  40692c:	str	x1, [sp, #16]
  406930:	ldr	x0, [sp, #16]
  406934:	bl	40a4d0 <printf@plt+0x88f0>
  406938:	str	w0, [sp, #44]
  40693c:	ldr	w0, [sp, #44]
  406940:	mvn	w0, w0
  406944:	lsr	w0, w0, #31
  406948:	and	w0, w0, #0xff
  40694c:	mov	w3, w0
  406950:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  406954:	add	x2, x0, #0xe10
  406958:	mov	w1, #0x132                 	// #306
  40695c:	mov	w0, w3
  406960:	bl	404494 <printf@plt+0x28b4>
  406964:	ldr	x0, [sp, #24]
  406968:	ldr	w0, [x0, #72]
  40696c:	ldr	w1, [sp, #44]
  406970:	cmp	w1, w0
  406974:	b.ge	4069a0 <printf@plt+0x4dc0>  // b.tcont
  406978:	ldr	x0, [sp, #24]
  40697c:	ldr	x1, [x0, #64]
  406980:	ldrsw	x0, [sp, #44]
  406984:	lsl	x0, x0, #2
  406988:	add	x0, x1, x0
  40698c:	ldr	w0, [x0]
  406990:	cmp	w0, #0x0
  406994:	b.lt	4069a0 <printf@plt+0x4dc0>  // b.tstop
  406998:	mov	w0, #0x1                   	// #1
  40699c:	b	406a00 <printf@plt+0x4e20>
  4069a0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4069a4:	add	x0, x0, #0xc88
  4069a8:	ldr	w0, [x0]
  4069ac:	cmp	w0, #0x0
  4069b0:	b.eq	4069fc <printf@plt+0x4e1c>  // b.none
  4069b4:	ldr	x0, [sp, #16]
  4069b8:	bl	405f88 <printf@plt+0x43a8>
  4069bc:	mvn	w0, w0
  4069c0:	lsr	w0, w0, #31
  4069c4:	and	w0, w0, #0xff
  4069c8:	cmp	w0, #0x0
  4069cc:	b.eq	4069d8 <printf@plt+0x4df8>  // b.none
  4069d0:	mov	w0, #0x1                   	// #1
  4069d4:	b	406a00 <printf@plt+0x4e20>
  4069d8:	ldr	x0, [sp, #16]
  4069dc:	bl	40a4b8 <printf@plt+0x88d8>
  4069e0:	mvn	w0, w0
  4069e4:	lsr	w0, w0, #31
  4069e8:	and	w0, w0, #0xff
  4069ec:	cmp	w0, #0x0
  4069f0:	b.eq	4069fc <printf@plt+0x4e1c>  // b.none
  4069f4:	mov	w0, #0x1                   	// #1
  4069f8:	b	406a00 <printf@plt+0x4e20>
  4069fc:	mov	w0, #0x0                   	// #0
  406a00:	ldp	x29, x30, [sp], #48
  406a04:	ret
  406a08:	sub	sp, sp, #0x10
  406a0c:	str	x0, [sp, #8]
  406a10:	ldr	x0, [sp, #8]
  406a14:	ldr	w0, [x0, #28]
  406a18:	add	sp, sp, #0x10
  406a1c:	ret
  406a20:	stp	x29, x30, [sp, #-64]!
  406a24:	mov	x29, sp
  406a28:	str	x0, [sp, #40]
  406a2c:	str	w1, [sp, #36]
  406a30:	str	w2, [sp, #32]
  406a34:	str	x3, [sp, #24]
  406a38:	ldr	x0, [sp, #40]
  406a3c:	ldr	x1, [sp, #24]
  406a40:	str	x1, [x0]
  406a44:	ldr	x0, [sp, #40]
  406a48:	ldr	w1, [sp, #36]
  406a4c:	str	w1, [x0, #8]
  406a50:	ldrsw	x0, [sp, #32]
  406a54:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  406a58:	cmp	x0, x1
  406a5c:	b.hi	406a7c <printf@plt+0x4e9c>  // b.pmore
  406a60:	lsl	x0, x0, #2
  406a64:	bl	4017b0 <_Znam@plt>
  406a68:	mov	x1, x0
  406a6c:	ldr	x0, [sp, #40]
  406a70:	str	x1, [x0, #16]
  406a74:	str	wzr, [sp, #60]
  406a78:	b	406a80 <printf@plt+0x4ea0>
  406a7c:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  406a80:	ldr	w1, [sp, #60]
  406a84:	ldr	w0, [sp, #32]
  406a88:	cmp	w1, w0
  406a8c:	b.ge	406abc <printf@plt+0x4edc>  // b.tcont
  406a90:	ldr	x0, [sp, #40]
  406a94:	ldr	x1, [x0, #16]
  406a98:	ldrsw	x0, [sp, #60]
  406a9c:	lsl	x0, x0, #2
  406aa0:	add	x0, x1, x0
  406aa4:	mov	w1, #0xffffffff            	// #-1
  406aa8:	str	w1, [x0]
  406aac:	ldr	w0, [sp, #60]
  406ab0:	add	w0, w0, #0x1
  406ab4:	str	w0, [sp, #60]
  406ab8:	b	406a80 <printf@plt+0x4ea0>
  406abc:	nop
  406ac0:	ldp	x29, x30, [sp], #64
  406ac4:	ret
  406ac8:	stp	x29, x30, [sp, #-32]!
  406acc:	mov	x29, sp
  406ad0:	str	x0, [sp, #24]
  406ad4:	ldr	x0, [sp, #24]
  406ad8:	ldr	x0, [x0, #16]
  406adc:	cmp	x0, #0x0
  406ae0:	b.eq	406af0 <printf@plt+0x4f10>  // b.none
  406ae4:	ldr	x0, [sp, #24]
  406ae8:	ldr	x0, [x0, #16]
  406aec:	bl	401a40 <_ZdaPv@plt>
  406af0:	nop
  406af4:	ldp	x29, x30, [sp], #32
  406af8:	ret
  406afc:	stp	x29, x30, [sp, #-128]!
  406b00:	mov	x29, sp
  406b04:	stp	x19, x20, [sp, #16]
  406b08:	str	x0, [sp, #56]
  406b0c:	str	x1, [sp, #48]
  406b10:	str	w2, [sp, #44]
  406b14:	ldr	x0, [sp, #48]
  406b18:	bl	40a4d0 <printf@plt+0x88f0>
  406b1c:	str	w0, [sp, #104]
  406b20:	ldr	w0, [sp, #104]
  406b24:	mvn	w0, w0
  406b28:	lsr	w0, w0, #31
  406b2c:	and	w0, w0, #0xff
  406b30:	mov	w3, w0
  406b34:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  406b38:	add	x2, x0, #0xe10
  406b3c:	mov	w1, #0x158                 	// #344
  406b40:	mov	w0, w3
  406b44:	bl	404494 <printf@plt+0x28b4>
  406b48:	ldr	x0, [sp, #56]
  406b4c:	ldr	w0, [x0, #56]
  406b50:	cmp	w0, #0x0
  406b54:	b.ne	406b64 <printf@plt+0x4f84>  // b.any
  406b58:	ldr	w0, [sp, #44]
  406b5c:	str	w0, [sp, #124]
  406b60:	b	406bf4 <printf@plt+0x5014>
  406b64:	ldr	x0, [sp, #56]
  406b68:	ldr	w0, [x0, #56]
  406b6c:	mov	w1, #0xfe0b                	// #65035
  406b70:	movk	w1, #0x7fff, lsl #16
  406b74:	sdiv	w0, w1, w0
  406b78:	ldr	w1, [sp, #44]
  406b7c:	cmp	w1, w0
  406b80:	b.gt	406bbc <printf@plt+0x4fdc>
  406b84:	ldr	x0, [sp, #56]
  406b88:	ldr	w1, [x0, #56]
  406b8c:	ldr	w0, [sp, #44]
  406b90:	mul	w0, w1, w0
  406b94:	add	w0, w0, #0x1f4
  406b98:	mov	w1, #0x4dd3                	// #19923
  406b9c:	movk	w1, #0x1062, lsl #16
  406ba0:	smull	x1, w0, w1
  406ba4:	lsr	x1, x1, #32
  406ba8:	asr	w1, w1, #6
  406bac:	asr	w0, w0, #31
  406bb0:	sub	w0, w1, w0
  406bb4:	str	w0, [sp, #124]
  406bb8:	b	406bf4 <printf@plt+0x5014>
  406bbc:	ldr	w0, [sp, #44]
  406bc0:	scvtf	d1, w0
  406bc4:	ldr	x0, [sp, #56]
  406bc8:	ldr	w0, [x0, #56]
  406bcc:	scvtf	d0, w0
  406bd0:	fmul	d0, d1, d0
  406bd4:	mov	x0, #0x400000000000        	// #70368744177664
  406bd8:	movk	x0, #0x408f, lsl #48
  406bdc:	fmov	d1, x0
  406be0:	fdiv	d1, d0, d1
  406be4:	fmov	d0, #5.000000000000000000e-01
  406be8:	fadd	d0, d1, d0
  406bec:	fcvtzs	w0, d0
  406bf0:	str	w0, [sp, #124]
  406bf4:	ldr	x0, [sp, #56]
  406bf8:	ldr	w0, [x0, #72]
  406bfc:	ldr	w1, [sp, #104]
  406c00:	cmp	w1, w0
  406c04:	b.ge	406e3c <printf@plt+0x525c>  // b.tcont
  406c08:	ldr	x0, [sp, #56]
  406c0c:	ldr	x1, [x0, #64]
  406c10:	ldrsw	x0, [sp, #104]
  406c14:	lsl	x0, x0, #2
  406c18:	add	x0, x1, x0
  406c1c:	ldr	w0, [x0]
  406c20:	cmp	w0, #0x0
  406c24:	b.lt	406e3c <printf@plt+0x525c>  // b.tstop
  406c28:	ldr	x0, [sp, #56]
  406c2c:	ldr	x1, [x0, #64]
  406c30:	ldrsw	x0, [sp, #104]
  406c34:	lsl	x0, x0, #2
  406c38:	add	x0, x1, x0
  406c3c:	ldr	w0, [x0]
  406c40:	str	w0, [sp, #100]
  406c44:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  406c48:	add	x0, x0, #0xc5c
  406c4c:	ldr	w0, [x0]
  406c50:	ldr	w1, [sp, #124]
  406c54:	cmp	w1, w0
  406c58:	b.eq	406c70 <printf@plt+0x5090>  // b.none
  406c5c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  406c60:	add	x0, x0, #0xc80
  406c64:	ldr	w0, [x0]
  406c68:	cmp	w0, #0x0
  406c6c:	b.eq	406c98 <printf@plt+0x50b8>  // b.none
  406c70:	ldr	x0, [sp, #56]
  406c74:	ldr	x2, [x0, #80]
  406c78:	ldrsw	x1, [sp, #100]
  406c7c:	mov	x0, x1
  406c80:	lsl	x0, x0, #2
  406c84:	add	x0, x0, x1
  406c88:	lsl	x0, x0, #3
  406c8c:	add	x0, x2, x0
  406c90:	ldr	w0, [x0, #8]
  406c94:	b	406f04 <printf@plt+0x5324>
  406c98:	ldr	x0, [sp, #56]
  406c9c:	ldr	x0, [x0, #96]
  406ca0:	cmp	x0, #0x0
  406ca4:	b.ne	406cdc <printf@plt+0x50fc>  // b.any
  406ca8:	mov	x0, #0x18                  	// #24
  406cac:	bl	40e1a4 <_Znwm@@Base>
  406cb0:	mov	x19, x0
  406cb4:	ldr	x0, [sp, #56]
  406cb8:	ldr	w0, [x0, #92]
  406cbc:	mov	x3, #0x0                   	// #0
  406cc0:	mov	w2, w0
  406cc4:	ldr	w1, [sp, #124]
  406cc8:	mov	x0, x19
  406ccc:	bl	406a20 <printf@plt+0x4e40>
  406cd0:	ldr	x0, [sp, #56]
  406cd4:	str	x19, [x0, #96]
  406cd8:	b	406dc4 <printf@plt+0x51e4>
  406cdc:	ldr	x0, [sp, #56]
  406ce0:	ldr	x0, [x0, #96]
  406ce4:	ldr	w0, [x0, #8]
  406ce8:	ldr	w1, [sp, #124]
  406cec:	cmp	w1, w0
  406cf0:	b.eq	406dc4 <printf@plt+0x51e4>  // b.none
  406cf4:	ldr	x0, [sp, #56]
  406cf8:	add	x0, x0, #0x60
  406cfc:	str	x0, [sp, #112]
  406d00:	ldr	x0, [sp, #112]
  406d04:	ldr	x0, [x0]
  406d08:	cmp	x0, #0x0
  406d0c:	b.eq	406d3c <printf@plt+0x515c>  // b.none
  406d10:	ldr	x0, [sp, #112]
  406d14:	ldr	x0, [x0]
  406d18:	ldr	w0, [x0, #8]
  406d1c:	ldr	w1, [sp, #124]
  406d20:	cmp	w1, w0
  406d24:	b.eq	406d38 <printf@plt+0x5158>  // b.none
  406d28:	ldr	x0, [sp, #112]
  406d2c:	ldr	x0, [x0]
  406d30:	str	x0, [sp, #112]
  406d34:	b	406d00 <printf@plt+0x5120>
  406d38:	nop
  406d3c:	ldr	x0, [sp, #112]
  406d40:	ldr	x0, [x0]
  406d44:	cmp	x0, #0x0
  406d48:	b.eq	406d8c <printf@plt+0x51ac>  // b.none
  406d4c:	ldr	x0, [sp, #112]
  406d50:	ldr	x0, [x0]
  406d54:	str	x0, [sp, #88]
  406d58:	ldr	x0, [sp, #112]
  406d5c:	ldr	x0, [x0]
  406d60:	ldr	x1, [x0]
  406d64:	ldr	x0, [sp, #112]
  406d68:	str	x1, [x0]
  406d6c:	ldr	x0, [sp, #56]
  406d70:	ldr	x1, [x0, #96]
  406d74:	ldr	x0, [sp, #88]
  406d78:	str	x1, [x0]
  406d7c:	ldr	x0, [sp, #56]
  406d80:	ldr	x1, [sp, #88]
  406d84:	str	x1, [x0, #96]
  406d88:	b	406dc4 <printf@plt+0x51e4>
  406d8c:	mov	x0, #0x18                  	// #24
  406d90:	bl	40e1a4 <_Znwm@@Base>
  406d94:	mov	x19, x0
  406d98:	ldr	x0, [sp, #56]
  406d9c:	ldr	w1, [x0, #92]
  406da0:	ldr	x0, [sp, #56]
  406da4:	ldr	x0, [x0, #96]
  406da8:	mov	x3, x0
  406dac:	mov	w2, w1
  406db0:	ldr	w1, [sp, #124]
  406db4:	mov	x0, x19
  406db8:	bl	406a20 <printf@plt+0x4e40>
  406dbc:	ldr	x0, [sp, #56]
  406dc0:	str	x19, [x0, #96]
  406dc4:	ldr	x0, [sp, #56]
  406dc8:	ldr	x0, [x0, #96]
  406dcc:	ldr	x1, [x0, #16]
  406dd0:	ldrsw	x0, [sp, #100]
  406dd4:	lsl	x0, x0, #2
  406dd8:	add	x0, x1, x0
  406ddc:	str	x0, [sp, #80]
  406de0:	ldr	x0, [sp, #80]
  406de4:	ldr	w0, [x0]
  406de8:	cmp	w0, #0x0
  406dec:	b.ge	406e30 <printf@plt+0x5250>  // b.tcont
  406df0:	ldr	x0, [sp, #56]
  406df4:	ldr	x2, [x0, #80]
  406df8:	ldrsw	x1, [sp, #100]
  406dfc:	mov	x0, x1
  406e00:	lsl	x0, x0, #2
  406e04:	add	x0, x0, x1
  406e08:	lsl	x0, x0, #3
  406e0c:	add	x0, x2, x0
  406e10:	ldr	w0, [x0, #8]
  406e14:	ldr	w2, [sp, #44]
  406e18:	mov	w1, w0
  406e1c:	ldr	x0, [sp, #56]
  406e20:	bl	40a4e8 <printf@plt+0x8908>
  406e24:	mov	w1, w0
  406e28:	ldr	x0, [sp, #80]
  406e2c:	str	w1, [x0]
  406e30:	ldr	x0, [sp, #80]
  406e34:	ldr	w0, [x0]
  406e38:	b	406f04 <printf@plt+0x5324>
  406e3c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  406e40:	add	x0, x0, #0xc88
  406e44:	ldr	w0, [x0]
  406e48:	cmp	w0, #0x0
  406e4c:	b.eq	406ed0 <printf@plt+0x52f0>  // b.none
  406e50:	mov	w0, #0x18                  	// #24
  406e54:	str	w0, [sp, #108]
  406e58:	ldr	x1, [sp, #48]
  406e5c:	ldr	x0, [sp, #56]
  406e60:	bl	407780 <printf@plt+0x5ba0>
  406e64:	bl	401a80 <wcwidth@plt>
  406e68:	str	w0, [sp, #76]
  406e6c:	ldr	w0, [sp, #76]
  406e70:	cmp	w0, #0x1
  406e74:	b.le	406e88 <printf@plt+0x52a8>
  406e78:	ldr	w1, [sp, #108]
  406e7c:	ldr	w0, [sp, #76]
  406e80:	mul	w0, w1, w0
  406e84:	str	w0, [sp, #108]
  406e88:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  406e8c:	add	x0, x0, #0xc5c
  406e90:	ldr	w0, [x0]
  406e94:	ldr	w1, [sp, #124]
  406e98:	cmp	w1, w0
  406e9c:	b.eq	406eb4 <printf@plt+0x52d4>  // b.none
  406ea0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  406ea4:	add	x0, x0, #0xc80
  406ea8:	ldr	w0, [x0]
  406eac:	cmp	w0, #0x0
  406eb0:	b.eq	406ebc <printf@plt+0x52dc>  // b.none
  406eb4:	ldr	w0, [sp, #108]
  406eb8:	b	406f04 <printf@plt+0x5324>
  406ebc:	ldr	w2, [sp, #44]
  406ec0:	ldr	w1, [sp, #108]
  406ec4:	ldr	x0, [sp, #56]
  406ec8:	bl	40a4e8 <printf@plt+0x8908>
  406ecc:	b	406f04 <printf@plt+0x5324>
  406ed0:	bl	401b20 <abort@plt>
  406ed4:	mov	x20, x0
  406ed8:	mov	x1, #0x18                  	// #24
  406edc:	mov	x0, x19
  406ee0:	bl	40e260 <_ZdlPvm@@Base>
  406ee4:	mov	x0, x20
  406ee8:	bl	401b90 <_Unwind_Resume@plt>
  406eec:	mov	x20, x0
  406ef0:	mov	x1, #0x18                  	// #24
  406ef4:	mov	x0, x19
  406ef8:	bl	40e260 <_ZdlPvm@@Base>
  406efc:	mov	x0, x20
  406f00:	bl	401b90 <_Unwind_Resume@plt>
  406f04:	ldp	x19, x20, [sp, #16]
  406f08:	ldp	x29, x30, [sp], #128
  406f0c:	ret
  406f10:	stp	x29, x30, [sp, #-64]!
  406f14:	mov	x29, sp
  406f18:	str	x0, [sp, #40]
  406f1c:	str	x1, [sp, #32]
  406f20:	str	w2, [sp, #28]
  406f24:	ldr	x0, [sp, #32]
  406f28:	bl	40a4d0 <printf@plt+0x88f0>
  406f2c:	str	w0, [sp, #60]
  406f30:	ldr	w0, [sp, #60]
  406f34:	mvn	w0, w0
  406f38:	lsr	w0, w0, #31
  406f3c:	and	w0, w0, #0xff
  406f40:	mov	w3, w0
  406f44:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  406f48:	add	x2, x0, #0xe10
  406f4c:	mov	w1, #0x190                 	// #400
  406f50:	mov	w0, w3
  406f54:	bl	404494 <printf@plt+0x28b4>
  406f58:	ldr	x0, [sp, #40]
  406f5c:	ldr	w0, [x0, #72]
  406f60:	ldr	w1, [sp, #60]
  406f64:	cmp	w1, w0
  406f68:	b.ge	406fdc <printf@plt+0x53fc>  // b.tcont
  406f6c:	ldr	x0, [sp, #40]
  406f70:	ldr	x1, [x0, #64]
  406f74:	ldrsw	x0, [sp, #60]
  406f78:	lsl	x0, x0, #2
  406f7c:	add	x0, x1, x0
  406f80:	ldr	w0, [x0]
  406f84:	cmp	w0, #0x0
  406f88:	b.lt	406fdc <printf@plt+0x53fc>  // b.tstop
  406f8c:	ldr	x0, [sp, #40]
  406f90:	ldr	x2, [x0, #80]
  406f94:	ldr	x0, [sp, #40]
  406f98:	ldr	x1, [x0, #64]
  406f9c:	ldrsw	x0, [sp, #60]
  406fa0:	lsl	x0, x0, #2
  406fa4:	add	x0, x1, x0
  406fa8:	ldr	w0, [x0]
  406fac:	sxtw	x1, w0
  406fb0:	mov	x0, x1
  406fb4:	lsl	x0, x0, #2
  406fb8:	add	x0, x0, x1
  406fbc:	lsl	x0, x0, #3
  406fc0:	add	x0, x2, x0
  406fc4:	ldr	w0, [x0, #12]
  406fc8:	ldr	w2, [sp, #28]
  406fcc:	mov	w1, w0
  406fd0:	ldr	x0, [sp, #40]
  406fd4:	bl	40a4e8 <printf@plt+0x8908>
  406fd8:	b	406ffc <printf@plt+0x541c>
  406fdc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  406fe0:	add	x0, x0, #0xc88
  406fe4:	ldr	w0, [x0]
  406fe8:	cmp	w0, #0x0
  406fec:	b.eq	406ff8 <printf@plt+0x5418>  // b.none
  406ff0:	mov	w0, #0x0                   	// #0
  406ff4:	b	406ffc <printf@plt+0x541c>
  406ff8:	bl	401b20 <abort@plt>
  406ffc:	ldp	x29, x30, [sp], #64
  407000:	ret
  407004:	stp	x29, x30, [sp, #-64]!
  407008:	mov	x29, sp
  40700c:	str	x0, [sp, #40]
  407010:	str	x1, [sp, #32]
  407014:	str	w2, [sp, #28]
  407018:	ldr	x0, [sp, #32]
  40701c:	bl	40a4d0 <printf@plt+0x88f0>
  407020:	str	w0, [sp, #60]
  407024:	ldr	w0, [sp, #60]
  407028:	mvn	w0, w0
  40702c:	lsr	w0, w0, #31
  407030:	and	w0, w0, #0xff
  407034:	mov	w3, w0
  407038:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40703c:	add	x2, x0, #0xe10
  407040:	mov	w1, #0x19f                 	// #415
  407044:	mov	w0, w3
  407048:	bl	404494 <printf@plt+0x28b4>
  40704c:	ldr	x0, [sp, #40]
  407050:	ldr	w0, [x0, #72]
  407054:	ldr	w1, [sp, #60]
  407058:	cmp	w1, w0
  40705c:	b.ge	4070d0 <printf@plt+0x54f0>  // b.tcont
  407060:	ldr	x0, [sp, #40]
  407064:	ldr	x1, [x0, #64]
  407068:	ldrsw	x0, [sp, #60]
  40706c:	lsl	x0, x0, #2
  407070:	add	x0, x1, x0
  407074:	ldr	w0, [x0]
  407078:	cmp	w0, #0x0
  40707c:	b.lt	4070d0 <printf@plt+0x54f0>  // b.tstop
  407080:	ldr	x0, [sp, #40]
  407084:	ldr	x2, [x0, #80]
  407088:	ldr	x0, [sp, #40]
  40708c:	ldr	x1, [x0, #64]
  407090:	ldrsw	x0, [sp, #60]
  407094:	lsl	x0, x0, #2
  407098:	add	x0, x1, x0
  40709c:	ldr	w0, [x0]
  4070a0:	sxtw	x1, w0
  4070a4:	mov	x0, x1
  4070a8:	lsl	x0, x0, #2
  4070ac:	add	x0, x0, x1
  4070b0:	lsl	x0, x0, #3
  4070b4:	add	x0, x2, x0
  4070b8:	ldr	w0, [x0, #16]
  4070bc:	ldr	w2, [sp, #28]
  4070c0:	mov	w1, w0
  4070c4:	ldr	x0, [sp, #40]
  4070c8:	bl	40a4e8 <printf@plt+0x8908>
  4070cc:	b	4070f0 <printf@plt+0x5510>
  4070d0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4070d4:	add	x0, x0, #0xc88
  4070d8:	ldr	w0, [x0]
  4070dc:	cmp	w0, #0x0
  4070e0:	b.eq	4070ec <printf@plt+0x550c>  // b.none
  4070e4:	mov	w0, #0x0                   	// #0
  4070e8:	b	4070f0 <printf@plt+0x5510>
  4070ec:	bl	401b20 <abort@plt>
  4070f0:	ldp	x29, x30, [sp], #64
  4070f4:	ret
  4070f8:	stp	x29, x30, [sp, #-64]!
  4070fc:	mov	x29, sp
  407100:	str	x0, [sp, #40]
  407104:	str	x1, [sp, #32]
  407108:	str	w2, [sp, #28]
  40710c:	ldr	x0, [sp, #32]
  407110:	bl	40a4d0 <printf@plt+0x88f0>
  407114:	str	w0, [sp, #60]
  407118:	ldr	w0, [sp, #60]
  40711c:	mvn	w0, w0
  407120:	lsr	w0, w0, #31
  407124:	and	w0, w0, #0xff
  407128:	mov	w3, w0
  40712c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  407130:	add	x2, x0, #0xe10
  407134:	mov	w1, #0x1ae                 	// #430
  407138:	mov	w0, w3
  40713c:	bl	404494 <printf@plt+0x28b4>
  407140:	ldr	x0, [sp, #40]
  407144:	ldr	w0, [x0, #72]
  407148:	ldr	w1, [sp, #60]
  40714c:	cmp	w1, w0
  407150:	b.ge	4071c4 <printf@plt+0x55e4>  // b.tcont
  407154:	ldr	x0, [sp, #40]
  407158:	ldr	x1, [x0, #64]
  40715c:	ldrsw	x0, [sp, #60]
  407160:	lsl	x0, x0, #2
  407164:	add	x0, x1, x0
  407168:	ldr	w0, [x0]
  40716c:	cmp	w0, #0x0
  407170:	b.lt	4071c4 <printf@plt+0x55e4>  // b.tstop
  407174:	ldr	x0, [sp, #40]
  407178:	ldr	x2, [x0, #80]
  40717c:	ldr	x0, [sp, #40]
  407180:	ldr	x1, [x0, #64]
  407184:	ldrsw	x0, [sp, #60]
  407188:	lsl	x0, x0, #2
  40718c:	add	x0, x1, x0
  407190:	ldr	w0, [x0]
  407194:	sxtw	x1, w0
  407198:	mov	x0, x1
  40719c:	lsl	x0, x0, #2
  4071a0:	add	x0, x0, x1
  4071a4:	lsl	x0, x0, #3
  4071a8:	add	x0, x2, x0
  4071ac:	ldr	w0, [x0, #24]
  4071b0:	ldr	w2, [sp, #28]
  4071b4:	mov	w1, w0
  4071b8:	ldr	x0, [sp, #40]
  4071bc:	bl	40a4e8 <printf@plt+0x8908>
  4071c0:	b	4071e4 <printf@plt+0x5604>
  4071c4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4071c8:	add	x0, x0, #0xc88
  4071cc:	ldr	w0, [x0]
  4071d0:	cmp	w0, #0x0
  4071d4:	b.eq	4071e0 <printf@plt+0x5600>  // b.none
  4071d8:	mov	w0, #0x0                   	// #0
  4071dc:	b	4071e4 <printf@plt+0x5604>
  4071e0:	bl	401b20 <abort@plt>
  4071e4:	ldp	x29, x30, [sp], #64
  4071e8:	ret
  4071ec:	stp	x29, x30, [sp, #-64]!
  4071f0:	mov	x29, sp
  4071f4:	str	x0, [sp, #40]
  4071f8:	str	x1, [sp, #32]
  4071fc:	str	w2, [sp, #28]
  407200:	ldr	x0, [sp, #32]
  407204:	bl	40a4d0 <printf@plt+0x88f0>
  407208:	str	w0, [sp, #60]
  40720c:	ldr	w0, [sp, #60]
  407210:	mvn	w0, w0
  407214:	lsr	w0, w0, #31
  407218:	and	w0, w0, #0xff
  40721c:	mov	w3, w0
  407220:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  407224:	add	x2, x0, #0xe10
  407228:	mov	w1, #0x1bd                 	// #445
  40722c:	mov	w0, w3
  407230:	bl	404494 <printf@plt+0x28b4>
  407234:	ldr	x0, [sp, #40]
  407238:	ldr	w0, [x0, #72]
  40723c:	ldr	w1, [sp, #60]
  407240:	cmp	w1, w0
  407244:	b.ge	4072b8 <printf@plt+0x56d8>  // b.tcont
  407248:	ldr	x0, [sp, #40]
  40724c:	ldr	x1, [x0, #64]
  407250:	ldrsw	x0, [sp, #60]
  407254:	lsl	x0, x0, #2
  407258:	add	x0, x1, x0
  40725c:	ldr	w0, [x0]
  407260:	cmp	w0, #0x0
  407264:	b.lt	4072b8 <printf@plt+0x56d8>  // b.tstop
  407268:	ldr	x0, [sp, #40]
  40726c:	ldr	x2, [x0, #80]
  407270:	ldr	x0, [sp, #40]
  407274:	ldr	x1, [x0, #64]
  407278:	ldrsw	x0, [sp, #60]
  40727c:	lsl	x0, x0, #2
  407280:	add	x0, x1, x0
  407284:	ldr	w0, [x0]
  407288:	sxtw	x1, w0
  40728c:	mov	x0, x1
  407290:	lsl	x0, x0, #2
  407294:	add	x0, x0, x1
  407298:	lsl	x0, x0, #3
  40729c:	add	x0, x2, x0
  4072a0:	ldr	w0, [x0, #20]
  4072a4:	ldr	w2, [sp, #28]
  4072a8:	mov	w1, w0
  4072ac:	ldr	x0, [sp, #40]
  4072b0:	bl	40a4e8 <printf@plt+0x8908>
  4072b4:	b	4072d8 <printf@plt+0x56f8>
  4072b8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4072bc:	add	x0, x0, #0xc88
  4072c0:	ldr	w0, [x0]
  4072c4:	cmp	w0, #0x0
  4072c8:	b.eq	4072d4 <printf@plt+0x56f4>  // b.none
  4072cc:	mov	w0, #0x0                   	// #0
  4072d0:	b	4072d8 <printf@plt+0x56f8>
  4072d4:	bl	401b20 <abort@plt>
  4072d8:	ldp	x29, x30, [sp], #64
  4072dc:	ret
  4072e0:	stp	x29, x30, [sp, #-64]!
  4072e4:	mov	x29, sp
  4072e8:	str	x0, [sp, #40]
  4072ec:	str	x1, [sp, #32]
  4072f0:	str	w2, [sp, #28]
  4072f4:	ldr	x0, [sp, #32]
  4072f8:	bl	40a4d0 <printf@plt+0x88f0>
  4072fc:	str	w0, [sp, #60]
  407300:	ldr	w0, [sp, #60]
  407304:	mvn	w0, w0
  407308:	lsr	w0, w0, #31
  40730c:	and	w0, w0, #0xff
  407310:	mov	w3, w0
  407314:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  407318:	add	x2, x0, #0xe10
  40731c:	mov	w1, #0x1cc                 	// #460
  407320:	mov	w0, w3
  407324:	bl	404494 <printf@plt+0x28b4>
  407328:	ldr	x0, [sp, #40]
  40732c:	ldr	w0, [x0, #72]
  407330:	ldr	w1, [sp, #60]
  407334:	cmp	w1, w0
  407338:	b.ge	4073ac <printf@plt+0x57cc>  // b.tcont
  40733c:	ldr	x0, [sp, #40]
  407340:	ldr	x1, [x0, #64]
  407344:	ldrsw	x0, [sp, #60]
  407348:	lsl	x0, x0, #2
  40734c:	add	x0, x1, x0
  407350:	ldr	w0, [x0]
  407354:	cmp	w0, #0x0
  407358:	b.lt	4073ac <printf@plt+0x57cc>  // b.tstop
  40735c:	ldr	x0, [sp, #40]
  407360:	ldr	x2, [x0, #80]
  407364:	ldr	x0, [sp, #40]
  407368:	ldr	x1, [x0, #64]
  40736c:	ldrsw	x0, [sp, #60]
  407370:	lsl	x0, x0, #2
  407374:	add	x0, x1, x0
  407378:	ldr	w0, [x0]
  40737c:	sxtw	x1, w0
  407380:	mov	x0, x1
  407384:	lsl	x0, x0, #2
  407388:	add	x0, x0, x1
  40738c:	lsl	x0, x0, #3
  407390:	add	x0, x2, x0
  407394:	ldr	w0, [x0, #28]
  407398:	ldr	w2, [sp, #28]
  40739c:	mov	w1, w0
  4073a0:	ldr	x0, [sp, #40]
  4073a4:	bl	40a4e8 <printf@plt+0x8908>
  4073a8:	b	4073cc <printf@plt+0x57ec>
  4073ac:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4073b0:	add	x0, x0, #0xc88
  4073b4:	ldr	w0, [x0]
  4073b8:	cmp	w0, #0x0
  4073bc:	b.eq	4073c8 <printf@plt+0x57e8>  // b.none
  4073c0:	mov	w0, #0x0                   	// #0
  4073c4:	b	4073cc <printf@plt+0x57ec>
  4073c8:	bl	401b20 <abort@plt>
  4073cc:	ldp	x29, x30, [sp], #64
  4073d0:	ret
  4073d4:	stp	x29, x30, [sp, #-32]!
  4073d8:	mov	x29, sp
  4073dc:	str	x0, [sp, #24]
  4073e0:	str	w1, [sp, #20]
  4073e4:	ldr	w0, [sp, #20]
  4073e8:	mvn	w0, w0
  4073ec:	lsr	w0, w0, #31
  4073f0:	and	w0, w0, #0xff
  4073f4:	mov	w3, w0
  4073f8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4073fc:	add	x2, x0, #0xe10
  407400:	mov	w1, #0x1da                 	// #474
  407404:	mov	w0, w3
  407408:	bl	404494 <printf@plt+0x28b4>
  40740c:	ldr	w0, [sp, #20]
  407410:	cmp	w0, #0x3e8
  407414:	b.ne	407424 <printf@plt+0x5844>  // b.any
  407418:	ldr	x0, [sp, #24]
  40741c:	str	wzr, [x0, #56]
  407420:	b	407430 <printf@plt+0x5850>
  407424:	ldr	x0, [sp, #24]
  407428:	ldr	w1, [sp, #20]
  40742c:	str	w1, [x0, #56]
  407430:	nop
  407434:	ldp	x29, x30, [sp], #32
  407438:	ret
  40743c:	sub	sp, sp, #0x10
  407440:	str	x0, [sp, #8]
  407444:	ldr	x0, [sp, #8]
  407448:	ldr	w0, [x0, #56]
  40744c:	add	sp, sp, #0x10
  407450:	ret
  407454:	stp	x29, x30, [sp, #-32]!
  407458:	mov	x29, sp
  40745c:	str	x0, [sp, #24]
  407460:	str	w1, [sp, #20]
  407464:	ldr	x0, [sp, #24]
  407468:	ldr	w0, [x0, #24]
  40746c:	ldr	w2, [sp, #20]
  407470:	mov	w1, w0
  407474:	ldr	x0, [sp, #24]
  407478:	bl	40a4e8 <printf@plt+0x8908>
  40747c:	ldp	x29, x30, [sp], #32
  407480:	ret
  407484:	sub	sp, sp, #0x30
  407488:	str	x0, [sp, #40]
  40748c:	str	x1, [sp, #32]
  407490:	str	x2, [sp, #24]
  407494:	str	w3, [sp, #20]
  407498:	str	x4, [sp, #8]
  40749c:	ldr	x0, [sp, #40]
  4074a0:	ldr	x1, [sp, #32]
  4074a4:	str	x1, [x0]
  4074a8:	ldr	x0, [sp, #40]
  4074ac:	ldr	x1, [sp, #24]
  4074b0:	str	x1, [x0, #8]
  4074b4:	ldr	x0, [sp, #40]
  4074b8:	ldr	w1, [sp, #20]
  4074bc:	str	w1, [x0, #16]
  4074c0:	ldr	x0, [sp, #40]
  4074c4:	ldr	x1, [sp, #8]
  4074c8:	str	x1, [x0, #24]
  4074cc:	nop
  4074d0:	add	sp, sp, #0x30
  4074d4:	ret
  4074d8:	stp	x29, x30, [sp, #-80]!
  4074dc:	mov	x29, sp
  4074e0:	str	x19, [sp, #16]
  4074e4:	str	x0, [sp, #56]
  4074e8:	str	x1, [sp, #48]
  4074ec:	str	x2, [sp, #40]
  4074f0:	str	w3, [sp, #36]
  4074f4:	ldr	x0, [sp, #56]
  4074f8:	ldr	x0, [x0, #16]
  4074fc:	cmp	x0, #0x0
  407500:	b.ne	407550 <printf@plt+0x5970>  // b.any
  407504:	mov	x0, #0xfb8                 	// #4024
  407508:	bl	4017b0 <_Znam@plt>
  40750c:	mov	x1, x0
  407510:	ldr	x0, [sp, #56]
  407514:	str	x1, [x0, #16]
  407518:	str	wzr, [sp, #76]
  40751c:	ldr	w0, [sp, #76]
  407520:	cmp	w0, #0x1f6
  407524:	b.gt	407550 <printf@plt+0x5970>
  407528:	ldr	x0, [sp, #56]
  40752c:	ldr	x1, [x0, #16]
  407530:	ldrsw	x0, [sp, #76]
  407534:	lsl	x0, x0, #3
  407538:	add	x0, x1, x0
  40753c:	str	xzr, [x0]
  407540:	ldr	w0, [sp, #76]
  407544:	add	w0, w0, #0x1
  407548:	str	w0, [sp, #76]
  40754c:	b	40751c <printf@plt+0x593c>
  407550:	ldr	x0, [sp, #56]
  407554:	ldr	x19, [x0, #16]
  407558:	ldr	x1, [sp, #40]
  40755c:	ldr	x0, [sp, #48]
  407560:	bl	40a580 <printf@plt+0x89a0>
  407564:	sxtw	x0, w0
  407568:	lsl	x0, x0, #3
  40756c:	add	x0, x19, x0
  407570:	str	x0, [sp, #64]
  407574:	mov	x0, #0x20                  	// #32
  407578:	bl	40e1a4 <_Znwm@@Base>
  40757c:	mov	x19, x0
  407580:	ldr	x0, [sp, #64]
  407584:	ldr	x0, [x0]
  407588:	mov	x4, x0
  40758c:	ldr	w3, [sp, #36]
  407590:	ldr	x2, [sp, #40]
  407594:	ldr	x1, [sp, #48]
  407598:	mov	x0, x19
  40759c:	bl	407484 <printf@plt+0x58a4>
  4075a0:	ldr	x0, [sp, #64]
  4075a4:	str	x19, [x0]
  4075a8:	nop
  4075ac:	ldr	x19, [sp, #16]
  4075b0:	ldp	x29, x30, [sp], #80
  4075b4:	ret
  4075b8:	stp	x29, x30, [sp, #-80]!
  4075bc:	mov	x29, sp
  4075c0:	str	x19, [sp, #16]
  4075c4:	str	x0, [sp, #56]
  4075c8:	str	x1, [sp, #48]
  4075cc:	str	x2, [sp, #40]
  4075d0:	str	w3, [sp, #36]
  4075d4:	ldr	x0, [sp, #56]
  4075d8:	ldr	x0, [x0, #16]
  4075dc:	cmp	x0, #0x0
  4075e0:	b.eq	40766c <printf@plt+0x5a8c>  // b.none
  4075e4:	ldr	x0, [sp, #56]
  4075e8:	ldr	x19, [x0, #16]
  4075ec:	ldr	x1, [sp, #40]
  4075f0:	ldr	x0, [sp, #48]
  4075f4:	bl	40a580 <printf@plt+0x89a0>
  4075f8:	sxtw	x0, w0
  4075fc:	lsl	x0, x0, #3
  407600:	add	x0, x19, x0
  407604:	ldr	x0, [x0]
  407608:	str	x0, [sp, #72]
  40760c:	ldr	x0, [sp, #72]
  407610:	cmp	x0, #0x0
  407614:	b.eq	40766c <printf@plt+0x5a8c>  // b.none
  407618:	ldr	x0, [sp, #72]
  40761c:	ldr	x0, [x0]
  407620:	ldr	x1, [sp, #48]
  407624:	cmp	x1, x0
  407628:	b.ne	40765c <printf@plt+0x5a7c>  // b.any
  40762c:	ldr	x0, [sp, #72]
  407630:	ldr	x0, [x0, #8]
  407634:	ldr	x1, [sp, #40]
  407638:	cmp	x1, x0
  40763c:	b.ne	40765c <printf@plt+0x5a7c>  // b.any
  407640:	ldr	x0, [sp, #72]
  407644:	ldr	w0, [x0, #16]
  407648:	ldr	w2, [sp, #36]
  40764c:	mov	w1, w0
  407650:	ldr	x0, [sp, #56]
  407654:	bl	40a4e8 <printf@plt+0x8908>
  407658:	b	407670 <printf@plt+0x5a90>
  40765c:	ldr	x0, [sp, #72]
  407660:	ldr	x0, [x0, #24]
  407664:	str	x0, [sp, #72]
  407668:	b	40760c <printf@plt+0x5a2c>
  40766c:	mov	w0, #0x0                   	// #0
  407670:	ldr	x19, [sp, #16]
  407674:	ldp	x29, x30, [sp], #80
  407678:	ret
  40767c:	sub	sp, sp, #0x10
  407680:	str	x0, [sp, #8]
  407684:	str	w1, [sp, #4]
  407688:	ldr	x0, [sp, #8]
  40768c:	ldr	w1, [x0, #8]
  407690:	ldr	w0, [sp, #4]
  407694:	and	w0, w1, w0
  407698:	add	sp, sp, #0x10
  40769c:	ret
  4076a0:	stp	x29, x30, [sp, #-48]!
  4076a4:	mov	x29, sp
  4076a8:	str	x0, [sp, #24]
  4076ac:	str	x1, [sp, #16]
  4076b0:	ldr	x0, [sp, #16]
  4076b4:	bl	40a4d0 <printf@plt+0x88f0>
  4076b8:	str	w0, [sp, #44]
  4076bc:	ldr	w0, [sp, #44]
  4076c0:	mvn	w0, w0
  4076c4:	lsr	w0, w0, #31
  4076c8:	and	w0, w0, #0xff
  4076cc:	mov	w3, w0
  4076d0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4076d4:	add	x2, x0, #0xe10
  4076d8:	mov	w1, #0x215                 	// #533
  4076dc:	mov	w0, w3
  4076e0:	bl	404494 <printf@plt+0x28b4>
  4076e4:	ldr	x0, [sp, #24]
  4076e8:	ldr	w0, [x0, #72]
  4076ec:	ldr	w1, [sp, #44]
  4076f0:	cmp	w1, w0
  4076f4:	b.ge	407758 <printf@plt+0x5b78>  // b.tcont
  4076f8:	ldr	x0, [sp, #24]
  4076fc:	ldr	x1, [x0, #64]
  407700:	ldrsw	x0, [sp, #44]
  407704:	lsl	x0, x0, #2
  407708:	add	x0, x1, x0
  40770c:	ldr	w0, [x0]
  407710:	cmp	w0, #0x0
  407714:	b.lt	407758 <printf@plt+0x5b78>  // b.tstop
  407718:	ldr	x0, [sp, #24]
  40771c:	ldr	x2, [x0, #80]
  407720:	ldr	x0, [sp, #24]
  407724:	ldr	x1, [x0, #64]
  407728:	ldrsw	x0, [sp, #44]
  40772c:	lsl	x0, x0, #2
  407730:	add	x0, x1, x0
  407734:	ldr	w0, [x0]
  407738:	sxtw	x1, w0
  40773c:	mov	x0, x1
  407740:	lsl	x0, x0, #2
  407744:	add	x0, x0, x1
  407748:	lsl	x0, x0, #3
  40774c:	add	x0, x2, x0
  407750:	ldrb	w0, [x0]
  407754:	b	407778 <printf@plt+0x5b98>
  407758:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40775c:	add	x0, x0, #0xc88
  407760:	ldr	w0, [x0]
  407764:	cmp	w0, #0x0
  407768:	b.eq	407774 <printf@plt+0x5b94>  // b.none
  40776c:	mov	w0, #0x0                   	// #0
  407770:	b	407778 <printf@plt+0x5b98>
  407774:	bl	401b20 <abort@plt>
  407778:	ldp	x29, x30, [sp], #48
  40777c:	ret
  407780:	stp	x29, x30, [sp, #-48]!
  407784:	mov	x29, sp
  407788:	str	x0, [sp, #24]
  40778c:	str	x1, [sp, #16]
  407790:	ldr	x0, [sp, #16]
  407794:	bl	40a4d0 <printf@plt+0x88f0>
  407798:	str	w0, [sp, #44]
  40779c:	ldr	w0, [sp, #44]
  4077a0:	mvn	w0, w0
  4077a4:	lsr	w0, w0, #31
  4077a8:	and	w0, w0, #0xff
  4077ac:	mov	w3, w0
  4077b0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4077b4:	add	x2, x0, #0xe10
  4077b8:	mov	w1, #0x224                 	// #548
  4077bc:	mov	w0, w3
  4077c0:	bl	404494 <printf@plt+0x28b4>
  4077c4:	ldr	x0, [sp, #24]
  4077c8:	ldr	w0, [x0, #72]
  4077cc:	ldr	w1, [sp, #44]
  4077d0:	cmp	w1, w0
  4077d4:	b.ge	407838 <printf@plt+0x5c58>  // b.tcont
  4077d8:	ldr	x0, [sp, #24]
  4077dc:	ldr	x1, [x0, #64]
  4077e0:	ldrsw	x0, [sp, #44]
  4077e4:	lsl	x0, x0, #2
  4077e8:	add	x0, x1, x0
  4077ec:	ldr	w0, [x0]
  4077f0:	cmp	w0, #0x0
  4077f4:	b.lt	407838 <printf@plt+0x5c58>  // b.tstop
  4077f8:	ldr	x0, [sp, #24]
  4077fc:	ldr	x2, [x0, #80]
  407800:	ldr	x0, [sp, #24]
  407804:	ldr	x1, [x0, #64]
  407808:	ldrsw	x0, [sp, #44]
  40780c:	lsl	x0, x0, #2
  407810:	add	x0, x1, x0
  407814:	ldr	w0, [x0]
  407818:	sxtw	x1, w0
  40781c:	mov	x0, x1
  407820:	lsl	x0, x0, #2
  407824:	add	x0, x0, x1
  407828:	lsl	x0, x0, #3
  40782c:	add	x0, x2, x0
  407830:	ldr	w0, [x0, #4]
  407834:	b	407890 <printf@plt+0x5cb0>
  407838:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40783c:	add	x0, x0, #0xc88
  407840:	ldr	w0, [x0]
  407844:	cmp	w0, #0x0
  407848:	b.eq	40788c <printf@plt+0x5cac>  // b.none
  40784c:	ldr	x0, [sp, #16]
  407850:	bl	405f88 <printf@plt+0x43a8>
  407854:	str	w0, [sp, #40]
  407858:	ldr	w0, [sp, #40]
  40785c:	cmp	w0, #0x0
  407860:	b.lt	40786c <printf@plt+0x5c8c>  // b.tstop
  407864:	ldr	w0, [sp, #40]
  407868:	b	407890 <printf@plt+0x5cb0>
  40786c:	ldr	x0, [sp, #16]
  407870:	bl	40a4b8 <printf@plt+0x88d8>
  407874:	str	w0, [sp, #36]
  407878:	ldr	w0, [sp, #36]
  40787c:	cmp	w0, #0x0
  407880:	b.lt	40788c <printf@plt+0x5cac>  // b.tstop
  407884:	ldr	w0, [sp, #36]
  407888:	b	407890 <printf@plt+0x5cb0>
  40788c:	bl	401b20 <abort@plt>
  407890:	ldp	x29, x30, [sp], #48
  407894:	ret
  407898:	sub	sp, sp, #0x10
  40789c:	str	x0, [sp, #8]
  4078a0:	ldr	x0, [sp, #8]
  4078a4:	ldr	x0, [x0, #32]
  4078a8:	add	sp, sp, #0x10
  4078ac:	ret
  4078b0:	sub	sp, sp, #0x10
  4078b4:	str	x0, [sp, #8]
  4078b8:	ldr	x0, [sp, #8]
  4078bc:	ldr	x0, [x0, #40]
  4078c0:	add	sp, sp, #0x10
  4078c4:	ret
  4078c8:	stp	x29, x30, [sp, #-48]!
  4078cc:	mov	x29, sp
  4078d0:	str	x0, [sp, #24]
  4078d4:	str	x1, [sp, #16]
  4078d8:	ldr	x0, [sp, #16]
  4078dc:	bl	40a4d0 <printf@plt+0x88f0>
  4078e0:	str	w0, [sp, #44]
  4078e4:	ldr	w0, [sp, #44]
  4078e8:	mvn	w0, w0
  4078ec:	lsr	w0, w0, #31
  4078f0:	and	w0, w0, #0xff
  4078f4:	mov	w3, w0
  4078f8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4078fc:	add	x2, x0, #0xe10
  407900:	mov	w1, #0x245                 	// #581
  407904:	mov	w0, w3
  407908:	bl	404494 <printf@plt+0x28b4>
  40790c:	ldr	x0, [sp, #24]
  407910:	ldr	w0, [x0, #72]
  407914:	ldr	w1, [sp, #44]
  407918:	cmp	w1, w0
  40791c:	b.ge	407980 <printf@plt+0x5da0>  // b.tcont
  407920:	ldr	x0, [sp, #24]
  407924:	ldr	x1, [x0, #64]
  407928:	ldrsw	x0, [sp, #44]
  40792c:	lsl	x0, x0, #2
  407930:	add	x0, x1, x0
  407934:	ldr	w0, [x0]
  407938:	cmp	w0, #0x0
  40793c:	b.lt	407980 <printf@plt+0x5da0>  // b.tstop
  407940:	ldr	x0, [sp, #24]
  407944:	ldr	x2, [x0, #80]
  407948:	ldr	x0, [sp, #24]
  40794c:	ldr	x1, [x0, #64]
  407950:	ldrsw	x0, [sp, #44]
  407954:	lsl	x0, x0, #2
  407958:	add	x0, x1, x0
  40795c:	ldr	w0, [x0]
  407960:	sxtw	x1, w0
  407964:	mov	x0, x1
  407968:	lsl	x0, x0, #2
  40796c:	add	x0, x0, x1
  407970:	lsl	x0, x0, #3
  407974:	add	x0, x2, x0
  407978:	ldr	x0, [x0, #32]
  40797c:	b	4079a0 <printf@plt+0x5dc0>
  407980:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  407984:	add	x0, x0, #0xc88
  407988:	ldr	w0, [x0]
  40798c:	cmp	w0, #0x0
  407990:	b.eq	40799c <printf@plt+0x5dbc>  // b.none
  407994:	mov	x0, #0x0                   	// #0
  407998:	b	4079a0 <printf@plt+0x5dc0>
  40799c:	bl	401b20 <abort@plt>
  4079a0:	ldp	x29, x30, [sp], #48
  4079a4:	ret
  4079a8:	sub	sp, sp, #0x10
  4079ac:	str	x0, [sp, #8]
  4079b0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4079b4:	add	x0, x0, #0xc90
  4079b8:	ldr	x0, [x0]
  4079bc:	add	sp, sp, #0x10
  4079c0:	ret
  4079c4:	stp	x29, x30, [sp, #-64]!
  4079c8:	mov	x29, sp
  4079cc:	str	x0, [sp, #24]
  4079d0:	str	w1, [sp, #20]
  4079d4:	ldr	x0, [sp, #24]
  4079d8:	ldr	w0, [x0, #72]
  4079dc:	cmp	w0, #0x0
  4079e0:	b.ne	407a8c <printf@plt+0x5eac>  // b.any
  4079e4:	ldr	x0, [sp, #24]
  4079e8:	mov	w1, #0x80                  	// #128
  4079ec:	str	w1, [x0, #72]
  4079f0:	ldr	x0, [sp, #24]
  4079f4:	ldr	w0, [x0, #72]
  4079f8:	ldr	w1, [sp, #20]
  4079fc:	cmp	w1, w0
  407a00:	b.lt	407a14 <printf@plt+0x5e34>  // b.tstop
  407a04:	ldr	w0, [sp, #20]
  407a08:	add	w1, w0, #0xa
  407a0c:	ldr	x0, [sp, #24]
  407a10:	str	w1, [x0, #72]
  407a14:	ldr	x0, [sp, #24]
  407a18:	ldr	w0, [x0, #72]
  407a1c:	sxtw	x0, w0
  407a20:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  407a24:	cmp	x0, x1
  407a28:	b.hi	407a48 <printf@plt+0x5e68>  // b.pmore
  407a2c:	lsl	x0, x0, #2
  407a30:	bl	4017b0 <_Znam@plt>
  407a34:	mov	x1, x0
  407a38:	ldr	x0, [sp, #24]
  407a3c:	str	x1, [x0, #64]
  407a40:	str	wzr, [sp, #60]
  407a44:	b	407a4c <printf@plt+0x5e6c>
  407a48:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  407a4c:	ldr	x0, [sp, #24]
  407a50:	ldr	w0, [x0, #72]
  407a54:	ldr	w1, [sp, #60]
  407a58:	cmp	w1, w0
  407a5c:	b.ge	407b8c <printf@plt+0x5fac>  // b.tcont
  407a60:	ldr	x0, [sp, #24]
  407a64:	ldr	x1, [x0, #64]
  407a68:	ldrsw	x0, [sp, #60]
  407a6c:	lsl	x0, x0, #2
  407a70:	add	x0, x1, x0
  407a74:	mov	w1, #0xffffffff            	// #-1
  407a78:	str	w1, [x0]
  407a7c:	ldr	w0, [sp, #60]
  407a80:	add	w0, w0, #0x1
  407a84:	str	w0, [sp, #60]
  407a88:	b	407a4c <printf@plt+0x5e6c>
  407a8c:	ldr	x0, [sp, #24]
  407a90:	ldr	w0, [x0, #72]
  407a94:	str	w0, [sp, #52]
  407a98:	ldr	x0, [sp, #24]
  407a9c:	ldr	w0, [x0, #72]
  407aa0:	lsl	w1, w0, #1
  407aa4:	ldr	x0, [sp, #24]
  407aa8:	str	w1, [x0, #72]
  407aac:	ldr	x0, [sp, #24]
  407ab0:	ldr	w0, [x0, #72]
  407ab4:	ldr	w1, [sp, #20]
  407ab8:	cmp	w1, w0
  407abc:	b.lt	407ad0 <printf@plt+0x5ef0>  // b.tstop
  407ac0:	ldr	w0, [sp, #20]
  407ac4:	add	w1, w0, #0xa
  407ac8:	ldr	x0, [sp, #24]
  407acc:	str	w1, [x0, #72]
  407ad0:	ldr	x0, [sp, #24]
  407ad4:	ldr	x0, [x0, #64]
  407ad8:	str	x0, [sp, #40]
  407adc:	ldr	x0, [sp, #24]
  407ae0:	ldr	w0, [x0, #72]
  407ae4:	sxtw	x0, w0
  407ae8:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  407aec:	cmp	x0, x1
  407af0:	b.hi	407b34 <printf@plt+0x5f54>  // b.pmore
  407af4:	lsl	x0, x0, #2
  407af8:	bl	4017b0 <_Znam@plt>
  407afc:	mov	x1, x0
  407b00:	ldr	x0, [sp, #24]
  407b04:	str	x1, [x0, #64]
  407b08:	ldr	x0, [sp, #24]
  407b0c:	ldr	x3, [x0, #64]
  407b10:	ldrsw	x0, [sp, #52]
  407b14:	lsl	x0, x0, #2
  407b18:	mov	x2, x0
  407b1c:	ldr	x1, [sp, #40]
  407b20:	mov	x0, x3
  407b24:	bl	4017d0 <memcpy@plt>
  407b28:	ldr	w0, [sp, #52]
  407b2c:	str	w0, [sp, #56]
  407b30:	b	407b38 <printf@plt+0x5f58>
  407b34:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  407b38:	ldr	x0, [sp, #24]
  407b3c:	ldr	w0, [x0, #72]
  407b40:	ldr	w1, [sp, #56]
  407b44:	cmp	w1, w0
  407b48:	b.ge	407b78 <printf@plt+0x5f98>  // b.tcont
  407b4c:	ldr	x0, [sp, #24]
  407b50:	ldr	x1, [x0, #64]
  407b54:	ldrsw	x0, [sp, #56]
  407b58:	lsl	x0, x0, #2
  407b5c:	add	x0, x1, x0
  407b60:	mov	w1, #0xffffffff            	// #-1
  407b64:	str	w1, [x0]
  407b68:	ldr	w0, [sp, #56]
  407b6c:	add	w0, w0, #0x1
  407b70:	str	w0, [sp, #56]
  407b74:	b	407b38 <printf@plt+0x5f58>
  407b78:	ldr	x0, [sp, #40]
  407b7c:	cmp	x0, #0x0
  407b80:	b.eq	407b8c <printf@plt+0x5fac>  // b.none
  407b84:	ldr	x0, [sp, #40]
  407b88:	bl	401a40 <_ZdaPv@plt>
  407b8c:	nop
  407b90:	ldp	x29, x30, [sp], #64
  407b94:	ret
  407b98:	stp	x29, x30, [sp, #-48]!
  407b9c:	mov	x29, sp
  407ba0:	str	x0, [sp, #24]
  407ba4:	ldr	x0, [sp, #24]
  407ba8:	ldr	x0, [x0, #80]
  407bac:	cmp	x0, #0x0
  407bb0:	b.ne	407bfc <printf@plt+0x601c>  // b.any
  407bb4:	ldr	x0, [sp, #24]
  407bb8:	mov	w1, #0x10                  	// #16
  407bbc:	str	w1, [x0, #92]
  407bc0:	mov	x1, #0x10                  	// #16
  407bc4:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  407bc8:	movk	x0, #0x333, lsl #48
  407bcc:	cmp	x1, x0
  407bd0:	b.hi	407bf8 <printf@plt+0x6018>  // b.pmore
  407bd4:	mov	x0, x1
  407bd8:	lsl	x0, x0, #2
  407bdc:	add	x0, x0, x1
  407be0:	lsl	x0, x0, #3
  407be4:	bl	4017b0 <_Znam@plt>
  407be8:	mov	x1, x0
  407bec:	ldr	x0, [sp, #24]
  407bf0:	str	x1, [x0, #80]
  407bf4:	b	407cac <printf@plt+0x60cc>
  407bf8:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  407bfc:	ldr	x0, [sp, #24]
  407c00:	ldr	w0, [x0, #92]
  407c04:	str	w0, [sp, #44]
  407c08:	ldr	x0, [sp, #24]
  407c0c:	ldr	w0, [x0, #92]
  407c10:	lsl	w1, w0, #1
  407c14:	ldr	x0, [sp, #24]
  407c18:	str	w1, [x0, #92]
  407c1c:	ldr	x0, [sp, #24]
  407c20:	ldr	x0, [x0, #80]
  407c24:	str	x0, [sp, #32]
  407c28:	ldr	x0, [sp, #24]
  407c2c:	ldr	w0, [x0, #92]
  407c30:	sxtw	x1, w0
  407c34:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  407c38:	movk	x0, #0x333, lsl #48
  407c3c:	cmp	x1, x0
  407c40:	b.hi	407ca0 <printf@plt+0x60c0>  // b.pmore
  407c44:	mov	x0, x1
  407c48:	lsl	x0, x0, #2
  407c4c:	add	x0, x0, x1
  407c50:	lsl	x0, x0, #3
  407c54:	bl	4017b0 <_Znam@plt>
  407c58:	mov	x1, x0
  407c5c:	ldr	x0, [sp, #24]
  407c60:	str	x1, [x0, #80]
  407c64:	ldr	x0, [sp, #24]
  407c68:	ldr	x3, [x0, #80]
  407c6c:	ldrsw	x1, [sp, #44]
  407c70:	mov	x0, x1
  407c74:	lsl	x0, x0, #2
  407c78:	add	x0, x0, x1
  407c7c:	lsl	x0, x0, #3
  407c80:	mov	x2, x0
  407c84:	ldr	x1, [sp, #32]
  407c88:	mov	x0, x3
  407c8c:	bl	4017d0 <memcpy@plt>
  407c90:	ldr	x0, [sp, #32]
  407c94:	cmp	x0, #0x0
  407c98:	b.eq	407cac <printf@plt+0x60cc>  // b.none
  407c9c:	b	407ca4 <printf@plt+0x60c4>
  407ca0:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  407ca4:	ldr	x0, [sp, #32]
  407ca8:	bl	401a40 <_ZdaPv@plt>
  407cac:	nop
  407cb0:	ldp	x29, x30, [sp], #48
  407cb4:	ret
  407cb8:	stp	x29, x30, [sp, #-64]!
  407cbc:	mov	x29, sp
  407cc0:	str	x0, [sp, #24]
  407cc4:	ldr	x0, [sp, #24]
  407cc8:	ldr	w0, [x0, #72]
  407ccc:	sub	w0, w0, #0x1
  407cd0:	str	w0, [sp, #60]
  407cd4:	ldr	w0, [sp, #60]
  407cd8:	cmp	w0, #0x0
  407cdc:	b.lt	407d14 <printf@plt+0x6134>  // b.tstop
  407ce0:	ldr	x0, [sp, #24]
  407ce4:	ldr	x1, [x0, #64]
  407ce8:	ldrsw	x0, [sp, #60]
  407cec:	lsl	x0, x0, #2
  407cf0:	add	x0, x1, x0
  407cf4:	ldr	w0, [x0]
  407cf8:	cmp	w0, #0x0
  407cfc:	b.ge	407d10 <printf@plt+0x6130>  // b.tcont
  407d00:	ldr	w0, [sp, #60]
  407d04:	sub	w0, w0, #0x1
  407d08:	str	w0, [sp, #60]
  407d0c:	b	407cd4 <printf@plt+0x60f4>
  407d10:	nop
  407d14:	ldr	w0, [sp, #60]
  407d18:	add	w0, w0, #0x1
  407d1c:	str	w0, [sp, #60]
  407d20:	ldr	x0, [sp, #24]
  407d24:	ldr	w0, [x0, #72]
  407d28:	ldr	w1, [sp, #60]
  407d2c:	cmp	w1, w0
  407d30:	b.ge	407dac <printf@plt+0x61cc>  // b.tcont
  407d34:	ldr	x0, [sp, #24]
  407d38:	ldr	x0, [x0, #64]
  407d3c:	str	x0, [sp, #48]
  407d40:	ldrsw	x0, [sp, #60]
  407d44:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  407d48:	cmp	x0, x1
  407d4c:	b.hi	407d94 <printf@plt+0x61b4>  // b.pmore
  407d50:	lsl	x0, x0, #2
  407d54:	bl	4017b0 <_Znam@plt>
  407d58:	mov	x1, x0
  407d5c:	ldr	x0, [sp, #24]
  407d60:	str	x1, [x0, #64]
  407d64:	ldr	x0, [sp, #24]
  407d68:	ldr	x3, [x0, #64]
  407d6c:	ldrsw	x0, [sp, #60]
  407d70:	lsl	x0, x0, #2
  407d74:	mov	x2, x0
  407d78:	ldr	x1, [sp, #48]
  407d7c:	mov	x0, x3
  407d80:	bl	4017d0 <memcpy@plt>
  407d84:	ldr	x0, [sp, #48]
  407d88:	cmp	x0, #0x0
  407d8c:	b.eq	407da0 <printf@plt+0x61c0>  // b.none
  407d90:	b	407d98 <printf@plt+0x61b8>
  407d94:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  407d98:	ldr	x0, [sp, #48]
  407d9c:	bl	401a40 <_ZdaPv@plt>
  407da0:	ldr	x0, [sp, #24]
  407da4:	ldr	w1, [sp, #60]
  407da8:	str	w1, [x0, #72]
  407dac:	ldr	x0, [sp, #24]
  407db0:	ldr	w1, [x0, #88]
  407db4:	ldr	x0, [sp, #24]
  407db8:	ldr	w0, [x0, #92]
  407dbc:	cmp	w1, w0
  407dc0:	b.ge	407e6c <printf@plt+0x628c>  // b.tcont
  407dc4:	ldr	x0, [sp, #24]
  407dc8:	ldr	x0, [x0, #80]
  407dcc:	str	x0, [sp, #40]
  407dd0:	ldr	x0, [sp, #24]
  407dd4:	ldr	w0, [x0, #88]
  407dd8:	sxtw	x1, w0
  407ddc:	mov	x0, #0x3333333333333333    	// #3689348814741910323
  407de0:	movk	x0, #0x333, lsl #48
  407de4:	cmp	x1, x0
  407de8:	b.hi	407e50 <printf@plt+0x6270>  // b.pmore
  407dec:	mov	x0, x1
  407df0:	lsl	x0, x0, #2
  407df4:	add	x0, x0, x1
  407df8:	lsl	x0, x0, #3
  407dfc:	bl	4017b0 <_Znam@plt>
  407e00:	mov	x1, x0
  407e04:	ldr	x0, [sp, #24]
  407e08:	str	x1, [x0, #80]
  407e0c:	ldr	x0, [sp, #24]
  407e10:	ldr	x3, [x0, #80]
  407e14:	ldr	x0, [sp, #24]
  407e18:	ldr	w0, [x0, #88]
  407e1c:	sxtw	x1, w0
  407e20:	mov	x0, x1
  407e24:	lsl	x0, x0, #2
  407e28:	add	x0, x0, x1
  407e2c:	lsl	x0, x0, #3
  407e30:	mov	x2, x0
  407e34:	ldr	x1, [sp, #40]
  407e38:	mov	x0, x3
  407e3c:	bl	4017d0 <memcpy@plt>
  407e40:	ldr	x0, [sp, #40]
  407e44:	cmp	x0, #0x0
  407e48:	b.eq	407e5c <printf@plt+0x627c>  // b.none
  407e4c:	b	407e54 <printf@plt+0x6274>
  407e50:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  407e54:	ldr	x0, [sp, #40]
  407e58:	bl	401a40 <_ZdaPv@plt>
  407e5c:	ldr	x0, [sp, #24]
  407e60:	ldr	w1, [x0, #88]
  407e64:	ldr	x0, [sp, #24]
  407e68:	str	w1, [x0, #92]
  407e6c:	nop
  407e70:	ldp	x29, x30, [sp], #64
  407e74:	ret
  407e78:	stp	x29, x30, [sp, #-64]!
  407e7c:	mov	x29, sp
  407e80:	str	x0, [sp, #40]
  407e84:	str	x1, [sp, #32]
  407e88:	str	x2, [sp, #24]
  407e8c:	ldr	x0, [sp, #32]
  407e90:	bl	40a4d0 <printf@plt+0x88f0>
  407e94:	str	w0, [sp, #60]
  407e98:	ldr	w0, [sp, #60]
  407e9c:	mvn	w0, w0
  407ea0:	lsr	w0, w0, #31
  407ea4:	and	w0, w0, #0xff
  407ea8:	mov	w3, w0
  407eac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  407eb0:	add	x2, x0, #0xe10
  407eb4:	mov	w1, #0x296                 	// #662
  407eb8:	mov	w0, w3
  407ebc:	bl	404494 <printf@plt+0x28b4>
  407ec0:	ldr	x0, [sp, #40]
  407ec4:	ldr	w0, [x0, #72]
  407ec8:	ldr	w1, [sp, #60]
  407ecc:	cmp	w1, w0
  407ed0:	b.lt	407ee0 <printf@plt+0x6300>  // b.tstop
  407ed4:	ldr	w1, [sp, #60]
  407ed8:	ldr	x0, [sp, #40]
  407edc:	bl	4079c4 <printf@plt+0x5de4>
  407ee0:	ldr	x0, [sp, #40]
  407ee4:	ldr	w0, [x0, #72]
  407ee8:	ldr	w1, [sp, #60]
  407eec:	cmp	w1, w0
  407ef0:	cset	w0, lt  // lt = tstop
  407ef4:	and	w0, w0, #0xff
  407ef8:	mov	w3, w0
  407efc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  407f00:	add	x2, x0, #0xe10
  407f04:	mov	w1, #0x299                 	// #665
  407f08:	mov	w0, w3
  407f0c:	bl	404494 <printf@plt+0x28b4>
  407f10:	ldr	x0, [sp, #40]
  407f14:	ldr	w0, [x0, #88]
  407f18:	add	w1, w0, #0x1
  407f1c:	ldr	x0, [sp, #40]
  407f20:	ldr	w0, [x0, #92]
  407f24:	cmp	w1, w0
  407f28:	b.lt	407f34 <printf@plt+0x6354>  // b.tstop
  407f2c:	ldr	x0, [sp, #40]
  407f30:	bl	407b98 <printf@plt+0x5fb8>
  407f34:	ldr	x0, [sp, #40]
  407f38:	ldr	w0, [x0, #88]
  407f3c:	add	w1, w0, #0x1
  407f40:	ldr	x0, [sp, #40]
  407f44:	ldr	w0, [x0, #92]
  407f48:	cmp	w1, w0
  407f4c:	cset	w0, lt  // lt = tstop
  407f50:	and	w0, w0, #0xff
  407f54:	mov	w3, w0
  407f58:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  407f5c:	add	x2, x0, #0xe10
  407f60:	mov	w1, #0x29c                 	// #668
  407f64:	mov	w0, w3
  407f68:	bl	404494 <printf@plt+0x28b4>
  407f6c:	ldr	x0, [sp, #40]
  407f70:	ldr	x1, [x0, #64]
  407f74:	ldrsw	x0, [sp, #60]
  407f78:	lsl	x0, x0, #2
  407f7c:	add	x0, x1, x0
  407f80:	ldr	x1, [sp, #40]
  407f84:	ldr	w1, [x1, #88]
  407f88:	str	w1, [x0]
  407f8c:	ldr	x0, [sp, #40]
  407f90:	ldr	x2, [x0, #80]
  407f94:	ldr	x0, [sp, #40]
  407f98:	ldr	w0, [x0, #88]
  407f9c:	add	w3, w0, #0x1
  407fa0:	ldr	x1, [sp, #40]
  407fa4:	str	w3, [x1, #88]
  407fa8:	sxtw	x1, w0
  407fac:	mov	x0, x1
  407fb0:	lsl	x0, x0, #2
  407fb4:	add	x0, x0, x1
  407fb8:	lsl	x0, x0, #3
  407fbc:	add	x0, x2, x0
  407fc0:	ldr	x1, [sp, #24]
  407fc4:	ldp	x2, x3, [x1]
  407fc8:	stp	x2, x3, [x0]
  407fcc:	ldp	x2, x3, [x1, #16]
  407fd0:	stp	x2, x3, [x0, #16]
  407fd4:	ldr	x1, [x1, #32]
  407fd8:	str	x1, [x0, #32]
  407fdc:	nop
  407fe0:	ldp	x29, x30, [sp], #64
  407fe4:	ret
  407fe8:	stp	x29, x30, [sp, #-64]!
  407fec:	mov	x29, sp
  407ff0:	str	x0, [sp, #40]
  407ff4:	str	x1, [sp, #32]
  407ff8:	str	x2, [sp, #24]
  407ffc:	ldr	x0, [sp, #32]
  408000:	bl	40a4d0 <printf@plt+0x88f0>
  408004:	str	w0, [sp, #60]
  408008:	ldr	x0, [sp, #24]
  40800c:	bl	40a4d0 <printf@plt+0x88f0>
  408010:	str	w0, [sp, #56]
  408014:	ldr	w0, [sp, #60]
  408018:	cmp	w0, #0x0
  40801c:	b.lt	408048 <printf@plt+0x6468>  // b.tstop
  408020:	ldr	w0, [sp, #56]
  408024:	cmp	w0, #0x0
  408028:	b.lt	408048 <printf@plt+0x6468>  // b.tstop
  40802c:	ldr	x0, [sp, #40]
  408030:	ldr	w0, [x0, #72]
  408034:	ldr	w1, [sp, #56]
  408038:	cmp	w1, w0
  40803c:	b.ge	408048 <printf@plt+0x6468>  // b.tcont
  408040:	mov	w0, #0x1                   	// #1
  408044:	b	40804c <printf@plt+0x646c>
  408048:	mov	w0, #0x0                   	// #0
  40804c:	mov	w3, w0
  408050:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408054:	add	x2, x0, #0xe10
  408058:	mov	w1, #0x2a5                 	// #677
  40805c:	mov	w0, w3
  408060:	bl	404494 <printf@plt+0x28b4>
  408064:	ldr	x0, [sp, #40]
  408068:	ldr	w0, [x0, #72]
  40806c:	ldr	w1, [sp, #60]
  408070:	cmp	w1, w0
  408074:	b.lt	408084 <printf@plt+0x64a4>  // b.tstop
  408078:	ldr	w1, [sp, #60]
  40807c:	ldr	x0, [sp, #40]
  408080:	bl	4079c4 <printf@plt+0x5de4>
  408084:	ldr	x0, [sp, #40]
  408088:	ldr	x1, [x0, #64]
  40808c:	ldrsw	x0, [sp, #56]
  408090:	lsl	x0, x0, #2
  408094:	add	x1, x1, x0
  408098:	ldr	x0, [sp, #40]
  40809c:	ldr	x2, [x0, #64]
  4080a0:	ldrsw	x0, [sp, #60]
  4080a4:	lsl	x0, x0, #2
  4080a8:	add	x0, x2, x0
  4080ac:	ldr	w1, [x1]
  4080b0:	str	w1, [x0]
  4080b4:	nop
  4080b8:	ldp	x29, x30, [sp], #64
  4080bc:	ret
  4080c0:	stp	x29, x30, [sp, #-80]!
  4080c4:	mov	x29, sp
  4080c8:	stp	x19, x20, [sp, #16]
  4080cc:	str	x0, [sp, #56]
  4080d0:	str	x1, [sp, #48]
  4080d4:	str	w2, [sp, #44]
  4080d8:	mov	x0, #0x68                  	// #104
  4080dc:	bl	40e1a4 <_Znwm@@Base>
  4080e0:	mov	x19, x0
  4080e4:	ldr	x1, [sp, #56]
  4080e8:	mov	x0, x19
  4080ec:	bl	406218 <printf@plt+0x4638>
  4080f0:	str	x19, [sp, #72]
  4080f4:	ldr	w2, [sp, #44]
  4080f8:	ldr	x1, [sp, #48]
  4080fc:	ldr	x0, [sp, #72]
  408100:	bl	408518 <printf@plt+0x6938>
  408104:	cmp	w0, #0x0
  408108:	cset	w0, eq  // eq = none
  40810c:	and	w0, w0, #0xff
  408110:	cmp	w0, #0x0
  408114:	b.eq	40813c <printf@plt+0x655c>  // b.none
  408118:	ldr	x0, [sp, #72]
  40811c:	cmp	x0, #0x0
  408120:	b.eq	408134 <printf@plt+0x6554>  // b.none
  408124:	ldr	x1, [x0]
  408128:	add	x1, x1, #0x8
  40812c:	ldr	x1, [x1]
  408130:	blr	x1
  408134:	mov	x0, #0x0                   	// #0
  408138:	b	40815c <printf@plt+0x657c>
  40813c:	ldr	x0, [sp, #72]
  408140:	b	40815c <printf@plt+0x657c>
  408144:	mov	x20, x0
  408148:	mov	x1, #0x68                  	// #104
  40814c:	mov	x0, x19
  408150:	bl	40e260 <_ZdlPvm@@Base>
  408154:	mov	x0, x20
  408158:	bl	401b90 <_Unwind_Resume@plt>
  40815c:	ldp	x19, x20, [sp, #16]
  408160:	ldp	x29, x30, [sp], #80
  408164:	ret
  408168:	stp	x29, x30, [sp, #-48]!
  40816c:	mov	x29, sp
  408170:	str	x0, [sp, #24]
  408174:	ldr	x0, [sp, #24]
  408178:	cmp	x0, #0x0
  40817c:	b.ne	408188 <printf@plt+0x65a8>  // b.any
  408180:	mov	x0, #0x0                   	// #0
  408184:	b	408238 <printf@plt+0x6658>
  408188:	ldr	x0, [sp, #24]
  40818c:	ldrb	w0, [x0]
  408190:	mov	w1, w0
  408194:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408198:	add	x0, x0, #0x610
  40819c:	bl	404644 <printf@plt+0x2a64>
  4081a0:	cmp	w0, #0x0
  4081a4:	cset	w0, ne  // ne = any
  4081a8:	and	w0, w0, #0xff
  4081ac:	cmp	w0, #0x0
  4081b0:	b.eq	4081c4 <printf@plt+0x65e4>  // b.none
  4081b4:	ldr	x0, [sp, #24]
  4081b8:	add	x0, x0, #0x1
  4081bc:	str	x0, [sp, #24]
  4081c0:	b	408188 <printf@plt+0x65a8>
  4081c4:	mov	w1, #0x0                   	// #0
  4081c8:	ldr	x0, [sp, #24]
  4081cc:	bl	4018b0 <strchr@plt>
  4081d0:	str	x0, [sp, #40]
  4081d4:	ldr	x1, [sp, #40]
  4081d8:	ldr	x0, [sp, #24]
  4081dc:	cmp	x1, x0
  4081e0:	b.ls	408210 <printf@plt+0x6630>  // b.plast
  4081e4:	ldr	x0, [sp, #40]
  4081e8:	sub	x0, x0, #0x1
  4081ec:	ldrb	w0, [x0]
  4081f0:	mov	w1, w0
  4081f4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4081f8:	add	x0, x0, #0x610
  4081fc:	bl	404644 <printf@plt+0x2a64>
  408200:	cmp	w0, #0x0
  408204:	b.eq	408210 <printf@plt+0x6630>  // b.none
  408208:	mov	w0, #0x1                   	// #1
  40820c:	b	408214 <printf@plt+0x6634>
  408210:	mov	w0, #0x0                   	// #0
  408214:	cmp	w0, #0x0
  408218:	b.eq	40822c <printf@plt+0x664c>  // b.none
  40821c:	ldr	x0, [sp, #40]
  408220:	sub	x0, x0, #0x1
  408224:	str	x0, [sp, #40]
  408228:	b	4081d4 <printf@plt+0x65f4>
  40822c:	ldr	x0, [sp, #40]
  408230:	strb	wzr, [x0]
  408234:	ldr	x0, [sp, #24]
  408238:	ldp	x29, x30, [sp], #48
  40823c:	ret
  408240:	stp	x29, x30, [sp, #-368]!
  408244:	mov	x29, sp
  408248:	str	x0, [sp, #40]
  40824c:	str	x1, [sp, #32]
  408250:	str	x2, [sp, #24]
  408254:	str	x3, [sp, #16]
  408258:	ldr	x0, [sp, #40]
  40825c:	str	x0, [sp, #360]
  408260:	mov	w0, #0x1                   	// #1
  408264:	str	w0, [sp, #356]
  408268:	ldr	x0, [sp, #360]
  40826c:	ldrb	w0, [x0]
  408270:	mov	w1, w0
  408274:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408278:	add	x0, x0, #0x410
  40827c:	bl	404644 <printf@plt+0x2a64>
  408280:	cmp	w0, #0x0
  408284:	cset	w0, ne  // ne = any
  408288:	and	w0, w0, #0xff
  40828c:	cmp	w0, #0x0
  408290:	b.eq	408374 <printf@plt+0x6794>  // b.none
  408294:	add	x3, sp, #0x130
  408298:	add	x2, sp, #0x140
  40829c:	add	x1, sp, #0x138
  4082a0:	add	x0, sp, #0x148
  4082a4:	mov	x5, x3
  4082a8:	mov	x4, x2
  4082ac:	mov	x3, x1
  4082b0:	mov	x2, x0
  4082b4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4082b8:	add	x1, x0, #0xe30
  4082bc:	ldr	x0, [sp, #360]
  4082c0:	bl	4019d0 <__isoc99_sscanf@plt>
  4082c4:	cmp	w0, #0x4
  4082c8:	b.ne	408314 <printf@plt+0x6734>  // b.any
  4082cc:	ldr	d0, [sp, #328]
  4082d0:	fcmpe	d0, #0.0
  4082d4:	b.le	408314 <printf@plt+0x6734>
  4082d8:	ldr	d0, [sp, #320]
  4082dc:	fcmpe	d0, #0.0
  4082e0:	b.le	408314 <printf@plt+0x6734>
  4082e4:	ldrb	w1, [sp, #312]
  4082e8:	add	x0, sp, #0x148
  4082ec:	bl	4067c4 <printf@plt+0x4be4>
  4082f0:	cmp	w0, #0x0
  4082f4:	b.eq	408314 <printf@plt+0x6734>  // b.none
  4082f8:	ldrb	w1, [sp, #304]
  4082fc:	add	x0, sp, #0x140
  408300:	bl	4067c4 <printf@plt+0x4be4>
  408304:	cmp	w0, #0x0
  408308:	b.eq	408314 <printf@plt+0x6734>  // b.none
  40830c:	mov	w0, #0x1                   	// #1
  408310:	b	408318 <printf@plt+0x6738>
  408314:	mov	w0, #0x0                   	// #0
  408318:	cmp	w0, #0x0
  40831c:	b.eq	40850c <printf@plt+0x692c>  // b.none
  408320:	ldr	x0, [sp, #24]
  408324:	cmp	x0, #0x0
  408328:	b.eq	408338 <printf@plt+0x6758>  // b.none
  40832c:	ldr	d0, [sp, #328]
  408330:	ldr	x0, [sp, #24]
  408334:	str	d0, [x0]
  408338:	ldr	x0, [sp, #16]
  40833c:	cmp	x0, #0x0
  408340:	b.eq	408350 <printf@plt+0x6770>  // b.none
  408344:	ldr	d0, [sp, #320]
  408348:	ldr	x0, [sp, #16]
  40834c:	str	d0, [x0]
  408350:	ldr	x0, [sp, #32]
  408354:	cmp	x0, #0x0
  408358:	b.eq	40836c <printf@plt+0x678c>  // b.none
  40835c:	ldr	x0, [sp, #32]
  408360:	adrp	x1, 411000 <_ZdlPvm@@Base+0x2da0>
  408364:	add	x1, x1, #0xe48
  408368:	str	x1, [x0]
  40836c:	mov	w0, #0x1                   	// #1
  408370:	b	408510 <printf@plt+0x6930>
  408374:	str	wzr, [sp, #352]
  408378:	ldr	w0, [sp, #352]
  40837c:	cmp	w0, #0x28
  408380:	b.gt	408478 <printf@plt+0x6898>
  408384:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x30e0>
  408388:	add	x2, x0, #0xd80
  40838c:	ldrsw	x1, [sp, #352]
  408390:	mov	x0, x1
  408394:	lsl	x0, x0, #1
  408398:	add	x0, x0, x1
  40839c:	lsl	x0, x0, #3
  4083a0:	add	x0, x2, x0
  4083a4:	ldr	x0, [x0]
  4083a8:	ldr	x1, [sp, #360]
  4083ac:	bl	401b40 <strcasecmp@plt>
  4083b0:	cmp	w0, #0x0
  4083b4:	b.ne	408468 <printf@plt+0x6888>  // b.any
  4083b8:	ldr	x0, [sp, #24]
  4083bc:	cmp	x0, #0x0
  4083c0:	b.eq	4083f0 <printf@plt+0x6810>  // b.none
  4083c4:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x30e0>
  4083c8:	add	x2, x0, #0xd80
  4083cc:	ldrsw	x1, [sp, #352]
  4083d0:	mov	x0, x1
  4083d4:	lsl	x0, x0, #1
  4083d8:	add	x0, x0, x1
  4083dc:	lsl	x0, x0, #3
  4083e0:	add	x0, x2, x0
  4083e4:	ldr	d0, [x0, #8]
  4083e8:	ldr	x0, [sp, #24]
  4083ec:	str	d0, [x0]
  4083f0:	ldr	x0, [sp, #16]
  4083f4:	cmp	x0, #0x0
  4083f8:	b.eq	408428 <printf@plt+0x6848>  // b.none
  4083fc:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x30e0>
  408400:	add	x2, x0, #0xd80
  408404:	ldrsw	x1, [sp, #352]
  408408:	mov	x0, x1
  40840c:	lsl	x0, x0, #1
  408410:	add	x0, x0, x1
  408414:	lsl	x0, x0, #3
  408418:	add	x0, x2, x0
  40841c:	ldr	d0, [x0, #16]
  408420:	ldr	x0, [sp, #16]
  408424:	str	d0, [x0]
  408428:	ldr	x0, [sp, #32]
  40842c:	cmp	x0, #0x0
  408430:	b.eq	408460 <printf@plt+0x6880>  // b.none
  408434:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x30e0>
  408438:	add	x2, x0, #0xd80
  40843c:	ldrsw	x1, [sp, #352]
  408440:	mov	x0, x1
  408444:	lsl	x0, x0, #1
  408448:	add	x0, x0, x1
  40844c:	lsl	x0, x0, #3
  408450:	add	x0, x2, x0
  408454:	ldr	x1, [x0]
  408458:	ldr	x0, [sp, #32]
  40845c:	str	x1, [x0]
  408460:	mov	w0, #0x1                   	// #1
  408464:	b	408510 <printf@plt+0x6930>
  408468:	ldr	w0, [sp, #352]
  40846c:	add	w0, w0, #0x1
  408470:	str	w0, [sp, #352]
  408474:	b	408378 <printf@plt+0x6798>
  408478:	ldr	w0, [sp, #356]
  40847c:	cmp	w0, #0x0
  408480:	b.eq	40850c <printf@plt+0x692c>  // b.none
  408484:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408488:	add	x1, x0, #0xe50
  40848c:	ldr	x0, [sp, #40]
  408490:	bl	401a90 <fopen@plt>
  408494:	str	x0, [sp, #344]
  408498:	ldr	x0, [sp, #344]
  40849c:	cmp	x0, #0x0
  4084a0:	b.eq	40850c <printf@plt+0x692c>  // b.none
  4084a4:	add	x0, sp, #0x30
  4084a8:	ldr	x2, [sp, #344]
  4084ac:	mov	w1, #0xfe                  	// #254
  4084b0:	bl	401ad0 <fgets@plt>
  4084b4:	ldr	x0, [sp, #344]
  4084b8:	bl	401860 <fclose@plt>
  4084bc:	str	wzr, [sp, #356]
  4084c0:	add	x0, sp, #0x30
  4084c4:	mov	w1, #0x0                   	// #0
  4084c8:	bl	4018b0 <strchr@plt>
  4084cc:	str	x0, [sp, #336]
  4084d0:	ldr	x0, [sp, #336]
  4084d4:	sub	x0, x0, #0x1
  4084d8:	str	x0, [sp, #336]
  4084dc:	ldr	x0, [sp, #336]
  4084e0:	ldrb	w0, [x0]
  4084e4:	cmp	w0, #0xa
  4084e8:	cset	w0, eq  // eq = none
  4084ec:	and	w0, w0, #0xff
  4084f0:	cmp	w0, #0x0
  4084f4:	b.eq	408500 <printf@plt+0x6920>  // b.none
  4084f8:	ldr	x0, [sp, #336]
  4084fc:	strb	wzr, [x0]
  408500:	add	x0, sp, #0x30
  408504:	str	x0, [sp, #360]
  408508:	b	408268 <printf@plt+0x6688>
  40850c:	mov	w0, #0x0                   	// #0
  408510:	ldp	x29, x30, [sp], #368
  408514:	ret
  408518:	stp	x29, x30, [sp, #-496]!
  40851c:	mov	x29, sp
  408520:	str	x19, [sp, #16]
  408524:	str	x0, [sp, #56]
  408528:	str	x1, [sp, #48]
  40852c:	str	w2, [sp, #44]
  408530:	ldr	x0, [sp, #56]
  408534:	ldr	x2, [x0, #32]
  408538:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40853c:	add	x1, x0, #0xe58
  408540:	mov	x0, x2
  408544:	bl	401ac0 <strcmp@plt>
  408548:	cmp	w0, #0x0
  40854c:	b.ne	408598 <printf@plt+0x69b8>  // b.any
  408550:	ldr	x0, [sp, #48]
  408554:	cmp	x0, #0x0
  408558:	b.eq	40856c <printf@plt+0x698c>  // b.none
  40855c:	ldr	x0, [sp, #48]
  408560:	mov	w1, #0x1                   	// #1
  408564:	str	w1, [x0]
  408568:	b	408590 <printf@plt+0x69b0>
  40856c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408570:	add	x3, x0, #0xc28
  408574:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408578:	add	x2, x0, #0xc28
  40857c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408580:	add	x1, x0, #0xc28
  408584:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408588:	add	x0, x0, #0xe60
  40858c:	bl	405a54 <printf@plt+0x3e74>
  408590:	mov	w19, #0x0                   	// #0
  408594:	b	409414 <printf@plt+0x7834>
  408598:	ldr	x0, [sp, #56]
  40859c:	ldr	x0, [x0, #32]
  4085a0:	add	x1, sp, #0xb8
  4085a4:	bl	40a61c <printf@plt+0x8a3c>
  4085a8:	str	x0, [sp, #456]
  4085ac:	ldr	x0, [sp, #456]
  4085b0:	cmp	x0, #0x0
  4085b4:	cset	w0, eq  // eq = none
  4085b8:	and	w0, w0, #0xff
  4085bc:	cmp	w0, #0x0
  4085c0:	b.eq	408618 <printf@plt+0x6a38>  // b.none
  4085c4:	ldr	x0, [sp, #48]
  4085c8:	cmp	x0, #0x0
  4085cc:	b.eq	4085e0 <printf@plt+0x6a00>  // b.none
  4085d0:	ldr	x0, [sp, #48]
  4085d4:	mov	w1, #0x1                   	// #1
  4085d8:	str	w1, [x0]
  4085dc:	b	408610 <printf@plt+0x6a30>
  4085e0:	ldr	x0, [sp, #56]
  4085e4:	ldr	x1, [x0, #32]
  4085e8:	add	x0, sp, #0xc0
  4085ec:	bl	4052c4 <printf@plt+0x36e4>
  4085f0:	add	x1, sp, #0xc0
  4085f4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4085f8:	add	x3, x0, #0xc28
  4085fc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408600:	add	x2, x0, #0xc28
  408604:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408608:	add	x0, x0, #0xe88
  40860c:	bl	405a54 <printf@plt+0x3e74>
  408610:	mov	w19, #0x0                   	// #0
  408614:	b	409414 <printf@plt+0x7834>
  408618:	ldr	x1, [sp, #184]
  40861c:	add	x0, sp, #0x90
  408620:	mov	x2, x1
  408624:	ldr	x1, [sp, #456]
  408628:	bl	405c08 <printf@plt+0x4028>
  40862c:	mov	w0, #0x1                   	// #1
  408630:	str	w0, [sp, #168]
  408634:	ldr	w0, [sp, #44]
  408638:	str	w0, [sp, #172]
  40863c:	add	x0, sp, #0x90
  408640:	bl	405cc4 <printf@plt+0x40e4>
  408644:	cmp	w0, #0x0
  408648:	cset	w0, eq  // eq = none
  40864c:	and	w0, w0, #0xff
  408650:	cmp	w0, #0x0
  408654:	b.eq	408660 <printf@plt+0x6a80>  // b.none
  408658:	str	xzr, [sp, #488]
  40865c:	b	408b04 <printf@plt+0x6f24>
  408660:	ldr	x2, [sp, #176]
  408664:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408668:	add	x1, x0, #0xdd0
  40866c:	mov	x0, x2
  408670:	bl	401920 <strtok@plt>
  408674:	str	x0, [sp, #488]
  408678:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40867c:	add	x1, x0, #0xea8
  408680:	ldr	x0, [sp, #488]
  408684:	bl	401ac0 <strcmp@plt>
  408688:	cmp	w0, #0x0
  40868c:	b.eq	40863c <printf@plt+0x6a5c>  // b.none
  408690:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408694:	add	x1, x0, #0xeb0
  408698:	ldr	x0, [sp, #488]
  40869c:	bl	401ac0 <strcmp@plt>
  4086a0:	cmp	w0, #0x0
  4086a4:	b.ne	40874c <printf@plt+0x6b6c>  // b.any
  4086a8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4086ac:	add	x1, x0, #0xdd0
  4086b0:	mov	x0, #0x0                   	// #0
  4086b4:	bl	401920 <strtok@plt>
  4086b8:	str	x0, [sp, #488]
  4086bc:	ldr	x0, [sp, #488]
  4086c0:	cmp	x0, #0x0
  4086c4:	b.eq	4086f4 <printf@plt+0x6b14>  // b.none
  4086c8:	add	x0, sp, #0x8c
  4086cc:	mov	x2, x0
  4086d0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4086d4:	add	x1, x0, #0xec0
  4086d8:	ldr	x0, [sp, #488]
  4086dc:	bl	4019d0 <__isoc99_sscanf@plt>
  4086e0:	cmp	w0, #0x1
  4086e4:	b.ne	4086f4 <printf@plt+0x6b14>  // b.any
  4086e8:	ldr	w0, [sp, #140]
  4086ec:	cmp	w0, #0x0
  4086f0:	b.gt	4086fc <printf@plt+0x6b1c>
  4086f4:	mov	w0, #0x1                   	// #1
  4086f8:	b	408700 <printf@plt+0x6b20>
  4086fc:	mov	w0, #0x0                   	// #0
  408700:	cmp	w0, #0x0
  408704:	b.eq	40873c <printf@plt+0x6b5c>  // b.none
  408708:	add	x5, sp, #0x90
  40870c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408710:	add	x4, x0, #0xc28
  408714:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408718:	add	x3, x0, #0xc28
  40871c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408720:	add	x2, x0, #0xc28
  408724:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408728:	add	x1, x0, #0xec8
  40872c:	mov	x0, x5
  408730:	bl	405f24 <printf@plt+0x4344>
  408734:	mov	w19, #0x0                   	// #0
  408738:	b	40940c <printf@plt+0x782c>
  40873c:	ldr	w1, [sp, #140]
  408740:	ldr	x0, [sp, #56]
  408744:	str	w1, [x0, #24]
  408748:	b	40863c <printf@plt+0x6a5c>
  40874c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408750:	add	x1, x0, #0xef0
  408754:	ldr	x0, [sp, #488]
  408758:	bl	401ac0 <strcmp@plt>
  40875c:	cmp	w0, #0x0
  408760:	b.ne	408838 <printf@plt+0x6c58>  // b.any
  408764:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408768:	add	x1, x0, #0xdd0
  40876c:	mov	x0, #0x0                   	// #0
  408770:	bl	401920 <strtok@plt>
  408774:	str	x0, [sp, #488]
  408778:	ldr	x0, [sp, #488]
  40877c:	cmp	x0, #0x0
  408780:	b.eq	4087d4 <printf@plt+0x6bf4>  // b.none
  408784:	add	x0, sp, #0x80
  408788:	mov	x2, x0
  40878c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408790:	add	x1, x0, #0xef8
  408794:	ldr	x0, [sp, #488]
  408798:	bl	4019d0 <__isoc99_sscanf@plt>
  40879c:	cmp	w0, #0x1
  4087a0:	b.ne	4087d4 <printf@plt+0x6bf4>  // b.any
  4087a4:	ldr	d0, [sp, #128]
  4087a8:	mov	x0, #0x800000000000        	// #140737488355328
  4087ac:	movk	x0, #0x4056, lsl #48
  4087b0:	fmov	d1, x0
  4087b4:	fcmpe	d0, d1
  4087b8:	b.ge	4087d4 <printf@plt+0x6bf4>  // b.tcont
  4087bc:	ldr	d0, [sp, #128]
  4087c0:	mov	x0, #0x800000000000        	// #140737488355328
  4087c4:	movk	x0, #0xc056, lsl #48
  4087c8:	fmov	d1, x0
  4087cc:	fcmpe	d0, d1
  4087d0:	b.hi	4087dc <printf@plt+0x6bfc>  // b.pmore
  4087d4:	mov	w0, #0x1                   	// #1
  4087d8:	b	4087e0 <printf@plt+0x6c00>
  4087dc:	mov	w0, #0x0                   	// #0
  4087e0:	cmp	w0, #0x0
  4087e4:	b.eq	408828 <printf@plt+0x6c48>  // b.none
  4087e8:	add	x0, sp, #0xd0
  4087ec:	ldr	x1, [sp, #488]
  4087f0:	bl	4052c4 <printf@plt+0x36e4>
  4087f4:	add	x1, sp, #0xd0
  4087f8:	add	x5, sp, #0x90
  4087fc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408800:	add	x4, x0, #0xc28
  408804:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408808:	add	x3, x0, #0xc28
  40880c:	mov	x2, x1
  408810:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408814:	add	x1, x0, #0xf00
  408818:	mov	x0, x5
  40881c:	bl	405f24 <printf@plt+0x4344>
  408820:	mov	w19, #0x0                   	// #0
  408824:	b	40940c <printf@plt+0x782c>
  408828:	ldr	d0, [sp, #128]
  40882c:	ldr	x0, [sp, #56]
  408830:	str	d0, [x0, #48]
  408834:	b	40863c <printf@plt+0x6a5c>
  408838:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40883c:	add	x1, x0, #0xf28
  408840:	ldr	x0, [sp, #488]
  408844:	bl	401ac0 <strcmp@plt>
  408848:	cmp	w0, #0x0
  40884c:	b.ne	4089b8 <printf@plt+0x6dd8>  // b.any
  408850:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408854:	add	x1, x0, #0xdd0
  408858:	mov	x0, #0x0                   	// #0
  40885c:	bl	401920 <strtok@plt>
  408860:	str	x0, [sp, #488]
  408864:	ldr	x0, [sp, #488]
  408868:	cmp	x0, #0x0
  40886c:	b.eq	40863c <printf@plt+0x6a5c>  // b.none
  408870:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408874:	add	x1, x0, #0xf38
  408878:	ldr	x0, [sp, #488]
  40887c:	bl	401ac0 <strcmp@plt>
  408880:	cmp	w0, #0x0
  408884:	b.eq	40863c <printf@plt+0x6a5c>  // b.none
  408888:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40888c:	add	x1, x0, #0xf40
  408890:	ldr	x0, [sp, #488]
  408894:	bl	401ac0 <strcmp@plt>
  408898:	cmp	w0, #0x0
  40889c:	b.ne	4088b8 <printf@plt+0x6cd8>  // b.any
  4088a0:	ldr	x0, [sp, #56]
  4088a4:	ldr	w0, [x0, #8]
  4088a8:	orr	w1, w0, #0x1
  4088ac:	ldr	x0, [sp, #56]
  4088b0:	str	w1, [x0, #8]
  4088b4:	b	408850 <printf@plt+0x6c70>
  4088b8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4088bc:	add	x1, x0, #0xf48
  4088c0:	ldr	x0, [sp, #488]
  4088c4:	bl	401ac0 <strcmp@plt>
  4088c8:	cmp	w0, #0x0
  4088cc:	b.ne	4088e8 <printf@plt+0x6d08>  // b.any
  4088d0:	ldr	x0, [sp, #56]
  4088d4:	ldr	w0, [x0, #8]
  4088d8:	orr	w1, w0, #0x2
  4088dc:	ldr	x0, [sp, #56]
  4088e0:	str	w1, [x0, #8]
  4088e4:	b	408850 <printf@plt+0x6c70>
  4088e8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4088ec:	add	x1, x0, #0xf50
  4088f0:	ldr	x0, [sp, #488]
  4088f4:	bl	401ac0 <strcmp@plt>
  4088f8:	cmp	w0, #0x0
  4088fc:	b.ne	408918 <printf@plt+0x6d38>  // b.any
  408900:	ldr	x0, [sp, #56]
  408904:	ldr	w0, [x0, #8]
  408908:	orr	w1, w0, #0x4
  40890c:	ldr	x0, [sp, #56]
  408910:	str	w1, [x0, #8]
  408914:	b	408850 <printf@plt+0x6c70>
  408918:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40891c:	add	x1, x0, #0xf58
  408920:	ldr	x0, [sp, #488]
  408924:	bl	401ac0 <strcmp@plt>
  408928:	cmp	w0, #0x0
  40892c:	b.ne	408948 <printf@plt+0x6d68>  // b.any
  408930:	ldr	x0, [sp, #56]
  408934:	ldr	w0, [x0, #8]
  408938:	orr	w1, w0, #0x8
  40893c:	ldr	x0, [sp, #56]
  408940:	str	w1, [x0, #8]
  408944:	b	408850 <printf@plt+0x6c70>
  408948:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40894c:	add	x1, x0, #0xf60
  408950:	ldr	x0, [sp, #488]
  408954:	bl	401ac0 <strcmp@plt>
  408958:	cmp	w0, #0x0
  40895c:	b.ne	408978 <printf@plt+0x6d98>  // b.any
  408960:	ldr	x0, [sp, #56]
  408964:	ldr	w0, [x0, #8]
  408968:	orr	w1, w0, #0x10
  40896c:	ldr	x0, [sp, #56]
  408970:	str	w1, [x0, #8]
  408974:	b	408850 <printf@plt+0x6c70>
  408978:	add	x0, sp, #0xe0
  40897c:	ldr	x1, [sp, #488]
  408980:	bl	4052c4 <printf@plt+0x36e4>
  408984:	add	x1, sp, #0xe0
  408988:	add	x5, sp, #0x90
  40898c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408990:	add	x4, x0, #0xc28
  408994:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408998:	add	x3, x0, #0xc28
  40899c:	mov	x2, x1
  4089a0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4089a4:	add	x1, x0, #0xf68
  4089a8:	mov	x0, x5
  4089ac:	bl	405f24 <printf@plt+0x4344>
  4089b0:	mov	w19, #0x0                   	// #0
  4089b4:	b	40940c <printf@plt+0x782c>
  4089b8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4089bc:	add	x1, x0, #0xf88
  4089c0:	ldr	x0, [sp, #488]
  4089c4:	bl	401ac0 <strcmp@plt>
  4089c8:	cmp	w0, #0x0
  4089cc:	b.ne	408a54 <printf@plt+0x6e74>  // b.any
  4089d0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4089d4:	add	x1, x0, #0xdd0
  4089d8:	mov	x0, #0x0                   	// #0
  4089dc:	bl	401920 <strtok@plt>
  4089e0:	str	x0, [sp, #488]
  4089e4:	ldr	x0, [sp, #488]
  4089e8:	cmp	x0, #0x0
  4089ec:	b.ne	408a24 <printf@plt+0x6e44>  // b.any
  4089f0:	add	x5, sp, #0x90
  4089f4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4089f8:	add	x4, x0, #0xc28
  4089fc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408a00:	add	x3, x0, #0xc28
  408a04:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408a08:	add	x2, x0, #0xc28
  408a0c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408a10:	add	x1, x0, #0xf98
  408a14:	mov	x0, x5
  408a18:	bl	405f24 <printf@plt+0x4344>
  408a1c:	mov	w19, #0x0                   	// #0
  408a20:	b	40940c <printf@plt+0x782c>
  408a24:	ldr	x0, [sp, #488]
  408a28:	bl	401820 <strlen@plt>
  408a2c:	add	x0, x0, #0x1
  408a30:	bl	4017b0 <_Znam@plt>
  408a34:	mov	x1, x0
  408a38:	ldr	x0, [sp, #56]
  408a3c:	str	x1, [x0, #40]
  408a40:	ldr	x0, [sp, #56]
  408a44:	ldr	x0, [x0, #40]
  408a48:	ldr	x1, [sp, #488]
  408a4c:	bl	401910 <strcpy@plt>
  408a50:	b	40863c <printf@plt+0x6a5c>
  408a54:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408a58:	add	x1, x0, #0xfc8
  408a5c:	ldr	x0, [sp, #488]
  408a60:	bl	401ac0 <strcmp@plt>
  408a64:	cmp	w0, #0x0
  408a68:	b.ne	408a7c <printf@plt+0x6e9c>  // b.any
  408a6c:	ldr	x0, [sp, #56]
  408a70:	mov	w1, #0x1                   	// #1
  408a74:	str	w1, [x0, #28]
  408a78:	b	40863c <printf@plt+0x6a5c>
  408a7c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408a80:	add	x1, x0, #0xfd0
  408a84:	ldr	x0, [sp, #488]
  408a88:	bl	401ac0 <strcmp@plt>
  408a8c:	cmp	w0, #0x0
  408a90:	b.eq	408b04 <printf@plt+0x6f24>  // b.none
  408a94:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408a98:	add	x1, x0, #0xfe0
  408a9c:	ldr	x0, [sp, #488]
  408aa0:	bl	401ac0 <strcmp@plt>
  408aa4:	cmp	w0, #0x0
  408aa8:	b.eq	408b04 <printf@plt+0x6f24>  // b.none
  408aac:	ldr	x0, [sp, #488]
  408ab0:	str	x0, [sp, #448]
  408ab4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408ab8:	add	x1, x0, #0xfe8
  408abc:	mov	x0, #0x0                   	// #0
  408ac0:	bl	401920 <strtok@plt>
  408ac4:	str	x0, [sp, #488]
  408ac8:	ldr	x0, [sp, #56]
  408acc:	ldr	x0, [x0]
  408ad0:	add	x0, x0, #0x10
  408ad4:	ldr	x19, [x0]
  408ad8:	ldr	x0, [sp, #488]
  408adc:	bl	408168 <printf@plt+0x6588>
  408ae0:	mov	x2, x0
  408ae4:	ldr	x0, [sp, #152]
  408ae8:	ldr	w1, [sp, #160]
  408aec:	mov	w4, w1
  408af0:	mov	x3, x0
  408af4:	ldr	x1, [sp, #448]
  408af8:	ldr	x0, [sp, #56]
  408afc:	blr	x19
  408b00:	b	40863c <printf@plt+0x6a5c>
  408b04:	str	wzr, [sp, #484]
  408b08:	ldr	x0, [sp, #488]
  408b0c:	cmp	x0, #0x0
  408b10:	b.ne	408b5c <printf@plt+0x6f7c>  // b.any
  408b14:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408b18:	add	x0, x0, #0xc88
  408b1c:	ldr	w0, [x0]
  408b20:	cmp	w0, #0x0
  408b24:	b.ne	4092f4 <printf@plt+0x7714>  // b.any
  408b28:	add	x5, sp, #0x90
  408b2c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408b30:	add	x4, x0, #0xc28
  408b34:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408b38:	add	x3, x0, #0xc28
  408b3c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408b40:	add	x2, x0, #0xc28
  408b44:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408b48:	add	x1, x0, #0xff0
  408b4c:	mov	x0, x5
  408b50:	bl	405f24 <printf@plt+0x4344>
  408b54:	mov	w19, #0x0                   	// #0
  408b58:	b	40940c <printf@plt+0x782c>
  408b5c:	ldr	x0, [sp, #488]
  408b60:	str	x0, [sp, #472]
  408b64:	str	wzr, [sp, #168]
  408b68:	ldr	x0, [sp, #472]
  408b6c:	cmp	x0, #0x0
  408b70:	b.eq	4092ec <printf@plt+0x770c>  // b.none
  408b74:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408b78:	add	x1, x0, #0xfd0
  408b7c:	ldr	x0, [sp, #472]
  408b80:	bl	401ac0 <strcmp@plt>
  408b84:	cmp	w0, #0x0
  408b88:	b.ne	408d10 <printf@plt+0x7130>  // b.any
  408b8c:	ldr	w0, [sp, #44]
  408b90:	cmp	w0, #0x0
  408b94:	b.eq	408ba0 <printf@plt+0x6fc0>  // b.none
  408b98:	mov	w19, #0x1                   	// #1
  408b9c:	b	40940c <printf@plt+0x782c>
  408ba0:	add	x0, sp, #0x90
  408ba4:	bl	405cc4 <printf@plt+0x40e4>
  408ba8:	cmp	w0, #0x0
  408bac:	cset	w0, eq  // eq = none
  408bb0:	and	w0, w0, #0xff
  408bb4:	cmp	w0, #0x0
  408bb8:	b.eq	408bc4 <printf@plt+0x6fe4>  // b.none
  408bbc:	str	xzr, [sp, #472]
  408bc0:	b	4092e8 <printf@plt+0x7708>
  408bc4:	ldr	x2, [sp, #176]
  408bc8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408bcc:	add	x1, x0, #0xdd0
  408bd0:	mov	x0, x2
  408bd4:	bl	401920 <strtok@plt>
  408bd8:	str	x0, [sp, #408]
  408bdc:	ldr	x0, [sp, #408]
  408be0:	cmp	x0, #0x0
  408be4:	b.eq	408d08 <printf@plt+0x7128>  // b.none
  408be8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408bec:	add	x1, x0, #0xdd0
  408bf0:	mov	x0, #0x0                   	// #0
  408bf4:	bl	401920 <strtok@plt>
  408bf8:	str	x0, [sp, #400]
  408bfc:	ldr	x0, [sp, #400]
  408c00:	cmp	x0, #0x0
  408c04:	b.ne	408c14 <printf@plt+0x7034>  // b.any
  408c08:	ldr	x0, [sp, #408]
  408c0c:	str	x0, [sp, #472]
  408c10:	b	4092e8 <printf@plt+0x7708>
  408c14:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408c18:	add	x1, x0, #0xdd0
  408c1c:	mov	x0, #0x0                   	// #0
  408c20:	bl	401920 <strtok@plt>
  408c24:	str	x0, [sp, #488]
  408c28:	ldr	x0, [sp, #488]
  408c2c:	cmp	x0, #0x0
  408c30:	b.ne	408c68 <printf@plt+0x7088>  // b.any
  408c34:	add	x5, sp, #0x90
  408c38:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408c3c:	add	x4, x0, #0xc28
  408c40:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408c44:	add	x3, x0, #0xc28
  408c48:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408c4c:	add	x2, x0, #0xc28
  408c50:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  408c54:	add	x1, x0, #0x8
  408c58:	mov	x0, x5
  408c5c:	bl	405f24 <printf@plt+0x4344>
  408c60:	mov	w19, #0x0                   	// #0
  408c64:	b	40940c <printf@plt+0x782c>
  408c68:	add	x0, sp, #0x7c
  408c6c:	mov	x2, x0
  408c70:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408c74:	add	x1, x0, #0xec0
  408c78:	ldr	x0, [sp, #488]
  408c7c:	bl	4019d0 <__isoc99_sscanf@plt>
  408c80:	cmp	w0, #0x1
  408c84:	cset	w0, ne  // ne = any
  408c88:	and	w0, w0, #0xff
  408c8c:	cmp	w0, #0x0
  408c90:	b.eq	408cd4 <printf@plt+0x70f4>  // b.none
  408c94:	add	x0, sp, #0xf0
  408c98:	ldr	x1, [sp, #488]
  408c9c:	bl	4052c4 <printf@plt+0x36e4>
  408ca0:	add	x1, sp, #0xf0
  408ca4:	add	x5, sp, #0x90
  408ca8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408cac:	add	x4, x0, #0xc28
  408cb0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408cb4:	add	x3, x0, #0xc28
  408cb8:	mov	x2, x1
  408cbc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  408cc0:	add	x1, x0, #0x20
  408cc4:	mov	x0, x5
  408cc8:	bl	405f24 <printf@plt+0x4344>
  408ccc:	mov	w19, #0x0                   	// #0
  408cd0:	b	40940c <printf@plt+0x782c>
  408cd4:	ldr	x0, [sp, #408]
  408cd8:	bl	40ddb0 <printf@plt+0xc1d0>
  408cdc:	str	x0, [sp, #392]
  408ce0:	ldr	x0, [sp, #400]
  408ce4:	bl	40ddb0 <printf@plt+0xc1d0>
  408ce8:	str	x0, [sp, #384]
  408cec:	ldr	w0, [sp, #124]
  408cf0:	mov	w3, w0
  408cf4:	ldr	x2, [sp, #384]
  408cf8:	ldr	x1, [sp, #392]
  408cfc:	ldr	x0, [sp, #56]
  408d00:	bl	4074d8 <printf@plt+0x58f8>
  408d04:	b	408ba0 <printf@plt+0x6fc0>
  408d08:	nop
  408d0c:	b	408ba0 <printf@plt+0x6fc0>
  408d10:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408d14:	add	x1, x0, #0xfe0
  408d18:	ldr	x0, [sp, #472]
  408d1c:	bl	401ac0 <strcmp@plt>
  408d20:	cmp	w0, #0x0
  408d24:	b.ne	4092a8 <printf@plt+0x76c8>  // b.any
  408d28:	ldr	w0, [sp, #44]
  408d2c:	cmp	w0, #0x0
  408d30:	b.eq	408d3c <printf@plt+0x715c>  // b.none
  408d34:	mov	w19, #0x1                   	// #1
  408d38:	b	40940c <printf@plt+0x782c>
  408d3c:	mov	w0, #0x1                   	// #1
  408d40:	str	w0, [sp, #484]
  408d44:	str	xzr, [sp, #464]
  408d48:	add	x0, sp, #0x90
  408d4c:	bl	405cc4 <printf@plt+0x40e4>
  408d50:	cmp	w0, #0x0
  408d54:	cset	w0, eq  // eq = none
  408d58:	and	w0, w0, #0xff
  408d5c:	cmp	w0, #0x0
  408d60:	b.eq	408d6c <printf@plt+0x718c>  // b.none
  408d64:	str	xzr, [sp, #472]
  408d68:	b	409268 <printf@plt+0x7688>
  408d6c:	ldr	x2, [sp, #176]
  408d70:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408d74:	add	x1, x0, #0xdd0
  408d78:	mov	x0, x2
  408d7c:	bl	401920 <strtok@plt>
  408d80:	str	x0, [sp, #440]
  408d84:	ldr	x0, [sp, #440]
  408d88:	cmp	x0, #0x0
  408d8c:	b.eq	409260 <printf@plt+0x7680>  // b.none
  408d90:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408d94:	add	x1, x0, #0xdd0
  408d98:	mov	x0, #0x0                   	// #0
  408d9c:	bl	401920 <strtok@plt>
  408da0:	str	x0, [sp, #488]
  408da4:	ldr	x0, [sp, #488]
  408da8:	cmp	x0, #0x0
  408dac:	b.ne	408dbc <printf@plt+0x71dc>  // b.any
  408db0:	ldr	x0, [sp, #440]
  408db4:	str	x0, [sp, #472]
  408db8:	b	409268 <printf@plt+0x7688>
  408dbc:	ldr	x0, [sp, #488]
  408dc0:	ldrb	w0, [x0]
  408dc4:	cmp	w0, #0x22
  408dc8:	b.ne	408e78 <printf@plt+0x7298>  // b.any
  408dcc:	ldr	x0, [sp, #464]
  408dd0:	cmp	x0, #0x0
  408dd4:	b.ne	408e0c <printf@plt+0x722c>  // b.any
  408dd8:	add	x5, sp, #0x90
  408ddc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408de0:	add	x4, x0, #0xc28
  408de4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408de8:	add	x3, x0, #0xc28
  408dec:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408df0:	add	x2, x0, #0xc28
  408df4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  408df8:	add	x1, x0, #0x38
  408dfc:	mov	x0, x5
  408e00:	bl	405f24 <printf@plt+0x4344>
  408e04:	mov	w19, #0x0                   	// #0
  408e08:	b	40940c <printf@plt+0x782c>
  408e0c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  408e10:	add	x1, x0, #0x60
  408e14:	ldr	x0, [sp, #440]
  408e18:	bl	401ac0 <strcmp@plt>
  408e1c:	cmp	w0, #0x0
  408e20:	b.ne	408e58 <printf@plt+0x7278>  // b.any
  408e24:	add	x5, sp, #0x90
  408e28:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408e2c:	add	x4, x0, #0xc28
  408e30:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408e34:	add	x3, x0, #0xc28
  408e38:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408e3c:	add	x2, x0, #0xc28
  408e40:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  408e44:	add	x1, x0, #0x68
  408e48:	mov	x0, x5
  408e4c:	bl	405f24 <printf@plt+0x4344>
  408e50:	mov	w19, #0x0                   	// #0
  408e54:	b	40940c <printf@plt+0x782c>
  408e58:	ldr	x0, [sp, #440]
  408e5c:	bl	40ddb0 <printf@plt+0xc1d0>
  408e60:	str	x0, [sp, #416]
  408e64:	ldr	x2, [sp, #464]
  408e68:	ldr	x1, [sp, #416]
  408e6c:	ldr	x0, [sp, #56]
  408e70:	bl	407fe8 <printf@plt+0x6408>
  408e74:	b	409264 <printf@plt+0x7684>
  408e78:	str	wzr, [sp, #84]
  408e7c:	str	wzr, [sp, #88]
  408e80:	str	wzr, [sp, #92]
  408e84:	str	wzr, [sp, #96]
  408e88:	str	wzr, [sp, #100]
  408e8c:	add	x0, sp, #0x48
  408e90:	add	x5, x0, #0x1c
  408e94:	add	x0, sp, #0x48
  408e98:	add	x4, x0, #0x14
  408e9c:	add	x0, sp, #0x48
  408ea0:	add	x3, x0, #0x18
  408ea4:	add	x0, sp, #0x48
  408ea8:	add	x2, x0, #0x10
  408eac:	add	x0, sp, #0x48
  408eb0:	add	x1, x0, #0xc
  408eb4:	add	x0, sp, #0x48
  408eb8:	add	x0, x0, #0x8
  408ebc:	mov	x7, x5
  408ec0:	mov	x6, x4
  408ec4:	mov	x5, x3
  408ec8:	mov	x4, x2
  408ecc:	mov	x3, x1
  408ed0:	mov	x2, x0
  408ed4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  408ed8:	add	x1, x0, #0x90
  408edc:	ldr	x0, [sp, #488]
  408ee0:	bl	4019d0 <__isoc99_sscanf@plt>
  408ee4:	str	w0, [sp, #436]
  408ee8:	ldr	w0, [sp, #436]
  408eec:	cmp	w0, #0x0
  408ef0:	b.gt	408f34 <printf@plt+0x7354>
  408ef4:	add	x0, sp, #0x100
  408ef8:	ldr	x1, [sp, #440]
  408efc:	bl	4052c4 <printf@plt+0x36e4>
  408f00:	add	x1, sp, #0x100
  408f04:	add	x5, sp, #0x90
  408f08:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408f0c:	add	x4, x0, #0xc28
  408f10:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408f14:	add	x3, x0, #0xc28
  408f18:	mov	x2, x1
  408f1c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  408f20:	add	x1, x0, #0xa8
  408f24:	mov	x0, x5
  408f28:	bl	405f24 <printf@plt+0x4344>
  408f2c:	mov	w19, #0x0                   	// #0
  408f30:	b	40940c <printf@plt+0x782c>
  408f34:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408f38:	add	x1, x0, #0xdd0
  408f3c:	mov	x0, #0x0                   	// #0
  408f40:	bl	401920 <strtok@plt>
  408f44:	str	x0, [sp, #488]
  408f48:	ldr	x0, [sp, #488]
  408f4c:	cmp	x0, #0x0
  408f50:	b.ne	408f94 <printf@plt+0x73b4>  // b.any
  408f54:	add	x0, sp, #0x110
  408f58:	ldr	x1, [sp, #440]
  408f5c:	bl	4052c4 <printf@plt+0x36e4>
  408f60:	add	x1, sp, #0x110
  408f64:	add	x5, sp, #0x90
  408f68:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408f6c:	add	x4, x0, #0xc28
  408f70:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408f74:	add	x3, x0, #0xc28
  408f78:	mov	x2, x1
  408f7c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  408f80:	add	x1, x0, #0xc0
  408f84:	mov	x0, x5
  408f88:	bl	405f24 <printf@plt+0x4344>
  408f8c:	mov	w19, #0x0                   	// #0
  408f90:	b	40940c <printf@plt+0x782c>
  408f94:	add	x0, sp, #0x78
  408f98:	mov	x2, x0
  408f9c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  408fa0:	add	x1, x0, #0xec0
  408fa4:	ldr	x0, [sp, #488]
  408fa8:	bl	4019d0 <__isoc99_sscanf@plt>
  408fac:	cmp	w0, #0x1
  408fb0:	cset	w0, ne  // ne = any
  408fb4:	and	w0, w0, #0xff
  408fb8:	cmp	w0, #0x0
  408fbc:	b.eq	409000 <printf@plt+0x7420>  // b.none
  408fc0:	add	x0, sp, #0x120
  408fc4:	ldr	x1, [sp, #440]
  408fc8:	bl	4052c4 <printf@plt+0x36e4>
  408fcc:	add	x1, sp, #0x120
  408fd0:	add	x5, sp, #0x90
  408fd4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408fd8:	add	x4, x0, #0xc28
  408fdc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  408fe0:	add	x3, x0, #0xc28
  408fe4:	mov	x2, x1
  408fe8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  408fec:	add	x1, x0, #0xe0
  408ff0:	mov	x0, x5
  408ff4:	bl	405f24 <printf@plt+0x4344>
  408ff8:	mov	w19, #0x0                   	// #0
  408ffc:	b	40940c <printf@plt+0x782c>
  409000:	ldr	w0, [sp, #120]
  409004:	cmp	w0, #0x0
  409008:	b.lt	409018 <printf@plt+0x7438>  // b.tstop
  40900c:	ldr	w0, [sp, #120]
  409010:	cmp	w0, #0xff
  409014:	b.le	409058 <printf@plt+0x7478>
  409018:	ldr	w1, [sp, #120]
  40901c:	add	x0, sp, #0x130
  409020:	bl	405328 <printf@plt+0x3748>
  409024:	add	x1, sp, #0x130
  409028:	add	x5, sp, #0x90
  40902c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409030:	add	x4, x0, #0xc28
  409034:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409038:	add	x3, x0, #0xc28
  40903c:	mov	x2, x1
  409040:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409044:	add	x1, x0, #0x100
  409048:	mov	x0, x5
  40904c:	bl	405f24 <printf@plt+0x4344>
  409050:	mov	w19, #0x0                   	// #0
  409054:	b	40940c <printf@plt+0x782c>
  409058:	ldr	w0, [sp, #120]
  40905c:	and	w0, w0, #0xff
  409060:	strb	w0, [sp, #72]
  409064:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409068:	add	x1, x0, #0xdd0
  40906c:	mov	x0, #0x0                   	// #0
  409070:	bl	401920 <strtok@plt>
  409074:	str	x0, [sp, #488]
  409078:	ldr	x0, [sp, #488]
  40907c:	cmp	x0, #0x0
  409080:	b.ne	4090c4 <printf@plt+0x74e4>  // b.any
  409084:	add	x0, sp, #0x140
  409088:	ldr	x1, [sp, #440]
  40908c:	bl	4052c4 <printf@plt+0x36e4>
  409090:	add	x1, sp, #0x140
  409094:	add	x5, sp, #0x90
  409098:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40909c:	add	x4, x0, #0xc28
  4090a0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4090a4:	add	x3, x0, #0xc28
  4090a8:	mov	x2, x1
  4090ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  4090b0:	add	x1, x0, #0x128
  4090b4:	mov	x0, x5
  4090b8:	bl	405f24 <printf@plt+0x4344>
  4090bc:	mov	w19, #0x0                   	// #0
  4090c0:	b	40940c <printf@plt+0x782c>
  4090c4:	add	x0, sp, #0x70
  4090c8:	mov	w2, #0x0                   	// #0
  4090cc:	mov	x1, x0
  4090d0:	ldr	x0, [sp, #488]
  4090d4:	bl	401890 <strtol@plt>
  4090d8:	str	w0, [sp, #76]
  4090dc:	ldr	w0, [sp, #76]
  4090e0:	cmp	w0, #0x0
  4090e4:	b.ne	409144 <printf@plt+0x7564>  // b.any
  4090e8:	ldr	x0, [sp, #112]
  4090ec:	ldr	x1, [sp, #488]
  4090f0:	cmp	x1, x0
  4090f4:	b.ne	409144 <printf@plt+0x7564>  // b.any
  4090f8:	add	x0, sp, #0x150
  4090fc:	ldr	x1, [sp, #488]
  409100:	bl	4052c4 <printf@plt+0x36e4>
  409104:	add	x0, sp, #0x160
  409108:	ldr	x1, [sp, #440]
  40910c:	bl	4052c4 <printf@plt+0x36e4>
  409110:	add	x2, sp, #0x160
  409114:	add	x1, sp, #0x150
  409118:	add	x5, sp, #0x90
  40911c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409120:	add	x4, x0, #0xc28
  409124:	mov	x3, x2
  409128:	mov	x2, x1
  40912c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409130:	add	x1, x0, #0x140
  409134:	mov	x0, x5
  409138:	bl	405f24 <printf@plt+0x4344>
  40913c:	mov	w19, #0x0                   	// #0
  409140:	b	40940c <printf@plt+0x782c>
  409144:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409148:	add	x0, x0, #0xc88
  40914c:	ldr	w0, [x0]
  409150:	cmp	w0, #0x0
  409154:	b.eq	409180 <printf@plt+0x75a0>  // b.none
  409158:	ldr	w0, [sp, #76]
  40915c:	bl	401a80 <wcwidth@plt>
  409160:	str	w0, [sp, #432]
  409164:	ldr	w0, [sp, #432]
  409168:	cmp	w0, #0x1
  40916c:	b.le	409180 <printf@plt+0x75a0>
  409170:	ldr	w1, [sp, #80]
  409174:	ldr	w0, [sp, #432]
  409178:	mul	w0, w1, w0
  40917c:	str	w0, [sp, #80]
  409180:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409184:	add	x1, x0, #0xdd0
  409188:	mov	x0, #0x0                   	// #0
  40918c:	bl	401920 <strtok@plt>
  409190:	str	x0, [sp, #488]
  409194:	ldr	x0, [sp, #488]
  409198:	cmp	x0, #0x0
  40919c:	b.eq	4091b8 <printf@plt+0x75d8>  // b.none
  4091a0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  4091a4:	add	x1, x0, #0x168
  4091a8:	ldr	x0, [sp, #488]
  4091ac:	bl	401ac0 <strcmp@plt>
  4091b0:	cmp	w0, #0x0
  4091b4:	b.ne	4091c0 <printf@plt+0x75e0>  // b.any
  4091b8:	str	xzr, [sp, #104]
  4091bc:	b	4091e8 <printf@plt+0x7608>
  4091c0:	ldr	x0, [sp, #488]
  4091c4:	bl	401820 <strlen@plt>
  4091c8:	add	x0, x0, #0x1
  4091cc:	bl	4017b0 <_Znam@plt>
  4091d0:	str	x0, [sp, #424]
  4091d4:	ldr	x1, [sp, #488]
  4091d8:	ldr	x0, [sp, #424]
  4091dc:	bl	401910 <strcpy@plt>
  4091e0:	ldr	x0, [sp, #424]
  4091e4:	str	x0, [sp, #104]
  4091e8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  4091ec:	add	x1, x0, #0x60
  4091f0:	ldr	x0, [sp, #440]
  4091f4:	bl	401ac0 <strcmp@plt>
  4091f8:	cmp	w0, #0x0
  4091fc:	b.ne	409224 <printf@plt+0x7644>  // b.any
  409200:	ldr	w0, [sp, #76]
  409204:	bl	40dd8c <printf@plt+0xc1ac>
  409208:	str	x0, [sp, #464]
  40920c:	add	x0, sp, #0x48
  409210:	mov	x2, x0
  409214:	ldr	x1, [sp, #464]
  409218:	ldr	x0, [sp, #56]
  40921c:	bl	407e78 <printf@plt+0x6298>
  409220:	b	409264 <printf@plt+0x7684>
  409224:	ldr	x0, [sp, #440]
  409228:	bl	40ddb0 <printf@plt+0xc1d0>
  40922c:	str	x0, [sp, #464]
  409230:	add	x0, sp, #0x48
  409234:	mov	x2, x0
  409238:	ldr	x1, [sp, #464]
  40923c:	ldr	x0, [sp, #56]
  409240:	bl	407e78 <printf@plt+0x6298>
  409244:	ldr	w0, [sp, #76]
  409248:	bl	40dd8c <printf@plt+0xc1ac>
  40924c:	ldr	x2, [sp, #464]
  409250:	mov	x1, x0
  409254:	ldr	x0, [sp, #56]
  409258:	bl	407fe8 <printf@plt+0x6408>
  40925c:	b	408d48 <printf@plt+0x7168>
  409260:	nop
  409264:	b	408d48 <printf@plt+0x7168>
  409268:	ldr	x0, [sp, #464]
  40926c:	cmp	x0, #0x0
  409270:	b.ne	408b68 <printf@plt+0x6f88>  // b.any
  409274:	add	x5, sp, #0x90
  409278:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40927c:	add	x4, x0, #0xc28
  409280:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409284:	add	x3, x0, #0xc28
  409288:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40928c:	add	x2, x0, #0xc28
  409290:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409294:	add	x1, x0, #0x170
  409298:	mov	x0, x5
  40929c:	bl	405f24 <printf@plt+0x4344>
  4092a0:	mov	w19, #0x0                   	// #0
  4092a4:	b	40940c <printf@plt+0x782c>
  4092a8:	add	x0, sp, #0x170
  4092ac:	ldr	x1, [sp, #472]
  4092b0:	bl	4052c4 <printf@plt+0x36e4>
  4092b4:	add	x1, sp, #0x170
  4092b8:	add	x5, sp, #0x90
  4092bc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4092c0:	add	x4, x0, #0xc28
  4092c4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4092c8:	add	x3, x0, #0xc28
  4092cc:	mov	x2, x1
  4092d0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  4092d4:	add	x1, x0, #0x198
  4092d8:	mov	x0, x5
  4092dc:	bl	405f24 <printf@plt+0x4344>
  4092e0:	mov	w19, #0x0                   	// #0
  4092e4:	b	40940c <printf@plt+0x782c>
  4092e8:	b	408b68 <printf@plt+0x6f88>
  4092ec:	ldr	x0, [sp, #56]
  4092f0:	bl	407cb8 <printf@plt+0x60d8>
  4092f4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4092f8:	add	x0, x0, #0xc88
  4092fc:	ldr	w0, [x0]
  409300:	cmp	w0, #0x0
  409304:	b.ne	409348 <printf@plt+0x7768>  // b.any
  409308:	ldr	w0, [sp, #484]
  40930c:	cmp	w0, #0x0
  409310:	b.ne	409348 <printf@plt+0x7768>  // b.any
  409314:	add	x5, sp, #0x90
  409318:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40931c:	add	x4, x0, #0xc28
  409320:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409324:	add	x3, x0, #0xc28
  409328:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40932c:	add	x2, x0, #0xc28
  409330:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409334:	add	x1, x0, #0x1e0
  409338:	mov	x0, x5
  40933c:	bl	405f24 <printf@plt+0x4344>
  409340:	mov	w19, #0x0                   	// #0
  409344:	b	40940c <printf@plt+0x782c>
  409348:	ldr	x0, [sp, #56]
  40934c:	ldr	w0, [x0, #24]
  409350:	cmp	w0, #0x0
  409354:	b.ne	409408 <printf@plt+0x7828>  // b.any
  409358:	ldr	x0, [sp, #56]
  40935c:	ldr	w0, [x0, #56]
  409360:	cmp	w0, #0x0
  409364:	b.eq	4093c0 <printf@plt+0x77e0>  // b.none
  409368:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40936c:	add	x0, x0, #0xc5c
  409370:	ldr	w4, [x0]
  409374:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409378:	add	x0, x0, #0xc58
  40937c:	ldr	w5, [x0]
  409380:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  409384:	add	x0, x0, #0x2e8
  409388:	ldr	w1, [x0]
  40938c:	mov	w0, #0xd8                  	// #216
  409390:	mul	w1, w1, w0
  409394:	ldr	x0, [sp, #56]
  409398:	ldr	w0, [x0, #56]
  40939c:	mov	w3, w0
  4093a0:	mov	w2, w1
  4093a4:	mov	w1, w5
  4093a8:	mov	w0, w4
  4093ac:	bl	4066a8 <printf@plt+0x4ac8>
  4093b0:	mov	w1, w0
  4093b4:	ldr	x0, [sp, #56]
  4093b8:	str	w1, [x0, #24]
  4093bc:	b	409408 <printf@plt+0x7828>
  4093c0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4093c4:	add	x0, x0, #0xc5c
  4093c8:	ldr	w3, [x0]
  4093cc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4093d0:	add	x0, x0, #0xc58
  4093d4:	ldr	w4, [x0]
  4093d8:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  4093dc:	add	x0, x0, #0x2e8
  4093e0:	ldr	w1, [x0]
  4093e4:	mov	w0, #0xd8                  	// #216
  4093e8:	mul	w0, w1, w0
  4093ec:	mov	w2, w0
  4093f0:	mov	w1, w4
  4093f4:	mov	w0, w3
  4093f8:	bl	40653c <printf@plt+0x495c>
  4093fc:	mov	w1, w0
  409400:	ldr	x0, [sp, #56]
  409404:	str	w1, [x0, #24]
  409408:	mov	w19, #0x1                   	// #1
  40940c:	add	x0, sp, #0x90
  409410:	bl	405c68 <printf@plt+0x4088>
  409414:	mov	w0, w19
  409418:	b	409430 <printf@plt+0x7850>
  40941c:	mov	x19, x0
  409420:	add	x0, sp, #0x90
  409424:	bl	405c68 <printf@plt+0x4088>
  409428:	mov	x0, x19
  40942c:	bl	401b90 <_Unwind_Resume@plt>
  409430:	ldr	x19, [sp, #16]
  409434:	ldp	x29, x30, [sp], #496
  409438:	ret
  40943c:	stp	x29, x30, [sp, #-304]!
  409440:	mov	x29, sp
  409444:	str	x19, [sp, #16]
  409448:	str	wzr, [sp, #116]
  40944c:	add	x0, sp, #0x68
  409450:	mov	x1, x0
  409454:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409458:	add	x0, x0, #0xe58
  40945c:	bl	40a61c <printf@plt+0x8a3c>
  409460:	str	x0, [sp, #248]
  409464:	ldr	x0, [sp, #248]
  409468:	cmp	x0, #0x0
  40946c:	cset	w0, eq  // eq = none
  409470:	and	w0, w0, #0xff
  409474:	cmp	w0, #0x0
  409478:	b.eq	4094a8 <printf@plt+0x78c8>  // b.none
  40947c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409480:	add	x3, x0, #0xc28
  409484:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409488:	add	x2, x0, #0xc28
  40948c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409490:	add	x1, x0, #0xc28
  409494:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409498:	add	x0, x0, #0x278
  40949c:	bl	405a54 <printf@plt+0x3e74>
  4094a0:	mov	w19, #0x0                   	// #0
  4094a4:	b	40a38c <printf@plt+0x87ac>
  4094a8:	ldr	x1, [sp, #104]
  4094ac:	add	x0, sp, #0x40
  4094b0:	mov	x2, x1
  4094b4:	ldr	x1, [sp, #248]
  4094b8:	bl	405c08 <printf@plt+0x4028>
  4094bc:	mov	w0, #0x1                   	// #1
  4094c0:	str	w0, [sp, #88]
  4094c4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4094c8:	add	x0, x0, #0xc58
  4094cc:	str	wzr, [x0]
  4094d0:	add	x0, sp, #0x40
  4094d4:	bl	405cc4 <printf@plt+0x40e4>
  4094d8:	cmp	w0, #0x0
  4094dc:	cset	w0, ne  // ne = any
  4094e0:	and	w0, w0, #0xff
  4094e4:	cmp	w0, #0x0
  4094e8:	b.eq	40a188 <printf@plt+0x85a8>  // b.none
  4094ec:	ldr	x2, [sp, #96]
  4094f0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4094f4:	add	x1, x0, #0xdd0
  4094f8:	mov	x0, x2
  4094fc:	bl	401920 <strtok@plt>
  409500:	str	x0, [sp, #296]
  409504:	str	wzr, [sp, #292]
  409508:	str	wzr, [sp, #288]
  40950c:	ldr	w0, [sp, #292]
  409510:	cmp	w0, #0x0
  409514:	b.ne	409564 <printf@plt+0x7984>  // b.any
  409518:	ldr	w0, [sp, #288]
  40951c:	cmp	w0, #0x9
  409520:	b.hi	409564 <printf@plt+0x7984>  // b.pmore
  409524:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  409528:	add	x1, x0, #0x240
  40952c:	ldr	w0, [sp, #288]
  409530:	lsl	x0, x0, #4
  409534:	add	x0, x1, x0
  409538:	ldr	x0, [x0]
  40953c:	ldr	x1, [sp, #296]
  409540:	bl	401ac0 <strcmp@plt>
  409544:	cmp	w0, #0x0
  409548:	b.ne	409554 <printf@plt+0x7974>  // b.any
  40954c:	mov	w0, #0x1                   	// #1
  409550:	str	w0, [sp, #292]
  409554:	ldr	w0, [sp, #288]
  409558:	add	w0, w0, #0x1
  40955c:	str	w0, [sp, #288]
  409560:	b	40950c <printf@plt+0x792c>
  409564:	ldr	w0, [sp, #292]
  409568:	cmp	w0, #0x0
  40956c:	b.eq	40965c <printf@plt+0x7a7c>  // b.none
  409570:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409574:	add	x1, x0, #0xdd0
  409578:	mov	x0, #0x0                   	// #0
  40957c:	bl	401920 <strtok@plt>
  409580:	str	x0, [sp, #192]
  409584:	ldr	x0, [sp, #192]
  409588:	cmp	x0, #0x0
  40958c:	b.ne	4095d0 <printf@plt+0x79f0>  // b.any
  409590:	add	x0, sp, #0x78
  409594:	ldr	x1, [sp, #296]
  409598:	bl	4052c4 <printf@plt+0x36e4>
  40959c:	add	x1, sp, #0x78
  4095a0:	add	x5, sp, #0x40
  4095a4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4095a8:	add	x4, x0, #0xc28
  4095ac:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4095b0:	add	x3, x0, #0xc28
  4095b4:	mov	x2, x1
  4095b8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  4095bc:	add	x1, x0, #0x290
  4095c0:	mov	x0, x5
  4095c4:	bl	405f24 <printf@plt+0x4344>
  4095c8:	mov	w19, #0x0                   	// #0
  4095cc:	b	40a384 <printf@plt+0x87a4>
  4095d0:	ldr	w0, [sp, #288]
  4095d4:	sub	w2, w0, #0x1
  4095d8:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  4095dc:	add	x1, x0, #0x240
  4095e0:	mov	w0, w2
  4095e4:	lsl	x0, x0, #4
  4095e8:	add	x0, x1, x0
  4095ec:	ldr	x0, [x0, #8]
  4095f0:	str	x0, [sp, #184]
  4095f4:	ldr	x2, [sp, #184]
  4095f8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4095fc:	add	x1, x0, #0xec0
  409600:	ldr	x0, [sp, #192]
  409604:	bl	4019d0 <__isoc99_sscanf@plt>
  409608:	cmp	w0, #0x1
  40960c:	cset	w0, ne  // ne = any
  409610:	and	w0, w0, #0xff
  409614:	cmp	w0, #0x0
  409618:	b.eq	4094d0 <printf@plt+0x78f0>  // b.none
  40961c:	add	x0, sp, #0x88
  409620:	ldr	x1, [sp, #192]
  409624:	bl	4052c4 <printf@plt+0x36e4>
  409628:	add	x1, sp, #0x88
  40962c:	add	x5, sp, #0x40
  409630:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409634:	add	x4, x0, #0xc28
  409638:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40963c:	add	x3, x0, #0xc28
  409640:	mov	x2, x1
  409644:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409648:	add	x1, x0, #0x2b0
  40964c:	mov	x0, x5
  409650:	bl	405f24 <printf@plt+0x4344>
  409654:	mov	w19, #0x0                   	// #0
  409658:	b	40a384 <printf@plt+0x87a4>
  40965c:	ldr	x1, [sp, #296]
  409660:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409664:	add	x0, x0, #0x2c0
  409668:	bl	401ac0 <strcmp@plt>
  40966c:	cmp	w0, #0x0
  409670:	b.ne	4096fc <printf@plt+0x7b1c>  // b.any
  409674:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409678:	add	x1, x0, #0xdd0
  40967c:	mov	x0, #0x0                   	// #0
  409680:	bl	401920 <strtok@plt>
  409684:	str	x0, [sp, #296]
  409688:	ldr	x0, [sp, #296]
  40968c:	cmp	x0, #0x0
  409690:	b.ne	4096c8 <printf@plt+0x7ae8>  // b.any
  409694:	add	x5, sp, #0x40
  409698:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40969c:	add	x4, x0, #0xc28
  4096a0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4096a4:	add	x3, x0, #0xc28
  4096a8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4096ac:	add	x2, x0, #0xc28
  4096b0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  4096b4:	add	x1, x0, #0x2c8
  4096b8:	mov	x0, x5
  4096bc:	bl	405f24 <printf@plt+0x4344>
  4096c0:	mov	w19, #0x0                   	// #0
  4096c4:	b	40a384 <printf@plt+0x87a4>
  4096c8:	ldr	x0, [sp, #296]
  4096cc:	bl	401820 <strlen@plt>
  4096d0:	add	x0, x0, #0x1
  4096d4:	bl	4017b0 <_Znam@plt>
  4096d8:	str	x0, [sp, #200]
  4096dc:	ldr	x1, [sp, #296]
  4096e0:	ldr	x0, [sp, #200]
  4096e4:	bl	401910 <strcpy@plt>
  4096e8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4096ec:	add	x0, x0, #0xca8
  4096f0:	ldr	x1, [sp, #200]
  4096f4:	str	x1, [x0]
  4096f8:	b	4094d0 <printf@plt+0x78f0>
  4096fc:	ldr	x1, [sp, #296]
  409700:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409704:	add	x0, x0, #0x2f0
  409708:	bl	401ac0 <strcmp@plt>
  40970c:	cmp	w0, #0x0
  409710:	b.ne	409954 <printf@plt+0x7d74>  // b.any
  409714:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409718:	add	x1, x0, #0xdd0
  40971c:	mov	x0, #0x0                   	// #0
  409720:	bl	401920 <strtok@plt>
  409724:	str	x0, [sp, #296]
  409728:	ldr	x0, [sp, #296]
  40972c:	cmp	x0, #0x0
  409730:	b.eq	409760 <printf@plt+0x7b80>  // b.none
  409734:	add	x0, sp, #0x74
  409738:	mov	x2, x0
  40973c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409740:	add	x1, x0, #0xec0
  409744:	ldr	x0, [sp, #296]
  409748:	bl	4019d0 <__isoc99_sscanf@plt>
  40974c:	cmp	w0, #0x1
  409750:	b.ne	409760 <printf@plt+0x7b80>  // b.any
  409754:	ldr	w0, [sp, #116]
  409758:	cmp	w0, #0x0
  40975c:	b.gt	409768 <printf@plt+0x7b88>
  409760:	mov	w0, #0x1                   	// #1
  409764:	b	40976c <printf@plt+0x7b8c>
  409768:	mov	w0, #0x0                   	// #0
  40976c:	cmp	w0, #0x0
  409770:	b.eq	4097b4 <printf@plt+0x7bd4>  // b.none
  409774:	add	x0, sp, #0x98
  409778:	ldr	x1, [sp, #296]
  40977c:	bl	4052c4 <printf@plt+0x36e4>
  409780:	add	x1, sp, #0x98
  409784:	add	x5, sp, #0x40
  409788:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40978c:	add	x4, x0, #0xc28
  409790:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409794:	add	x3, x0, #0xc28
  409798:	mov	x2, x1
  40979c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  4097a0:	add	x1, x0, #0x2f8
  4097a4:	mov	x0, x5
  4097a8:	bl	405f24 <printf@plt+0x4344>
  4097ac:	mov	w19, #0x0                   	// #0
  4097b0:	b	40a384 <printf@plt+0x87a4>
  4097b4:	ldr	w0, [sp, #116]
  4097b8:	add	w0, w0, #0x1
  4097bc:	sxtw	x0, w0
  4097c0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  4097c4:	cmp	x0, x1
  4097c8:	b.hi	4097d8 <printf@plt+0x7bf8>  // b.pmore
  4097cc:	lsl	x0, x0, #3
  4097d0:	bl	4017b0 <_Znam@plt>
  4097d4:	b	4097dc <printf@plt+0x7bfc>
  4097d8:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  4097dc:	mov	x1, x0
  4097e0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4097e4:	add	x0, x0, #0xc98
  4097e8:	str	x1, [x0]
  4097ec:	str	wzr, [sp, #284]
  4097f0:	ldr	w0, [sp, #116]
  4097f4:	ldr	w1, [sp, #284]
  4097f8:	cmp	w1, w0
  4097fc:	b.ge	4098dc <printf@plt+0x7cfc>  // b.tcont
  409800:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409804:	add	x1, x0, #0xdd0
  409808:	mov	x0, #0x0                   	// #0
  40980c:	bl	401920 <strtok@plt>
  409810:	str	x0, [sp, #296]
  409814:	ldr	x0, [sp, #296]
  409818:	cmp	x0, #0x0
  40981c:	b.ne	40988c <printf@plt+0x7cac>  // b.any
  409820:	add	x0, sp, #0x40
  409824:	bl	405cc4 <printf@plt+0x40e4>
  409828:	cmp	w0, #0x0
  40982c:	cset	w0, eq  // eq = none
  409830:	and	w0, w0, #0xff
  409834:	cmp	w0, #0x0
  409838:	b.eq	409870 <printf@plt+0x7c90>  // b.none
  40983c:	add	x5, sp, #0x40
  409840:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409844:	add	x4, x0, #0xc28
  409848:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40984c:	add	x3, x0, #0xc28
  409850:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409854:	add	x2, x0, #0xc28
  409858:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40985c:	add	x1, x0, #0x318
  409860:	mov	x0, x5
  409864:	bl	405f24 <printf@plt+0x4344>
  409868:	mov	w19, #0x0                   	// #0
  40986c:	b	40a384 <printf@plt+0x87a4>
  409870:	ldr	x2, [sp, #96]
  409874:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409878:	add	x1, x0, #0xdd0
  40987c:	mov	x0, x2
  409880:	bl	401920 <strtok@plt>
  409884:	str	x0, [sp, #296]
  409888:	b	409814 <printf@plt+0x7c34>
  40988c:	ldr	x0, [sp, #296]
  409890:	bl	401820 <strlen@plt>
  409894:	add	x0, x0, #0x1
  409898:	bl	4017b0 <_Znam@plt>
  40989c:	str	x0, [sp, #208]
  4098a0:	ldr	x1, [sp, #296]
  4098a4:	ldr	x0, [sp, #208]
  4098a8:	bl	401910 <strcpy@plt>
  4098ac:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4098b0:	add	x0, x0, #0xc98
  4098b4:	ldr	x1, [x0]
  4098b8:	ldrsw	x0, [sp, #284]
  4098bc:	lsl	x0, x0, #3
  4098c0:	add	x0, x1, x0
  4098c4:	ldr	x1, [sp, #208]
  4098c8:	str	x1, [x0]
  4098cc:	ldr	w0, [sp, #284]
  4098d0:	add	w0, w0, #0x1
  4098d4:	str	w0, [sp, #284]
  4098d8:	b	4097f0 <printf@plt+0x7c10>
  4098dc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  4098e0:	add	x1, x0, #0xdd0
  4098e4:	mov	x0, #0x0                   	// #0
  4098e8:	bl	401920 <strtok@plt>
  4098ec:	str	x0, [sp, #296]
  4098f0:	ldr	x0, [sp, #296]
  4098f4:	cmp	x0, #0x0
  4098f8:	b.eq	409930 <printf@plt+0x7d50>  // b.none
  4098fc:	add	x5, sp, #0x40
  409900:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409904:	add	x4, x0, #0xc28
  409908:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40990c:	add	x3, x0, #0xc28
  409910:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409914:	add	x2, x0, #0xc28
  409918:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40991c:	add	x1, x0, #0x340
  409920:	mov	x0, x5
  409924:	bl	405f24 <printf@plt+0x4344>
  409928:	mov	w19, #0x0                   	// #0
  40992c:	b	40a384 <printf@plt+0x87a4>
  409930:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409934:	add	x0, x0, #0xc98
  409938:	ldr	x1, [x0]
  40993c:	ldr	w0, [sp, #116]
  409940:	sxtw	x0, w0
  409944:	lsl	x0, x0, #3
  409948:	add	x0, x1, x0
  40994c:	str	xzr, [x0]
  409950:	b	4094d0 <printf@plt+0x78f0>
  409954:	ldr	x1, [sp, #296]
  409958:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40995c:	add	x0, x0, #0x370
  409960:	bl	401ac0 <strcmp@plt>
  409964:	cmp	w0, #0x0
  409968:	b.ne	409ac8 <printf@plt+0x7ee8>  // b.any
  40996c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409970:	add	x1, x0, #0xdd0
  409974:	mov	x0, #0x0                   	// #0
  409978:	bl	401920 <strtok@plt>
  40997c:	str	x0, [sp, #296]
  409980:	ldr	x0, [sp, #296]
  409984:	cmp	x0, #0x0
  409988:	b.ne	4099c0 <printf@plt+0x7de0>  // b.any
  40998c:	add	x5, sp, #0x40
  409990:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409994:	add	x4, x0, #0xc28
  409998:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40999c:	add	x3, x0, #0xc28
  4099a0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4099a4:	add	x2, x0, #0xc28
  4099a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  4099ac:	add	x1, x0, #0x380
  4099b0:	mov	x0, x5
  4099b4:	bl	405f24 <printf@plt+0x4344>
  4099b8:	mov	w19, #0x0                   	// #0
  4099bc:	b	40a384 <printf@plt+0x87a4>
  4099c0:	str	wzr, [sp, #280]
  4099c4:	ldr	x0, [sp, #296]
  4099c8:	cmp	x0, #0x0
  4099cc:	b.eq	409a88 <printf@plt+0x7ea8>  // b.none
  4099d0:	add	x1, sp, #0x38
  4099d4:	add	x0, sp, #0x30
  4099d8:	mov	x3, x1
  4099dc:	mov	x2, x0
  4099e0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  4099e4:	add	x1, x0, #0xc68
  4099e8:	ldr	x0, [sp, #296]
  4099ec:	bl	408240 <printf@plt+0x6660>
  4099f0:	cmp	w0, #0x0
  4099f4:	cset	w0, ne  // ne = any
  4099f8:	and	w0, w0, #0xff
  4099fc:	cmp	w0, #0x0
  409a00:	b.eq	409a70 <printf@plt+0x7e90>  // b.none
  409a04:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409a08:	add	x0, x0, #0xc58
  409a0c:	ldr	w0, [x0]
  409a10:	scvtf	d1, w0
  409a14:	ldr	d0, [sp, #56]
  409a18:	fmul	d1, d1, d0
  409a1c:	fmov	d0, #5.000000000000000000e-01
  409a20:	fadd	d0, d1, d0
  409a24:	fcvtzs	w1, d0
  409a28:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409a2c:	add	x0, x0, #0xc60
  409a30:	str	w1, [x0]
  409a34:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409a38:	add	x0, x0, #0xc58
  409a3c:	ldr	w0, [x0]
  409a40:	scvtf	d1, w0
  409a44:	ldr	d0, [sp, #48]
  409a48:	fmul	d1, d1, d0
  409a4c:	fmov	d0, #5.000000000000000000e-01
  409a50:	fadd	d0, d1, d0
  409a54:	fcvtzs	w1, d0
  409a58:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409a5c:	add	x0, x0, #0xc64
  409a60:	str	w1, [x0]
  409a64:	mov	w0, #0x1                   	// #1
  409a68:	str	w0, [sp, #280]
  409a6c:	b	409a88 <printf@plt+0x7ea8>
  409a70:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409a74:	add	x1, x0, #0xdd0
  409a78:	mov	x0, #0x0                   	// #0
  409a7c:	bl	401920 <strtok@plt>
  409a80:	str	x0, [sp, #296]
  409a84:	b	4099c4 <printf@plt+0x7de4>
  409a88:	ldr	w0, [sp, #280]
  409a8c:	cmp	w0, #0x0
  409a90:	b.ne	4094d0 <printf@plt+0x78f0>  // b.any
  409a94:	add	x5, sp, #0x40
  409a98:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409a9c:	add	x4, x0, #0xc28
  409aa0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409aa4:	add	x3, x0, #0xc28
  409aa8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409aac:	add	x2, x0, #0xc28
  409ab0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409ab4:	add	x1, x0, #0x3a8
  409ab8:	mov	x0, x5
  409abc:	bl	405f24 <printf@plt+0x4344>
  409ac0:	mov	w19, #0x0                   	// #0
  409ac4:	b	40a384 <printf@plt+0x87a4>
  409ac8:	ldr	x1, [sp, #296]
  409acc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409ad0:	add	x0, x0, #0x3b8
  409ad4:	bl	401ac0 <strcmp@plt>
  409ad8:	cmp	w0, #0x0
  409adc:	b.ne	409af4 <printf@plt+0x7f14>  // b.any
  409ae0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409ae4:	add	x0, x0, #0xc80
  409ae8:	mov	w1, #0x1                   	// #1
  409aec:	str	w1, [x0]
  409af0:	b	4094d0 <printf@plt+0x78f0>
  409af4:	ldr	x1, [sp, #296]
  409af8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409afc:	add	x0, x0, #0x3d0
  409b00:	bl	401ac0 <strcmp@plt>
  409b04:	cmp	w0, #0x0
  409b08:	b.ne	409b20 <printf@plt+0x7f40>  // b.any
  409b0c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409b10:	add	x0, x0, #0xc7c
  409b14:	mov	w1, #0x1                   	// #1
  409b18:	str	w1, [x0]
  409b1c:	b	4094d0 <printf@plt+0x78f0>
  409b20:	ldr	x1, [sp, #296]
  409b24:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409b28:	add	x0, x0, #0x3e0
  409b2c:	bl	401ac0 <strcmp@plt>
  409b30:	cmp	w0, #0x0
  409b34:	b.ne	409de8 <printf@plt+0x8208>  // b.any
  409b38:	mov	w0, #0x10                  	// #16
  409b3c:	str	w0, [sp, #276]
  409b40:	ldrsw	x0, [sp, #276]
  409b44:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  409b48:	cmp	x0, x1
  409b4c:	b.hi	409b5c <printf@plt+0x7f7c>  // b.pmore
  409b50:	lsl	x0, x0, #2
  409b54:	bl	4017b0 <_Znam@plt>
  409b58:	b	409b60 <printf@plt+0x7f80>
  409b5c:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  409b60:	mov	x1, x0
  409b64:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409b68:	add	x0, x0, #0xca0
  409b6c:	str	x1, [x0]
  409b70:	str	wzr, [sp, #272]
  409b74:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409b78:	add	x1, x0, #0xdd0
  409b7c:	mov	x0, #0x0                   	// #0
  409b80:	bl	401920 <strtok@plt>
  409b84:	str	x0, [sp, #296]
  409b88:	ldr	x0, [sp, #296]
  409b8c:	cmp	x0, #0x0
  409b90:	b.ne	409c00 <printf@plt+0x8020>  // b.any
  409b94:	add	x0, sp, #0x40
  409b98:	bl	405cc4 <printf@plt+0x40e4>
  409b9c:	cmp	w0, #0x0
  409ba0:	cset	w0, eq  // eq = none
  409ba4:	and	w0, w0, #0xff
  409ba8:	cmp	w0, #0x0
  409bac:	b.eq	409be4 <printf@plt+0x8004>  // b.none
  409bb0:	add	x5, sp, #0x40
  409bb4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409bb8:	add	x4, x0, #0xc28
  409bbc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409bc0:	add	x3, x0, #0xc28
  409bc4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409bc8:	add	x2, x0, #0xc28
  409bcc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409bd0:	add	x1, x0, #0x3e8
  409bd4:	mov	x0, x5
  409bd8:	bl	405f24 <printf@plt+0x4344>
  409bdc:	mov	w19, #0x0                   	// #0
  409be0:	b	40a384 <printf@plt+0x87a4>
  409be4:	ldr	x2, [sp, #96]
  409be8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409bec:	add	x1, x0, #0xdd0
  409bf0:	mov	x0, x2
  409bf4:	bl	401920 <strtok@plt>
  409bf8:	str	x0, [sp, #296]
  409bfc:	b	409b88 <printf@plt+0x7fa8>
  409c00:	add	x1, sp, #0x28
  409c04:	add	x0, sp, #0x2c
  409c08:	mov	x3, x1
  409c0c:	mov	x2, x0
  409c10:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409c14:	add	x1, x0, #0x410
  409c18:	ldr	x0, [sp, #296]
  409c1c:	bl	4019d0 <__isoc99_sscanf@plt>
  409c20:	cmp	w0, #0x1
  409c24:	b.eq	409c34 <printf@plt+0x8054>  // b.none
  409c28:	cmp	w0, #0x2
  409c2c:	b.eq	409c3c <printf@plt+0x805c>  // b.none
  409c30:	b	409c58 <printf@plt+0x8078>
  409c34:	ldr	w0, [sp, #44]
  409c38:	str	w0, [sp, #40]
  409c3c:	ldr	w1, [sp, #44]
  409c40:	ldr	w0, [sp, #40]
  409c44:	cmp	w1, w0
  409c48:	b.gt	409c58 <printf@plt+0x8078>
  409c4c:	ldr	w0, [sp, #44]
  409c50:	cmp	w0, #0x0
  409c54:	b.ge	409c98 <printf@plt+0x80b8>  // b.tcont
  409c58:	add	x0, sp, #0xa8
  409c5c:	ldr	x1, [sp, #296]
  409c60:	bl	4052c4 <printf@plt+0x36e4>
  409c64:	add	x1, sp, #0xa8
  409c68:	add	x5, sp, #0x40
  409c6c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409c70:	add	x4, x0, #0xc28
  409c74:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409c78:	add	x3, x0, #0xc28
  409c7c:	mov	x2, x1
  409c80:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409c84:	add	x1, x0, #0x418
  409c88:	mov	x0, x5
  409c8c:	bl	405f24 <printf@plt+0x4344>
  409c90:	mov	w19, #0x0                   	// #0
  409c94:	b	40a384 <printf@plt+0x87a4>
  409c98:	nop
  409c9c:	ldr	w0, [sp, #272]
  409ca0:	add	w0, w0, #0x1
  409ca4:	ldr	w1, [sp, #276]
  409ca8:	cmp	w1, w0
  409cac:	b.gt	409d3c <printf@plt+0x815c>
  409cb0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409cb4:	add	x0, x0, #0xca0
  409cb8:	ldr	x0, [x0]
  409cbc:	str	x0, [sp, #216]
  409cc0:	ldr	w0, [sp, #276]
  409cc4:	lsl	w0, w0, #1
  409cc8:	sxtw	x0, w0
  409ccc:	mov	x1, #0x1ffffffffffffffe    	// #2305843009213693950
  409cd0:	cmp	x0, x1
  409cd4:	b.hi	409ce4 <printf@plt+0x8104>  // b.pmore
  409cd8:	lsl	x0, x0, #2
  409cdc:	bl	4017b0 <_Znam@plt>
  409ce0:	b	409ce8 <printf@plt+0x8108>
  409ce4:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  409ce8:	mov	x1, x0
  409cec:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409cf0:	add	x0, x0, #0xca0
  409cf4:	str	x1, [x0]
  409cf8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409cfc:	add	x0, x0, #0xca0
  409d00:	ldr	x3, [x0]
  409d04:	ldrsw	x0, [sp, #276]
  409d08:	lsl	x0, x0, #2
  409d0c:	mov	x2, x0
  409d10:	ldr	x1, [sp, #216]
  409d14:	mov	x0, x3
  409d18:	bl	4017d0 <memcpy@plt>
  409d1c:	ldr	w0, [sp, #276]
  409d20:	lsl	w0, w0, #1
  409d24:	str	w0, [sp, #276]
  409d28:	ldr	x0, [sp, #216]
  409d2c:	cmp	x0, #0x0
  409d30:	b.eq	409d3c <printf@plt+0x815c>  // b.none
  409d34:	ldr	x0, [sp, #216]
  409d38:	bl	401a40 <_ZdaPv@plt>
  409d3c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409d40:	add	x0, x0, #0xca0
  409d44:	ldr	x1, [x0]
  409d48:	ldr	w0, [sp, #272]
  409d4c:	add	w2, w0, #0x1
  409d50:	str	w2, [sp, #272]
  409d54:	sxtw	x0, w0
  409d58:	lsl	x0, x0, #2
  409d5c:	add	x0, x1, x0
  409d60:	ldr	w1, [sp, #44]
  409d64:	str	w1, [x0]
  409d68:	ldr	w0, [sp, #44]
  409d6c:	cmp	w0, #0x0
  409d70:	b.ne	409d84 <printf@plt+0x81a4>  // b.any
  409d74:	ldr	w0, [sp, #272]
  409d78:	cmp	w0, #0x1
  409d7c:	b.eq	409db4 <printf@plt+0x81d4>  // b.none
  409d80:	b	4094d0 <printf@plt+0x78f0>
  409d84:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409d88:	add	x0, x0, #0xca0
  409d8c:	ldr	x1, [x0]
  409d90:	ldr	w0, [sp, #272]
  409d94:	add	w2, w0, #0x1
  409d98:	str	w2, [sp, #272]
  409d9c:	sxtw	x0, w0
  409da0:	lsl	x0, x0, #2
  409da4:	add	x0, x1, x0
  409da8:	ldr	w1, [sp, #40]
  409dac:	str	w1, [x0]
  409db0:	b	409b74 <printf@plt+0x7f94>
  409db4:	add	x5, sp, #0x40
  409db8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409dbc:	add	x4, x0, #0xc28
  409dc0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409dc4:	add	x3, x0, #0xc28
  409dc8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409dcc:	add	x2, x0, #0xc28
  409dd0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409dd4:	add	x1, x0, #0x430
  409dd8:	mov	x0, x5
  409ddc:	bl	405f24 <printf@plt+0x4344>
  409de0:	mov	w19, #0x0                   	// #0
  409de4:	b	40a384 <printf@plt+0x87a4>
  409de8:	ldr	x1, [sp, #296]
  409dec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409df0:	add	x0, x0, #0x448
  409df4:	bl	401ac0 <strcmp@plt>
  409df8:	cmp	w0, #0x0
  409dfc:	b.ne	409ff0 <printf@plt+0x8410>  // b.any
  409e00:	mov	w0, #0x5                   	// #5
  409e04:	str	w0, [sp, #268]
  409e08:	ldrsw	x0, [sp, #268]
  409e0c:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  409e10:	cmp	x0, x1
  409e14:	b.hi	409e24 <printf@plt+0x8244>  // b.pmore
  409e18:	lsl	x0, x0, #3
  409e1c:	bl	4017b0 <_Znam@plt>
  409e20:	b	409e28 <printf@plt+0x8248>
  409e24:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  409e28:	mov	x1, x0
  409e2c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409e30:	add	x0, x0, #0xcb0
  409e34:	str	x1, [x0]
  409e38:	str	wzr, [sp, #264]
  409e3c:	ldr	w1, [sp, #264]
  409e40:	ldr	w0, [sp, #268]
  409e44:	cmp	w1, w0
  409e48:	b.ge	409e78 <printf@plt+0x8298>  // b.tcont
  409e4c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409e50:	add	x0, x0, #0xcb0
  409e54:	ldr	x1, [x0]
  409e58:	ldrsw	x0, [sp, #264]
  409e5c:	lsl	x0, x0, #3
  409e60:	add	x0, x1, x0
  409e64:	str	xzr, [x0]
  409e68:	ldr	w0, [sp, #264]
  409e6c:	add	w0, w0, #0x1
  409e70:	str	w0, [sp, #264]
  409e74:	b	409e3c <printf@plt+0x825c>
  409e78:	str	wzr, [sp, #260]
  409e7c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  409e80:	add	x1, x0, #0xdd0
  409e84:	mov	x0, #0x0                   	// #0
  409e88:	bl	401920 <strtok@plt>
  409e8c:	str	x0, [sp, #296]
  409e90:	ldr	x0, [sp, #296]
  409e94:	cmp	x0, #0x0
  409e98:	b.eq	40a17c <printf@plt+0x859c>  // b.none
  409e9c:	ldr	w0, [sp, #260]
  409ea0:	add	w0, w0, #0x1
  409ea4:	ldr	w1, [sp, #268]
  409ea8:	cmp	w1, w0
  409eac:	b.gt	409fa0 <printf@plt+0x83c0>
  409eb0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409eb4:	add	x0, x0, #0xcb0
  409eb8:	ldr	x0, [x0]
  409ebc:	str	x0, [sp, #232]
  409ec0:	ldr	w0, [sp, #268]
  409ec4:	lsl	w0, w0, #1
  409ec8:	str	w0, [sp, #268]
  409ecc:	ldrsw	x0, [sp, #268]
  409ed0:	mov	x1, #0xfffffffffffffff     	// #1152921504606846975
  409ed4:	cmp	x0, x1
  409ed8:	b.hi	409ee8 <printf@plt+0x8308>  // b.pmore
  409edc:	lsl	x0, x0, #3
  409ee0:	bl	4017b0 <_Znam@plt>
  409ee4:	b	409eec <printf@plt+0x830c>
  409ee8:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  409eec:	mov	x1, x0
  409ef0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409ef4:	add	x0, x0, #0xcb0
  409ef8:	str	x1, [x0]
  409efc:	str	wzr, [sp, #264]
  409f00:	ldr	w1, [sp, #264]
  409f04:	ldr	w0, [sp, #260]
  409f08:	cmp	w1, w0
  409f0c:	b.ge	409f50 <printf@plt+0x8370>  // b.tcont
  409f10:	ldrsw	x0, [sp, #264]
  409f14:	lsl	x0, x0, #3
  409f18:	ldr	x1, [sp, #232]
  409f1c:	add	x1, x1, x0
  409f20:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409f24:	add	x0, x0, #0xcb0
  409f28:	ldr	x2, [x0]
  409f2c:	ldrsw	x0, [sp, #264]
  409f30:	lsl	x0, x0, #3
  409f34:	add	x0, x2, x0
  409f38:	ldr	x1, [x1]
  409f3c:	str	x1, [x0]
  409f40:	ldr	w0, [sp, #264]
  409f44:	add	w0, w0, #0x1
  409f48:	str	w0, [sp, #264]
  409f4c:	b	409f00 <printf@plt+0x8320>
  409f50:	ldr	w1, [sp, #264]
  409f54:	ldr	w0, [sp, #268]
  409f58:	cmp	w1, w0
  409f5c:	b.ge	409f8c <printf@plt+0x83ac>  // b.tcont
  409f60:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409f64:	add	x0, x0, #0xcb0
  409f68:	ldr	x1, [x0]
  409f6c:	ldrsw	x0, [sp, #264]
  409f70:	lsl	x0, x0, #3
  409f74:	add	x0, x1, x0
  409f78:	str	xzr, [x0]
  409f7c:	ldr	w0, [sp, #264]
  409f80:	add	w0, w0, #0x1
  409f84:	str	w0, [sp, #264]
  409f88:	b	409f50 <printf@plt+0x8370>
  409f8c:	ldr	x0, [sp, #232]
  409f90:	cmp	x0, #0x0
  409f94:	b.eq	409fa0 <printf@plt+0x83c0>  // b.none
  409f98:	ldr	x0, [sp, #232]
  409f9c:	bl	401a40 <_ZdaPv@plt>
  409fa0:	ldr	x0, [sp, #296]
  409fa4:	bl	401820 <strlen@plt>
  409fa8:	add	x0, x0, #0x1
  409fac:	bl	4017b0 <_Znam@plt>
  409fb0:	str	x0, [sp, #224]
  409fb4:	ldr	x1, [sp, #296]
  409fb8:	ldr	x0, [sp, #224]
  409fbc:	bl	401910 <strcpy@plt>
  409fc0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  409fc4:	add	x0, x0, #0xcb0
  409fc8:	ldr	x1, [x0]
  409fcc:	ldr	w0, [sp, #260]
  409fd0:	add	w2, w0, #0x1
  409fd4:	str	w2, [sp, #260]
  409fd8:	sxtw	x0, w0
  409fdc:	lsl	x0, x0, #3
  409fe0:	add	x0, x1, x0
  409fe4:	ldr	x1, [sp, #224]
  409fe8:	str	x1, [x0]
  409fec:	b	409e7c <printf@plt+0x829c>
  409ff0:	ldr	x1, [sp, #296]
  409ff4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  409ff8:	add	x0, x0, #0x450
  409ffc:	bl	401ac0 <strcmp@plt>
  40a000:	cmp	w0, #0x0
  40a004:	b.ne	40a01c <printf@plt+0x843c>  // b.any
  40a008:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a00c:	add	x0, x0, #0xc78
  40a010:	mov	w1, #0x1                   	// #1
  40a014:	str	w1, [x0]
  40a018:	b	4094d0 <printf@plt+0x78f0>
  40a01c:	ldr	x1, [sp, #296]
  40a020:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a024:	add	x0, x0, #0x460
  40a028:	bl	401ac0 <strcmp@plt>
  40a02c:	cmp	w0, #0x0
  40a030:	b.ne	40a048 <printf@plt+0x8468>  // b.any
  40a034:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a038:	add	x0, x0, #0xc84
  40a03c:	mov	w1, #0x1                   	// #1
  40a040:	str	w1, [x0]
  40a044:	b	4094d0 <printf@plt+0x78f0>
  40a048:	ldr	x1, [sp, #296]
  40a04c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a050:	add	x0, x0, #0x480
  40a054:	bl	401ac0 <strcmp@plt>
  40a058:	cmp	w0, #0x0
  40a05c:	b.ne	40a074 <printf@plt+0x8494>  // b.any
  40a060:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a064:	add	x0, x0, #0xc88
  40a068:	mov	w1, #0x1                   	// #1
  40a06c:	str	w1, [x0]
  40a070:	b	4094d0 <printf@plt+0x78f0>
  40a074:	ldr	x1, [sp, #296]
  40a078:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a07c:	add	x0, x0, #0x488
  40a080:	bl	401ac0 <strcmp@plt>
  40a084:	cmp	w0, #0x0
  40a088:	b.ne	40a0fc <printf@plt+0x851c>  // b.any
  40a08c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40a090:	add	x1, x0, #0xdd0
  40a094:	mov	x0, #0x0                   	// #0
  40a098:	bl	401920 <strtok@plt>
  40a09c:	str	x0, [sp, #296]
  40a0a0:	ldr	x0, [sp, #296]
  40a0a4:	cmp	x0, #0x0
  40a0a8:	b.ne	40a0e0 <printf@plt+0x8500>  // b.any
  40a0ac:	add	x5, sp, #0x40
  40a0b0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a0b4:	add	x4, x0, #0xc28
  40a0b8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a0bc:	add	x3, x0, #0xc28
  40a0c0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a0c4:	add	x2, x0, #0xc28
  40a0c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a0cc:	add	x1, x0, #0x498
  40a0d0:	mov	x0, x5
  40a0d4:	bl	405f24 <printf@plt+0x4344>
  40a0d8:	mov	w19, #0x0                   	// #0
  40a0dc:	b	40a384 <printf@plt+0x87a4>
  40a0e0:	ldr	x0, [sp, #296]
  40a0e4:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40a0e8:	mov	x1, x0
  40a0ec:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a0f0:	add	x0, x0, #0xc90
  40a0f4:	str	x1, [x0]
  40a0f8:	b	4094d0 <printf@plt+0x78f0>
  40a0fc:	ldr	x1, [sp, #296]
  40a100:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40a104:	add	x0, x0, #0xfe0
  40a108:	bl	401ac0 <strcmp@plt>
  40a10c:	cmp	w0, #0x0
  40a110:	b.eq	40a184 <printf@plt+0x85a4>  // b.none
  40a114:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a118:	add	x0, x0, #0xcb8
  40a11c:	ldr	x0, [x0]
  40a120:	cmp	x0, #0x0
  40a124:	b.eq	4094d0 <printf@plt+0x78f0>  // b.none
  40a128:	ldr	x0, [sp, #296]
  40a12c:	str	x0, [sp, #240]
  40a130:	adrp	x0, 411000 <_ZdlPvm@@Base+0x2da0>
  40a134:	add	x1, x0, #0xfe8
  40a138:	mov	x0, #0x0                   	// #0
  40a13c:	bl	401920 <strtok@plt>
  40a140:	str	x0, [sp, #296]
  40a144:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a148:	add	x0, x0, #0xcb8
  40a14c:	ldr	x19, [x0]
  40a150:	ldr	x0, [sp, #296]
  40a154:	bl	408168 <printf@plt+0x6588>
  40a158:	mov	x4, x0
  40a15c:	ldr	x0, [sp, #72]
  40a160:	ldr	w1, [sp, #80]
  40a164:	mov	w3, w1
  40a168:	mov	x2, x0
  40a16c:	mov	x1, x4
  40a170:	ldr	x0, [sp, #240]
  40a174:	blr	x19
  40a178:	b	4094d0 <printf@plt+0x78f0>
  40a17c:	nop
  40a180:	b	4094d0 <printf@plt+0x78f0>
  40a184:	nop
  40a188:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a18c:	add	x0, x0, #0xc58
  40a190:	ldr	w0, [x0]
  40a194:	cmp	w0, #0x0
  40a198:	b.ne	40a1d0 <printf@plt+0x85f0>  // b.any
  40a19c:	add	x5, sp, #0x40
  40a1a0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a1a4:	add	x4, x0, #0xc28
  40a1a8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a1ac:	add	x3, x0, #0xc28
  40a1b0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a1b4:	add	x2, x0, #0xc28
  40a1b8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a1bc:	add	x1, x0, #0x4c8
  40a1c0:	mov	x0, x5
  40a1c4:	bl	405f24 <printf@plt+0x4344>
  40a1c8:	mov	w19, #0x0                   	// #0
  40a1cc:	b	40a384 <printf@plt+0x87a4>
  40a1d0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a1d4:	add	x0, x0, #0xc5c
  40a1d8:	ldr	w0, [x0]
  40a1dc:	cmp	w0, #0x0
  40a1e0:	b.ne	40a218 <printf@plt+0x8638>  // b.any
  40a1e4:	add	x5, sp, #0x40
  40a1e8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a1ec:	add	x4, x0, #0xc28
  40a1f0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a1f4:	add	x3, x0, #0xc28
  40a1f8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a1fc:	add	x2, x0, #0xc28
  40a200:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a204:	add	x1, x0, #0x4e0
  40a208:	mov	x0, x5
  40a20c:	bl	405f24 <printf@plt+0x4344>
  40a210:	mov	w19, #0x0                   	// #0
  40a214:	b	40a384 <printf@plt+0x87a4>
  40a218:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a21c:	add	x0, x0, #0xc98
  40a220:	ldr	x0, [x0]
  40a224:	cmp	x0, #0x0
  40a228:	b.ne	40a260 <printf@plt+0x8680>  // b.any
  40a22c:	add	x5, sp, #0x40
  40a230:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a234:	add	x4, x0, #0xc28
  40a238:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a23c:	add	x3, x0, #0xc28
  40a240:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a244:	add	x2, x0, #0xc28
  40a248:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a24c:	add	x1, x0, #0x500
  40a250:	mov	x0, x5
  40a254:	bl	405f24 <printf@plt+0x4344>
  40a258:	mov	w19, #0x0                   	// #0
  40a25c:	b	40a384 <printf@plt+0x87a4>
  40a260:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a264:	add	x0, x0, #0xca0
  40a268:	ldr	x0, [x0]
  40a26c:	cmp	x0, #0x0
  40a270:	b.ne	40a2a8 <printf@plt+0x86c8>  // b.any
  40a274:	add	x5, sp, #0x40
  40a278:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a27c:	add	x4, x0, #0xc28
  40a280:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a284:	add	x3, x0, #0xc28
  40a288:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a28c:	add	x2, x0, #0xc28
  40a290:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a294:	add	x1, x0, #0x518
  40a298:	mov	x0, x5
  40a29c:	bl	405f24 <printf@plt+0x4344>
  40a2a0:	mov	w19, #0x0                   	// #0
  40a2a4:	b	40a384 <printf@plt+0x87a4>
  40a2a8:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40a2ac:	add	x0, x0, #0x2e8
  40a2b0:	ldr	w0, [x0]
  40a2b4:	cmp	w0, #0x0
  40a2b8:	b.gt	40a2f0 <printf@plt+0x8710>
  40a2bc:	add	x5, sp, #0x40
  40a2c0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a2c4:	add	x4, x0, #0xc28
  40a2c8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a2cc:	add	x3, x0, #0xc28
  40a2d0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a2d4:	add	x2, x0, #0xc28
  40a2d8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a2dc:	add	x1, x0, #0x530
  40a2e0:	mov	x0, x5
  40a2e4:	bl	405f24 <printf@plt+0x4344>
  40a2e8:	mov	w19, #0x0                   	// #0
  40a2ec:	b	40a384 <printf@plt+0x87a4>
  40a2f0:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40a2f4:	add	x0, x0, #0x2e0
  40a2f8:	ldr	w0, [x0]
  40a2fc:	cmp	w0, #0x0
  40a300:	b.gt	40a338 <printf@plt+0x8758>
  40a304:	add	x5, sp, #0x40
  40a308:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a30c:	add	x4, x0, #0xc28
  40a310:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a314:	add	x3, x0, #0xc28
  40a318:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a31c:	add	x2, x0, #0xc28
  40a320:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a324:	add	x1, x0, #0x548
  40a328:	mov	x0, x5
  40a32c:	bl	405f24 <printf@plt+0x4344>
  40a330:	mov	w19, #0x0                   	// #0
  40a334:	b	40a384 <printf@plt+0x87a4>
  40a338:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40a33c:	add	x0, x0, #0x2e4
  40a340:	ldr	w0, [x0]
  40a344:	cmp	w0, #0x0
  40a348:	b.gt	40a380 <printf@plt+0x87a0>
  40a34c:	add	x5, sp, #0x40
  40a350:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a354:	add	x4, x0, #0xc28
  40a358:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a35c:	add	x3, x0, #0xc28
  40a360:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a364:	add	x2, x0, #0xc28
  40a368:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a36c:	add	x1, x0, #0x558
  40a370:	mov	x0, x5
  40a374:	bl	405f24 <printf@plt+0x4344>
  40a378:	mov	w19, #0x0                   	// #0
  40a37c:	b	40a384 <printf@plt+0x87a4>
  40a380:	mov	w19, #0x1                   	// #1
  40a384:	add	x0, sp, #0x40
  40a388:	bl	405c68 <printf@plt+0x4088>
  40a38c:	mov	w0, w19
  40a390:	b	40a3a8 <printf@plt+0x87c8>
  40a394:	mov	x19, x0
  40a398:	add	x0, sp, #0x40
  40a39c:	bl	405c68 <printf@plt+0x4088>
  40a3a0:	mov	x0, x19
  40a3a4:	bl	401b90 <_Unwind_Resume@plt>
  40a3a8:	ldr	x19, [sp, #16]
  40a3ac:	ldp	x29, x30, [sp], #304
  40a3b0:	ret
  40a3b4:	sub	sp, sp, #0x30
  40a3b8:	str	x0, [sp, #40]
  40a3bc:	str	x1, [sp, #32]
  40a3c0:	str	x2, [sp, #24]
  40a3c4:	str	x3, [sp, #16]
  40a3c8:	str	w4, [sp, #12]
  40a3cc:	nop
  40a3d0:	add	sp, sp, #0x30
  40a3d4:	ret
  40a3d8:	sub	sp, sp, #0x20
  40a3dc:	str	x0, [sp, #8]
  40a3e0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a3e4:	add	x0, x0, #0xcb8
  40a3e8:	ldr	x0, [x0]
  40a3ec:	str	x0, [sp, #24]
  40a3f0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a3f4:	add	x0, x0, #0xcb8
  40a3f8:	ldr	x1, [sp, #8]
  40a3fc:	str	x1, [x0]
  40a400:	ldr	x0, [sp, #24]
  40a404:	add	sp, sp, #0x20
  40a408:	ret
  40a40c:	stp	x29, x30, [sp, #-32]!
  40a410:	mov	x29, sp
  40a414:	str	w0, [sp, #28]
  40a418:	str	w1, [sp, #24]
  40a41c:	ldr	w0, [sp, #28]
  40a420:	cmp	w0, #0x1
  40a424:	b.ne	40a450 <printf@plt+0x8870>  // b.any
  40a428:	ldr	w1, [sp, #24]
  40a42c:	mov	w0, #0xffff                	// #65535
  40a430:	cmp	w1, w0
  40a434:	b.ne	40a450 <printf@plt+0x8870>  // b.any
  40a438:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a43c:	add	x0, x0, #0xc48
  40a440:	bl	404de8 <printf@plt+0x3208>
  40a444:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a448:	add	x0, x0, #0xc50
  40a44c:	bl	40e4c8 <_ZdlPvm@@Base+0x268>
  40a450:	nop
  40a454:	ldp	x29, x30, [sp], #32
  40a458:	ret
  40a45c:	stp	x29, x30, [sp, #-16]!
  40a460:	mov	x29, sp
  40a464:	mov	w1, #0xffff                	// #65535
  40a468:	mov	w0, #0x1                   	// #1
  40a46c:	bl	40a40c <printf@plt+0x882c>
  40a470:	ldp	x29, x30, [sp], #16
  40a474:	ret
  40a478:	sub	sp, sp, #0x10
  40a47c:	str	w0, [sp, #12]
  40a480:	ldr	w0, [sp, #12]
  40a484:	cmp	w0, #0x0
  40a488:	b.lt	40a4ac <printf@plt+0x88cc>  // b.tstop
  40a48c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a490:	add	x1, x0, #0xdf8
  40a494:	ldrsw	x0, [sp, #12]
  40a498:	ldrb	w0, [x1, x0]
  40a49c:	cmp	w0, #0x0
  40a4a0:	b.eq	40a4ac <printf@plt+0x88cc>  // b.none
  40a4a4:	mov	w0, #0x1                   	// #1
  40a4a8:	b	40a4b0 <printf@plt+0x88d0>
  40a4ac:	mov	w0, #0x0                   	// #0
  40a4b0:	add	sp, sp, #0x10
  40a4b4:	ret
  40a4b8:	sub	sp, sp, #0x10
  40a4bc:	str	x0, [sp, #8]
  40a4c0:	ldr	x0, [sp, #8]
  40a4c4:	ldr	w0, [x0, #4]
  40a4c8:	add	sp, sp, #0x10
  40a4cc:	ret
  40a4d0:	sub	sp, sp, #0x10
  40a4d4:	str	x0, [sp, #8]
  40a4d8:	ldr	x0, [sp, #8]
  40a4dc:	ldr	w0, [x0]
  40a4e0:	add	sp, sp, #0x10
  40a4e4:	ret
  40a4e8:	stp	x29, x30, [sp, #-32]!
  40a4ec:	mov	x29, sp
  40a4f0:	str	x0, [sp, #24]
  40a4f4:	str	w1, [sp, #20]
  40a4f8:	str	w2, [sp, #16]
  40a4fc:	ldr	x0, [sp, #24]
  40a500:	ldr	w0, [x0, #56]
  40a504:	cmp	w0, #0x0
  40a508:	b.eq	40a538 <printf@plt+0x8958>  // b.none
  40a50c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a510:	add	x0, x0, #0xc5c
  40a514:	ldr	w1, [x0]
  40a518:	ldr	x0, [sp, #24]
  40a51c:	ldr	w0, [x0, #56]
  40a520:	mov	w3, w0
  40a524:	mov	w2, w1
  40a528:	ldr	w1, [sp, #16]
  40a52c:	ldr	w0, [sp, #20]
  40a530:	bl	4066a8 <printf@plt+0x4ac8>
  40a534:	b	40a578 <printf@plt+0x8998>
  40a538:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a53c:	add	x0, x0, #0xc5c
  40a540:	ldr	w0, [x0]
  40a544:	ldr	w1, [sp, #16]
  40a548:	cmp	w1, w0
  40a54c:	b.eq	40a570 <printf@plt+0x8990>  // b.none
  40a550:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a554:	add	x0, x0, #0xc5c
  40a558:	ldr	w0, [x0]
  40a55c:	mov	w2, w0
  40a560:	ldr	w1, [sp, #16]
  40a564:	ldr	w0, [sp, #20]
  40a568:	bl	40653c <printf@plt+0x495c>
  40a56c:	b	40a574 <printf@plt+0x8994>
  40a570:	ldr	w0, [sp, #20]
  40a574:	nop
  40a578:	ldp	x29, x30, [sp], #32
  40a57c:	ret
  40a580:	stp	x29, x30, [sp, #-64]!
  40a584:	mov	x29, sp
  40a588:	str	x19, [sp, #16]
  40a58c:	str	x0, [sp, #40]
  40a590:	str	x1, [sp, #32]
  40a594:	ldr	x0, [sp, #40]
  40a598:	bl	40a4d0 <printf@plt+0x88f0>
  40a59c:	lsl	w19, w0, #10
  40a5a0:	ldr	x0, [sp, #32]
  40a5a4:	bl	40a4d0 <printf@plt+0x88f0>
  40a5a8:	add	w0, w19, w0
  40a5ac:	mov	w1, #0x4e61                	// #20065
  40a5b0:	movk	w1, #0x824a, lsl #16
  40a5b4:	smull	x1, w0, w1
  40a5b8:	lsr	x1, x1, #32
  40a5bc:	add	w1, w0, w1
  40a5c0:	asr	w2, w1, #8
  40a5c4:	asr	w1, w0, #31
  40a5c8:	sub	w2, w2, w1
  40a5cc:	mov	w1, #0x1f7                 	// #503
  40a5d0:	mul	w1, w2, w1
  40a5d4:	sub	w0, w0, w1
  40a5d8:	str	w0, [sp, #60]
  40a5dc:	ldr	w0, [sp, #60]
  40a5e0:	cmp	w0, #0x0
  40a5e4:	cneg	w0, w0, lt  // lt = tstop
  40a5e8:	ldr	x19, [sp, #16]
  40a5ec:	ldp	x29, x30, [sp], #64
  40a5f0:	ret
  40a5f4:	stp	x29, x30, [sp, #-32]!
  40a5f8:	mov	x29, sp
  40a5fc:	str	x0, [sp, #24]
  40a600:	ldr	x1, [sp, #24]
  40a604:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a608:	add	x0, x0, #0xcc0
  40a60c:	bl	40f140 <_ZdlPvm@@Base+0xee0>
  40a610:	nop
  40a614:	ldp	x29, x30, [sp], #32
  40a618:	ret
  40a61c:	stp	x29, x30, [sp, #-64]!
  40a620:	mov	x29, sp
  40a624:	str	x19, [sp, #16]
  40a628:	str	x0, [sp, #40]
  40a62c:	str	x1, [sp, #32]
  40a630:	ldr	x0, [sp, #40]
  40a634:	bl	401820 <strlen@plt>
  40a638:	mov	x19, x0
  40a63c:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40a640:	add	x0, x0, #0x238
  40a644:	ldr	x0, [x0]
  40a648:	bl	401820 <strlen@plt>
  40a64c:	add	x0, x19, x0
  40a650:	add	x0, x0, #0x5
  40a654:	bl	4017b0 <_Znam@plt>
  40a658:	str	x0, [sp, #56]
  40a65c:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40a660:	add	x0, x0, #0x238
  40a664:	ldr	x0, [x0]
  40a668:	ldr	x3, [sp, #40]
  40a66c:	mov	x2, x0
  40a670:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a674:	add	x1, x0, #0x5e0
  40a678:	ldr	x0, [sp, #56]
  40a67c:	bl	401930 <sprintf@plt>
  40a680:	ldr	x2, [sp, #32]
  40a684:	ldr	x1, [sp, #56]
  40a688:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a68c:	add	x0, x0, #0xcc0
  40a690:	bl	40f2d8 <_ZdlPvm@@Base+0x1078>
  40a694:	str	x0, [sp, #48]
  40a698:	ldr	x0, [sp, #56]
  40a69c:	cmp	x0, #0x0
  40a6a0:	b.eq	40a6ac <printf@plt+0x8acc>  // b.none
  40a6a4:	ldr	x0, [sp, #56]
  40a6a8:	bl	401a40 <_ZdaPv@plt>
  40a6ac:	ldr	x0, [sp, #48]
  40a6b0:	ldr	x19, [sp, #16]
  40a6b4:	ldp	x29, x30, [sp], #64
  40a6b8:	ret
  40a6bc:	stp	x29, x30, [sp, #-32]!
  40a6c0:	mov	x29, sp
  40a6c4:	str	w0, [sp, #28]
  40a6c8:	str	w1, [sp, #24]
  40a6cc:	ldr	w0, [sp, #28]
  40a6d0:	cmp	w0, #0x1
  40a6d4:	b.ne	40a728 <printf@plt+0x8b48>  // b.any
  40a6d8:	ldr	w1, [sp, #24]
  40a6dc:	mov	w0, #0xffff                	// #65535
  40a6e0:	cmp	w1, w0
  40a6e4:	b.ne	40a728 <printf@plt+0x8b48>  // b.any
  40a6e8:	mov	w4, #0x0                   	// #0
  40a6ec:	mov	w3, #0x0                   	// #0
  40a6f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a6f4:	add	x2, x0, #0x5f0
  40a6f8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a6fc:	add	x1, x0, #0x5c8
  40a700:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a704:	add	x0, x0, #0xcc0
  40a708:	bl	40eeb8 <_ZdlPvm@@Base+0xc58>
  40a70c:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40a710:	add	x2, x0, #0x228
  40a714:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40a718:	add	x1, x0, #0xcc0
  40a71c:	adrp	x0, 40f000 <_ZdlPvm@@Base+0xda0>
  40a720:	add	x0, x0, #0x10c
  40a724:	bl	4019e0 <__cxa_atexit@plt>
  40a728:	nop
  40a72c:	ldp	x29, x30, [sp], #32
  40a730:	ret
  40a734:	stp	x29, x30, [sp, #-16]!
  40a738:	mov	x29, sp
  40a73c:	mov	w1, #0xffff                	// #65535
  40a740:	mov	w0, #0x1                   	// #1
  40a744:	bl	40a6bc <printf@plt+0x8adc>
  40a748:	ldp	x29, x30, [sp], #16
  40a74c:	ret
  40a750:	str	x19, [sp, #-64]!
  40a754:	str	x0, [sp, #24]
  40a758:	str	x1, [sp, #16]
  40a75c:	ldr	x0, [sp, #16]
  40a760:	ldr	w0, [x0, #48]
  40a764:	str	w0, [sp, #60]
  40a768:	ldr	x0, [sp, #16]
  40a76c:	ldr	w0, [x0, #52]
  40a770:	str	w0, [sp, #52]
  40a774:	ldr	x0, [sp, #16]
  40a778:	ldr	w0, [x0]
  40a77c:	str	w0, [sp, #56]
  40a780:	b	40a928 <printf@plt+0x8d48>
  40a784:	ldr	w1, [sp, #56]
  40a788:	ldr	w0, [sp, #52]
  40a78c:	sub	w1, w1, w0
  40a790:	ldr	w2, [sp, #52]
  40a794:	ldr	w0, [sp, #60]
  40a798:	sub	w0, w2, w0
  40a79c:	cmp	w1, w0
  40a7a0:	b.le	40a878 <printf@plt+0x8c98>
  40a7a4:	ldr	w1, [sp, #52]
  40a7a8:	ldr	w0, [sp, #60]
  40a7ac:	sub	w0, w1, w0
  40a7b0:	str	w0, [sp, #36]
  40a7b4:	mov	w19, #0x0                   	// #0
  40a7b8:	b	40a858 <printf@plt+0x8c78>
  40a7bc:	ldr	w0, [sp, #60]
  40a7c0:	add	w0, w19, w0
  40a7c4:	sxtw	x0, w0
  40a7c8:	lsl	x0, x0, #3
  40a7cc:	ldr	x1, [sp, #24]
  40a7d0:	add	x0, x1, x0
  40a7d4:	ldr	x0, [x0]
  40a7d8:	str	x0, [sp, #40]
  40a7dc:	ldr	w1, [sp, #52]
  40a7e0:	ldr	w0, [sp, #60]
  40a7e4:	sub	w0, w1, w0
  40a7e8:	ldr	w1, [sp, #56]
  40a7ec:	sub	w0, w1, w0
  40a7f0:	add	w0, w19, w0
  40a7f4:	sxtw	x0, w0
  40a7f8:	lsl	x0, x0, #3
  40a7fc:	ldr	x1, [sp, #24]
  40a800:	add	x1, x1, x0
  40a804:	ldr	w0, [sp, #60]
  40a808:	add	w0, w19, w0
  40a80c:	sxtw	x0, w0
  40a810:	lsl	x0, x0, #3
  40a814:	ldr	x2, [sp, #24]
  40a818:	add	x0, x2, x0
  40a81c:	ldr	x1, [x1]
  40a820:	str	x1, [x0]
  40a824:	ldr	w1, [sp, #52]
  40a828:	ldr	w0, [sp, #60]
  40a82c:	sub	w0, w1, w0
  40a830:	ldr	w1, [sp, #56]
  40a834:	sub	w0, w1, w0
  40a838:	add	w0, w19, w0
  40a83c:	sxtw	x0, w0
  40a840:	lsl	x0, x0, #3
  40a844:	ldr	x1, [sp, #24]
  40a848:	add	x0, x1, x0
  40a84c:	ldr	x1, [sp, #40]
  40a850:	str	x1, [x0]
  40a854:	add	w19, w19, #0x1
  40a858:	ldr	w0, [sp, #36]
  40a85c:	cmp	w19, w0
  40a860:	b.lt	40a7bc <printf@plt+0x8bdc>  // b.tstop
  40a864:	ldr	w1, [sp, #56]
  40a868:	ldr	w0, [sp, #36]
  40a86c:	sub	w0, w1, w0
  40a870:	str	w0, [sp, #56]
  40a874:	b	40a928 <printf@plt+0x8d48>
  40a878:	ldr	w1, [sp, #56]
  40a87c:	ldr	w0, [sp, #52]
  40a880:	sub	w0, w1, w0
  40a884:	str	w0, [sp, #48]
  40a888:	mov	w19, #0x0                   	// #0
  40a88c:	b	40a90c <printf@plt+0x8d2c>
  40a890:	ldr	w0, [sp, #60]
  40a894:	add	w0, w19, w0
  40a898:	sxtw	x0, w0
  40a89c:	lsl	x0, x0, #3
  40a8a0:	ldr	x1, [sp, #24]
  40a8a4:	add	x0, x1, x0
  40a8a8:	ldr	x0, [x0]
  40a8ac:	str	x0, [sp, #40]
  40a8b0:	ldr	w0, [sp, #52]
  40a8b4:	add	w0, w19, w0
  40a8b8:	sxtw	x0, w0
  40a8bc:	lsl	x0, x0, #3
  40a8c0:	ldr	x1, [sp, #24]
  40a8c4:	add	x1, x1, x0
  40a8c8:	ldr	w0, [sp, #60]
  40a8cc:	add	w0, w19, w0
  40a8d0:	sxtw	x0, w0
  40a8d4:	lsl	x0, x0, #3
  40a8d8:	ldr	x2, [sp, #24]
  40a8dc:	add	x0, x2, x0
  40a8e0:	ldr	x1, [x1]
  40a8e4:	str	x1, [x0]
  40a8e8:	ldr	w0, [sp, #52]
  40a8ec:	add	w0, w19, w0
  40a8f0:	sxtw	x0, w0
  40a8f4:	lsl	x0, x0, #3
  40a8f8:	ldr	x1, [sp, #24]
  40a8fc:	add	x0, x1, x0
  40a900:	ldr	x1, [sp, #40]
  40a904:	str	x1, [x0]
  40a908:	add	w19, w19, #0x1
  40a90c:	ldr	w0, [sp, #48]
  40a910:	cmp	w19, w0
  40a914:	b.lt	40a890 <printf@plt+0x8cb0>  // b.tstop
  40a918:	ldr	w1, [sp, #60]
  40a91c:	ldr	w0, [sp, #48]
  40a920:	add	w0, w1, w0
  40a924:	str	w0, [sp, #60]
  40a928:	ldr	w1, [sp, #56]
  40a92c:	ldr	w0, [sp, #52]
  40a930:	cmp	w1, w0
  40a934:	b.le	40a948 <printf@plt+0x8d68>
  40a938:	ldr	w1, [sp, #52]
  40a93c:	ldr	w0, [sp, #60]
  40a940:	cmp	w1, w0
  40a944:	b.gt	40a784 <printf@plt+0x8ba4>
  40a948:	ldr	x0, [sp, #16]
  40a94c:	ldr	w1, [x0, #48]
  40a950:	ldr	x0, [sp, #16]
  40a954:	ldr	w2, [x0]
  40a958:	ldr	x0, [sp, #16]
  40a95c:	ldr	w0, [x0, #52]
  40a960:	sub	w0, w2, w0
  40a964:	add	w1, w1, w0
  40a968:	ldr	x0, [sp, #16]
  40a96c:	str	w1, [x0, #48]
  40a970:	ldr	x0, [sp, #16]
  40a974:	ldr	w1, [x0]
  40a978:	ldr	x0, [sp, #16]
  40a97c:	str	w1, [x0, #52]
  40a980:	nop
  40a984:	ldr	x19, [sp], #64
  40a988:	ret
  40a98c:	stp	x29, x30, [sp, #-48]!
  40a990:	mov	x29, sp
  40a994:	str	w0, [sp, #44]
  40a998:	str	x1, [sp, #32]
  40a99c:	str	x2, [sp, #24]
  40a9a0:	str	w3, [sp, #40]
  40a9a4:	str	x4, [sp, #16]
  40a9a8:	ldr	x0, [sp, #16]
  40a9ac:	ldr	w1, [x0]
  40a9b0:	ldr	x0, [sp, #16]
  40a9b4:	str	w1, [x0, #52]
  40a9b8:	ldr	x0, [sp, #16]
  40a9bc:	ldr	w1, [x0, #52]
  40a9c0:	ldr	x0, [sp, #16]
  40a9c4:	str	w1, [x0, #48]
  40a9c8:	ldr	x0, [sp, #16]
  40a9cc:	str	xzr, [x0, #32]
  40a9d0:	ldr	w0, [sp, #40]
  40a9d4:	cmp	w0, #0x0
  40a9d8:	b.ne	40a9f0 <printf@plt+0x8e10>  // b.any
  40a9dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40a9e0:	add	x0, x0, #0x638
  40a9e4:	bl	401b30 <getenv@plt>
  40a9e8:	cmp	x0, #0x0
  40a9ec:	b.eq	40a9f8 <printf@plt+0x8e18>  // b.none
  40a9f0:	mov	w0, #0x1                   	// #1
  40a9f4:	b	40a9fc <printf@plt+0x8e1c>
  40a9f8:	mov	w0, #0x0                   	// #0
  40a9fc:	ldr	x1, [sp, #16]
  40aa00:	str	w0, [x1, #44]
  40aa04:	ldr	x0, [sp, #24]
  40aa08:	ldrb	w0, [x0]
  40aa0c:	cmp	w0, #0x2d
  40aa10:	b.ne	40aa30 <printf@plt+0x8e50>  // b.any
  40aa14:	ldr	x0, [sp, #16]
  40aa18:	mov	w1, #0x2                   	// #2
  40aa1c:	str	w1, [x0, #40]
  40aa20:	ldr	x0, [sp, #24]
  40aa24:	add	x0, x0, #0x1
  40aa28:	str	x0, [sp, #24]
  40aa2c:	b	40aa80 <printf@plt+0x8ea0>
  40aa30:	ldr	x0, [sp, #24]
  40aa34:	ldrb	w0, [x0]
  40aa38:	cmp	w0, #0x2b
  40aa3c:	b.ne	40aa58 <printf@plt+0x8e78>  // b.any
  40aa40:	ldr	x0, [sp, #16]
  40aa44:	str	wzr, [x0, #40]
  40aa48:	ldr	x0, [sp, #24]
  40aa4c:	add	x0, x0, #0x1
  40aa50:	str	x0, [sp, #24]
  40aa54:	b	40aa80 <printf@plt+0x8ea0>
  40aa58:	ldr	x0, [sp, #16]
  40aa5c:	ldr	w0, [x0, #44]
  40aa60:	cmp	w0, #0x0
  40aa64:	b.eq	40aa74 <printf@plt+0x8e94>  // b.none
  40aa68:	ldr	x0, [sp, #16]
  40aa6c:	str	wzr, [x0, #40]
  40aa70:	b	40aa80 <printf@plt+0x8ea0>
  40aa74:	ldr	x0, [sp, #16]
  40aa78:	mov	w1, #0x1                   	// #1
  40aa7c:	str	w1, [x0, #40]
  40aa80:	ldr	x0, [sp, #24]
  40aa84:	ldp	x29, x30, [sp], #48
  40aa88:	ret
  40aa8c:	stp	x29, x30, [sp, #-208]!
  40aa90:	mov	x29, sp
  40aa94:	str	x19, [sp, #16]
  40aa98:	str	w0, [sp, #92]
  40aa9c:	str	x1, [sp, #80]
  40aaa0:	str	x2, [sp, #72]
  40aaa4:	str	x3, [sp, #64]
  40aaa8:	str	x4, [sp, #56]
  40aaac:	str	w5, [sp, #88]
  40aab0:	str	w6, [sp, #52]
  40aab4:	str	x7, [sp, #40]
  40aab8:	ldr	x0, [sp, #40]
  40aabc:	ldr	w0, [x0, #4]
  40aac0:	str	w0, [sp, #204]
  40aac4:	ldr	x0, [sp, #72]
  40aac8:	ldrb	w0, [x0]
  40aacc:	cmp	w0, #0x3a
  40aad0:	b.ne	40aad8 <printf@plt+0x8ef8>  // b.any
  40aad4:	str	wzr, [sp, #204]
  40aad8:	ldr	w0, [sp, #92]
  40aadc:	cmp	w0, #0x0
  40aae0:	b.gt	40aaec <printf@plt+0x8f0c>
  40aae4:	mov	w0, #0xffffffff            	// #-1
  40aae8:	b	40bd88 <printf@plt+0xa1a8>
  40aaec:	ldr	x0, [sp, #40]
  40aaf0:	str	xzr, [x0, #16]
  40aaf4:	ldr	x0, [sp, #40]
  40aaf8:	ldr	w0, [x0]
  40aafc:	cmp	w0, #0x0
  40ab00:	b.eq	40ab14 <printf@plt+0x8f34>  // b.none
  40ab04:	ldr	x0, [sp, #40]
  40ab08:	ldr	w0, [x0, #24]
  40ab0c:	cmp	w0, #0x0
  40ab10:	b.ne	40ab58 <printf@plt+0x8f78>  // b.any
  40ab14:	ldr	x0, [sp, #40]
  40ab18:	ldr	w0, [x0]
  40ab1c:	cmp	w0, #0x0
  40ab20:	b.ne	40ab30 <printf@plt+0x8f50>  // b.any
  40ab24:	ldr	x0, [sp, #40]
  40ab28:	mov	w1, #0x1                   	// #1
  40ab2c:	str	w1, [x0]
  40ab30:	ldr	x4, [sp, #40]
  40ab34:	ldr	w3, [sp, #52]
  40ab38:	ldr	x2, [sp, #72]
  40ab3c:	ldr	x1, [sp, #80]
  40ab40:	ldr	w0, [sp, #92]
  40ab44:	bl	40a98c <printf@plt+0x8dac>
  40ab48:	str	x0, [sp, #72]
  40ab4c:	ldr	x0, [sp, #40]
  40ab50:	mov	w1, #0x1                   	// #1
  40ab54:	str	w1, [x0, #24]
  40ab58:	ldr	x0, [sp, #40]
  40ab5c:	ldr	x0, [x0, #32]
  40ab60:	cmp	x0, #0x0
  40ab64:	b.eq	40ab7c <printf@plt+0x8f9c>  // b.none
  40ab68:	ldr	x0, [sp, #40]
  40ab6c:	ldr	x0, [x0, #32]
  40ab70:	ldrb	w0, [x0]
  40ab74:	cmp	w0, #0x0
  40ab78:	b.ne	40af0c <printf@plt+0x932c>  // b.any
  40ab7c:	ldr	x0, [sp, #40]
  40ab80:	ldr	w1, [x0, #52]
  40ab84:	ldr	x0, [sp, #40]
  40ab88:	ldr	w0, [x0]
  40ab8c:	cmp	w1, w0
  40ab90:	b.le	40aba4 <printf@plt+0x8fc4>
  40ab94:	ldr	x0, [sp, #40]
  40ab98:	ldr	w1, [x0]
  40ab9c:	ldr	x0, [sp, #40]
  40aba0:	str	w1, [x0, #52]
  40aba4:	ldr	x0, [sp, #40]
  40aba8:	ldr	w1, [x0, #48]
  40abac:	ldr	x0, [sp, #40]
  40abb0:	ldr	w0, [x0]
  40abb4:	cmp	w1, w0
  40abb8:	b.le	40abcc <printf@plt+0x8fec>
  40abbc:	ldr	x0, [sp, #40]
  40abc0:	ldr	w1, [x0]
  40abc4:	ldr	x0, [sp, #40]
  40abc8:	str	w1, [x0, #48]
  40abcc:	ldr	x0, [sp, #40]
  40abd0:	ldr	w0, [x0, #40]
  40abd4:	cmp	w0, #0x1
  40abd8:	b.ne	40acd4 <printf@plt+0x90f4>  // b.any
  40abdc:	ldr	x0, [sp, #40]
  40abe0:	ldr	w1, [x0, #48]
  40abe4:	ldr	x0, [sp, #40]
  40abe8:	ldr	w0, [x0, #52]
  40abec:	cmp	w1, w0
  40abf0:	b.eq	40ac1c <printf@plt+0x903c>  // b.none
  40abf4:	ldr	x0, [sp, #40]
  40abf8:	ldr	w1, [x0, #52]
  40abfc:	ldr	x0, [sp, #40]
  40ac00:	ldr	w0, [x0]
  40ac04:	cmp	w1, w0
  40ac08:	b.eq	40ac1c <printf@plt+0x903c>  // b.none
  40ac0c:	ldr	x1, [sp, #40]
  40ac10:	ldr	x0, [sp, #80]
  40ac14:	bl	40a750 <printf@plt+0x8b70>
  40ac18:	b	40ac44 <printf@plt+0x9064>
  40ac1c:	ldr	x0, [sp, #40]
  40ac20:	ldr	w1, [x0, #52]
  40ac24:	ldr	x0, [sp, #40]
  40ac28:	ldr	w0, [x0]
  40ac2c:	cmp	w1, w0
  40ac30:	b.eq	40ac5c <printf@plt+0x907c>  // b.none
  40ac34:	ldr	x0, [sp, #40]
  40ac38:	ldr	w1, [x0]
  40ac3c:	ldr	x0, [sp, #40]
  40ac40:	str	w1, [x0, #48]
  40ac44:	b	40ac5c <printf@plt+0x907c>
  40ac48:	ldr	x0, [sp, #40]
  40ac4c:	ldr	w0, [x0]
  40ac50:	add	w1, w0, #0x1
  40ac54:	ldr	x0, [sp, #40]
  40ac58:	str	w1, [x0]
  40ac5c:	ldr	x0, [sp, #40]
  40ac60:	ldr	w0, [x0]
  40ac64:	ldr	w1, [sp, #92]
  40ac68:	cmp	w1, w0
  40ac6c:	b.le	40acc4 <printf@plt+0x90e4>
  40ac70:	ldr	x0, [sp, #40]
  40ac74:	ldr	w0, [x0]
  40ac78:	sxtw	x0, w0
  40ac7c:	lsl	x0, x0, #3
  40ac80:	ldr	x1, [sp, #80]
  40ac84:	add	x0, x1, x0
  40ac88:	ldr	x0, [x0]
  40ac8c:	ldrb	w0, [x0]
  40ac90:	cmp	w0, #0x2d
  40ac94:	b.ne	40ac48 <printf@plt+0x9068>  // b.any
  40ac98:	ldr	x0, [sp, #40]
  40ac9c:	ldr	w0, [x0]
  40aca0:	sxtw	x0, w0
  40aca4:	lsl	x0, x0, #3
  40aca8:	ldr	x1, [sp, #80]
  40acac:	add	x0, x1, x0
  40acb0:	ldr	x0, [x0]
  40acb4:	add	x0, x0, #0x1
  40acb8:	ldrb	w0, [x0]
  40acbc:	cmp	w0, #0x0
  40acc0:	b.eq	40ac48 <printf@plt+0x9068>  // b.none
  40acc4:	ldr	x0, [sp, #40]
  40acc8:	ldr	w1, [x0]
  40accc:	ldr	x0, [sp, #40]
  40acd0:	str	w1, [x0, #52]
  40acd4:	ldr	x0, [sp, #40]
  40acd8:	ldr	w0, [x0]
  40acdc:	ldr	w1, [sp, #92]
  40ace0:	cmp	w1, w0
  40ace4:	b.eq	40adb0 <printf@plt+0x91d0>  // b.none
  40ace8:	ldr	x0, [sp, #40]
  40acec:	ldr	w0, [x0]
  40acf0:	sxtw	x0, w0
  40acf4:	lsl	x0, x0, #3
  40acf8:	ldr	x1, [sp, #80]
  40acfc:	add	x0, x1, x0
  40ad00:	ldr	x2, [x0]
  40ad04:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40ad08:	add	x1, x0, #0x648
  40ad0c:	mov	x0, x2
  40ad10:	bl	401ac0 <strcmp@plt>
  40ad14:	cmp	w0, #0x0
  40ad18:	b.ne	40adb0 <printf@plt+0x91d0>  // b.any
  40ad1c:	ldr	x0, [sp, #40]
  40ad20:	ldr	w0, [x0]
  40ad24:	add	w1, w0, #0x1
  40ad28:	ldr	x0, [sp, #40]
  40ad2c:	str	w1, [x0]
  40ad30:	ldr	x0, [sp, #40]
  40ad34:	ldr	w1, [x0, #48]
  40ad38:	ldr	x0, [sp, #40]
  40ad3c:	ldr	w0, [x0, #52]
  40ad40:	cmp	w1, w0
  40ad44:	b.eq	40ad70 <printf@plt+0x9190>  // b.none
  40ad48:	ldr	x0, [sp, #40]
  40ad4c:	ldr	w1, [x0, #52]
  40ad50:	ldr	x0, [sp, #40]
  40ad54:	ldr	w0, [x0]
  40ad58:	cmp	w1, w0
  40ad5c:	b.eq	40ad70 <printf@plt+0x9190>  // b.none
  40ad60:	ldr	x1, [sp, #40]
  40ad64:	ldr	x0, [sp, #80]
  40ad68:	bl	40a750 <printf@plt+0x8b70>
  40ad6c:	b	40ad98 <printf@plt+0x91b8>
  40ad70:	ldr	x0, [sp, #40]
  40ad74:	ldr	w1, [x0, #48]
  40ad78:	ldr	x0, [sp, #40]
  40ad7c:	ldr	w0, [x0, #52]
  40ad80:	cmp	w1, w0
  40ad84:	b.ne	40ad98 <printf@plt+0x91b8>  // b.any
  40ad88:	ldr	x0, [sp, #40]
  40ad8c:	ldr	w1, [x0]
  40ad90:	ldr	x0, [sp, #40]
  40ad94:	str	w1, [x0, #48]
  40ad98:	ldr	x0, [sp, #40]
  40ad9c:	ldr	w1, [sp, #92]
  40ada0:	str	w1, [x0, #52]
  40ada4:	ldr	x0, [sp, #40]
  40ada8:	ldr	w1, [sp, #92]
  40adac:	str	w1, [x0]
  40adb0:	ldr	x0, [sp, #40]
  40adb4:	ldr	w0, [x0]
  40adb8:	ldr	w1, [sp, #92]
  40adbc:	cmp	w1, w0
  40adc0:	b.ne	40adf4 <printf@plt+0x9214>  // b.any
  40adc4:	ldr	x0, [sp, #40]
  40adc8:	ldr	w1, [x0, #48]
  40adcc:	ldr	x0, [sp, #40]
  40add0:	ldr	w0, [x0, #52]
  40add4:	cmp	w1, w0
  40add8:	b.eq	40adec <printf@plt+0x920c>  // b.none
  40addc:	ldr	x0, [sp, #40]
  40ade0:	ldr	w1, [x0, #48]
  40ade4:	ldr	x0, [sp, #40]
  40ade8:	str	w1, [x0]
  40adec:	mov	w0, #0xffffffff            	// #-1
  40adf0:	b	40bd88 <printf@plt+0xa1a8>
  40adf4:	ldr	x0, [sp, #40]
  40adf8:	ldr	w0, [x0]
  40adfc:	sxtw	x0, w0
  40ae00:	lsl	x0, x0, #3
  40ae04:	ldr	x1, [sp, #80]
  40ae08:	add	x0, x1, x0
  40ae0c:	ldr	x0, [x0]
  40ae10:	ldrb	w0, [x0]
  40ae14:	cmp	w0, #0x2d
  40ae18:	b.ne	40ae48 <printf@plt+0x9268>  // b.any
  40ae1c:	ldr	x0, [sp, #40]
  40ae20:	ldr	w0, [x0]
  40ae24:	sxtw	x0, w0
  40ae28:	lsl	x0, x0, #3
  40ae2c:	ldr	x1, [sp, #80]
  40ae30:	add	x0, x1, x0
  40ae34:	ldr	x0, [x0]
  40ae38:	add	x0, x0, #0x1
  40ae3c:	ldrb	w0, [x0]
  40ae40:	cmp	w0, #0x0
  40ae44:	b.ne	40ae98 <printf@plt+0x92b8>  // b.any
  40ae48:	ldr	x0, [sp, #40]
  40ae4c:	ldr	w0, [x0, #40]
  40ae50:	cmp	w0, #0x0
  40ae54:	b.ne	40ae60 <printf@plt+0x9280>  // b.any
  40ae58:	mov	w0, #0xffffffff            	// #-1
  40ae5c:	b	40bd88 <printf@plt+0xa1a8>
  40ae60:	ldr	x0, [sp, #40]
  40ae64:	ldr	w0, [x0]
  40ae68:	add	w2, w0, #0x1
  40ae6c:	ldr	x1, [sp, #40]
  40ae70:	str	w2, [x1]
  40ae74:	sxtw	x0, w0
  40ae78:	lsl	x0, x0, #3
  40ae7c:	ldr	x1, [sp, #80]
  40ae80:	add	x0, x1, x0
  40ae84:	ldr	x1, [x0]
  40ae88:	ldr	x0, [sp, #40]
  40ae8c:	str	x1, [x0, #16]
  40ae90:	mov	w0, #0x1                   	// #1
  40ae94:	b	40bd88 <printf@plt+0xa1a8>
  40ae98:	ldr	x0, [sp, #40]
  40ae9c:	ldr	w0, [x0]
  40aea0:	sxtw	x0, w0
  40aea4:	lsl	x0, x0, #3
  40aea8:	ldr	x1, [sp, #80]
  40aeac:	add	x0, x1, x0
  40aeb0:	ldr	x1, [x0]
  40aeb4:	ldr	x0, [sp, #64]
  40aeb8:	cmp	x0, #0x0
  40aebc:	b.eq	40aef4 <printf@plt+0x9314>  // b.none
  40aec0:	ldr	x0, [sp, #40]
  40aec4:	ldr	w0, [x0]
  40aec8:	sxtw	x0, w0
  40aecc:	lsl	x0, x0, #3
  40aed0:	ldr	x2, [sp, #80]
  40aed4:	add	x0, x2, x0
  40aed8:	ldr	x0, [x0]
  40aedc:	add	x0, x0, #0x1
  40aee0:	ldrb	w0, [x0]
  40aee4:	cmp	w0, #0x2d
  40aee8:	b.ne	40aef4 <printf@plt+0x9314>  // b.any
  40aeec:	mov	w0, #0x1                   	// #1
  40aef0:	b	40aef8 <printf@plt+0x9318>
  40aef4:	mov	w0, #0x0                   	// #0
  40aef8:	sxtw	x0, w0
  40aefc:	add	x0, x0, #0x1
  40af00:	add	x1, x1, x0
  40af04:	ldr	x0, [sp, #40]
  40af08:	str	x1, [x0, #32]
  40af0c:	ldr	x0, [sp, #64]
  40af10:	cmp	x0, #0x0
  40af14:	b.eq	40b604 <printf@plt+0x9a24>  // b.none
  40af18:	ldr	x0, [sp, #40]
  40af1c:	ldr	w0, [x0]
  40af20:	sxtw	x0, w0
  40af24:	lsl	x0, x0, #3
  40af28:	ldr	x1, [sp, #80]
  40af2c:	add	x0, x1, x0
  40af30:	ldr	x0, [x0]
  40af34:	add	x0, x0, #0x1
  40af38:	ldrb	w0, [x0]
  40af3c:	cmp	w0, #0x2d
  40af40:	b.eq	40afb4 <printf@plt+0x93d4>  // b.none
  40af44:	ldr	w0, [sp, #88]
  40af48:	cmp	w0, #0x0
  40af4c:	b.eq	40b604 <printf@plt+0x9a24>  // b.none
  40af50:	ldr	x0, [sp, #40]
  40af54:	ldr	w0, [x0]
  40af58:	sxtw	x0, w0
  40af5c:	lsl	x0, x0, #3
  40af60:	ldr	x1, [sp, #80]
  40af64:	add	x0, x1, x0
  40af68:	ldr	x0, [x0]
  40af6c:	add	x0, x0, #0x2
  40af70:	ldrb	w0, [x0]
  40af74:	cmp	w0, #0x0
  40af78:	b.ne	40afb4 <printf@plt+0x93d4>  // b.any
  40af7c:	ldr	x0, [sp, #40]
  40af80:	ldr	w0, [x0]
  40af84:	sxtw	x0, w0
  40af88:	lsl	x0, x0, #3
  40af8c:	ldr	x1, [sp, #80]
  40af90:	add	x0, x1, x0
  40af94:	ldr	x0, [x0]
  40af98:	add	x0, x0, #0x1
  40af9c:	ldrb	w0, [x0]
  40afa0:	mov	w1, w0
  40afa4:	ldr	x0, [sp, #72]
  40afa8:	bl	4018b0 <strchr@plt>
  40afac:	cmp	x0, #0x0
  40afb0:	b.ne	40b604 <printf@plt+0x9a24>  // b.any
  40afb4:	str	xzr, [sp, #176]
  40afb8:	str	wzr, [sp, #172]
  40afbc:	str	wzr, [sp, #168]
  40afc0:	mov	w0, #0xffffffff            	// #-1
  40afc4:	str	w0, [sp, #164]
  40afc8:	ldr	x0, [sp, #40]
  40afcc:	ldr	x0, [x0, #32]
  40afd0:	str	x0, [sp, #192]
  40afd4:	b	40afe4 <printf@plt+0x9404>
  40afd8:	ldr	x0, [sp, #192]
  40afdc:	add	x0, x0, #0x1
  40afe0:	str	x0, [sp, #192]
  40afe4:	ldr	x0, [sp, #192]
  40afe8:	ldrb	w0, [x0]
  40afec:	cmp	w0, #0x0
  40aff0:	b.eq	40b004 <printf@plt+0x9424>  // b.none
  40aff4:	ldr	x0, [sp, #192]
  40aff8:	ldrb	w0, [x0]
  40affc:	cmp	w0, #0x3d
  40b000:	b.ne	40afd8 <printf@plt+0x93f8>  // b.any
  40b004:	ldr	x0, [sp, #64]
  40b008:	str	x0, [sp, #184]
  40b00c:	str	wzr, [sp, #160]
  40b010:	b	40b124 <printf@plt+0x9544>
  40b014:	ldr	x0, [sp, #184]
  40b018:	ldr	x3, [x0]
  40b01c:	ldr	x0, [sp, #40]
  40b020:	ldr	x4, [x0, #32]
  40b024:	ldr	x0, [sp, #40]
  40b028:	ldr	x0, [x0, #32]
  40b02c:	ldr	x1, [sp, #192]
  40b030:	sub	x0, x1, x0
  40b034:	mov	x2, x0
  40b038:	mov	x1, x4
  40b03c:	mov	x0, x3
  40b040:	bl	401990 <strncmp@plt>
  40b044:	cmp	w0, #0x0
  40b048:	b.ne	40b10c <printf@plt+0x952c>  // b.any
  40b04c:	ldr	x0, [sp, #40]
  40b050:	ldr	x0, [x0, #32]
  40b054:	ldr	x1, [sp, #192]
  40b058:	sub	x0, x1, x0
  40b05c:	mov	w19, w0
  40b060:	ldr	x0, [sp, #184]
  40b064:	ldr	x0, [x0]
  40b068:	bl	401820 <strlen@plt>
  40b06c:	cmp	w19, w0
  40b070:	b.ne	40b090 <printf@plt+0x94b0>  // b.any
  40b074:	ldr	x0, [sp, #184]
  40b078:	str	x0, [sp, #176]
  40b07c:	ldr	w0, [sp, #160]
  40b080:	str	w0, [sp, #164]
  40b084:	mov	w0, #0x1                   	// #1
  40b088:	str	w0, [sp, #172]
  40b08c:	b	40b134 <printf@plt+0x9554>
  40b090:	ldr	x0, [sp, #176]
  40b094:	cmp	x0, #0x0
  40b098:	b.ne	40b0b0 <printf@plt+0x94d0>  // b.any
  40b09c:	ldr	x0, [sp, #184]
  40b0a0:	str	x0, [sp, #176]
  40b0a4:	ldr	w0, [sp, #160]
  40b0a8:	str	w0, [sp, #164]
  40b0ac:	b	40b10c <printf@plt+0x952c>
  40b0b0:	ldr	w0, [sp, #88]
  40b0b4:	cmp	w0, #0x0
  40b0b8:	b.ne	40b104 <printf@plt+0x9524>  // b.any
  40b0bc:	ldr	x0, [sp, #176]
  40b0c0:	ldr	w1, [x0, #8]
  40b0c4:	ldr	x0, [sp, #184]
  40b0c8:	ldr	w0, [x0, #8]
  40b0cc:	cmp	w1, w0
  40b0d0:	b.ne	40b104 <printf@plt+0x9524>  // b.any
  40b0d4:	ldr	x0, [sp, #176]
  40b0d8:	ldr	x1, [x0, #16]
  40b0dc:	ldr	x0, [sp, #184]
  40b0e0:	ldr	x0, [x0, #16]
  40b0e4:	cmp	x1, x0
  40b0e8:	b.ne	40b104 <printf@plt+0x9524>  // b.any
  40b0ec:	ldr	x0, [sp, #176]
  40b0f0:	ldr	w1, [x0, #24]
  40b0f4:	ldr	x0, [sp, #184]
  40b0f8:	ldr	w0, [x0, #24]
  40b0fc:	cmp	w1, w0
  40b100:	b.eq	40b10c <printf@plt+0x952c>  // b.none
  40b104:	mov	w0, #0x1                   	// #1
  40b108:	str	w0, [sp, #168]
  40b10c:	ldr	x0, [sp, #184]
  40b110:	add	x0, x0, #0x20
  40b114:	str	x0, [sp, #184]
  40b118:	ldr	w0, [sp, #160]
  40b11c:	add	w0, w0, #0x1
  40b120:	str	w0, [sp, #160]
  40b124:	ldr	x0, [sp, #184]
  40b128:	ldr	x0, [x0]
  40b12c:	cmp	x0, #0x0
  40b130:	b.ne	40b014 <printf@plt+0x9434>  // b.any
  40b134:	ldr	w0, [sp, #168]
  40b138:	cmp	w0, #0x0
  40b13c:	b.eq	40b1e0 <printf@plt+0x9600>  // b.none
  40b140:	ldr	w0, [sp, #172]
  40b144:	cmp	w0, #0x0
  40b148:	b.ne	40b1e0 <printf@plt+0x9600>  // b.any
  40b14c:	ldr	w0, [sp, #204]
  40b150:	cmp	w0, #0x0
  40b154:	b.eq	40b19c <printf@plt+0x95bc>  // b.none
  40b158:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b15c:	add	x0, x0, #0xf20
  40b160:	ldr	x4, [x0]
  40b164:	ldr	x0, [sp, #80]
  40b168:	ldr	x2, [x0]
  40b16c:	ldr	x0, [sp, #40]
  40b170:	ldr	w0, [x0]
  40b174:	sxtw	x0, w0
  40b178:	lsl	x0, x0, #3
  40b17c:	ldr	x1, [sp, #80]
  40b180:	add	x0, x1, x0
  40b184:	ldr	x0, [x0]
  40b188:	mov	x3, x0
  40b18c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40b190:	add	x1, x0, #0x650
  40b194:	mov	x0, x4
  40b198:	bl	401830 <fprintf@plt>
  40b19c:	ldr	x0, [sp, #40]
  40b1a0:	ldr	x19, [x0, #32]
  40b1a4:	ldr	x0, [sp, #40]
  40b1a8:	ldr	x0, [x0, #32]
  40b1ac:	bl	401820 <strlen@plt>
  40b1b0:	add	x1, x19, x0
  40b1b4:	ldr	x0, [sp, #40]
  40b1b8:	str	x1, [x0, #32]
  40b1bc:	ldr	x0, [sp, #40]
  40b1c0:	ldr	w0, [x0]
  40b1c4:	add	w1, w0, #0x1
  40b1c8:	ldr	x0, [sp, #40]
  40b1cc:	str	w1, [x0]
  40b1d0:	ldr	x0, [sp, #40]
  40b1d4:	str	wzr, [x0, #8]
  40b1d8:	mov	w0, #0x3f                  	// #63
  40b1dc:	b	40bd88 <printf@plt+0xa1a8>
  40b1e0:	ldr	x0, [sp, #176]
  40b1e4:	cmp	x0, #0x0
  40b1e8:	b.eq	40b4b0 <printf@plt+0x98d0>  // b.none
  40b1ec:	ldr	w0, [sp, #164]
  40b1f0:	str	w0, [sp, #160]
  40b1f4:	ldr	x0, [sp, #40]
  40b1f8:	ldr	w0, [x0]
  40b1fc:	add	w1, w0, #0x1
  40b200:	ldr	x0, [sp, #40]
  40b204:	str	w1, [x0]
  40b208:	ldr	x0, [sp, #192]
  40b20c:	ldrb	w0, [x0]
  40b210:	cmp	w0, #0x0
  40b214:	b.eq	40b344 <printf@plt+0x9764>  // b.none
  40b218:	ldr	x0, [sp, #176]
  40b21c:	ldr	w0, [x0, #8]
  40b220:	cmp	w0, #0x0
  40b224:	b.eq	40b23c <printf@plt+0x965c>  // b.none
  40b228:	ldr	x0, [sp, #192]
  40b22c:	add	x1, x0, #0x1
  40b230:	ldr	x0, [sp, #40]
  40b234:	str	x1, [x0, #16]
  40b238:	b	40b440 <printf@plt+0x9860>
  40b23c:	ldr	w0, [sp, #204]
  40b240:	cmp	w0, #0x0
  40b244:	b.eq	40b30c <printf@plt+0x972c>  // b.none
  40b248:	ldr	x0, [sp, #40]
  40b24c:	ldr	w0, [x0]
  40b250:	sxtw	x0, w0
  40b254:	lsl	x0, x0, #3
  40b258:	sub	x0, x0, #0x8
  40b25c:	ldr	x1, [sp, #80]
  40b260:	add	x0, x1, x0
  40b264:	ldr	x0, [x0]
  40b268:	add	x0, x0, #0x1
  40b26c:	ldrb	w0, [x0]
  40b270:	cmp	w0, #0x2d
  40b274:	b.ne	40b2b0 <printf@plt+0x96d0>  // b.any
  40b278:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b27c:	add	x0, x0, #0xf20
  40b280:	ldr	x4, [x0]
  40b284:	ldr	x0, [sp, #80]
  40b288:	ldr	x1, [x0]
  40b28c:	ldr	x0, [sp, #176]
  40b290:	ldr	x0, [x0]
  40b294:	mov	x3, x0
  40b298:	mov	x2, x1
  40b29c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40b2a0:	add	x1, x0, #0x670
  40b2a4:	mov	x0, x4
  40b2a8:	bl	401830 <fprintf@plt>
  40b2ac:	b	40b30c <printf@plt+0x972c>
  40b2b0:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b2b4:	add	x0, x0, #0xf20
  40b2b8:	ldr	x5, [x0]
  40b2bc:	ldr	x0, [sp, #80]
  40b2c0:	ldr	x2, [x0]
  40b2c4:	ldr	x0, [sp, #40]
  40b2c8:	ldr	w0, [x0]
  40b2cc:	sxtw	x0, w0
  40b2d0:	lsl	x0, x0, #3
  40b2d4:	sub	x0, x0, #0x8
  40b2d8:	ldr	x1, [sp, #80]
  40b2dc:	add	x0, x1, x0
  40b2e0:	ldr	x0, [x0]
  40b2e4:	ldrb	w0, [x0]
  40b2e8:	mov	w1, w0
  40b2ec:	ldr	x0, [sp, #176]
  40b2f0:	ldr	x0, [x0]
  40b2f4:	mov	x4, x0
  40b2f8:	mov	w3, w1
  40b2fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40b300:	add	x1, x0, #0x6a0
  40b304:	mov	x0, x5
  40b308:	bl	401830 <fprintf@plt>
  40b30c:	ldr	x0, [sp, #40]
  40b310:	ldr	x19, [x0, #32]
  40b314:	ldr	x0, [sp, #40]
  40b318:	ldr	x0, [x0, #32]
  40b31c:	bl	401820 <strlen@plt>
  40b320:	add	x1, x19, x0
  40b324:	ldr	x0, [sp, #40]
  40b328:	str	x1, [x0, #32]
  40b32c:	ldr	x0, [sp, #176]
  40b330:	ldr	w1, [x0, #24]
  40b334:	ldr	x0, [sp, #40]
  40b338:	str	w1, [x0, #8]
  40b33c:	mov	w0, #0x3f                  	// #63
  40b340:	b	40bd88 <printf@plt+0xa1a8>
  40b344:	ldr	x0, [sp, #176]
  40b348:	ldr	w0, [x0, #8]
  40b34c:	cmp	w0, #0x1
  40b350:	b.ne	40b440 <printf@plt+0x9860>  // b.any
  40b354:	ldr	x0, [sp, #40]
  40b358:	ldr	w0, [x0]
  40b35c:	ldr	w1, [sp, #92]
  40b360:	cmp	w1, w0
  40b364:	b.le	40b39c <printf@plt+0x97bc>
  40b368:	ldr	x0, [sp, #40]
  40b36c:	ldr	w0, [x0]
  40b370:	add	w2, w0, #0x1
  40b374:	ldr	x1, [sp, #40]
  40b378:	str	w2, [x1]
  40b37c:	sxtw	x0, w0
  40b380:	lsl	x0, x0, #3
  40b384:	ldr	x1, [sp, #80]
  40b388:	add	x0, x1, x0
  40b38c:	ldr	x1, [x0]
  40b390:	ldr	x0, [sp, #40]
  40b394:	str	x1, [x0, #16]
  40b398:	b	40b440 <printf@plt+0x9860>
  40b39c:	ldr	w0, [sp, #204]
  40b3a0:	cmp	w0, #0x0
  40b3a4:	b.eq	40b3f0 <printf@plt+0x9810>  // b.none
  40b3a8:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b3ac:	add	x0, x0, #0xf20
  40b3b0:	ldr	x4, [x0]
  40b3b4:	ldr	x0, [sp, #80]
  40b3b8:	ldr	x2, [x0]
  40b3bc:	ldr	x0, [sp, #40]
  40b3c0:	ldr	w0, [x0]
  40b3c4:	sxtw	x0, w0
  40b3c8:	lsl	x0, x0, #3
  40b3cc:	sub	x0, x0, #0x8
  40b3d0:	ldr	x1, [sp, #80]
  40b3d4:	add	x0, x1, x0
  40b3d8:	ldr	x0, [x0]
  40b3dc:	mov	x3, x0
  40b3e0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40b3e4:	add	x1, x0, #0x6d0
  40b3e8:	mov	x0, x4
  40b3ec:	bl	401830 <fprintf@plt>
  40b3f0:	ldr	x0, [sp, #40]
  40b3f4:	ldr	x19, [x0, #32]
  40b3f8:	ldr	x0, [sp, #40]
  40b3fc:	ldr	x0, [x0, #32]
  40b400:	bl	401820 <strlen@plt>
  40b404:	add	x1, x19, x0
  40b408:	ldr	x0, [sp, #40]
  40b40c:	str	x1, [x0, #32]
  40b410:	ldr	x0, [sp, #176]
  40b414:	ldr	w1, [x0, #24]
  40b418:	ldr	x0, [sp, #40]
  40b41c:	str	w1, [x0, #8]
  40b420:	ldr	x0, [sp, #72]
  40b424:	ldrb	w0, [x0]
  40b428:	cmp	w0, #0x3a
  40b42c:	b.ne	40b438 <printf@plt+0x9858>  // b.any
  40b430:	mov	w0, #0x3a                  	// #58
  40b434:	b	40bd88 <printf@plt+0xa1a8>
  40b438:	mov	w0, #0x3f                  	// #63
  40b43c:	b	40bd88 <printf@plt+0xa1a8>
  40b440:	ldr	x0, [sp, #40]
  40b444:	ldr	x19, [x0, #32]
  40b448:	ldr	x0, [sp, #40]
  40b44c:	ldr	x0, [x0, #32]
  40b450:	bl	401820 <strlen@plt>
  40b454:	add	x1, x19, x0
  40b458:	ldr	x0, [sp, #40]
  40b45c:	str	x1, [x0, #32]
  40b460:	ldr	x0, [sp, #56]
  40b464:	cmp	x0, #0x0
  40b468:	b.eq	40b478 <printf@plt+0x9898>  // b.none
  40b46c:	ldr	x0, [sp, #56]
  40b470:	ldr	w1, [sp, #160]
  40b474:	str	w1, [x0]
  40b478:	ldr	x0, [sp, #176]
  40b47c:	ldr	x0, [x0, #16]
  40b480:	cmp	x0, #0x0
  40b484:	b.eq	40b4a4 <printf@plt+0x98c4>  // b.none
  40b488:	ldr	x0, [sp, #176]
  40b48c:	ldr	x0, [x0, #16]
  40b490:	ldr	x1, [sp, #176]
  40b494:	ldr	w1, [x1, #24]
  40b498:	str	w1, [x0]
  40b49c:	mov	w0, #0x0                   	// #0
  40b4a0:	b	40bd88 <printf@plt+0xa1a8>
  40b4a4:	ldr	x0, [sp, #176]
  40b4a8:	ldr	w0, [x0, #24]
  40b4ac:	b	40bd88 <printf@plt+0xa1a8>
  40b4b0:	ldr	w0, [sp, #88]
  40b4b4:	cmp	w0, #0x0
  40b4b8:	b.eq	40b508 <printf@plt+0x9928>  // b.none
  40b4bc:	ldr	x0, [sp, #40]
  40b4c0:	ldr	w0, [x0]
  40b4c4:	sxtw	x0, w0
  40b4c8:	lsl	x0, x0, #3
  40b4cc:	ldr	x1, [sp, #80]
  40b4d0:	add	x0, x1, x0
  40b4d4:	ldr	x0, [x0]
  40b4d8:	add	x0, x0, #0x1
  40b4dc:	ldrb	w0, [x0]
  40b4e0:	cmp	w0, #0x2d
  40b4e4:	b.eq	40b508 <printf@plt+0x9928>  // b.none
  40b4e8:	ldr	x0, [sp, #40]
  40b4ec:	ldr	x0, [x0, #32]
  40b4f0:	ldrb	w0, [x0]
  40b4f4:	mov	w1, w0
  40b4f8:	ldr	x0, [sp, #72]
  40b4fc:	bl	4018b0 <strchr@plt>
  40b500:	cmp	x0, #0x0
  40b504:	b.ne	40b604 <printf@plt+0x9a24>  // b.any
  40b508:	ldr	w0, [sp, #204]
  40b50c:	cmp	w0, #0x0
  40b510:	b.eq	40b5d0 <printf@plt+0x99f0>  // b.none
  40b514:	ldr	x0, [sp, #40]
  40b518:	ldr	w0, [x0]
  40b51c:	sxtw	x0, w0
  40b520:	lsl	x0, x0, #3
  40b524:	ldr	x1, [sp, #80]
  40b528:	add	x0, x1, x0
  40b52c:	ldr	x0, [x0]
  40b530:	add	x0, x0, #0x1
  40b534:	ldrb	w0, [x0]
  40b538:	cmp	w0, #0x2d
  40b53c:	b.ne	40b578 <printf@plt+0x9998>  // b.any
  40b540:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b544:	add	x0, x0, #0xf20
  40b548:	ldr	x4, [x0]
  40b54c:	ldr	x0, [sp, #80]
  40b550:	ldr	x1, [x0]
  40b554:	ldr	x0, [sp, #40]
  40b558:	ldr	x0, [x0, #32]
  40b55c:	mov	x3, x0
  40b560:	mov	x2, x1
  40b564:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40b568:	add	x1, x0, #0x6f8
  40b56c:	mov	x0, x4
  40b570:	bl	401830 <fprintf@plt>
  40b574:	b	40b5d0 <printf@plt+0x99f0>
  40b578:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b57c:	add	x0, x0, #0xf20
  40b580:	ldr	x5, [x0]
  40b584:	ldr	x0, [sp, #80]
  40b588:	ldr	x2, [x0]
  40b58c:	ldr	x0, [sp, #40]
  40b590:	ldr	w0, [x0]
  40b594:	sxtw	x0, w0
  40b598:	lsl	x0, x0, #3
  40b59c:	ldr	x1, [sp, #80]
  40b5a0:	add	x0, x1, x0
  40b5a4:	ldr	x0, [x0]
  40b5a8:	ldrb	w0, [x0]
  40b5ac:	mov	w1, w0
  40b5b0:	ldr	x0, [sp, #40]
  40b5b4:	ldr	x0, [x0, #32]
  40b5b8:	mov	x4, x0
  40b5bc:	mov	w3, w1
  40b5c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40b5c4:	add	x1, x0, #0x718
  40b5c8:	mov	x0, x5
  40b5cc:	bl	401830 <fprintf@plt>
  40b5d0:	ldr	x0, [sp, #40]
  40b5d4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x3da0>
  40b5d8:	add	x1, x1, #0x738
  40b5dc:	str	x1, [x0, #32]
  40b5e0:	ldr	x0, [sp, #40]
  40b5e4:	ldr	w0, [x0]
  40b5e8:	add	w1, w0, #0x1
  40b5ec:	ldr	x0, [sp, #40]
  40b5f0:	str	w1, [x0]
  40b5f4:	ldr	x0, [sp, #40]
  40b5f8:	str	wzr, [x0, #8]
  40b5fc:	mov	w0, #0x3f                  	// #63
  40b600:	b	40bd88 <printf@plt+0xa1a8>
  40b604:	ldr	x0, [sp, #40]
  40b608:	ldr	x0, [x0, #32]
  40b60c:	add	x2, x0, #0x1
  40b610:	ldr	x1, [sp, #40]
  40b614:	str	x2, [x1, #32]
  40b618:	ldrb	w0, [x0]
  40b61c:	strb	w0, [sp, #159]
  40b620:	ldrb	w0, [sp, #159]
  40b624:	mov	w1, w0
  40b628:	ldr	x0, [sp, #72]
  40b62c:	bl	4018b0 <strchr@plt>
  40b630:	str	x0, [sp, #104]
  40b634:	ldr	x0, [sp, #40]
  40b638:	ldr	x0, [x0, #32]
  40b63c:	ldrb	w0, [x0]
  40b640:	cmp	w0, #0x0
  40b644:	b.ne	40b65c <printf@plt+0x9a7c>  // b.any
  40b648:	ldr	x0, [sp, #40]
  40b64c:	ldr	w0, [x0]
  40b650:	add	w1, w0, #0x1
  40b654:	ldr	x0, [sp, #40]
  40b658:	str	w1, [x0]
  40b65c:	ldr	x0, [sp, #104]
  40b660:	cmp	x0, #0x0
  40b664:	b.eq	40b674 <printf@plt+0x9a94>  // b.none
  40b668:	ldrb	w0, [sp, #159]
  40b66c:	cmp	w0, #0x3a
  40b670:	b.ne	40b708 <printf@plt+0x9b28>  // b.any
  40b674:	ldr	w0, [sp, #204]
  40b678:	cmp	w0, #0x0
  40b67c:	b.eq	40b6f4 <printf@plt+0x9b14>  // b.none
  40b680:	ldr	x0, [sp, #40]
  40b684:	ldr	w0, [x0, #44]
  40b688:	cmp	w0, #0x0
  40b68c:	b.eq	40b6c4 <printf@plt+0x9ae4>  // b.none
  40b690:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b694:	add	x0, x0, #0xf20
  40b698:	ldr	x4, [x0]
  40b69c:	ldr	x0, [sp, #80]
  40b6a0:	ldr	x0, [x0]
  40b6a4:	ldrb	w1, [sp, #159]
  40b6a8:	mov	w3, w1
  40b6ac:	mov	x2, x0
  40b6b0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40b6b4:	add	x1, x0, #0x740
  40b6b8:	mov	x0, x4
  40b6bc:	bl	401830 <fprintf@plt>
  40b6c0:	b	40b6f4 <printf@plt+0x9b14>
  40b6c4:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b6c8:	add	x0, x0, #0xf20
  40b6cc:	ldr	x4, [x0]
  40b6d0:	ldr	x0, [sp, #80]
  40b6d4:	ldr	x0, [x0]
  40b6d8:	ldrb	w1, [sp, #159]
  40b6dc:	mov	w3, w1
  40b6e0:	mov	x2, x0
  40b6e4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40b6e8:	add	x1, x0, #0x760
  40b6ec:	mov	x0, x4
  40b6f0:	bl	401830 <fprintf@plt>
  40b6f4:	ldrb	w1, [sp, #159]
  40b6f8:	ldr	x0, [sp, #40]
  40b6fc:	str	w1, [x0, #8]
  40b700:	mov	w0, #0x3f                  	// #63
  40b704:	b	40bd88 <printf@plt+0xa1a8>
  40b708:	ldr	x0, [sp, #104]
  40b70c:	ldrb	w0, [x0]
  40b710:	cmp	w0, #0x57
  40b714:	b.ne	40bc14 <printf@plt+0xa034>  // b.any
  40b718:	ldr	x0, [sp, #104]
  40b71c:	add	x0, x0, #0x1
  40b720:	ldrb	w0, [x0]
  40b724:	cmp	w0, #0x3b
  40b728:	b.ne	40bc14 <printf@plt+0xa034>  // b.any
  40b72c:	str	xzr, [sp, #128]
  40b730:	str	wzr, [sp, #124]
  40b734:	str	wzr, [sp, #120]
  40b738:	str	wzr, [sp, #116]
  40b73c:	ldr	x0, [sp, #40]
  40b740:	ldr	x0, [x0, #32]
  40b744:	ldrb	w0, [x0]
  40b748:	cmp	w0, #0x0
  40b74c:	b.eq	40b778 <printf@plt+0x9b98>  // b.none
  40b750:	ldr	x0, [sp, #40]
  40b754:	ldr	x1, [x0, #32]
  40b758:	ldr	x0, [sp, #40]
  40b75c:	str	x1, [x0, #16]
  40b760:	ldr	x0, [sp, #40]
  40b764:	ldr	w0, [x0]
  40b768:	add	w1, w0, #0x1
  40b76c:	ldr	x0, [sp, #40]
  40b770:	str	w1, [x0]
  40b774:	b	40b830 <printf@plt+0x9c50>
  40b778:	ldr	x0, [sp, #40]
  40b77c:	ldr	w0, [x0]
  40b780:	ldr	w1, [sp, #92]
  40b784:	cmp	w1, w0
  40b788:	b.ne	40b800 <printf@plt+0x9c20>  // b.any
  40b78c:	ldr	w0, [sp, #204]
  40b790:	cmp	w0, #0x0
  40b794:	b.eq	40b7c8 <printf@plt+0x9be8>  // b.none
  40b798:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b79c:	add	x0, x0, #0xf20
  40b7a0:	ldr	x4, [x0]
  40b7a4:	ldr	x0, [sp, #80]
  40b7a8:	ldr	x0, [x0]
  40b7ac:	ldrb	w1, [sp, #159]
  40b7b0:	mov	w3, w1
  40b7b4:	mov	x2, x0
  40b7b8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40b7bc:	add	x1, x0, #0x780
  40b7c0:	mov	x0, x4
  40b7c4:	bl	401830 <fprintf@plt>
  40b7c8:	ldrb	w1, [sp, #159]
  40b7cc:	ldr	x0, [sp, #40]
  40b7d0:	str	w1, [x0, #8]
  40b7d4:	ldr	x0, [sp, #72]
  40b7d8:	ldrb	w0, [x0]
  40b7dc:	cmp	w0, #0x3a
  40b7e0:	b.ne	40b7f0 <printf@plt+0x9c10>  // b.any
  40b7e4:	mov	w0, #0x3a                  	// #58
  40b7e8:	strb	w0, [sp, #159]
  40b7ec:	b	40b7f8 <printf@plt+0x9c18>
  40b7f0:	mov	w0, #0x3f                  	// #63
  40b7f4:	strb	w0, [sp, #159]
  40b7f8:	ldrb	w0, [sp, #159]
  40b7fc:	b	40bd88 <printf@plt+0xa1a8>
  40b800:	ldr	x0, [sp, #40]
  40b804:	ldr	w0, [x0]
  40b808:	add	w2, w0, #0x1
  40b80c:	ldr	x1, [sp, #40]
  40b810:	str	w2, [x1]
  40b814:	sxtw	x0, w0
  40b818:	lsl	x0, x0, #3
  40b81c:	ldr	x1, [sp, #80]
  40b820:	add	x0, x1, x0
  40b824:	ldr	x1, [x0]
  40b828:	ldr	x0, [sp, #40]
  40b82c:	str	x1, [x0, #16]
  40b830:	ldr	x0, [sp, #40]
  40b834:	ldr	x0, [x0, #16]
  40b838:	str	x0, [sp, #144]
  40b83c:	ldr	x0, [sp, #40]
  40b840:	ldr	x1, [sp, #144]
  40b844:	str	x1, [x0, #32]
  40b848:	b	40b858 <printf@plt+0x9c78>
  40b84c:	ldr	x0, [sp, #144]
  40b850:	add	x0, x0, #0x1
  40b854:	str	x0, [sp, #144]
  40b858:	ldr	x0, [sp, #144]
  40b85c:	ldrb	w0, [x0]
  40b860:	cmp	w0, #0x0
  40b864:	b.eq	40b878 <printf@plt+0x9c98>  // b.none
  40b868:	ldr	x0, [sp, #144]
  40b86c:	ldrb	w0, [x0]
  40b870:	cmp	w0, #0x3d
  40b874:	b.ne	40b84c <printf@plt+0x9c6c>  // b.any
  40b878:	ldr	x0, [sp, #64]
  40b87c:	str	x0, [sp, #136]
  40b880:	str	wzr, [sp, #112]
  40b884:	b	40b944 <printf@plt+0x9d64>
  40b888:	ldr	x0, [sp, #136]
  40b88c:	ldr	x3, [x0]
  40b890:	ldr	x0, [sp, #40]
  40b894:	ldr	x4, [x0, #32]
  40b898:	ldr	x0, [sp, #40]
  40b89c:	ldr	x0, [x0, #32]
  40b8a0:	ldr	x1, [sp, #144]
  40b8a4:	sub	x0, x1, x0
  40b8a8:	mov	x2, x0
  40b8ac:	mov	x1, x4
  40b8b0:	mov	x0, x3
  40b8b4:	bl	401990 <strncmp@plt>
  40b8b8:	cmp	w0, #0x0
  40b8bc:	b.ne	40b92c <printf@plt+0x9d4c>  // b.any
  40b8c0:	ldr	x0, [sp, #40]
  40b8c4:	ldr	x0, [x0, #32]
  40b8c8:	ldr	x1, [sp, #144]
  40b8cc:	sub	x0, x1, x0
  40b8d0:	mov	w19, w0
  40b8d4:	ldr	x0, [sp, #136]
  40b8d8:	ldr	x0, [x0]
  40b8dc:	bl	401820 <strlen@plt>
  40b8e0:	cmp	x19, x0
  40b8e4:	b.ne	40b904 <printf@plt+0x9d24>  // b.any
  40b8e8:	ldr	x0, [sp, #136]
  40b8ec:	str	x0, [sp, #128]
  40b8f0:	ldr	w0, [sp, #112]
  40b8f4:	str	w0, [sp, #116]
  40b8f8:	mov	w0, #0x1                   	// #1
  40b8fc:	str	w0, [sp, #124]
  40b900:	b	40b954 <printf@plt+0x9d74>
  40b904:	ldr	x0, [sp, #128]
  40b908:	cmp	x0, #0x0
  40b90c:	b.ne	40b924 <printf@plt+0x9d44>  // b.any
  40b910:	ldr	x0, [sp, #136]
  40b914:	str	x0, [sp, #128]
  40b918:	ldr	w0, [sp, #112]
  40b91c:	str	w0, [sp, #116]
  40b920:	b	40b92c <printf@plt+0x9d4c>
  40b924:	mov	w0, #0x1                   	// #1
  40b928:	str	w0, [sp, #120]
  40b92c:	ldr	x0, [sp, #136]
  40b930:	add	x0, x0, #0x20
  40b934:	str	x0, [sp, #136]
  40b938:	ldr	w0, [sp, #112]
  40b93c:	add	w0, w0, #0x1
  40b940:	str	w0, [sp, #112]
  40b944:	ldr	x0, [sp, #136]
  40b948:	ldr	x0, [x0]
  40b94c:	cmp	x0, #0x0
  40b950:	b.ne	40b888 <printf@plt+0x9ca8>  // b.any
  40b954:	ldr	w0, [sp, #120]
  40b958:	cmp	w0, #0x0
  40b95c:	b.eq	40b9f8 <printf@plt+0x9e18>  // b.none
  40b960:	ldr	w0, [sp, #124]
  40b964:	cmp	w0, #0x0
  40b968:	b.ne	40b9f8 <printf@plt+0x9e18>  // b.any
  40b96c:	ldr	w0, [sp, #204]
  40b970:	cmp	w0, #0x0
  40b974:	b.eq	40b9bc <printf@plt+0x9ddc>  // b.none
  40b978:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b97c:	add	x0, x0, #0xf20
  40b980:	ldr	x4, [x0]
  40b984:	ldr	x0, [sp, #80]
  40b988:	ldr	x2, [x0]
  40b98c:	ldr	x0, [sp, #40]
  40b990:	ldr	w0, [x0]
  40b994:	sxtw	x0, w0
  40b998:	lsl	x0, x0, #3
  40b99c:	ldr	x1, [sp, #80]
  40b9a0:	add	x0, x1, x0
  40b9a4:	ldr	x0, [x0]
  40b9a8:	mov	x3, x0
  40b9ac:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40b9b0:	add	x1, x0, #0x7a8
  40b9b4:	mov	x0, x4
  40b9b8:	bl	401830 <fprintf@plt>
  40b9bc:	ldr	x0, [sp, #40]
  40b9c0:	ldr	x19, [x0, #32]
  40b9c4:	ldr	x0, [sp, #40]
  40b9c8:	ldr	x0, [x0, #32]
  40b9cc:	bl	401820 <strlen@plt>
  40b9d0:	add	x1, x19, x0
  40b9d4:	ldr	x0, [sp, #40]
  40b9d8:	str	x1, [x0, #32]
  40b9dc:	ldr	x0, [sp, #40]
  40b9e0:	ldr	w0, [x0]
  40b9e4:	add	w1, w0, #0x1
  40b9e8:	ldr	x0, [sp, #40]
  40b9ec:	str	w1, [x0]
  40b9f0:	mov	w0, #0x3f                  	// #63
  40b9f4:	b	40bd88 <printf@plt+0xa1a8>
  40b9f8:	ldr	x0, [sp, #128]
  40b9fc:	cmp	x0, #0x0
  40ba00:	b.eq	40bc04 <printf@plt+0xa024>  // b.none
  40ba04:	ldr	w0, [sp, #116]
  40ba08:	str	w0, [sp, #112]
  40ba0c:	ldr	x0, [sp, #144]
  40ba10:	ldrb	w0, [x0]
  40ba14:	cmp	w0, #0x0
  40ba18:	b.eq	40baa8 <printf@plt+0x9ec8>  // b.none
  40ba1c:	ldr	x0, [sp, #128]
  40ba20:	ldr	w0, [x0, #8]
  40ba24:	cmp	w0, #0x0
  40ba28:	b.eq	40ba40 <printf@plt+0x9e60>  // b.none
  40ba2c:	ldr	x0, [sp, #144]
  40ba30:	add	x1, x0, #0x1
  40ba34:	ldr	x0, [sp, #40]
  40ba38:	str	x1, [x0, #16]
  40ba3c:	b	40bb94 <printf@plt+0x9fb4>
  40ba40:	ldr	w0, [sp, #204]
  40ba44:	cmp	w0, #0x0
  40ba48:	b.eq	40ba80 <printf@plt+0x9ea0>  // b.none
  40ba4c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ba50:	add	x0, x0, #0xf20
  40ba54:	ldr	x4, [x0]
  40ba58:	ldr	x0, [sp, #80]
  40ba5c:	ldr	x1, [x0]
  40ba60:	ldr	x0, [sp, #128]
  40ba64:	ldr	x0, [x0]
  40ba68:	mov	x3, x0
  40ba6c:	mov	x2, x1
  40ba70:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40ba74:	add	x1, x0, #0x7d0
  40ba78:	mov	x0, x4
  40ba7c:	bl	401830 <fprintf@plt>
  40ba80:	ldr	x0, [sp, #40]
  40ba84:	ldr	x19, [x0, #32]
  40ba88:	ldr	x0, [sp, #40]
  40ba8c:	ldr	x0, [x0, #32]
  40ba90:	bl	401820 <strlen@plt>
  40ba94:	add	x1, x19, x0
  40ba98:	ldr	x0, [sp, #40]
  40ba9c:	str	x1, [x0, #32]
  40baa0:	mov	w0, #0x3f                  	// #63
  40baa4:	b	40bd88 <printf@plt+0xa1a8>
  40baa8:	ldr	x0, [sp, #128]
  40baac:	ldr	w0, [x0, #8]
  40bab0:	cmp	w0, #0x1
  40bab4:	b.ne	40bb94 <printf@plt+0x9fb4>  // b.any
  40bab8:	ldr	x0, [sp, #40]
  40babc:	ldr	w0, [x0]
  40bac0:	ldr	w1, [sp, #92]
  40bac4:	cmp	w1, w0
  40bac8:	b.le	40bb00 <printf@plt+0x9f20>
  40bacc:	ldr	x0, [sp, #40]
  40bad0:	ldr	w0, [x0]
  40bad4:	add	w2, w0, #0x1
  40bad8:	ldr	x1, [sp, #40]
  40badc:	str	w2, [x1]
  40bae0:	sxtw	x0, w0
  40bae4:	lsl	x0, x0, #3
  40bae8:	ldr	x1, [sp, #80]
  40baec:	add	x0, x1, x0
  40baf0:	ldr	x1, [x0]
  40baf4:	ldr	x0, [sp, #40]
  40baf8:	str	x1, [x0, #16]
  40bafc:	b	40bb94 <printf@plt+0x9fb4>
  40bb00:	ldr	w0, [sp, #204]
  40bb04:	cmp	w0, #0x0
  40bb08:	b.eq	40bb54 <printf@plt+0x9f74>  // b.none
  40bb0c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bb10:	add	x0, x0, #0xf20
  40bb14:	ldr	x4, [x0]
  40bb18:	ldr	x0, [sp, #80]
  40bb1c:	ldr	x2, [x0]
  40bb20:	ldr	x0, [sp, #40]
  40bb24:	ldr	w0, [x0]
  40bb28:	sxtw	x0, w0
  40bb2c:	lsl	x0, x0, #3
  40bb30:	sub	x0, x0, #0x8
  40bb34:	ldr	x1, [sp, #80]
  40bb38:	add	x0, x1, x0
  40bb3c:	ldr	x0, [x0]
  40bb40:	mov	x3, x0
  40bb44:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40bb48:	add	x1, x0, #0x6d0
  40bb4c:	mov	x0, x4
  40bb50:	bl	401830 <fprintf@plt>
  40bb54:	ldr	x0, [sp, #40]
  40bb58:	ldr	x19, [x0, #32]
  40bb5c:	ldr	x0, [sp, #40]
  40bb60:	ldr	x0, [x0, #32]
  40bb64:	bl	401820 <strlen@plt>
  40bb68:	add	x1, x19, x0
  40bb6c:	ldr	x0, [sp, #40]
  40bb70:	str	x1, [x0, #32]
  40bb74:	ldr	x0, [sp, #72]
  40bb78:	ldrb	w0, [x0]
  40bb7c:	cmp	w0, #0x3a
  40bb80:	b.ne	40bb8c <printf@plt+0x9fac>  // b.any
  40bb84:	mov	w0, #0x3a                  	// #58
  40bb88:	b	40bd88 <printf@plt+0xa1a8>
  40bb8c:	mov	w0, #0x3f                  	// #63
  40bb90:	b	40bd88 <printf@plt+0xa1a8>
  40bb94:	ldr	x0, [sp, #40]
  40bb98:	ldr	x19, [x0, #32]
  40bb9c:	ldr	x0, [sp, #40]
  40bba0:	ldr	x0, [x0, #32]
  40bba4:	bl	401820 <strlen@plt>
  40bba8:	add	x1, x19, x0
  40bbac:	ldr	x0, [sp, #40]
  40bbb0:	str	x1, [x0, #32]
  40bbb4:	ldr	x0, [sp, #56]
  40bbb8:	cmp	x0, #0x0
  40bbbc:	b.eq	40bbcc <printf@plt+0x9fec>  // b.none
  40bbc0:	ldr	x0, [sp, #56]
  40bbc4:	ldr	w1, [sp, #112]
  40bbc8:	str	w1, [x0]
  40bbcc:	ldr	x0, [sp, #128]
  40bbd0:	ldr	x0, [x0, #16]
  40bbd4:	cmp	x0, #0x0
  40bbd8:	b.eq	40bbf8 <printf@plt+0xa018>  // b.none
  40bbdc:	ldr	x0, [sp, #128]
  40bbe0:	ldr	x0, [x0, #16]
  40bbe4:	ldr	x1, [sp, #128]
  40bbe8:	ldr	w1, [x1, #24]
  40bbec:	str	w1, [x0]
  40bbf0:	mov	w0, #0x0                   	// #0
  40bbf4:	b	40bd88 <printf@plt+0xa1a8>
  40bbf8:	ldr	x0, [sp, #128]
  40bbfc:	ldr	w0, [x0, #24]
  40bc00:	b	40bd88 <printf@plt+0xa1a8>
  40bc04:	ldr	x0, [sp, #40]
  40bc08:	str	xzr, [x0, #32]
  40bc0c:	mov	w0, #0x57                  	// #87
  40bc10:	b	40bd88 <printf@plt+0xa1a8>
  40bc14:	ldr	x0, [sp, #104]
  40bc18:	add	x0, x0, #0x1
  40bc1c:	ldrb	w0, [x0]
  40bc20:	cmp	w0, #0x3a
  40bc24:	b.ne	40bd84 <printf@plt+0xa1a4>  // b.any
  40bc28:	ldr	x0, [sp, #104]
  40bc2c:	add	x0, x0, #0x2
  40bc30:	ldrb	w0, [x0]
  40bc34:	cmp	w0, #0x3a
  40bc38:	b.ne	40bc8c <printf@plt+0xa0ac>  // b.any
  40bc3c:	ldr	x0, [sp, #40]
  40bc40:	ldr	x0, [x0, #32]
  40bc44:	ldrb	w0, [x0]
  40bc48:	cmp	w0, #0x0
  40bc4c:	b.eq	40bc78 <printf@plt+0xa098>  // b.none
  40bc50:	ldr	x0, [sp, #40]
  40bc54:	ldr	x1, [x0, #32]
  40bc58:	ldr	x0, [sp, #40]
  40bc5c:	str	x1, [x0, #16]
  40bc60:	ldr	x0, [sp, #40]
  40bc64:	ldr	w0, [x0]
  40bc68:	add	w1, w0, #0x1
  40bc6c:	ldr	x0, [sp, #40]
  40bc70:	str	w1, [x0]
  40bc74:	b	40bc80 <printf@plt+0xa0a0>
  40bc78:	ldr	x0, [sp, #40]
  40bc7c:	str	xzr, [x0, #16]
  40bc80:	ldr	x0, [sp, #40]
  40bc84:	str	xzr, [x0, #32]
  40bc88:	b	40bd84 <printf@plt+0xa1a4>
  40bc8c:	ldr	x0, [sp, #40]
  40bc90:	ldr	x0, [x0, #32]
  40bc94:	ldrb	w0, [x0]
  40bc98:	cmp	w0, #0x0
  40bc9c:	b.eq	40bcc8 <printf@plt+0xa0e8>  // b.none
  40bca0:	ldr	x0, [sp, #40]
  40bca4:	ldr	x1, [x0, #32]
  40bca8:	ldr	x0, [sp, #40]
  40bcac:	str	x1, [x0, #16]
  40bcb0:	ldr	x0, [sp, #40]
  40bcb4:	ldr	w0, [x0]
  40bcb8:	add	w1, w0, #0x1
  40bcbc:	ldr	x0, [sp, #40]
  40bcc0:	str	w1, [x0]
  40bcc4:	b	40bd7c <printf@plt+0xa19c>
  40bcc8:	ldr	x0, [sp, #40]
  40bccc:	ldr	w0, [x0]
  40bcd0:	ldr	w1, [sp, #92]
  40bcd4:	cmp	w1, w0
  40bcd8:	b.ne	40bd4c <printf@plt+0xa16c>  // b.any
  40bcdc:	ldr	w0, [sp, #204]
  40bce0:	cmp	w0, #0x0
  40bce4:	b.eq	40bd18 <printf@plt+0xa138>  // b.none
  40bce8:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40bcec:	add	x0, x0, #0xf20
  40bcf0:	ldr	x4, [x0]
  40bcf4:	ldr	x0, [sp, #80]
  40bcf8:	ldr	x0, [x0]
  40bcfc:	ldrb	w1, [sp, #159]
  40bd00:	mov	w3, w1
  40bd04:	mov	x2, x0
  40bd08:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40bd0c:	add	x1, x0, #0x780
  40bd10:	mov	x0, x4
  40bd14:	bl	401830 <fprintf@plt>
  40bd18:	ldrb	w1, [sp, #159]
  40bd1c:	ldr	x0, [sp, #40]
  40bd20:	str	w1, [x0, #8]
  40bd24:	ldr	x0, [sp, #72]
  40bd28:	ldrb	w0, [x0]
  40bd2c:	cmp	w0, #0x3a
  40bd30:	b.ne	40bd40 <printf@plt+0xa160>  // b.any
  40bd34:	mov	w0, #0x3a                  	// #58
  40bd38:	strb	w0, [sp, #159]
  40bd3c:	b	40bd7c <printf@plt+0xa19c>
  40bd40:	mov	w0, #0x3f                  	// #63
  40bd44:	strb	w0, [sp, #159]
  40bd48:	b	40bd7c <printf@plt+0xa19c>
  40bd4c:	ldr	x0, [sp, #40]
  40bd50:	ldr	w0, [x0]
  40bd54:	add	w2, w0, #0x1
  40bd58:	ldr	x1, [sp, #40]
  40bd5c:	str	w2, [x1]
  40bd60:	sxtw	x0, w0
  40bd64:	lsl	x0, x0, #3
  40bd68:	ldr	x1, [sp, #80]
  40bd6c:	add	x0, x1, x0
  40bd70:	ldr	x1, [x0]
  40bd74:	ldr	x0, [sp, #40]
  40bd78:	str	x1, [x0, #16]
  40bd7c:	ldr	x0, [sp, #40]
  40bd80:	str	xzr, [x0, #32]
  40bd84:	ldrb	w0, [sp, #159]
  40bd88:	ldr	x19, [sp, #16]
  40bd8c:	ldp	x29, x30, [sp], #208
  40bd90:	ret
  40bd94:	stp	x29, x30, [sp, #-80]!
  40bd98:	mov	x29, sp
  40bd9c:	str	w0, [sp, #60]
  40bda0:	str	x1, [sp, #48]
  40bda4:	str	x2, [sp, #40]
  40bda8:	str	x3, [sp, #32]
  40bdac:	str	x4, [sp, #24]
  40bdb0:	str	w5, [sp, #56]
  40bdb4:	str	w6, [sp, #20]
  40bdb8:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40bdbc:	add	x0, x0, #0x2ec
  40bdc0:	ldr	w1, [x0]
  40bdc4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40bdc8:	add	x0, x0, #0xcd0
  40bdcc:	str	w1, [x0]
  40bdd0:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40bdd4:	add	x0, x0, #0x2f0
  40bdd8:	ldr	w1, [x0]
  40bddc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40bde0:	add	x0, x0, #0xcd0
  40bde4:	str	w1, [x0, #4]
  40bde8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40bdec:	add	x7, x0, #0xcd0
  40bdf0:	ldr	w6, [sp, #20]
  40bdf4:	ldr	w5, [sp, #56]
  40bdf8:	ldr	x4, [sp, #24]
  40bdfc:	ldr	x3, [sp, #32]
  40be00:	ldr	x2, [sp, #40]
  40be04:	ldr	x1, [sp, #48]
  40be08:	ldr	w0, [sp, #60]
  40be0c:	bl	40aa8c <printf@plt+0x8eac>
  40be10:	str	w0, [sp, #76]
  40be14:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40be18:	add	x0, x0, #0xcd0
  40be1c:	ldr	w1, [x0]
  40be20:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40be24:	add	x0, x0, #0x2ec
  40be28:	str	w1, [x0]
  40be2c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40be30:	add	x0, x0, #0xcd0
  40be34:	ldr	x1, [x0, #16]
  40be38:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40be3c:	add	x0, x0, #0x198
  40be40:	str	x1, [x0]
  40be44:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40be48:	add	x0, x0, #0xcd0
  40be4c:	ldr	w1, [x0, #8]
  40be50:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40be54:	add	x0, x0, #0x2f4
  40be58:	str	w1, [x0]
  40be5c:	ldr	w0, [sp, #76]
  40be60:	ldp	x29, x30, [sp], #80
  40be64:	ret
  40be68:	stp	x29, x30, [sp, #-48]!
  40be6c:	mov	x29, sp
  40be70:	str	w0, [sp, #44]
  40be74:	str	x1, [sp, #32]
  40be78:	str	x2, [sp, #24]
  40be7c:	mov	w6, #0x1                   	// #1
  40be80:	mov	w5, #0x0                   	// #0
  40be84:	mov	x4, #0x0                   	// #0
  40be88:	mov	x3, #0x0                   	// #0
  40be8c:	ldr	x2, [sp, #24]
  40be90:	ldr	x1, [sp, #32]
  40be94:	ldr	w0, [sp, #44]
  40be98:	bl	40bd94 <printf@plt+0xa1b4>
  40be9c:	ldp	x29, x30, [sp], #48
  40bea0:	ret
  40bea4:	stp	x29, x30, [sp, #-64]!
  40bea8:	mov	x29, sp
  40beac:	str	w0, [sp, #60]
  40beb0:	str	x1, [sp, #48]
  40beb4:	str	x2, [sp, #40]
  40beb8:	str	x3, [sp, #32]
  40bebc:	str	x4, [sp, #24]
  40bec0:	mov	w6, #0x0                   	// #0
  40bec4:	mov	w5, #0x0                   	// #0
  40bec8:	ldr	x4, [sp, #24]
  40becc:	ldr	x3, [sp, #32]
  40bed0:	ldr	x2, [sp, #40]
  40bed4:	ldr	x1, [sp, #48]
  40bed8:	ldr	w0, [sp, #60]
  40bedc:	bl	40bd94 <printf@plt+0xa1b4>
  40bee0:	ldp	x29, x30, [sp], #64
  40bee4:	ret
  40bee8:	stp	x29, x30, [sp, #-64]!
  40beec:	mov	x29, sp
  40bef0:	str	w0, [sp, #60]
  40bef4:	str	x1, [sp, #48]
  40bef8:	str	x2, [sp, #40]
  40befc:	str	x3, [sp, #32]
  40bf00:	str	x4, [sp, #24]
  40bf04:	str	x5, [sp, #16]
  40bf08:	ldr	x7, [sp, #16]
  40bf0c:	mov	w6, #0x0                   	// #0
  40bf10:	mov	w5, #0x0                   	// #0
  40bf14:	ldr	x4, [sp, #24]
  40bf18:	ldr	x3, [sp, #32]
  40bf1c:	ldr	x2, [sp, #40]
  40bf20:	ldr	x1, [sp, #48]
  40bf24:	ldr	w0, [sp, #60]
  40bf28:	bl	40aa8c <printf@plt+0x8eac>
  40bf2c:	ldp	x29, x30, [sp], #64
  40bf30:	ret
  40bf34:	stp	x29, x30, [sp, #-64]!
  40bf38:	mov	x29, sp
  40bf3c:	str	w0, [sp, #60]
  40bf40:	str	x1, [sp, #48]
  40bf44:	str	x2, [sp, #40]
  40bf48:	str	x3, [sp, #32]
  40bf4c:	str	x4, [sp, #24]
  40bf50:	mov	w6, #0x0                   	// #0
  40bf54:	mov	w5, #0x1                   	// #1
  40bf58:	ldr	x4, [sp, #24]
  40bf5c:	ldr	x3, [sp, #32]
  40bf60:	ldr	x2, [sp, #40]
  40bf64:	ldr	x1, [sp, #48]
  40bf68:	ldr	w0, [sp, #60]
  40bf6c:	bl	40bd94 <printf@plt+0xa1b4>
  40bf70:	ldp	x29, x30, [sp], #64
  40bf74:	ret
  40bf78:	stp	x29, x30, [sp, #-64]!
  40bf7c:	mov	x29, sp
  40bf80:	str	w0, [sp, #60]
  40bf84:	str	x1, [sp, #48]
  40bf88:	str	x2, [sp, #40]
  40bf8c:	str	x3, [sp, #32]
  40bf90:	str	x4, [sp, #24]
  40bf94:	str	x5, [sp, #16]
  40bf98:	ldr	x7, [sp, #16]
  40bf9c:	mov	w6, #0x0                   	// #0
  40bfa0:	mov	w5, #0x1                   	// #1
  40bfa4:	ldr	x4, [sp, #24]
  40bfa8:	ldr	x3, [sp, #32]
  40bfac:	ldr	x2, [sp, #40]
  40bfb0:	ldr	x1, [sp, #48]
  40bfb4:	ldr	w0, [sp, #60]
  40bfb8:	bl	40aa8c <printf@plt+0x8eac>
  40bfbc:	ldp	x29, x30, [sp], #64
  40bfc0:	ret
  40bfc4:	sub	sp, sp, #0x10
  40bfc8:	str	x0, [sp, #8]
  40bfcc:	ldr	x0, [sp, #8]
  40bfd0:	str	xzr, [x0]
  40bfd4:	ldr	x0, [sp, #8]
  40bfd8:	str	xzr, [x0, #8]
  40bfdc:	nop
  40bfe0:	add	sp, sp, #0x10
  40bfe4:	ret
  40bfe8:	stp	x29, x30, [sp, #-64]!
  40bfec:	mov	x29, sp
  40bff0:	stp	x19, x20, [sp, #16]
  40bff4:	str	x21, [sp, #32]
  40bff8:	str	x0, [sp, #56]
  40bffc:	ldr	x0, [sp, #56]
  40c000:	mov	w1, #0x11                  	// #17
  40c004:	str	w1, [x0, #8]
  40c008:	mov	x19, #0x11                  	// #17
  40c00c:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40c010:	cmp	x19, x0
  40c014:	b.hi	40c034 <printf@plt+0xa454>  // b.pmore
  40c018:	lsl	x0, x19, #4
  40c01c:	bl	4017b0 <_Znam@plt>
  40c020:	mov	x21, x0
  40c024:	mov	x20, x21
  40c028:	sub	x0, x19, #0x1
  40c02c:	mov	x19, x0
  40c030:	b	40c038 <printf@plt+0xa458>
  40c034:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  40c038:	cmp	x19, #0x0
  40c03c:	b.lt	40c054 <printf@plt+0xa474>  // b.tstop
  40c040:	mov	x0, x20
  40c044:	bl	40bfc4 <printf@plt+0xa3e4>
  40c048:	add	x20, x20, #0x10
  40c04c:	sub	x19, x19, #0x1
  40c050:	b	40c038 <printf@plt+0xa458>
  40c054:	ldr	x0, [sp, #56]
  40c058:	str	x21, [x0]
  40c05c:	ldr	x0, [sp, #56]
  40c060:	str	wzr, [x0, #12]
  40c064:	nop
  40c068:	ldp	x19, x20, [sp, #16]
  40c06c:	ldr	x21, [sp, #32]
  40c070:	ldp	x29, x30, [sp], #64
  40c074:	ret
  40c078:	stp	x29, x30, [sp, #-48]!
  40c07c:	mov	x29, sp
  40c080:	str	x0, [sp, #24]
  40c084:	str	wzr, [sp, #44]
  40c088:	ldr	x0, [sp, #24]
  40c08c:	ldr	w0, [x0, #8]
  40c090:	ldr	w1, [sp, #44]
  40c094:	cmp	w1, w0
  40c098:	b.cs	40c0c8 <printf@plt+0xa4e8>  // b.hs, b.nlast
  40c09c:	ldr	x0, [sp, #24]
  40c0a0:	ldr	x1, [x0]
  40c0a4:	ldr	w0, [sp, #44]
  40c0a8:	lsl	x0, x0, #4
  40c0ac:	add	x0, x1, x0
  40c0b0:	ldr	x0, [x0]
  40c0b4:	bl	4018a0 <free@plt>
  40c0b8:	ldr	w0, [sp, #44]
  40c0bc:	add	w0, w0, #0x1
  40c0c0:	str	w0, [sp, #44]
  40c0c4:	b	40c088 <printf@plt+0xa4a8>
  40c0c8:	ldr	x0, [sp, #24]
  40c0cc:	ldr	x0, [x0]
  40c0d0:	cmp	x0, #0x0
  40c0d4:	b.eq	40c0e4 <printf@plt+0xa504>  // b.none
  40c0d8:	ldr	x0, [sp, #24]
  40c0dc:	ldr	x0, [x0]
  40c0e0:	bl	401a40 <_ZdaPv@plt>
  40c0e4:	nop
  40c0e8:	ldp	x29, x30, [sp], #48
  40c0ec:	ret
  40c0f0:	stp	x29, x30, [sp, #-128]!
  40c0f4:	mov	x29, sp
  40c0f8:	stp	x19, x20, [sp, #16]
  40c0fc:	str	x21, [sp, #32]
  40c100:	str	x0, [sp, #72]
  40c104:	str	x1, [sp, #64]
  40c108:	str	x2, [sp, #56]
  40c10c:	ldr	x0, [sp, #64]
  40c110:	cmp	x0, #0x0
  40c114:	cset	w0, ne  // ne = any
  40c118:	and	w0, w0, #0xff
  40c11c:	mov	w3, w0
  40c120:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40c124:	add	x2, x0, #0x808
  40c128:	mov	w1, #0x1f                  	// #31
  40c12c:	mov	w0, w3
  40c130:	bl	404494 <printf@plt+0x28b4>
  40c134:	ldr	x0, [sp, #64]
  40c138:	bl	40e6a0 <_ZdlPvm@@Base+0x440>
  40c13c:	str	x0, [sp, #104]
  40c140:	ldr	x0, [sp, #72]
  40c144:	ldr	w0, [x0, #8]
  40c148:	mov	w1, w0
  40c14c:	ldr	x0, [sp, #104]
  40c150:	udiv	x2, x0, x1
  40c154:	mul	x1, x2, x1
  40c158:	sub	x0, x0, x1
  40c15c:	str	w0, [sp, #124]
  40c160:	ldr	x0, [sp, #72]
  40c164:	ldr	x1, [x0]
  40c168:	ldr	w0, [sp, #124]
  40c16c:	lsl	x0, x0, #4
  40c170:	add	x0, x1, x0
  40c174:	ldr	x0, [x0]
  40c178:	cmp	x0, #0x0
  40c17c:	b.eq	40c20c <printf@plt+0xa62c>  // b.none
  40c180:	ldr	x0, [sp, #72]
  40c184:	ldr	x1, [x0]
  40c188:	ldr	w0, [sp, #124]
  40c18c:	lsl	x0, x0, #4
  40c190:	add	x0, x1, x0
  40c194:	ldr	x0, [x0]
  40c198:	ldr	x1, [sp, #64]
  40c19c:	bl	401ac0 <strcmp@plt>
  40c1a0:	cmp	w0, #0x0
  40c1a4:	b.ne	40c1e0 <printf@plt+0xa600>  // b.any
  40c1a8:	ldr	x0, [sp, #72]
  40c1ac:	ldr	x1, [x0]
  40c1b0:	ldr	w0, [sp, #124]
  40c1b4:	lsl	x0, x0, #4
  40c1b8:	add	x0, x1, x0
  40c1bc:	ldr	x1, [sp, #56]
  40c1c0:	str	x1, [x0, #8]
  40c1c4:	ldr	x0, [sp, #72]
  40c1c8:	ldr	x1, [x0]
  40c1cc:	ldr	w0, [sp, #124]
  40c1d0:	lsl	x0, x0, #4
  40c1d4:	add	x0, x1, x0
  40c1d8:	ldr	x0, [x0]
  40c1dc:	b	40c50c <printf@plt+0xa92c>
  40c1e0:	ldr	w0, [sp, #124]
  40c1e4:	cmp	w0, #0x0
  40c1e8:	b.ne	40c1fc <printf@plt+0xa61c>  // b.any
  40c1ec:	ldr	x0, [sp, #72]
  40c1f0:	ldr	w0, [x0, #8]
  40c1f4:	sub	w0, w0, #0x1
  40c1f8:	b	40c204 <printf@plt+0xa624>
  40c1fc:	ldr	w0, [sp, #124]
  40c200:	sub	w0, w0, #0x1
  40c204:	str	w0, [sp, #124]
  40c208:	b	40c160 <printf@plt+0xa580>
  40c20c:	ldr	x0, [sp, #56]
  40c210:	cmp	x0, #0x0
  40c214:	b.ne	40c220 <printf@plt+0xa640>  // b.any
  40c218:	mov	x0, #0x0                   	// #0
  40c21c:	b	40c50c <printf@plt+0xa92c>
  40c220:	ldr	x0, [sp, #72]
  40c224:	ldr	w0, [x0, #12]
  40c228:	lsl	w1, w0, #2
  40c22c:	ldr	x0, [sp, #72]
  40c230:	ldr	w0, [x0, #8]
  40c234:	cmp	w1, w0
  40c238:	b.cc	40c49c <printf@plt+0xa8bc>  // b.lo, b.ul, b.last
  40c23c:	ldr	x0, [sp, #72]
  40c240:	ldr	x0, [x0]
  40c244:	str	x0, [sp, #96]
  40c248:	ldr	x0, [sp, #72]
  40c24c:	ldr	w0, [x0, #8]
  40c250:	str	w0, [sp, #92]
  40c254:	ldr	x0, [sp, #72]
  40c258:	ldr	w0, [x0, #8]
  40c25c:	bl	40e76c <_ZdlPvm@@Base+0x50c>
  40c260:	mov	w1, w0
  40c264:	ldr	x0, [sp, #72]
  40c268:	str	w1, [x0, #8]
  40c26c:	ldr	x0, [sp, #72]
  40c270:	ldr	w0, [x0, #8]
  40c274:	mov	w19, w0
  40c278:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40c27c:	cmp	x19, x0
  40c280:	b.hi	40c2a0 <printf@plt+0xa6c0>  // b.pmore
  40c284:	lsl	x0, x19, #4
  40c288:	bl	4017b0 <_Znam@plt>
  40c28c:	mov	x21, x0
  40c290:	mov	x20, x21
  40c294:	sub	x0, x19, #0x1
  40c298:	mov	x19, x0
  40c29c:	b	40c2a4 <printf@plt+0xa6c4>
  40c2a0:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  40c2a4:	cmp	x19, #0x0
  40c2a8:	b.lt	40c2c0 <printf@plt+0xa6e0>  // b.tstop
  40c2ac:	mov	x0, x20
  40c2b0:	bl	40bfc4 <printf@plt+0xa3e4>
  40c2b4:	add	x20, x20, #0x10
  40c2b8:	sub	x19, x19, #0x1
  40c2bc:	b	40c2a4 <printf@plt+0xa6c4>
  40c2c0:	ldr	x0, [sp, #72]
  40c2c4:	str	x21, [x0]
  40c2c8:	str	wzr, [sp, #120]
  40c2cc:	ldr	w1, [sp, #120]
  40c2d0:	ldr	w0, [sp, #92]
  40c2d4:	cmp	w1, w0
  40c2d8:	b.cs	40c41c <printf@plt+0xa83c>  // b.hs, b.nlast
  40c2dc:	ldr	w0, [sp, #120]
  40c2e0:	lsl	x0, x0, #4
  40c2e4:	ldr	x1, [sp, #96]
  40c2e8:	add	x0, x1, x0
  40c2ec:	ldr	x0, [x0]
  40c2f0:	cmp	x0, #0x0
  40c2f4:	b.eq	40c40c <printf@plt+0xa82c>  // b.none
  40c2f8:	ldr	w0, [sp, #120]
  40c2fc:	lsl	x0, x0, #4
  40c300:	ldr	x1, [sp, #96]
  40c304:	add	x0, x1, x0
  40c308:	ldr	x0, [x0, #8]
  40c30c:	cmp	x0, #0x0
  40c310:	b.ne	40c330 <printf@plt+0xa750>  // b.any
  40c314:	ldr	w0, [sp, #120]
  40c318:	lsl	x0, x0, #4
  40c31c:	ldr	x1, [sp, #96]
  40c320:	add	x0, x1, x0
  40c324:	ldr	x0, [x0]
  40c328:	bl	4018a0 <free@plt>
  40c32c:	b	40c40c <printf@plt+0xa82c>
  40c330:	ldr	w0, [sp, #120]
  40c334:	lsl	x0, x0, #4
  40c338:	ldr	x1, [sp, #96]
  40c33c:	add	x0, x1, x0
  40c340:	ldr	x0, [x0]
  40c344:	bl	40e6a0 <_ZdlPvm@@Base+0x440>
  40c348:	mov	x1, x0
  40c34c:	ldr	x0, [sp, #72]
  40c350:	ldr	w0, [x0, #8]
  40c354:	mov	w0, w0
  40c358:	udiv	x2, x1, x0
  40c35c:	mul	x0, x2, x0
  40c360:	sub	x0, x1, x0
  40c364:	str	w0, [sp, #116]
  40c368:	ldr	x0, [sp, #72]
  40c36c:	ldr	x1, [x0]
  40c370:	ldr	w0, [sp, #116]
  40c374:	lsl	x0, x0, #4
  40c378:	add	x0, x1, x0
  40c37c:	ldr	x0, [x0]
  40c380:	cmp	x0, #0x0
  40c384:	b.eq	40c3b4 <printf@plt+0xa7d4>  // b.none
  40c388:	ldr	w0, [sp, #116]
  40c38c:	cmp	w0, #0x0
  40c390:	b.ne	40c3a4 <printf@plt+0xa7c4>  // b.any
  40c394:	ldr	x0, [sp, #72]
  40c398:	ldr	w0, [x0, #8]
  40c39c:	sub	w0, w0, #0x1
  40c3a0:	b	40c3ac <printf@plt+0xa7cc>
  40c3a4:	ldr	w0, [sp, #116]
  40c3a8:	sub	w0, w0, #0x1
  40c3ac:	str	w0, [sp, #116]
  40c3b0:	b	40c368 <printf@plt+0xa788>
  40c3b4:	ldr	w0, [sp, #120]
  40c3b8:	lsl	x0, x0, #4
  40c3bc:	ldr	x1, [sp, #96]
  40c3c0:	add	x1, x1, x0
  40c3c4:	ldr	x0, [sp, #72]
  40c3c8:	ldr	x2, [x0]
  40c3cc:	ldr	w0, [sp, #116]
  40c3d0:	lsl	x0, x0, #4
  40c3d4:	add	x0, x2, x0
  40c3d8:	ldr	x1, [x1]
  40c3dc:	str	x1, [x0]
  40c3e0:	ldr	w0, [sp, #120]
  40c3e4:	lsl	x0, x0, #4
  40c3e8:	ldr	x1, [sp, #96]
  40c3ec:	add	x1, x1, x0
  40c3f0:	ldr	x0, [sp, #72]
  40c3f4:	ldr	x2, [x0]
  40c3f8:	ldr	w0, [sp, #116]
  40c3fc:	lsl	x0, x0, #4
  40c400:	add	x0, x2, x0
  40c404:	ldr	x1, [x1, #8]
  40c408:	str	x1, [x0, #8]
  40c40c:	ldr	w0, [sp, #120]
  40c410:	add	w0, w0, #0x1
  40c414:	str	w0, [sp, #120]
  40c418:	b	40c2cc <printf@plt+0xa6ec>
  40c41c:	ldr	x0, [sp, #72]
  40c420:	ldr	w0, [x0, #8]
  40c424:	mov	w1, w0
  40c428:	ldr	x0, [sp, #104]
  40c42c:	udiv	x2, x0, x1
  40c430:	mul	x1, x2, x1
  40c434:	sub	x0, x0, x1
  40c438:	str	w0, [sp, #124]
  40c43c:	ldr	x0, [sp, #72]
  40c440:	ldr	x1, [x0]
  40c444:	ldr	w0, [sp, #124]
  40c448:	lsl	x0, x0, #4
  40c44c:	add	x0, x1, x0
  40c450:	ldr	x0, [x0]
  40c454:	cmp	x0, #0x0
  40c458:	b.eq	40c488 <printf@plt+0xa8a8>  // b.none
  40c45c:	ldr	w0, [sp, #124]
  40c460:	cmp	w0, #0x0
  40c464:	b.ne	40c478 <printf@plt+0xa898>  // b.any
  40c468:	ldr	x0, [sp, #72]
  40c46c:	ldr	w0, [x0, #8]
  40c470:	sub	w0, w0, #0x1
  40c474:	b	40c480 <printf@plt+0xa8a0>
  40c478:	ldr	w0, [sp, #124]
  40c47c:	sub	w0, w0, #0x1
  40c480:	str	w0, [sp, #124]
  40c484:	b	40c43c <printf@plt+0xa85c>
  40c488:	ldr	x0, [sp, #96]
  40c48c:	cmp	x0, #0x0
  40c490:	b.eq	40c49c <printf@plt+0xa8bc>  // b.none
  40c494:	ldr	x0, [sp, #96]
  40c498:	bl	401a40 <_ZdaPv@plt>
  40c49c:	ldr	x0, [sp, #64]
  40c4a0:	bl	401820 <strlen@plt>
  40c4a4:	add	x0, x0, #0x1
  40c4a8:	bl	401af0 <malloc@plt>
  40c4ac:	str	x0, [sp, #80]
  40c4b0:	ldr	x1, [sp, #64]
  40c4b4:	ldr	x0, [sp, #80]
  40c4b8:	bl	401910 <strcpy@plt>
  40c4bc:	ldr	x0, [sp, #72]
  40c4c0:	ldr	x1, [x0]
  40c4c4:	ldr	w0, [sp, #124]
  40c4c8:	lsl	x0, x0, #4
  40c4cc:	add	x0, x1, x0
  40c4d0:	ldr	x1, [sp, #80]
  40c4d4:	str	x1, [x0]
  40c4d8:	ldr	x0, [sp, #72]
  40c4dc:	ldr	x1, [x0]
  40c4e0:	ldr	w0, [sp, #124]
  40c4e4:	lsl	x0, x0, #4
  40c4e8:	add	x0, x1, x0
  40c4ec:	ldr	x1, [sp, #56]
  40c4f0:	str	x1, [x0, #8]
  40c4f4:	ldr	x0, [sp, #72]
  40c4f8:	ldr	w0, [x0, #12]
  40c4fc:	add	w1, w0, #0x1
  40c500:	ldr	x0, [sp, #72]
  40c504:	str	w1, [x0, #12]
  40c508:	ldr	x0, [sp, #80]
  40c50c:	ldp	x19, x20, [sp, #16]
  40c510:	ldr	x21, [sp, #32]
  40c514:	ldp	x29, x30, [sp], #128
  40c518:	ret
  40c51c:	stp	x29, x30, [sp, #-48]!
  40c520:	mov	x29, sp
  40c524:	str	x0, [sp, #24]
  40c528:	str	x1, [sp, #16]
  40c52c:	ldr	x0, [sp, #16]
  40c530:	cmp	x0, #0x0
  40c534:	cset	w0, ne  // ne = any
  40c538:	and	w0, w0, #0xff
  40c53c:	mov	w3, w0
  40c540:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40c544:	add	x2, x0, #0x808
  40c548:	mov	w1, #0x1f                  	// #31
  40c54c:	mov	w0, w3
  40c550:	bl	404494 <printf@plt+0x28b4>
  40c554:	ldr	x0, [sp, #16]
  40c558:	bl	40e6a0 <_ZdlPvm@@Base+0x440>
  40c55c:	mov	x1, x0
  40c560:	ldr	x0, [sp, #24]
  40c564:	ldr	w0, [x0, #8]
  40c568:	mov	w0, w0
  40c56c:	udiv	x2, x1, x0
  40c570:	mul	x0, x2, x0
  40c574:	sub	x0, x1, x0
  40c578:	str	w0, [sp, #44]
  40c57c:	ldr	x0, [sp, #24]
  40c580:	ldr	x1, [x0]
  40c584:	ldr	w0, [sp, #44]
  40c588:	lsl	x0, x0, #4
  40c58c:	add	x0, x1, x0
  40c590:	ldr	x0, [x0]
  40c594:	cmp	x0, #0x0
  40c598:	b.eq	40c60c <printf@plt+0xaa2c>  // b.none
  40c59c:	ldr	x0, [sp, #24]
  40c5a0:	ldr	x1, [x0]
  40c5a4:	ldr	w0, [sp, #44]
  40c5a8:	lsl	x0, x0, #4
  40c5ac:	add	x0, x1, x0
  40c5b0:	ldr	x0, [x0]
  40c5b4:	ldr	x1, [sp, #16]
  40c5b8:	bl	401ac0 <strcmp@plt>
  40c5bc:	cmp	w0, #0x0
  40c5c0:	b.ne	40c5e0 <printf@plt+0xaa00>  // b.any
  40c5c4:	ldr	x0, [sp, #24]
  40c5c8:	ldr	x1, [x0]
  40c5cc:	ldr	w0, [sp, #44]
  40c5d0:	lsl	x0, x0, #4
  40c5d4:	add	x0, x1, x0
  40c5d8:	ldr	x0, [x0, #8]
  40c5dc:	b	40c610 <printf@plt+0xaa30>
  40c5e0:	ldr	w0, [sp, #44]
  40c5e4:	cmp	w0, #0x0
  40c5e8:	b.ne	40c5fc <printf@plt+0xaa1c>  // b.any
  40c5ec:	ldr	x0, [sp, #24]
  40c5f0:	ldr	w0, [x0, #8]
  40c5f4:	sub	w0, w0, #0x1
  40c5f8:	b	40c604 <printf@plt+0xaa24>
  40c5fc:	ldr	w0, [sp, #44]
  40c600:	sub	w0, w0, #0x1
  40c604:	str	w0, [sp, #44]
  40c608:	b	40c57c <printf@plt+0xa99c>
  40c60c:	mov	x0, #0x0                   	// #0
  40c610:	ldp	x29, x30, [sp], #48
  40c614:	ret
  40c618:	stp	x29, x30, [sp, #-48]!
  40c61c:	mov	x29, sp
  40c620:	str	x0, [sp, #24]
  40c624:	str	x1, [sp, #16]
  40c628:	ldr	x0, [sp, #16]
  40c62c:	ldr	x0, [x0]
  40c630:	str	x0, [sp, #32]
  40c634:	ldr	x0, [sp, #32]
  40c638:	cmp	x0, #0x0
  40c63c:	cset	w0, ne  // ne = any
  40c640:	and	w0, w0, #0xff
  40c644:	mov	w3, w0
  40c648:	adrp	x0, 412000 <_ZdlPvm@@Base+0x3da0>
  40c64c:	add	x2, x0, #0x808
  40c650:	mov	w1, #0x1f                  	// #31
  40c654:	mov	w0, w3
  40c658:	bl	404494 <printf@plt+0x28b4>
  40c65c:	ldr	x0, [sp, #32]
  40c660:	bl	40e6a0 <_ZdlPvm@@Base+0x440>
  40c664:	mov	x1, x0
  40c668:	ldr	x0, [sp, #24]
  40c66c:	ldr	w0, [x0, #8]
  40c670:	mov	w0, w0
  40c674:	udiv	x2, x1, x0
  40c678:	mul	x0, x2, x0
  40c67c:	sub	x0, x1, x0
  40c680:	str	w0, [sp, #44]
  40c684:	ldr	x0, [sp, #24]
  40c688:	ldr	x1, [x0]
  40c68c:	ldr	w0, [sp, #44]
  40c690:	lsl	x0, x0, #4
  40c694:	add	x0, x1, x0
  40c698:	ldr	x0, [x0]
  40c69c:	cmp	x0, #0x0
  40c6a0:	b.eq	40c734 <printf@plt+0xab54>  // b.none
  40c6a4:	ldr	x0, [sp, #24]
  40c6a8:	ldr	x1, [x0]
  40c6ac:	ldr	w0, [sp, #44]
  40c6b0:	lsl	x0, x0, #4
  40c6b4:	add	x0, x1, x0
  40c6b8:	ldr	x0, [x0]
  40c6bc:	ldr	x1, [sp, #32]
  40c6c0:	bl	401ac0 <strcmp@plt>
  40c6c4:	cmp	w0, #0x0
  40c6c8:	b.ne	40c708 <printf@plt+0xab28>  // b.any
  40c6cc:	ldr	x0, [sp, #24]
  40c6d0:	ldr	x1, [x0]
  40c6d4:	ldr	w0, [sp, #44]
  40c6d8:	lsl	x0, x0, #4
  40c6dc:	add	x0, x1, x0
  40c6e0:	ldr	x1, [x0]
  40c6e4:	ldr	x0, [sp, #16]
  40c6e8:	str	x1, [x0]
  40c6ec:	ldr	x0, [sp, #24]
  40c6f0:	ldr	x1, [x0]
  40c6f4:	ldr	w0, [sp, #44]
  40c6f8:	lsl	x0, x0, #4
  40c6fc:	add	x0, x1, x0
  40c700:	ldr	x0, [x0, #8]
  40c704:	b	40c738 <printf@plt+0xab58>
  40c708:	ldr	w0, [sp, #44]
  40c70c:	cmp	w0, #0x0
  40c710:	b.ne	40c724 <printf@plt+0xab44>  // b.any
  40c714:	ldr	x0, [sp, #24]
  40c718:	ldr	w0, [x0, #8]
  40c71c:	sub	w0, w0, #0x1
  40c720:	b	40c72c <printf@plt+0xab4c>
  40c724:	ldr	w0, [sp, #44]
  40c728:	sub	w0, w0, #0x1
  40c72c:	str	w0, [sp, #44]
  40c730:	b	40c684 <printf@plt+0xaaa4>
  40c734:	mov	x0, #0x0                   	// #0
  40c738:	ldp	x29, x30, [sp], #48
  40c73c:	ret
  40c740:	sub	sp, sp, #0x10
  40c744:	str	x0, [sp, #8]
  40c748:	str	x1, [sp]
  40c74c:	ldr	x0, [sp, #8]
  40c750:	ldr	x1, [sp]
  40c754:	str	x1, [x0]
  40c758:	ldr	x0, [sp, #8]
  40c75c:	str	wzr, [x0, #8]
  40c760:	nop
  40c764:	add	sp, sp, #0x10
  40c768:	ret
  40c76c:	sub	sp, sp, #0x30
  40c770:	str	x0, [sp, #24]
  40c774:	str	x1, [sp, #16]
  40c778:	str	x2, [sp, #8]
  40c77c:	ldr	x0, [sp, #24]
  40c780:	ldr	x0, [x0]
  40c784:	ldr	w0, [x0, #8]
  40c788:	str	w0, [sp, #44]
  40c78c:	ldr	x0, [sp, #24]
  40c790:	ldr	x0, [x0]
  40c794:	ldr	x0, [x0]
  40c798:	str	x0, [sp, #32]
  40c79c:	ldr	x0, [sp, #24]
  40c7a0:	ldr	w0, [x0, #8]
  40c7a4:	ldr	w1, [sp, #44]
  40c7a8:	cmp	w1, w0
  40c7ac:	b.ls	40c850 <printf@plt+0xac70>  // b.plast
  40c7b0:	ldr	x0, [sp, #24]
  40c7b4:	ldr	w0, [x0, #8]
  40c7b8:	mov	w0, w0
  40c7bc:	lsl	x0, x0, #4
  40c7c0:	ldr	x1, [sp, #32]
  40c7c4:	add	x0, x1, x0
  40c7c8:	ldr	x0, [x0]
  40c7cc:	cmp	x0, #0x0
  40c7d0:	b.eq	40c838 <printf@plt+0xac58>  // b.none
  40c7d4:	ldr	x0, [sp, #24]
  40c7d8:	ldr	w0, [x0, #8]
  40c7dc:	mov	w0, w0
  40c7e0:	lsl	x0, x0, #4
  40c7e4:	ldr	x1, [sp, #32]
  40c7e8:	add	x0, x1, x0
  40c7ec:	ldr	x1, [x0]
  40c7f0:	ldr	x0, [sp, #16]
  40c7f4:	str	x1, [x0]
  40c7f8:	ldr	x0, [sp, #24]
  40c7fc:	ldr	w0, [x0, #8]
  40c800:	mov	w0, w0
  40c804:	lsl	x0, x0, #4
  40c808:	ldr	x1, [sp, #32]
  40c80c:	add	x0, x1, x0
  40c810:	ldr	x1, [x0, #8]
  40c814:	ldr	x0, [sp, #8]
  40c818:	str	x1, [x0]
  40c81c:	ldr	x0, [sp, #24]
  40c820:	ldr	w0, [x0, #8]
  40c824:	add	w1, w0, #0x1
  40c828:	ldr	x0, [sp, #24]
  40c82c:	str	w1, [x0, #8]
  40c830:	mov	w0, #0x1                   	// #1
  40c834:	b	40c854 <printf@plt+0xac74>
  40c838:	ldr	x0, [sp, #24]
  40c83c:	ldr	w0, [x0, #8]
  40c840:	add	w1, w0, #0x1
  40c844:	ldr	x0, [sp, #24]
  40c848:	str	w1, [x0, #8]
  40c84c:	b	40c79c <printf@plt+0xabbc>
  40c850:	mov	w0, #0x0                   	// #0
  40c854:	add	sp, sp, #0x30
  40c858:	ret
  40c85c:	stp	x29, x30, [sp, #-48]!
  40c860:	mov	x29, sp
  40c864:	str	x0, [sp, #24]
  40c868:	str	wzr, [sp, #44]
  40c86c:	ldr	w0, [sp, #44]
  40c870:	cmp	w0, #0x1af
  40c874:	b.hi	40c8e0 <printf@plt+0xad00>  // b.pmore
  40c878:	mov	x0, #0x8                   	// #8
  40c87c:	bl	4017b0 <_Znam@plt>
  40c880:	str	x0, [sp, #32]
  40c884:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40c888:	add	x1, x0, #0x2f8
  40c88c:	ldr	w0, [sp, #44]
  40c890:	lsl	x0, x0, #4
  40c894:	add	x0, x1, x0
  40c898:	ldr	x1, [x0, #8]
  40c89c:	ldr	x0, [sp, #32]
  40c8a0:	str	x1, [x0]
  40c8a4:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40c8a8:	add	x1, x0, #0x2f8
  40c8ac:	ldr	w0, [sp, #44]
  40c8b0:	lsl	x0, x0, #4
  40c8b4:	add	x0, x1, x0
  40c8b8:	ldr	x0, [x0]
  40c8bc:	ldr	x2, [sp, #32]
  40c8c0:	mov	x1, x0
  40c8c4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40c8c8:	add	x0, x0, #0xd08
  40c8cc:	bl	40c0f0 <printf@plt+0xa510>
  40c8d0:	ldr	w0, [sp, #44]
  40c8d4:	add	w0, w0, #0x1
  40c8d8:	str	w0, [sp, #44]
  40c8dc:	b	40c86c <printf@plt+0xac8c>
  40c8e0:	nop
  40c8e4:	ldp	x29, x30, [sp], #48
  40c8e8:	ret
  40c8ec:	stp	x29, x30, [sp, #-48]!
  40c8f0:	mov	x29, sp
  40c8f4:	str	x0, [sp, #24]
  40c8f8:	ldr	x1, [sp, #24]
  40c8fc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40c900:	add	x0, x0, #0xd08
  40c904:	bl	40c51c <printf@plt+0xa93c>
  40c908:	str	x0, [sp, #40]
  40c90c:	ldr	x0, [sp, #40]
  40c910:	cmp	x0, #0x0
  40c914:	b.eq	40c924 <printf@plt+0xad44>  // b.none
  40c918:	ldr	x0, [sp, #40]
  40c91c:	ldr	x0, [x0]
  40c920:	b	40c928 <printf@plt+0xad48>
  40c924:	mov	x0, #0x0                   	// #0
  40c928:	ldp	x29, x30, [sp], #48
  40c92c:	ret
  40c930:	stp	x29, x30, [sp, #-32]!
  40c934:	mov	x29, sp
  40c938:	str	w0, [sp, #28]
  40c93c:	str	w1, [sp, #24]
  40c940:	ldr	w0, [sp, #28]
  40c944:	cmp	w0, #0x1
  40c948:	b.ne	40c990 <printf@plt+0xadb0>  // b.any
  40c94c:	ldr	w1, [sp, #24]
  40c950:	mov	w0, #0xffff                	// #65535
  40c954:	cmp	w1, w0
  40c958:	b.ne	40c990 <printf@plt+0xadb0>  // b.any
  40c95c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40c960:	add	x0, x0, #0xd08
  40c964:	bl	40bfe8 <printf@plt+0xa408>
  40c968:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40c96c:	add	x2, x0, #0x228
  40c970:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40c974:	add	x1, x0, #0xd08
  40c978:	adrp	x0, 40c000 <printf@plt+0xa420>
  40c97c:	add	x0, x0, #0x78
  40c980:	bl	4019e0 <__cxa_atexit@plt>
  40c984:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40c988:	add	x0, x0, #0xd18
  40c98c:	bl	40c85c <printf@plt+0xac7c>
  40c990:	nop
  40c994:	ldp	x29, x30, [sp], #32
  40c998:	ret
  40c99c:	stp	x29, x30, [sp, #-16]!
  40c9a0:	mov	x29, sp
  40c9a4:	mov	w1, #0xffff                	// #65535
  40c9a8:	mov	w0, #0x1                   	// #1
  40c9ac:	bl	40c930 <printf@plt+0xad50>
  40c9b0:	ldp	x29, x30, [sp], #16
  40c9b4:	ret
  40c9b8:	sub	sp, sp, #0x20
  40c9bc:	str	w0, [sp, #12]
  40c9c0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40c9c4:	add	x0, x0, #0xd34
  40c9c8:	str	x0, [sp, #24]
  40c9cc:	ldr	w0, [sp, #12]
  40c9d0:	cmp	w0, #0x0
  40c9d4:	b.lt	40ca64 <printf@plt+0xae84>  // b.tstop
  40c9d8:	ldr	w1, [sp, #12]
  40c9dc:	mov	w0, #0x6667                	// #26215
  40c9e0:	movk	w0, #0x6666, lsl #16
  40c9e4:	smull	x0, w1, w0
  40c9e8:	lsr	x0, x0, #32
  40c9ec:	asr	w2, w0, #2
  40c9f0:	asr	w0, w1, #31
  40c9f4:	sub	w2, w2, w0
  40c9f8:	mov	w0, w2
  40c9fc:	lsl	w0, w0, #2
  40ca00:	add	w0, w0, w2
  40ca04:	lsl	w0, w0, #1
  40ca08:	sub	w2, w1, w0
  40ca0c:	and	w0, w2, #0xff
  40ca10:	ldr	x1, [sp, #24]
  40ca14:	sub	x1, x1, #0x1
  40ca18:	str	x1, [sp, #24]
  40ca1c:	add	w0, w0, #0x30
  40ca20:	and	w1, w0, #0xff
  40ca24:	ldr	x0, [sp, #24]
  40ca28:	strb	w1, [x0]
  40ca2c:	ldr	w0, [sp, #12]
  40ca30:	mov	w1, #0x6667                	// #26215
  40ca34:	movk	w1, #0x6666, lsl #16
  40ca38:	smull	x1, w0, w1
  40ca3c:	lsr	x1, x1, #32
  40ca40:	asr	w1, w1, #2
  40ca44:	asr	w0, w0, #31
  40ca48:	sub	w0, w1, w0
  40ca4c:	str	w0, [sp, #12]
  40ca50:	ldr	w0, [sp, #12]
  40ca54:	cmp	w0, #0x0
  40ca58:	b.ne	40c9d8 <printf@plt+0xadf8>  // b.any
  40ca5c:	ldr	x0, [sp, #24]
  40ca60:	b	40cb08 <printf@plt+0xaf28>
  40ca64:	ldr	w1, [sp, #12]
  40ca68:	mov	w0, #0x6667                	// #26215
  40ca6c:	movk	w0, #0x6666, lsl #16
  40ca70:	smull	x0, w1, w0
  40ca74:	lsr	x0, x0, #32
  40ca78:	asr	w2, w0, #2
  40ca7c:	asr	w0, w1, #31
  40ca80:	sub	w2, w2, w0
  40ca84:	mov	w0, w2
  40ca88:	lsl	w0, w0, #2
  40ca8c:	add	w0, w0, w2
  40ca90:	lsl	w0, w0, #1
  40ca94:	sub	w2, w1, w0
  40ca98:	and	w0, w2, #0xff
  40ca9c:	ldr	x1, [sp, #24]
  40caa0:	sub	x1, x1, #0x1
  40caa4:	str	x1, [sp, #24]
  40caa8:	mov	w1, #0x30                  	// #48
  40caac:	sub	w0, w1, w0
  40cab0:	and	w1, w0, #0xff
  40cab4:	ldr	x0, [sp, #24]
  40cab8:	strb	w1, [x0]
  40cabc:	ldr	w0, [sp, #12]
  40cac0:	mov	w1, #0x6667                	// #26215
  40cac4:	movk	w1, #0x6666, lsl #16
  40cac8:	smull	x1, w0, w1
  40cacc:	lsr	x1, x1, #32
  40cad0:	asr	w1, w1, #2
  40cad4:	asr	w0, w0, #31
  40cad8:	sub	w0, w1, w0
  40cadc:	str	w0, [sp, #12]
  40cae0:	ldr	w0, [sp, #12]
  40cae4:	cmp	w0, #0x0
  40cae8:	b.ne	40ca64 <printf@plt+0xae84>  // b.any
  40caec:	ldr	x0, [sp, #24]
  40caf0:	sub	x0, x0, #0x1
  40caf4:	str	x0, [sp, #24]
  40caf8:	ldr	x0, [sp, #24]
  40cafc:	mov	w1, #0x2d                  	// #45
  40cb00:	strb	w1, [x0]
  40cb04:	ldr	x0, [sp, #24]
  40cb08:	add	sp, sp, #0x20
  40cb0c:	ret
  40cb10:	sub	sp, sp, #0x20
  40cb14:	str	w0, [sp, #12]
  40cb18:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40cb1c:	add	x0, x0, #0xd4c
  40cb20:	str	x0, [sp, #24]
  40cb24:	ldr	w2, [sp, #12]
  40cb28:	mov	w0, #0xcccd                	// #52429
  40cb2c:	movk	w0, #0xcccc, lsl #16
  40cb30:	umull	x0, w2, w0
  40cb34:	lsr	x0, x0, #32
  40cb38:	lsr	w1, w0, #3
  40cb3c:	mov	w0, w1
  40cb40:	lsl	w0, w0, #2
  40cb44:	add	w0, w0, w1
  40cb48:	lsl	w0, w0, #1
  40cb4c:	sub	w1, w2, w0
  40cb50:	and	w0, w1, #0xff
  40cb54:	ldr	x1, [sp, #24]
  40cb58:	sub	x1, x1, #0x1
  40cb5c:	str	x1, [sp, #24]
  40cb60:	add	w0, w0, #0x30
  40cb64:	and	w1, w0, #0xff
  40cb68:	ldr	x0, [sp, #24]
  40cb6c:	strb	w1, [x0]
  40cb70:	ldr	w1, [sp, #12]
  40cb74:	mov	w0, #0xcccd                	// #52429
  40cb78:	movk	w0, #0xcccc, lsl #16
  40cb7c:	umull	x0, w1, w0
  40cb80:	lsr	x0, x0, #32
  40cb84:	lsr	w0, w0, #3
  40cb88:	str	w0, [sp, #12]
  40cb8c:	ldr	w0, [sp, #12]
  40cb90:	cmp	w0, #0x0
  40cb94:	b.ne	40cb24 <printf@plt+0xaf44>  // b.any
  40cb98:	ldr	x0, [sp, #24]
  40cb9c:	add	sp, sp, #0x20
  40cba0:	ret
  40cba4:	sub	sp, sp, #0x10
  40cba8:	str	x0, [sp, #8]
  40cbac:	ldr	x0, [sp, #8]
  40cbb0:	str	xzr, [x0]
  40cbb4:	ldr	x0, [sp, #8]
  40cbb8:	str	xzr, [x0, #8]
  40cbbc:	nop
  40cbc0:	add	sp, sp, #0x10
  40cbc4:	ret
  40cbc8:	stp	x29, x30, [sp, #-64]!
  40cbcc:	mov	x29, sp
  40cbd0:	stp	x19, x20, [sp, #16]
  40cbd4:	str	x21, [sp, #32]
  40cbd8:	str	x0, [sp, #56]
  40cbdc:	ldr	x0, [sp, #56]
  40cbe0:	mov	w1, #0x11                  	// #17
  40cbe4:	str	w1, [x0, #8]
  40cbe8:	mov	x19, #0x11                  	// #17
  40cbec:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40cbf0:	cmp	x19, x0
  40cbf4:	b.hi	40cc14 <printf@plt+0xb034>  // b.pmore
  40cbf8:	lsl	x0, x19, #4
  40cbfc:	bl	4017b0 <_Znam@plt>
  40cc00:	mov	x21, x0
  40cc04:	mov	x20, x21
  40cc08:	sub	x0, x19, #0x1
  40cc0c:	mov	x19, x0
  40cc10:	b	40cc18 <printf@plt+0xb038>
  40cc14:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  40cc18:	cmp	x19, #0x0
  40cc1c:	b.lt	40cc34 <printf@plt+0xb054>  // b.tstop
  40cc20:	mov	x0, x20
  40cc24:	bl	40cba4 <printf@plt+0xafc4>
  40cc28:	add	x20, x20, #0x10
  40cc2c:	sub	x19, x19, #0x1
  40cc30:	b	40cc18 <printf@plt+0xb038>
  40cc34:	ldr	x0, [sp, #56]
  40cc38:	str	x21, [x0]
  40cc3c:	ldr	x0, [sp, #56]
  40cc40:	str	wzr, [x0, #12]
  40cc44:	nop
  40cc48:	ldp	x19, x20, [sp, #16]
  40cc4c:	ldr	x21, [sp, #32]
  40cc50:	ldp	x29, x30, [sp], #64
  40cc54:	ret
  40cc58:	stp	x29, x30, [sp, #-48]!
  40cc5c:	mov	x29, sp
  40cc60:	str	x0, [sp, #24]
  40cc64:	str	wzr, [sp, #44]
  40cc68:	ldr	x0, [sp, #24]
  40cc6c:	ldr	w0, [x0, #8]
  40cc70:	ldr	w1, [sp, #44]
  40cc74:	cmp	w1, w0
  40cc78:	b.cs	40cca8 <printf@plt+0xb0c8>  // b.hs, b.nlast
  40cc7c:	ldr	x0, [sp, #24]
  40cc80:	ldr	x1, [x0]
  40cc84:	ldr	w0, [sp, #44]
  40cc88:	lsl	x0, x0, #4
  40cc8c:	add	x0, x1, x0
  40cc90:	ldr	x0, [x0]
  40cc94:	bl	4018a0 <free@plt>
  40cc98:	ldr	w0, [sp, #44]
  40cc9c:	add	w0, w0, #0x1
  40cca0:	str	w0, [sp, #44]
  40cca4:	b	40cc68 <printf@plt+0xb088>
  40cca8:	ldr	x0, [sp, #24]
  40ccac:	ldr	x0, [x0]
  40ccb0:	cmp	x0, #0x0
  40ccb4:	b.eq	40ccc4 <printf@plt+0xb0e4>  // b.none
  40ccb8:	ldr	x0, [sp, #24]
  40ccbc:	ldr	x0, [x0]
  40ccc0:	bl	401a40 <_ZdaPv@plt>
  40ccc4:	nop
  40ccc8:	ldp	x29, x30, [sp], #48
  40cccc:	ret
  40ccd0:	stp	x29, x30, [sp, #-128]!
  40ccd4:	mov	x29, sp
  40ccd8:	stp	x19, x20, [sp, #16]
  40ccdc:	str	x21, [sp, #32]
  40cce0:	str	x0, [sp, #72]
  40cce4:	str	x1, [sp, #64]
  40cce8:	str	x2, [sp, #56]
  40ccec:	ldr	x0, [sp, #64]
  40ccf0:	cmp	x0, #0x0
  40ccf4:	cset	w0, ne  // ne = any
  40ccf8:	and	w0, w0, #0xff
  40ccfc:	mov	w3, w0
  40cd00:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40cd04:	add	x2, x0, #0x2d0
  40cd08:	mov	w1, #0x28                  	// #40
  40cd0c:	mov	w0, w3
  40cd10:	bl	404494 <printf@plt+0x28b4>
  40cd14:	ldr	x0, [sp, #64]
  40cd18:	bl	40e6a0 <_ZdlPvm@@Base+0x440>
  40cd1c:	str	x0, [sp, #104]
  40cd20:	ldr	x0, [sp, #72]
  40cd24:	ldr	w0, [x0, #8]
  40cd28:	mov	w1, w0
  40cd2c:	ldr	x0, [sp, #104]
  40cd30:	udiv	x2, x0, x1
  40cd34:	mul	x1, x2, x1
  40cd38:	sub	x0, x0, x1
  40cd3c:	str	w0, [sp, #124]
  40cd40:	ldr	x0, [sp, #72]
  40cd44:	ldr	x1, [x0]
  40cd48:	ldr	w0, [sp, #124]
  40cd4c:	lsl	x0, x0, #4
  40cd50:	add	x0, x1, x0
  40cd54:	ldr	x0, [x0]
  40cd58:	cmp	x0, #0x0
  40cd5c:	b.eq	40cdec <printf@plt+0xb20c>  // b.none
  40cd60:	ldr	x0, [sp, #72]
  40cd64:	ldr	x1, [x0]
  40cd68:	ldr	w0, [sp, #124]
  40cd6c:	lsl	x0, x0, #4
  40cd70:	add	x0, x1, x0
  40cd74:	ldr	x0, [x0]
  40cd78:	ldr	x1, [sp, #64]
  40cd7c:	bl	401ac0 <strcmp@plt>
  40cd80:	cmp	w0, #0x0
  40cd84:	b.ne	40cdc0 <printf@plt+0xb1e0>  // b.any
  40cd88:	ldr	x0, [sp, #72]
  40cd8c:	ldr	x1, [x0]
  40cd90:	ldr	w0, [sp, #124]
  40cd94:	lsl	x0, x0, #4
  40cd98:	add	x0, x1, x0
  40cd9c:	ldr	x1, [sp, #56]
  40cda0:	str	x1, [x0, #8]
  40cda4:	ldr	x0, [sp, #72]
  40cda8:	ldr	x1, [x0]
  40cdac:	ldr	w0, [sp, #124]
  40cdb0:	lsl	x0, x0, #4
  40cdb4:	add	x0, x1, x0
  40cdb8:	ldr	x0, [x0]
  40cdbc:	b	40d0ec <printf@plt+0xb50c>
  40cdc0:	ldr	w0, [sp, #124]
  40cdc4:	cmp	w0, #0x0
  40cdc8:	b.ne	40cddc <printf@plt+0xb1fc>  // b.any
  40cdcc:	ldr	x0, [sp, #72]
  40cdd0:	ldr	w0, [x0, #8]
  40cdd4:	sub	w0, w0, #0x1
  40cdd8:	b	40cde4 <printf@plt+0xb204>
  40cddc:	ldr	w0, [sp, #124]
  40cde0:	sub	w0, w0, #0x1
  40cde4:	str	w0, [sp, #124]
  40cde8:	b	40cd40 <printf@plt+0xb160>
  40cdec:	ldr	x0, [sp, #56]
  40cdf0:	cmp	x0, #0x0
  40cdf4:	b.ne	40ce00 <printf@plt+0xb220>  // b.any
  40cdf8:	mov	x0, #0x0                   	// #0
  40cdfc:	b	40d0ec <printf@plt+0xb50c>
  40ce00:	ldr	x0, [sp, #72]
  40ce04:	ldr	w0, [x0, #12]
  40ce08:	lsl	w1, w0, #2
  40ce0c:	ldr	x0, [sp, #72]
  40ce10:	ldr	w0, [x0, #8]
  40ce14:	cmp	w1, w0
  40ce18:	b.cc	40d07c <printf@plt+0xb49c>  // b.lo, b.ul, b.last
  40ce1c:	ldr	x0, [sp, #72]
  40ce20:	ldr	x0, [x0]
  40ce24:	str	x0, [sp, #96]
  40ce28:	ldr	x0, [sp, #72]
  40ce2c:	ldr	w0, [x0, #8]
  40ce30:	str	w0, [sp, #92]
  40ce34:	ldr	x0, [sp, #72]
  40ce38:	ldr	w0, [x0, #8]
  40ce3c:	bl	40e76c <_ZdlPvm@@Base+0x50c>
  40ce40:	mov	w1, w0
  40ce44:	ldr	x0, [sp, #72]
  40ce48:	str	w1, [x0, #8]
  40ce4c:	ldr	x0, [sp, #72]
  40ce50:	ldr	w0, [x0, #8]
  40ce54:	mov	w19, w0
  40ce58:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40ce5c:	cmp	x19, x0
  40ce60:	b.hi	40ce80 <printf@plt+0xb2a0>  // b.pmore
  40ce64:	lsl	x0, x19, #4
  40ce68:	bl	4017b0 <_Znam@plt>
  40ce6c:	mov	x21, x0
  40ce70:	mov	x20, x21
  40ce74:	sub	x0, x19, #0x1
  40ce78:	mov	x19, x0
  40ce7c:	b	40ce84 <printf@plt+0xb2a4>
  40ce80:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  40ce84:	cmp	x19, #0x0
  40ce88:	b.lt	40cea0 <printf@plt+0xb2c0>  // b.tstop
  40ce8c:	mov	x0, x20
  40ce90:	bl	40cba4 <printf@plt+0xafc4>
  40ce94:	add	x20, x20, #0x10
  40ce98:	sub	x19, x19, #0x1
  40ce9c:	b	40ce84 <printf@plt+0xb2a4>
  40cea0:	ldr	x0, [sp, #72]
  40cea4:	str	x21, [x0]
  40cea8:	str	wzr, [sp, #120]
  40ceac:	ldr	w1, [sp, #120]
  40ceb0:	ldr	w0, [sp, #92]
  40ceb4:	cmp	w1, w0
  40ceb8:	b.cs	40cffc <printf@plt+0xb41c>  // b.hs, b.nlast
  40cebc:	ldr	w0, [sp, #120]
  40cec0:	lsl	x0, x0, #4
  40cec4:	ldr	x1, [sp, #96]
  40cec8:	add	x0, x1, x0
  40cecc:	ldr	x0, [x0]
  40ced0:	cmp	x0, #0x0
  40ced4:	b.eq	40cfec <printf@plt+0xb40c>  // b.none
  40ced8:	ldr	w0, [sp, #120]
  40cedc:	lsl	x0, x0, #4
  40cee0:	ldr	x1, [sp, #96]
  40cee4:	add	x0, x1, x0
  40cee8:	ldr	x0, [x0, #8]
  40ceec:	cmp	x0, #0x0
  40cef0:	b.ne	40cf10 <printf@plt+0xb330>  // b.any
  40cef4:	ldr	w0, [sp, #120]
  40cef8:	lsl	x0, x0, #4
  40cefc:	ldr	x1, [sp, #96]
  40cf00:	add	x0, x1, x0
  40cf04:	ldr	x0, [x0]
  40cf08:	bl	4018a0 <free@plt>
  40cf0c:	b	40cfec <printf@plt+0xb40c>
  40cf10:	ldr	w0, [sp, #120]
  40cf14:	lsl	x0, x0, #4
  40cf18:	ldr	x1, [sp, #96]
  40cf1c:	add	x0, x1, x0
  40cf20:	ldr	x0, [x0]
  40cf24:	bl	40e6a0 <_ZdlPvm@@Base+0x440>
  40cf28:	mov	x1, x0
  40cf2c:	ldr	x0, [sp, #72]
  40cf30:	ldr	w0, [x0, #8]
  40cf34:	mov	w0, w0
  40cf38:	udiv	x2, x1, x0
  40cf3c:	mul	x0, x2, x0
  40cf40:	sub	x0, x1, x0
  40cf44:	str	w0, [sp, #116]
  40cf48:	ldr	x0, [sp, #72]
  40cf4c:	ldr	x1, [x0]
  40cf50:	ldr	w0, [sp, #116]
  40cf54:	lsl	x0, x0, #4
  40cf58:	add	x0, x1, x0
  40cf5c:	ldr	x0, [x0]
  40cf60:	cmp	x0, #0x0
  40cf64:	b.eq	40cf94 <printf@plt+0xb3b4>  // b.none
  40cf68:	ldr	w0, [sp, #116]
  40cf6c:	cmp	w0, #0x0
  40cf70:	b.ne	40cf84 <printf@plt+0xb3a4>  // b.any
  40cf74:	ldr	x0, [sp, #72]
  40cf78:	ldr	w0, [x0, #8]
  40cf7c:	sub	w0, w0, #0x1
  40cf80:	b	40cf8c <printf@plt+0xb3ac>
  40cf84:	ldr	w0, [sp, #116]
  40cf88:	sub	w0, w0, #0x1
  40cf8c:	str	w0, [sp, #116]
  40cf90:	b	40cf48 <printf@plt+0xb368>
  40cf94:	ldr	w0, [sp, #120]
  40cf98:	lsl	x0, x0, #4
  40cf9c:	ldr	x1, [sp, #96]
  40cfa0:	add	x1, x1, x0
  40cfa4:	ldr	x0, [sp, #72]
  40cfa8:	ldr	x2, [x0]
  40cfac:	ldr	w0, [sp, #116]
  40cfb0:	lsl	x0, x0, #4
  40cfb4:	add	x0, x2, x0
  40cfb8:	ldr	x1, [x1]
  40cfbc:	str	x1, [x0]
  40cfc0:	ldr	w0, [sp, #120]
  40cfc4:	lsl	x0, x0, #4
  40cfc8:	ldr	x1, [sp, #96]
  40cfcc:	add	x1, x1, x0
  40cfd0:	ldr	x0, [sp, #72]
  40cfd4:	ldr	x2, [x0]
  40cfd8:	ldr	w0, [sp, #116]
  40cfdc:	lsl	x0, x0, #4
  40cfe0:	add	x0, x2, x0
  40cfe4:	ldr	x1, [x1, #8]
  40cfe8:	str	x1, [x0, #8]
  40cfec:	ldr	w0, [sp, #120]
  40cff0:	add	w0, w0, #0x1
  40cff4:	str	w0, [sp, #120]
  40cff8:	b	40ceac <printf@plt+0xb2cc>
  40cffc:	ldr	x0, [sp, #72]
  40d000:	ldr	w0, [x0, #8]
  40d004:	mov	w1, w0
  40d008:	ldr	x0, [sp, #104]
  40d00c:	udiv	x2, x0, x1
  40d010:	mul	x1, x2, x1
  40d014:	sub	x0, x0, x1
  40d018:	str	w0, [sp, #124]
  40d01c:	ldr	x0, [sp, #72]
  40d020:	ldr	x1, [x0]
  40d024:	ldr	w0, [sp, #124]
  40d028:	lsl	x0, x0, #4
  40d02c:	add	x0, x1, x0
  40d030:	ldr	x0, [x0]
  40d034:	cmp	x0, #0x0
  40d038:	b.eq	40d068 <printf@plt+0xb488>  // b.none
  40d03c:	ldr	w0, [sp, #124]
  40d040:	cmp	w0, #0x0
  40d044:	b.ne	40d058 <printf@plt+0xb478>  // b.any
  40d048:	ldr	x0, [sp, #72]
  40d04c:	ldr	w0, [x0, #8]
  40d050:	sub	w0, w0, #0x1
  40d054:	b	40d060 <printf@plt+0xb480>
  40d058:	ldr	w0, [sp, #124]
  40d05c:	sub	w0, w0, #0x1
  40d060:	str	w0, [sp, #124]
  40d064:	b	40d01c <printf@plt+0xb43c>
  40d068:	ldr	x0, [sp, #96]
  40d06c:	cmp	x0, #0x0
  40d070:	b.eq	40d07c <printf@plt+0xb49c>  // b.none
  40d074:	ldr	x0, [sp, #96]
  40d078:	bl	401a40 <_ZdaPv@plt>
  40d07c:	ldr	x0, [sp, #64]
  40d080:	bl	401820 <strlen@plt>
  40d084:	add	x0, x0, #0x1
  40d088:	bl	401af0 <malloc@plt>
  40d08c:	str	x0, [sp, #80]
  40d090:	ldr	x1, [sp, #64]
  40d094:	ldr	x0, [sp, #80]
  40d098:	bl	401910 <strcpy@plt>
  40d09c:	ldr	x0, [sp, #72]
  40d0a0:	ldr	x1, [x0]
  40d0a4:	ldr	w0, [sp, #124]
  40d0a8:	lsl	x0, x0, #4
  40d0ac:	add	x0, x1, x0
  40d0b0:	ldr	x1, [sp, #80]
  40d0b4:	str	x1, [x0]
  40d0b8:	ldr	x0, [sp, #72]
  40d0bc:	ldr	x1, [x0]
  40d0c0:	ldr	w0, [sp, #124]
  40d0c4:	lsl	x0, x0, #4
  40d0c8:	add	x0, x1, x0
  40d0cc:	ldr	x1, [sp, #56]
  40d0d0:	str	x1, [x0, #8]
  40d0d4:	ldr	x0, [sp, #72]
  40d0d8:	ldr	w0, [x0, #12]
  40d0dc:	add	w1, w0, #0x1
  40d0e0:	ldr	x0, [sp, #72]
  40d0e4:	str	w1, [x0, #12]
  40d0e8:	ldr	x0, [sp, #80]
  40d0ec:	ldp	x19, x20, [sp, #16]
  40d0f0:	ldr	x21, [sp, #32]
  40d0f4:	ldp	x29, x30, [sp], #128
  40d0f8:	ret
  40d0fc:	stp	x29, x30, [sp, #-48]!
  40d100:	mov	x29, sp
  40d104:	str	x0, [sp, #24]
  40d108:	str	x1, [sp, #16]
  40d10c:	ldr	x0, [sp, #16]
  40d110:	cmp	x0, #0x0
  40d114:	cset	w0, ne  // ne = any
  40d118:	and	w0, w0, #0xff
  40d11c:	mov	w3, w0
  40d120:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40d124:	add	x2, x0, #0x2d0
  40d128:	mov	w1, #0x28                  	// #40
  40d12c:	mov	w0, w3
  40d130:	bl	404494 <printf@plt+0x28b4>
  40d134:	ldr	x0, [sp, #16]
  40d138:	bl	40e6a0 <_ZdlPvm@@Base+0x440>
  40d13c:	mov	x1, x0
  40d140:	ldr	x0, [sp, #24]
  40d144:	ldr	w0, [x0, #8]
  40d148:	mov	w0, w0
  40d14c:	udiv	x2, x1, x0
  40d150:	mul	x0, x2, x0
  40d154:	sub	x0, x1, x0
  40d158:	str	w0, [sp, #44]
  40d15c:	ldr	x0, [sp, #24]
  40d160:	ldr	x1, [x0]
  40d164:	ldr	w0, [sp, #44]
  40d168:	lsl	x0, x0, #4
  40d16c:	add	x0, x1, x0
  40d170:	ldr	x0, [x0]
  40d174:	cmp	x0, #0x0
  40d178:	b.eq	40d1ec <printf@plt+0xb60c>  // b.none
  40d17c:	ldr	x0, [sp, #24]
  40d180:	ldr	x1, [x0]
  40d184:	ldr	w0, [sp, #44]
  40d188:	lsl	x0, x0, #4
  40d18c:	add	x0, x1, x0
  40d190:	ldr	x0, [x0]
  40d194:	ldr	x1, [sp, #16]
  40d198:	bl	401ac0 <strcmp@plt>
  40d19c:	cmp	w0, #0x0
  40d1a0:	b.ne	40d1c0 <printf@plt+0xb5e0>  // b.any
  40d1a4:	ldr	x0, [sp, #24]
  40d1a8:	ldr	x1, [x0]
  40d1ac:	ldr	w0, [sp, #44]
  40d1b0:	lsl	x0, x0, #4
  40d1b4:	add	x0, x1, x0
  40d1b8:	ldr	x0, [x0, #8]
  40d1bc:	b	40d1f0 <printf@plt+0xb610>
  40d1c0:	ldr	w0, [sp, #44]
  40d1c4:	cmp	w0, #0x0
  40d1c8:	b.ne	40d1dc <printf@plt+0xb5fc>  // b.any
  40d1cc:	ldr	x0, [sp, #24]
  40d1d0:	ldr	w0, [x0, #8]
  40d1d4:	sub	w0, w0, #0x1
  40d1d8:	b	40d1e4 <printf@plt+0xb604>
  40d1dc:	ldr	w0, [sp, #44]
  40d1e0:	sub	w0, w0, #0x1
  40d1e4:	str	w0, [sp, #44]
  40d1e8:	b	40d15c <printf@plt+0xb57c>
  40d1ec:	mov	x0, #0x0                   	// #0
  40d1f0:	ldp	x29, x30, [sp], #48
  40d1f4:	ret
  40d1f8:	stp	x29, x30, [sp, #-48]!
  40d1fc:	mov	x29, sp
  40d200:	str	x0, [sp, #24]
  40d204:	str	x1, [sp, #16]
  40d208:	ldr	x0, [sp, #16]
  40d20c:	ldr	x0, [x0]
  40d210:	str	x0, [sp, #32]
  40d214:	ldr	x0, [sp, #32]
  40d218:	cmp	x0, #0x0
  40d21c:	cset	w0, ne  // ne = any
  40d220:	and	w0, w0, #0xff
  40d224:	mov	w3, w0
  40d228:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40d22c:	add	x2, x0, #0x2d0
  40d230:	mov	w1, #0x28                  	// #40
  40d234:	mov	w0, w3
  40d238:	bl	404494 <printf@plt+0x28b4>
  40d23c:	ldr	x0, [sp, #32]
  40d240:	bl	40e6a0 <_ZdlPvm@@Base+0x440>
  40d244:	mov	x1, x0
  40d248:	ldr	x0, [sp, #24]
  40d24c:	ldr	w0, [x0, #8]
  40d250:	mov	w0, w0
  40d254:	udiv	x2, x1, x0
  40d258:	mul	x0, x2, x0
  40d25c:	sub	x0, x1, x0
  40d260:	str	w0, [sp, #44]
  40d264:	ldr	x0, [sp, #24]
  40d268:	ldr	x1, [x0]
  40d26c:	ldr	w0, [sp, #44]
  40d270:	lsl	x0, x0, #4
  40d274:	add	x0, x1, x0
  40d278:	ldr	x0, [x0]
  40d27c:	cmp	x0, #0x0
  40d280:	b.eq	40d314 <printf@plt+0xb734>  // b.none
  40d284:	ldr	x0, [sp, #24]
  40d288:	ldr	x1, [x0]
  40d28c:	ldr	w0, [sp, #44]
  40d290:	lsl	x0, x0, #4
  40d294:	add	x0, x1, x0
  40d298:	ldr	x0, [x0]
  40d29c:	ldr	x1, [sp, #32]
  40d2a0:	bl	401ac0 <strcmp@plt>
  40d2a4:	cmp	w0, #0x0
  40d2a8:	b.ne	40d2e8 <printf@plt+0xb708>  // b.any
  40d2ac:	ldr	x0, [sp, #24]
  40d2b0:	ldr	x1, [x0]
  40d2b4:	ldr	w0, [sp, #44]
  40d2b8:	lsl	x0, x0, #4
  40d2bc:	add	x0, x1, x0
  40d2c0:	ldr	x1, [x0]
  40d2c4:	ldr	x0, [sp, #16]
  40d2c8:	str	x1, [x0]
  40d2cc:	ldr	x0, [sp, #24]
  40d2d0:	ldr	x1, [x0]
  40d2d4:	ldr	w0, [sp, #44]
  40d2d8:	lsl	x0, x0, #4
  40d2dc:	add	x0, x1, x0
  40d2e0:	ldr	x0, [x0, #8]
  40d2e4:	b	40d318 <printf@plt+0xb738>
  40d2e8:	ldr	w0, [sp, #44]
  40d2ec:	cmp	w0, #0x0
  40d2f0:	b.ne	40d304 <printf@plt+0xb724>  // b.any
  40d2f4:	ldr	x0, [sp, #24]
  40d2f8:	ldr	w0, [x0, #8]
  40d2fc:	sub	w0, w0, #0x1
  40d300:	b	40d30c <printf@plt+0xb72c>
  40d304:	ldr	w0, [sp, #44]
  40d308:	sub	w0, w0, #0x1
  40d30c:	str	w0, [sp, #44]
  40d310:	b	40d264 <printf@plt+0xb684>
  40d314:	mov	x0, #0x0                   	// #0
  40d318:	ldp	x29, x30, [sp], #48
  40d31c:	ret
  40d320:	sub	sp, sp, #0x10
  40d324:	str	x0, [sp, #8]
  40d328:	str	x1, [sp]
  40d32c:	ldr	x0, [sp, #8]
  40d330:	ldr	x1, [sp]
  40d334:	str	x1, [x0]
  40d338:	ldr	x0, [sp, #8]
  40d33c:	str	wzr, [x0, #8]
  40d340:	nop
  40d344:	add	sp, sp, #0x10
  40d348:	ret
  40d34c:	sub	sp, sp, #0x30
  40d350:	str	x0, [sp, #24]
  40d354:	str	x1, [sp, #16]
  40d358:	str	x2, [sp, #8]
  40d35c:	ldr	x0, [sp, #24]
  40d360:	ldr	x0, [x0]
  40d364:	ldr	w0, [x0, #8]
  40d368:	str	w0, [sp, #44]
  40d36c:	ldr	x0, [sp, #24]
  40d370:	ldr	x0, [x0]
  40d374:	ldr	x0, [x0]
  40d378:	str	x0, [sp, #32]
  40d37c:	ldr	x0, [sp, #24]
  40d380:	ldr	w0, [x0, #8]
  40d384:	ldr	w1, [sp, #44]
  40d388:	cmp	w1, w0
  40d38c:	b.ls	40d430 <printf@plt+0xb850>  // b.plast
  40d390:	ldr	x0, [sp, #24]
  40d394:	ldr	w0, [x0, #8]
  40d398:	mov	w0, w0
  40d39c:	lsl	x0, x0, #4
  40d3a0:	ldr	x1, [sp, #32]
  40d3a4:	add	x0, x1, x0
  40d3a8:	ldr	x0, [x0]
  40d3ac:	cmp	x0, #0x0
  40d3b0:	b.eq	40d418 <printf@plt+0xb838>  // b.none
  40d3b4:	ldr	x0, [sp, #24]
  40d3b8:	ldr	w0, [x0, #8]
  40d3bc:	mov	w0, w0
  40d3c0:	lsl	x0, x0, #4
  40d3c4:	ldr	x1, [sp, #32]
  40d3c8:	add	x0, x1, x0
  40d3cc:	ldr	x1, [x0]
  40d3d0:	ldr	x0, [sp, #16]
  40d3d4:	str	x1, [x0]
  40d3d8:	ldr	x0, [sp, #24]
  40d3dc:	ldr	w0, [x0, #8]
  40d3e0:	mov	w0, w0
  40d3e4:	lsl	x0, x0, #4
  40d3e8:	ldr	x1, [sp, #32]
  40d3ec:	add	x0, x1, x0
  40d3f0:	ldr	x1, [x0, #8]
  40d3f4:	ldr	x0, [sp, #8]
  40d3f8:	str	x1, [x0]
  40d3fc:	ldr	x0, [sp, #24]
  40d400:	ldr	w0, [x0, #8]
  40d404:	add	w1, w0, #0x1
  40d408:	ldr	x0, [sp, #24]
  40d40c:	str	w1, [x0, #8]
  40d410:	mov	w0, #0x1                   	// #1
  40d414:	b	40d434 <printf@plt+0xb854>
  40d418:	ldr	x0, [sp, #24]
  40d41c:	ldr	w0, [x0, #8]
  40d420:	add	w1, w0, #0x1
  40d424:	ldr	x0, [sp, #24]
  40d428:	str	w1, [x0, #8]
  40d42c:	b	40d37c <printf@plt+0xb79c>
  40d430:	mov	w0, #0x0                   	// #0
  40d434:	add	sp, sp, #0x30
  40d438:	ret
  40d43c:	sub	sp, sp, #0x10
  40d440:	str	x0, [sp, #8]
  40d444:	ldr	x0, [sp, #8]
  40d448:	mov	w1, #0xffffffff            	// #-1
  40d44c:	str	w1, [x0]
  40d450:	ldr	x0, [sp, #8]
  40d454:	str	xzr, [x0, #8]
  40d458:	nop
  40d45c:	add	sp, sp, #0x10
  40d460:	ret
  40d464:	stp	x29, x30, [sp, #-64]!
  40d468:	mov	x29, sp
  40d46c:	stp	x19, x20, [sp, #16]
  40d470:	str	x21, [sp, #32]
  40d474:	str	x0, [sp, #56]
  40d478:	ldr	x0, [sp, #56]
  40d47c:	mov	w1, #0x11                  	// #17
  40d480:	str	w1, [x0, #8]
  40d484:	mov	x19, #0x11                  	// #17
  40d488:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40d48c:	cmp	x19, x0
  40d490:	b.hi	40d4b0 <printf@plt+0xb8d0>  // b.pmore
  40d494:	lsl	x0, x19, #4
  40d498:	bl	4017b0 <_Znam@plt>
  40d49c:	mov	x21, x0
  40d4a0:	mov	x20, x21
  40d4a4:	sub	x0, x19, #0x1
  40d4a8:	mov	x19, x0
  40d4ac:	b	40d4b4 <printf@plt+0xb8d4>
  40d4b0:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  40d4b4:	cmp	x19, #0x0
  40d4b8:	b.lt	40d4d0 <printf@plt+0xb8f0>  // b.tstop
  40d4bc:	mov	x0, x20
  40d4c0:	bl	40d43c <printf@plt+0xb85c>
  40d4c4:	add	x20, x20, #0x10
  40d4c8:	sub	x19, x19, #0x1
  40d4cc:	b	40d4b4 <printf@plt+0xb8d4>
  40d4d0:	ldr	x0, [sp, #56]
  40d4d4:	str	x21, [x0]
  40d4d8:	ldr	x0, [sp, #56]
  40d4dc:	str	wzr, [x0, #12]
  40d4e0:	nop
  40d4e4:	ldp	x19, x20, [sp, #16]
  40d4e8:	ldr	x21, [sp, #32]
  40d4ec:	ldp	x29, x30, [sp], #64
  40d4f0:	ret
  40d4f4:	stp	x29, x30, [sp, #-48]!
  40d4f8:	mov	x29, sp
  40d4fc:	str	x0, [sp, #24]
  40d500:	str	wzr, [sp, #44]
  40d504:	ldr	x0, [sp, #24]
  40d508:	ldr	w0, [x0, #8]
  40d50c:	ldr	w1, [sp, #44]
  40d510:	cmp	w1, w0
  40d514:	b.cs	40d564 <printf@plt+0xb984>  // b.hs, b.nlast
  40d518:	ldr	x0, [sp, #24]
  40d51c:	ldr	x1, [x0]
  40d520:	ldr	w0, [sp, #44]
  40d524:	lsl	x0, x0, #4
  40d528:	add	x0, x1, x0
  40d52c:	ldr	x0, [x0, #8]
  40d530:	cmp	x0, #0x0
  40d534:	b.eq	40d554 <printf@plt+0xb974>  // b.none
  40d538:	ldr	x0, [sp, #24]
  40d53c:	ldr	x1, [x0]
  40d540:	ldr	w0, [sp, #44]
  40d544:	lsl	x0, x0, #4
  40d548:	add	x0, x1, x0
  40d54c:	ldr	x0, [x0, #8]
  40d550:	bl	401a40 <_ZdaPv@plt>
  40d554:	ldr	w0, [sp, #44]
  40d558:	add	w0, w0, #0x1
  40d55c:	str	w0, [sp, #44]
  40d560:	b	40d504 <printf@plt+0xb924>
  40d564:	ldr	x0, [sp, #24]
  40d568:	ldr	x0, [x0]
  40d56c:	cmp	x0, #0x0
  40d570:	b.eq	40d580 <printf@plt+0xb9a0>  // b.none
  40d574:	ldr	x0, [sp, #24]
  40d578:	ldr	x0, [x0]
  40d57c:	bl	401a40 <_ZdaPv@plt>
  40d580:	nop
  40d584:	ldp	x29, x30, [sp], #48
  40d588:	ret
  40d58c:	stp	x29, x30, [sp, #-112]!
  40d590:	mov	x29, sp
  40d594:	stp	x19, x20, [sp, #16]
  40d598:	str	x21, [sp, #32]
  40d59c:	str	x0, [sp, #72]
  40d5a0:	str	w1, [sp, #68]
  40d5a4:	str	x2, [sp, #56]
  40d5a8:	ldr	w0, [sp, #68]
  40d5ac:	mvn	w0, w0
  40d5b0:	lsr	w0, w0, #31
  40d5b4:	and	w0, w0, #0xff
  40d5b8:	mov	w3, w0
  40d5bc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40d5c0:	add	x2, x0, #0x2d0
  40d5c4:	mov	w1, #0x2c                  	// #44
  40d5c8:	mov	w0, w3
  40d5cc:	bl	404494 <printf@plt+0x28b4>
  40d5d0:	ldr	w0, [sp, #68]
  40d5d4:	str	w0, [sp, #96]
  40d5d8:	ldr	x0, [sp, #72]
  40d5dc:	ldr	w1, [x0, #8]
  40d5e0:	ldr	w0, [sp, #96]
  40d5e4:	udiv	w2, w0, w1
  40d5e8:	mul	w1, w2, w1
  40d5ec:	sub	w0, w0, w1
  40d5f0:	str	w0, [sp, #108]
  40d5f4:	ldr	x0, [sp, #72]
  40d5f8:	ldr	x1, [x0]
  40d5fc:	ldr	w0, [sp, #108]
  40d600:	lsl	x0, x0, #4
  40d604:	add	x0, x1, x0
  40d608:	ldr	w0, [x0]
  40d60c:	cmp	w0, #0x0
  40d610:	b.lt	40d6c0 <printf@plt+0xbae0>  // b.tstop
  40d614:	ldr	x0, [sp, #72]
  40d618:	ldr	x1, [x0]
  40d61c:	ldr	w0, [sp, #108]
  40d620:	lsl	x0, x0, #4
  40d624:	add	x0, x1, x0
  40d628:	ldr	w0, [x0]
  40d62c:	ldr	w1, [sp, #68]
  40d630:	cmp	w1, w0
  40d634:	b.ne	40d694 <printf@plt+0xbab4>  // b.any
  40d638:	ldr	x0, [sp, #72]
  40d63c:	ldr	x1, [x0]
  40d640:	ldr	w0, [sp, #108]
  40d644:	lsl	x0, x0, #4
  40d648:	add	x0, x1, x0
  40d64c:	ldr	x0, [x0, #8]
  40d650:	cmp	x0, #0x0
  40d654:	b.eq	40d674 <printf@plt+0xba94>  // b.none
  40d658:	ldr	x0, [sp, #72]
  40d65c:	ldr	x1, [x0]
  40d660:	ldr	w0, [sp, #108]
  40d664:	lsl	x0, x0, #4
  40d668:	add	x0, x1, x0
  40d66c:	ldr	x0, [x0, #8]
  40d670:	bl	401a40 <_ZdaPv@plt>
  40d674:	ldr	x0, [sp, #72]
  40d678:	ldr	x1, [x0]
  40d67c:	ldr	w0, [sp, #108]
  40d680:	lsl	x0, x0, #4
  40d684:	add	x0, x1, x0
  40d688:	ldr	x1, [sp, #56]
  40d68c:	str	x1, [x0, #8]
  40d690:	b	40d980 <printf@plt+0xbda0>
  40d694:	ldr	w0, [sp, #108]
  40d698:	cmp	w0, #0x0
  40d69c:	b.ne	40d6b0 <printf@plt+0xbad0>  // b.any
  40d6a0:	ldr	x0, [sp, #72]
  40d6a4:	ldr	w0, [x0, #8]
  40d6a8:	sub	w0, w0, #0x1
  40d6ac:	b	40d6b8 <printf@plt+0xbad8>
  40d6b0:	ldr	w0, [sp, #108]
  40d6b4:	sub	w0, w0, #0x1
  40d6b8:	str	w0, [sp, #108]
  40d6bc:	b	40d5f4 <printf@plt+0xba14>
  40d6c0:	ldr	x0, [sp, #56]
  40d6c4:	cmp	x0, #0x0
  40d6c8:	b.eq	40d97c <printf@plt+0xbd9c>  // b.none
  40d6cc:	ldr	x0, [sp, #72]
  40d6d0:	ldr	w1, [x0, #12]
  40d6d4:	mov	w0, w1
  40d6d8:	lsl	w0, w0, #1
  40d6dc:	add	w1, w0, w1
  40d6e0:	ldr	x0, [sp, #72]
  40d6e4:	ldr	w0, [x0, #8]
  40d6e8:	lsl	w0, w0, #1
  40d6ec:	cmp	w1, w0
  40d6f0:	b.cc	40d92c <printf@plt+0xbd4c>  // b.lo, b.ul, b.last
  40d6f4:	ldr	x0, [sp, #72]
  40d6f8:	ldr	x0, [x0]
  40d6fc:	str	x0, [sp, #88]
  40d700:	ldr	x0, [sp, #72]
  40d704:	ldr	w0, [x0, #8]
  40d708:	str	w0, [sp, #84]
  40d70c:	ldr	x0, [sp, #72]
  40d710:	ldr	w0, [x0, #8]
  40d714:	bl	40e76c <_ZdlPvm@@Base+0x50c>
  40d718:	mov	w1, w0
  40d71c:	ldr	x0, [sp, #72]
  40d720:	str	w1, [x0, #8]
  40d724:	ldr	x0, [sp, #72]
  40d728:	ldr	w0, [x0, #8]
  40d72c:	mov	w19, w0
  40d730:	mov	x0, #0x7ffffffffffffff     	// #576460752303423487
  40d734:	cmp	x19, x0
  40d738:	b.hi	40d758 <printf@plt+0xbb78>  // b.pmore
  40d73c:	lsl	x0, x19, #4
  40d740:	bl	4017b0 <_Znam@plt>
  40d744:	mov	x21, x0
  40d748:	mov	x20, x21
  40d74c:	sub	x0, x19, #0x1
  40d750:	mov	x19, x0
  40d754:	b	40d75c <printf@plt+0xbb7c>
  40d758:	bl	401aa0 <__cxa_throw_bad_array_new_length@plt>
  40d75c:	cmp	x19, #0x0
  40d760:	b.lt	40d778 <printf@plt+0xbb98>  // b.tstop
  40d764:	mov	x0, x20
  40d768:	bl	40d43c <printf@plt+0xb85c>
  40d76c:	add	x20, x20, #0x10
  40d770:	sub	x19, x19, #0x1
  40d774:	b	40d75c <printf@plt+0xbb7c>
  40d778:	ldr	x0, [sp, #72]
  40d77c:	str	x21, [x0]
  40d780:	str	wzr, [sp, #104]
  40d784:	ldr	w1, [sp, #104]
  40d788:	ldr	w0, [sp, #84]
  40d78c:	cmp	w1, w0
  40d790:	b.cs	40d8b0 <printf@plt+0xbcd0>  // b.hs, b.nlast
  40d794:	ldr	w0, [sp, #104]
  40d798:	lsl	x0, x0, #4
  40d79c:	ldr	x1, [sp, #88]
  40d7a0:	add	x0, x1, x0
  40d7a4:	ldr	w0, [x0]
  40d7a8:	cmp	w0, #0x0
  40d7ac:	b.lt	40d8a0 <printf@plt+0xbcc0>  // b.tstop
  40d7b0:	ldr	w0, [sp, #104]
  40d7b4:	lsl	x0, x0, #4
  40d7b8:	ldr	x1, [sp, #88]
  40d7bc:	add	x0, x1, x0
  40d7c0:	ldr	x0, [x0, #8]
  40d7c4:	cmp	x0, #0x0
  40d7c8:	b.eq	40d8a0 <printf@plt+0xbcc0>  // b.none
  40d7cc:	ldr	w0, [sp, #104]
  40d7d0:	lsl	x0, x0, #4
  40d7d4:	ldr	x1, [sp, #88]
  40d7d8:	add	x0, x1, x0
  40d7dc:	ldr	w0, [x0]
  40d7e0:	mov	w1, w0
  40d7e4:	ldr	x0, [sp, #72]
  40d7e8:	ldr	w0, [x0, #8]
  40d7ec:	udiv	w2, w1, w0
  40d7f0:	mul	w0, w2, w0
  40d7f4:	sub	w0, w1, w0
  40d7f8:	str	w0, [sp, #100]
  40d7fc:	ldr	x0, [sp, #72]
  40d800:	ldr	x1, [x0]
  40d804:	ldr	w0, [sp, #100]
  40d808:	lsl	x0, x0, #4
  40d80c:	add	x0, x1, x0
  40d810:	ldr	w0, [x0]
  40d814:	cmp	w0, #0x0
  40d818:	b.lt	40d848 <printf@plt+0xbc68>  // b.tstop
  40d81c:	ldr	w0, [sp, #100]
  40d820:	cmp	w0, #0x0
  40d824:	b.ne	40d838 <printf@plt+0xbc58>  // b.any
  40d828:	ldr	x0, [sp, #72]
  40d82c:	ldr	w0, [x0, #8]
  40d830:	sub	w0, w0, #0x1
  40d834:	b	40d840 <printf@plt+0xbc60>
  40d838:	ldr	w0, [sp, #100]
  40d83c:	sub	w0, w0, #0x1
  40d840:	str	w0, [sp, #100]
  40d844:	b	40d7fc <printf@plt+0xbc1c>
  40d848:	ldr	w0, [sp, #104]
  40d84c:	lsl	x0, x0, #4
  40d850:	ldr	x1, [sp, #88]
  40d854:	add	x1, x1, x0
  40d858:	ldr	x0, [sp, #72]
  40d85c:	ldr	x2, [x0]
  40d860:	ldr	w0, [sp, #100]
  40d864:	lsl	x0, x0, #4
  40d868:	add	x0, x2, x0
  40d86c:	ldr	w1, [x1]
  40d870:	str	w1, [x0]
  40d874:	ldr	w0, [sp, #104]
  40d878:	lsl	x0, x0, #4
  40d87c:	ldr	x1, [sp, #88]
  40d880:	add	x1, x1, x0
  40d884:	ldr	x0, [sp, #72]
  40d888:	ldr	x2, [x0]
  40d88c:	ldr	w0, [sp, #100]
  40d890:	lsl	x0, x0, #4
  40d894:	add	x0, x2, x0
  40d898:	ldr	x1, [x1, #8]
  40d89c:	str	x1, [x0, #8]
  40d8a0:	ldr	w0, [sp, #104]
  40d8a4:	add	w0, w0, #0x1
  40d8a8:	str	w0, [sp, #104]
  40d8ac:	b	40d784 <printf@plt+0xbba4>
  40d8b0:	ldr	x0, [sp, #72]
  40d8b4:	ldr	w1, [x0, #8]
  40d8b8:	ldr	w0, [sp, #96]
  40d8bc:	udiv	w2, w0, w1
  40d8c0:	mul	w1, w2, w1
  40d8c4:	sub	w0, w0, w1
  40d8c8:	str	w0, [sp, #108]
  40d8cc:	ldr	x0, [sp, #72]
  40d8d0:	ldr	x1, [x0]
  40d8d4:	ldr	w0, [sp, #108]
  40d8d8:	lsl	x0, x0, #4
  40d8dc:	add	x0, x1, x0
  40d8e0:	ldr	w0, [x0]
  40d8e4:	cmp	w0, #0x0
  40d8e8:	b.lt	40d918 <printf@plt+0xbd38>  // b.tstop
  40d8ec:	ldr	w0, [sp, #108]
  40d8f0:	cmp	w0, #0x0
  40d8f4:	b.ne	40d908 <printf@plt+0xbd28>  // b.any
  40d8f8:	ldr	x0, [sp, #72]
  40d8fc:	ldr	w0, [x0, #8]
  40d900:	sub	w0, w0, #0x1
  40d904:	b	40d910 <printf@plt+0xbd30>
  40d908:	ldr	w0, [sp, #108]
  40d90c:	sub	w0, w0, #0x1
  40d910:	str	w0, [sp, #108]
  40d914:	b	40d8cc <printf@plt+0xbcec>
  40d918:	ldr	x0, [sp, #88]
  40d91c:	cmp	x0, #0x0
  40d920:	b.eq	40d92c <printf@plt+0xbd4c>  // b.none
  40d924:	ldr	x0, [sp, #88]
  40d928:	bl	401a40 <_ZdaPv@plt>
  40d92c:	ldr	x0, [sp, #72]
  40d930:	ldr	x1, [x0]
  40d934:	ldr	w0, [sp, #108]
  40d938:	lsl	x0, x0, #4
  40d93c:	add	x0, x1, x0
  40d940:	ldr	w1, [sp, #68]
  40d944:	str	w1, [x0]
  40d948:	ldr	x0, [sp, #72]
  40d94c:	ldr	x1, [x0]
  40d950:	ldr	w0, [sp, #108]
  40d954:	lsl	x0, x0, #4
  40d958:	add	x0, x1, x0
  40d95c:	ldr	x1, [sp, #56]
  40d960:	str	x1, [x0, #8]
  40d964:	ldr	x0, [sp, #72]
  40d968:	ldr	w0, [x0, #12]
  40d96c:	add	w1, w0, #0x1
  40d970:	ldr	x0, [sp, #72]
  40d974:	str	w1, [x0, #12]
  40d978:	b	40d980 <printf@plt+0xbda0>
  40d97c:	nop
  40d980:	ldp	x19, x20, [sp, #16]
  40d984:	ldr	x21, [sp, #32]
  40d988:	ldp	x29, x30, [sp], #112
  40d98c:	ret
  40d990:	stp	x29, x30, [sp, #-48]!
  40d994:	mov	x29, sp
  40d998:	str	x0, [sp, #24]
  40d99c:	str	w1, [sp, #20]
  40d9a0:	ldr	w0, [sp, #20]
  40d9a4:	mvn	w0, w0
  40d9a8:	lsr	w0, w0, #31
  40d9ac:	and	w0, w0, #0xff
  40d9b0:	mov	w3, w0
  40d9b4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40d9b8:	add	x2, x0, #0x2d0
  40d9bc:	mov	w1, #0x2c                  	// #44
  40d9c0:	mov	w0, w3
  40d9c4:	bl	404494 <printf@plt+0x28b4>
  40d9c8:	ldr	w0, [sp, #20]
  40d9cc:	ldr	x1, [sp, #24]
  40d9d0:	ldr	w1, [x1, #8]
  40d9d4:	udiv	w2, w0, w1
  40d9d8:	mul	w1, w2, w1
  40d9dc:	sub	w0, w0, w1
  40d9e0:	str	w0, [sp, #44]
  40d9e4:	ldr	x0, [sp, #24]
  40d9e8:	ldr	x1, [x0]
  40d9ec:	ldr	w0, [sp, #44]
  40d9f0:	lsl	x0, x0, #4
  40d9f4:	add	x0, x1, x0
  40d9f8:	ldr	w0, [x0]
  40d9fc:	cmp	w0, #0x0
  40da00:	b.lt	40da70 <printf@plt+0xbe90>  // b.tstop
  40da04:	ldr	x0, [sp, #24]
  40da08:	ldr	x1, [x0]
  40da0c:	ldr	w0, [sp, #44]
  40da10:	lsl	x0, x0, #4
  40da14:	add	x0, x1, x0
  40da18:	ldr	w0, [x0]
  40da1c:	ldr	w1, [sp, #20]
  40da20:	cmp	w1, w0
  40da24:	b.ne	40da44 <printf@plt+0xbe64>  // b.any
  40da28:	ldr	x0, [sp, #24]
  40da2c:	ldr	x1, [x0]
  40da30:	ldr	w0, [sp, #44]
  40da34:	lsl	x0, x0, #4
  40da38:	add	x0, x1, x0
  40da3c:	ldr	x0, [x0, #8]
  40da40:	b	40da74 <printf@plt+0xbe94>
  40da44:	ldr	w0, [sp, #44]
  40da48:	cmp	w0, #0x0
  40da4c:	b.ne	40da60 <printf@plt+0xbe80>  // b.any
  40da50:	ldr	x0, [sp, #24]
  40da54:	ldr	w0, [x0, #8]
  40da58:	sub	w0, w0, #0x1
  40da5c:	b	40da68 <printf@plt+0xbe88>
  40da60:	ldr	w0, [sp, #44]
  40da64:	sub	w0, w0, #0x1
  40da68:	str	w0, [sp, #44]
  40da6c:	b	40d9e4 <printf@plt+0xbe04>
  40da70:	mov	x0, #0x0                   	// #0
  40da74:	ldp	x29, x30, [sp], #48
  40da78:	ret
  40da7c:	sub	sp, sp, #0x10
  40da80:	str	x0, [sp, #8]
  40da84:	str	x1, [sp]
  40da88:	ldr	x0, [sp, #8]
  40da8c:	ldr	x1, [sp]
  40da90:	str	x1, [x0]
  40da94:	ldr	x0, [sp, #8]
  40da98:	str	wzr, [x0, #8]
  40da9c:	nop
  40daa0:	add	sp, sp, #0x10
  40daa4:	ret
  40daa8:	sub	sp, sp, #0x30
  40daac:	str	x0, [sp, #24]
  40dab0:	str	x1, [sp, #16]
  40dab4:	str	x2, [sp, #8]
  40dab8:	ldr	x0, [sp, #24]
  40dabc:	ldr	x0, [x0]
  40dac0:	ldr	w0, [x0, #8]
  40dac4:	str	w0, [sp, #44]
  40dac8:	ldr	x0, [sp, #24]
  40dacc:	ldr	x0, [x0]
  40dad0:	ldr	x0, [x0]
  40dad4:	str	x0, [sp, #32]
  40dad8:	ldr	x0, [sp, #24]
  40dadc:	ldr	w0, [x0, #8]
  40dae0:	ldr	w1, [sp, #44]
  40dae4:	cmp	w1, w0
  40dae8:	b.ls	40db8c <printf@plt+0xbfac>  // b.plast
  40daec:	ldr	x0, [sp, #24]
  40daf0:	ldr	w0, [x0, #8]
  40daf4:	mov	w0, w0
  40daf8:	lsl	x0, x0, #4
  40dafc:	ldr	x1, [sp, #32]
  40db00:	add	x0, x1, x0
  40db04:	ldr	w0, [x0]
  40db08:	cmp	w0, #0x0
  40db0c:	b.lt	40db74 <printf@plt+0xbf94>  // b.tstop
  40db10:	ldr	x0, [sp, #24]
  40db14:	ldr	w0, [x0, #8]
  40db18:	mov	w0, w0
  40db1c:	lsl	x0, x0, #4
  40db20:	ldr	x1, [sp, #32]
  40db24:	add	x0, x1, x0
  40db28:	ldr	w1, [x0]
  40db2c:	ldr	x0, [sp, #16]
  40db30:	str	w1, [x0]
  40db34:	ldr	x0, [sp, #24]
  40db38:	ldr	w0, [x0, #8]
  40db3c:	mov	w0, w0
  40db40:	lsl	x0, x0, #4
  40db44:	ldr	x1, [sp, #32]
  40db48:	add	x0, x1, x0
  40db4c:	ldr	x1, [x0, #8]
  40db50:	ldr	x0, [sp, #8]
  40db54:	str	x1, [x0]
  40db58:	ldr	x0, [sp, #24]
  40db5c:	ldr	w0, [x0, #8]
  40db60:	add	w1, w0, #0x1
  40db64:	ldr	x0, [sp, #24]
  40db68:	str	w1, [x0, #8]
  40db6c:	mov	w0, #0x1                   	// #1
  40db70:	b	40db90 <printf@plt+0xbfb0>
  40db74:	ldr	x0, [sp, #24]
  40db78:	ldr	w0, [x0, #8]
  40db7c:	add	w1, w0, #0x1
  40db80:	ldr	x0, [sp, #24]
  40db84:	str	w1, [x0, #8]
  40db88:	b	40dad8 <printf@plt+0xbef8>
  40db8c:	mov	w0, #0x0                   	// #0
  40db90:	add	sp, sp, #0x30
  40db94:	ret
  40db98:	stp	x29, x30, [sp, #-64]!
  40db9c:	mov	x29, sp
  40dba0:	str	x19, [sp, #16]
  40dba4:	str	x0, [sp, #40]
  40dba8:	ldr	x0, [sp, #40]
  40dbac:	str	wzr, [x0]
  40dbb0:	ldr	x0, [sp, #40]
  40dbb4:	add	x0, x0, #0x8
  40dbb8:	bl	40cbc8 <printf@plt+0xafe8>
  40dbbc:	ldr	x0, [sp, #40]
  40dbc0:	add	x0, x0, #0x818
  40dbc4:	bl	40d464 <printf@plt+0xb884>
  40dbc8:	str	wzr, [sp, #60]
  40dbcc:	ldr	w0, [sp, #60]
  40dbd0:	cmp	w0, #0xff
  40dbd4:	b.gt	40dc00 <printf@plt+0xc020>
  40dbd8:	ldr	x1, [sp, #40]
  40dbdc:	ldrsw	x0, [sp, #60]
  40dbe0:	add	x0, x0, #0x2
  40dbe4:	lsl	x0, x0, #3
  40dbe8:	add	x0, x1, x0
  40dbec:	str	xzr, [x0, #8]
  40dbf0:	ldr	w0, [sp, #60]
  40dbf4:	add	w0, w0, #0x1
  40dbf8:	str	w0, [sp, #60]
  40dbfc:	b	40dbcc <printf@plt+0xbfec>
  40dc00:	str	wzr, [sp, #60]
  40dc04:	ldr	w0, [sp, #60]
  40dc08:	cmp	w0, #0xff
  40dc0c:	b.gt	40dc50 <printf@plt+0xc070>
  40dc10:	ldr	x1, [sp, #40]
  40dc14:	ldrsw	x0, [sp, #60]
  40dc18:	add	x0, x0, #0x104
  40dc1c:	lsl	x0, x0, #3
  40dc20:	add	x0, x1, x0
  40dc24:	str	xzr, [x0, #8]
  40dc28:	ldr	w0, [sp, #60]
  40dc2c:	add	w0, w0, #0x1
  40dc30:	str	w0, [sp, #60]
  40dc34:	b	40dc04 <printf@plt+0xc024>
  40dc38:	mov	x19, x0
  40dc3c:	ldr	x0, [sp, #40]
  40dc40:	add	x0, x0, #0x8
  40dc44:	bl	40cc58 <printf@plt+0xb078>
  40dc48:	mov	x0, x19
  40dc4c:	bl	401b90 <_Unwind_Resume@plt>
  40dc50:	nop
  40dc54:	ldr	x19, [sp, #16]
  40dc58:	ldp	x29, x30, [sp], #64
  40dc5c:	ret
  40dc60:	stp	x29, x30, [sp, #-32]!
  40dc64:	mov	x29, sp
  40dc68:	str	x0, [sp, #24]
  40dc6c:	ldr	x0, [sp, #24]
  40dc70:	add	x0, x0, #0x818
  40dc74:	bl	40d4f4 <printf@plt+0xb914>
  40dc78:	ldr	x0, [sp, #24]
  40dc7c:	add	x0, x0, #0x8
  40dc80:	bl	40cc58 <printf@plt+0xb078>
  40dc84:	nop
  40dc88:	ldp	x29, x30, [sp], #32
  40dc8c:	ret
  40dc90:	stp	x29, x30, [sp, #-64]!
  40dc94:	mov	x29, sp
  40dc98:	str	x19, [sp, #16]
  40dc9c:	str	x0, [sp, #40]
  40dca0:	strb	w1, [sp, #39]
  40dca4:	ldrb	w0, [sp, #39]
  40dca8:	ldr	x1, [sp, #40]
  40dcac:	sxtw	x0, w0
  40dcb0:	add	x0, x0, #0x2
  40dcb4:	lsl	x0, x0, #3
  40dcb8:	add	x0, x1, x0
  40dcbc:	ldr	x0, [x0, #8]
  40dcc0:	cmp	x0, #0x0
  40dcc4:	b.ne	40dd64 <printf@plt+0xc184>  // b.any
  40dcc8:	add	x3, sp, #0x30
  40dccc:	mov	x2, #0x4                   	// #4
  40dcd0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40dcd4:	add	x1, x0, #0x2f8
  40dcd8:	mov	x0, x3
  40dcdc:	bl	4017d0 <memcpy@plt>
  40dce0:	add	x19, sp, #0x30
  40dce4:	add	x19, x19, #0x4
  40dce8:	ldrb	w0, [sp, #39]
  40dcec:	bl	40c9b8 <printf@plt+0xadd8>
  40dcf0:	mov	x1, x0
  40dcf4:	mov	x0, x19
  40dcf8:	bl	401910 <strcpy@plt>
  40dcfc:	mov	x0, #0x10                  	// #16
  40dd00:	bl	40e1a4 <_Znwm@@Base>
  40dd04:	str	x0, [sp, #56]
  40dd08:	ldr	x0, [sp, #40]
  40dd0c:	ldr	w0, [x0]
  40dd10:	add	w2, w0, #0x1
  40dd14:	ldr	x1, [sp, #40]
  40dd18:	str	w2, [x1]
  40dd1c:	ldr	x1, [sp, #56]
  40dd20:	str	w0, [x1]
  40dd24:	ldr	x0, [sp, #56]
  40dd28:	mov	w1, #0xffffffff            	// #-1
  40dd2c:	str	w1, [x0, #4]
  40dd30:	add	x0, sp, #0x30
  40dd34:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40dd38:	mov	x1, x0
  40dd3c:	ldr	x0, [sp, #56]
  40dd40:	str	x1, [x0, #8]
  40dd44:	ldrb	w0, [sp, #39]
  40dd48:	ldr	x1, [sp, #40]
  40dd4c:	sxtw	x0, w0
  40dd50:	add	x0, x0, #0x2
  40dd54:	lsl	x0, x0, #3
  40dd58:	add	x0, x1, x0
  40dd5c:	ldr	x1, [sp, #56]
  40dd60:	str	x1, [x0, #8]
  40dd64:	ldrb	w0, [sp, #39]
  40dd68:	ldr	x1, [sp, #40]
  40dd6c:	sxtw	x0, w0
  40dd70:	add	x0, x0, #0x2
  40dd74:	lsl	x0, x0, #3
  40dd78:	add	x0, x1, x0
  40dd7c:	ldr	x0, [x0, #8]
  40dd80:	ldr	x19, [sp, #16]
  40dd84:	ldp	x29, x30, [sp], #64
  40dd88:	ret
  40dd8c:	stp	x29, x30, [sp, #-32]!
  40dd90:	mov	x29, sp
  40dd94:	str	w0, [sp, #28]
  40dd98:	ldr	w1, [sp, #28]
  40dd9c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40dda0:	add	x0, x0, #0xd58
  40dda4:	bl	40e03c <printf@plt+0xc45c>
  40dda8:	ldp	x29, x30, [sp], #32
  40ddac:	ret
  40ddb0:	stp	x29, x30, [sp, #-32]!
  40ddb4:	mov	x29, sp
  40ddb8:	str	x0, [sp, #24]
  40ddbc:	ldr	x0, [sp, #24]
  40ddc0:	cmp	x0, #0x0
  40ddc4:	b.eq	40ddf0 <printf@plt+0xc210>  // b.none
  40ddc8:	ldr	x0, [sp, #24]
  40ddcc:	ldrb	w0, [x0]
  40ddd0:	cmp	w0, #0x0
  40ddd4:	b.eq	40ddf0 <printf@plt+0xc210>  // b.none
  40ddd8:	ldr	x0, [sp, #24]
  40dddc:	ldrb	w0, [x0]
  40dde0:	cmp	w0, #0x20
  40dde4:	b.eq	40ddf0 <printf@plt+0xc210>  // b.none
  40dde8:	mov	w0, #0x1                   	// #1
  40ddec:	b	40ddf4 <printf@plt+0xc214>
  40ddf0:	mov	w0, #0x0                   	// #0
  40ddf4:	mov	w3, w0
  40ddf8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40ddfc:	add	x2, x0, #0x2d0
  40de00:	mov	w1, #0x96                  	// #150
  40de04:	mov	w0, w3
  40de08:	bl	404494 <printf@plt+0x28b4>
  40de0c:	ldr	x0, [sp, #24]
  40de10:	add	x0, x0, #0x1
  40de14:	ldrb	w0, [x0]
  40de18:	cmp	w0, #0x0
  40de1c:	b.ne	40de3c <printf@plt+0xc25c>  // b.any
  40de20:	ldr	x0, [sp, #24]
  40de24:	ldrb	w0, [x0]
  40de28:	mov	w1, w0
  40de2c:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40de30:	add	x0, x0, #0xd58
  40de34:	bl	40dc90 <printf@plt+0xc0b0>
  40de38:	b	40de50 <printf@plt+0xc270>
  40de3c:	ldr	x1, [sp, #24]
  40de40:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40de44:	add	x0, x0, #0xd58
  40de48:	bl	40def4 <printf@plt+0xc314>
  40de4c:	nop
  40de50:	ldp	x29, x30, [sp], #32
  40de54:	ret
  40de58:	sub	sp, sp, #0x20
  40de5c:	str	x0, [sp, #8]
  40de60:	ldr	x0, [sp, #8]
  40de64:	str	x0, [sp, #24]
  40de68:	ldr	x0, [sp, #24]
  40de6c:	ldr	x0, [x0, #8]
  40de70:	add	sp, sp, #0x20
  40de74:	ret
  40de78:	stp	x29, x30, [sp, #-32]!
  40de7c:	mov	x29, sp
  40de80:	str	w0, [sp, #28]
  40de84:	str	w1, [sp, #24]
  40de88:	ldr	w0, [sp, #28]
  40de8c:	cmp	w0, #0x1
  40de90:	b.ne	40decc <printf@plt+0xc2ec>  // b.any
  40de94:	ldr	w1, [sp, #24]
  40de98:	mov	w0, #0xffff                	// #65535
  40de9c:	cmp	w1, w0
  40dea0:	b.ne	40decc <printf@plt+0xc2ec>  // b.any
  40dea4:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40dea8:	add	x0, x0, #0xd58
  40deac:	bl	40db98 <printf@plt+0xbfb8>
  40deb0:	adrp	x0, 427000 <_Znam@GLIBCXX_3.4>
  40deb4:	add	x2, x0, #0x228
  40deb8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40debc:	add	x1, x0, #0xd58
  40dec0:	adrp	x0, 40d000 <printf@plt+0xb420>
  40dec4:	add	x0, x0, #0xc60
  40dec8:	bl	4019e0 <__cxa_atexit@plt>
  40decc:	nop
  40ded0:	ldp	x29, x30, [sp], #32
  40ded4:	ret
  40ded8:	stp	x29, x30, [sp, #-16]!
  40dedc:	mov	x29, sp
  40dee0:	mov	w1, #0xffff                	// #65535
  40dee4:	mov	w0, #0x1                   	// #1
  40dee8:	bl	40de78 <printf@plt+0xc298>
  40deec:	ldp	x29, x30, [sp], #16
  40def0:	ret
  40def4:	stp	x29, x30, [sp, #-64]!
  40def8:	mov	x29, sp
  40defc:	str	x0, [sp, #24]
  40df00:	str	x1, [sp, #16]
  40df04:	ldr	x0, [sp, #16]
  40df08:	ldrb	w0, [x0]
  40df0c:	cmp	w0, #0x63
  40df10:	b.ne	40dfbc <printf@plt+0xc3dc>  // b.any
  40df14:	ldr	x0, [sp, #16]
  40df18:	add	x0, x0, #0x1
  40df1c:	ldrb	w0, [x0]
  40df20:	cmp	w0, #0x68
  40df24:	b.ne	40dfbc <printf@plt+0xc3dc>  // b.any
  40df28:	ldr	x0, [sp, #16]
  40df2c:	add	x0, x0, #0x2
  40df30:	ldrb	w0, [x0]
  40df34:	cmp	w0, #0x61
  40df38:	b.ne	40dfbc <printf@plt+0xc3dc>  // b.any
  40df3c:	ldr	x0, [sp, #16]
  40df40:	add	x0, x0, #0x3
  40df44:	ldrb	w0, [x0]
  40df48:	cmp	w0, #0x72
  40df4c:	b.ne	40dfbc <printf@plt+0xc3dc>  // b.any
  40df50:	ldr	x0, [sp, #16]
  40df54:	add	x0, x0, #0x4
  40df58:	add	x1, sp, #0x28
  40df5c:	mov	w2, #0xa                   	// #10
  40df60:	bl	401890 <strtol@plt>
  40df64:	str	x0, [sp, #48]
  40df68:	ldr	x0, [sp, #16]
  40df6c:	add	x1, x0, #0x4
  40df70:	ldr	x0, [sp, #40]
  40df74:	cmp	x1, x0
  40df78:	b.eq	40dfbc <printf@plt+0xc3dc>  // b.none
  40df7c:	ldr	x0, [sp, #40]
  40df80:	ldrb	w0, [x0]
  40df84:	cmp	w0, #0x0
  40df88:	b.ne	40dfbc <printf@plt+0xc3dc>  // b.any
  40df8c:	ldr	x0, [sp, #48]
  40df90:	cmp	x0, #0x0
  40df94:	b.lt	40dfbc <printf@plt+0xc3dc>  // b.tstop
  40df98:	ldr	x0, [sp, #48]
  40df9c:	cmp	x0, #0xff
  40dfa0:	b.gt	40dfbc <printf@plt+0xc3dc>
  40dfa4:	ldr	x0, [sp, #48]
  40dfa8:	and	w0, w0, #0xff
  40dfac:	mov	w1, w0
  40dfb0:	ldr	x0, [sp, #24]
  40dfb4:	bl	40dc90 <printf@plt+0xc0b0>
  40dfb8:	b	40e034 <printf@plt+0xc454>
  40dfbc:	ldr	x0, [sp, #24]
  40dfc0:	add	x0, x0, #0x8
  40dfc4:	add	x1, sp, #0x10
  40dfc8:	bl	40d1f8 <printf@plt+0xb618>
  40dfcc:	str	x0, [sp, #56]
  40dfd0:	ldr	x0, [sp, #56]
  40dfd4:	cmp	x0, #0x0
  40dfd8:	b.ne	40e030 <printf@plt+0xc450>  // b.any
  40dfdc:	mov	x0, #0x10                  	// #16
  40dfe0:	bl	4017b0 <_Znam@plt>
  40dfe4:	str	x0, [sp, #56]
  40dfe8:	ldr	x0, [sp, #24]
  40dfec:	ldr	w0, [x0]
  40dff0:	add	w2, w0, #0x1
  40dff4:	ldr	x1, [sp, #24]
  40dff8:	str	w2, [x1]
  40dffc:	ldr	x1, [sp, #56]
  40e000:	str	w0, [x1]
  40e004:	ldr	x0, [sp, #56]
  40e008:	mov	w1, #0xffffffff            	// #-1
  40e00c:	str	w1, [x0, #4]
  40e010:	ldr	x0, [sp, #24]
  40e014:	add	x0, x0, #0x8
  40e018:	ldr	x1, [sp, #16]
  40e01c:	ldr	x2, [sp, #56]
  40e020:	bl	40ccd0 <printf@plt+0xb0f0>
  40e024:	mov	x1, x0
  40e028:	ldr	x0, [sp, #56]
  40e02c:	str	x1, [x0, #8]
  40e030:	ldr	x0, [sp, #56]
  40e034:	ldp	x29, x30, [sp], #64
  40e038:	ret
  40e03c:	stp	x29, x30, [sp, #-48]!
  40e040:	mov	x29, sp
  40e044:	str	x0, [sp, #24]
  40e048:	str	w1, [sp, #20]
  40e04c:	ldr	w0, [sp, #20]
  40e050:	cmp	w0, #0x0
  40e054:	b.lt	40e0f8 <printf@plt+0xc518>  // b.tstop
  40e058:	ldr	w0, [sp, #20]
  40e05c:	cmp	w0, #0xff
  40e060:	b.gt	40e0f8 <printf@plt+0xc518>
  40e064:	ldr	x1, [sp, #24]
  40e068:	ldrsw	x0, [sp, #20]
  40e06c:	add	x0, x0, #0x104
  40e070:	lsl	x0, x0, #3
  40e074:	add	x0, x1, x0
  40e078:	ldr	x0, [x0, #8]
  40e07c:	cmp	x0, #0x0
  40e080:	b.ne	40e0dc <printf@plt+0xc4fc>  // b.any
  40e084:	mov	x0, #0x10                  	// #16
  40e088:	bl	40e1a4 <_Znwm@@Base>
  40e08c:	str	x0, [sp, #32]
  40e090:	ldr	x0, [sp, #24]
  40e094:	ldr	w0, [x0]
  40e098:	add	w2, w0, #0x1
  40e09c:	ldr	x1, [sp, #24]
  40e0a0:	str	w2, [x1]
  40e0a4:	ldr	x1, [sp, #32]
  40e0a8:	str	w0, [x1]
  40e0ac:	ldr	x0, [sp, #32]
  40e0b0:	ldr	w1, [sp, #20]
  40e0b4:	str	w1, [x0, #4]
  40e0b8:	ldr	x0, [sp, #32]
  40e0bc:	str	xzr, [x0, #8]
  40e0c0:	ldr	x1, [sp, #24]
  40e0c4:	ldrsw	x0, [sp, #20]
  40e0c8:	add	x0, x0, #0x104
  40e0cc:	lsl	x0, x0, #3
  40e0d0:	add	x0, x1, x0
  40e0d4:	ldr	x1, [sp, #32]
  40e0d8:	str	x1, [x0, #8]
  40e0dc:	ldr	x1, [sp, #24]
  40e0e0:	ldrsw	x0, [sp, #20]
  40e0e4:	add	x0, x0, #0x104
  40e0e8:	lsl	x0, x0, #3
  40e0ec:	add	x0, x1, x0
  40e0f0:	ldr	x0, [x0, #8]
  40e0f4:	b	40e16c <printf@plt+0xc58c>
  40e0f8:	ldr	x0, [sp, #24]
  40e0fc:	add	x0, x0, #0x818
  40e100:	ldr	w1, [sp, #20]
  40e104:	bl	40d990 <printf@plt+0xbdb0>
  40e108:	str	x0, [sp, #40]
  40e10c:	ldr	x0, [sp, #40]
  40e110:	cmp	x0, #0x0
  40e114:	b.ne	40e168 <printf@plt+0xc588>  // b.any
  40e118:	mov	x0, #0x10                  	// #16
  40e11c:	bl	4017b0 <_Znam@plt>
  40e120:	str	x0, [sp, #40]
  40e124:	ldr	x0, [sp, #24]
  40e128:	ldr	w0, [x0]
  40e12c:	add	w2, w0, #0x1
  40e130:	ldr	x1, [sp, #24]
  40e134:	str	w2, [x1]
  40e138:	ldr	x1, [sp, #40]
  40e13c:	str	w0, [x1]
  40e140:	ldr	x0, [sp, #40]
  40e144:	ldr	w1, [sp, #20]
  40e148:	str	w1, [x0, #4]
  40e14c:	ldr	x0, [sp, #40]
  40e150:	str	xzr, [x0, #8]
  40e154:	ldr	x0, [sp, #24]
  40e158:	add	x0, x0, #0x818
  40e15c:	ldr	x2, [sp, #40]
  40e160:	ldr	w1, [sp, #20]
  40e164:	bl	40d58c <printf@plt+0xb9ac>
  40e168:	ldr	x0, [sp, #40]
  40e16c:	ldp	x29, x30, [sp], #48
  40e170:	ret
  40e174:	stp	x29, x30, [sp, #-32]!
  40e178:	mov	x29, sp
  40e17c:	str	x0, [sp, #24]
  40e180:	ldr	x0, [sp, #24]
  40e184:	bl	401820 <strlen@plt>
  40e188:	mov	x2, x0
  40e18c:	ldr	x1, [sp, #24]
  40e190:	mov	w0, #0x2                   	// #2
  40e194:	bl	401ae0 <write@plt>
  40e198:	nop
  40e19c:	ldp	x29, x30, [sp], #32
  40e1a0:	ret

000000000040e1a4 <_Znwm@@Base>:
  40e1a4:	stp	x29, x30, [sp, #-48]!
  40e1a8:	mov	x29, sp
  40e1ac:	str	x0, [sp, #24]
  40e1b0:	ldr	x0, [sp, #24]
  40e1b4:	cmp	x0, #0x0
  40e1b8:	b.ne	40e1c8 <_Znwm@@Base+0x24>  // b.any
  40e1bc:	ldr	x0, [sp, #24]
  40e1c0:	add	x0, x0, #0x1
  40e1c4:	str	x0, [sp, #24]
  40e1c8:	ldr	x0, [sp, #24]
  40e1cc:	mov	w0, w0
  40e1d0:	bl	401af0 <malloc@plt>
  40e1d4:	str	x0, [sp, #40]
  40e1d8:	ldr	x0, [sp, #40]
  40e1dc:	cmp	x0, #0x0
  40e1e0:	b.ne	40e228 <_Znwm@@Base+0x84>  // b.any
  40e1e4:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40e1e8:	add	x0, x0, #0x168
  40e1ec:	ldr	x0, [x0]
  40e1f0:	cmp	x0, #0x0
  40e1f4:	b.eq	40e214 <_Znwm@@Base+0x70>  // b.none
  40e1f8:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40e1fc:	add	x0, x0, #0x168
  40e200:	ldr	x0, [x0]
  40e204:	bl	40e174 <printf@plt+0xc594>
  40e208:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e20c:	add	x0, x0, #0x308
  40e210:	bl	40e174 <printf@plt+0xc594>
  40e214:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e218:	add	x0, x0, #0x310
  40e21c:	bl	40e174 <printf@plt+0xc594>
  40e220:	mov	w0, #0xffffffff            	// #-1
  40e224:	bl	4018e0 <_exit@plt>
  40e228:	ldr	x0, [sp, #40]
  40e22c:	ldp	x29, x30, [sp], #48
  40e230:	ret

000000000040e234 <_ZdlPv@@Base>:
  40e234:	stp	x29, x30, [sp, #-32]!
  40e238:	mov	x29, sp
  40e23c:	str	x0, [sp, #24]
  40e240:	ldr	x0, [sp, #24]
  40e244:	cmp	x0, #0x0
  40e248:	b.eq	40e254 <_ZdlPv@@Base+0x20>  // b.none
  40e24c:	ldr	x0, [sp, #24]
  40e250:	bl	4018a0 <free@plt>
  40e254:	nop
  40e258:	ldp	x29, x30, [sp], #32
  40e25c:	ret

000000000040e260 <_ZdlPvm@@Base>:
  40e260:	stp	x29, x30, [sp, #-32]!
  40e264:	mov	x29, sp
  40e268:	str	x0, [sp, #24]
  40e26c:	str	x1, [sp, #16]
  40e270:	ldr	x0, [sp, #24]
  40e274:	cmp	x0, #0x0
  40e278:	b.eq	40e284 <_ZdlPvm@@Base+0x24>  // b.none
  40e27c:	ldr	x0, [sp, #24]
  40e280:	bl	4018a0 <free@plt>
  40e284:	nop
  40e288:	ldp	x29, x30, [sp], #32
  40e28c:	ret
  40e290:	stp	x29, x30, [sp, #-64]!
  40e294:	mov	x29, sp
  40e298:	strb	w0, [sp, #31]
  40e29c:	str	w1, [sp, #24]
  40e2a0:	str	w2, [sp, #20]
  40e2a4:	str	w3, [sp, #16]
  40e2a8:	ldr	w0, [sp, #20]
  40e2ac:	str	w0, [sp, #60]
  40e2b0:	ldr	w0, [sp, #16]
  40e2b4:	str	w0, [sp, #56]
  40e2b8:	str	wzr, [sp, #52]
  40e2bc:	ldr	w0, [sp, #52]
  40e2c0:	cmp	w0, #0x7
  40e2c4:	b.gt	40e400 <_ZdlPvm@@Base+0x1a0>
  40e2c8:	mov	x0, #0x3                   	// #3
  40e2cc:	bl	4017b0 <_Znam@plt>
  40e2d0:	str	x0, [sp, #40]
  40e2d4:	ldr	x0, [sp, #40]
  40e2d8:	ldrb	w1, [sp, #31]
  40e2dc:	strb	w1, [x0]
  40e2e0:	ldr	w0, [sp, #52]
  40e2e4:	and	w1, w0, #0xff
  40e2e8:	ldr	x0, [sp, #40]
  40e2ec:	add	x0, x0, #0x1
  40e2f0:	add	w1, w1, #0x30
  40e2f4:	and	w1, w1, #0xff
  40e2f8:	strb	w1, [x0]
  40e2fc:	ldr	x0, [sp, #40]
  40e300:	add	x0, x0, #0x2
  40e304:	strb	wzr, [x0]
  40e308:	ldr	w1, [sp, #24]
  40e30c:	ldr	w0, [sp, #52]
  40e310:	add	w1, w1, w0
  40e314:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x30e0>
  40e318:	add	x2, x0, #0xd80
  40e31c:	sxtw	x1, w1
  40e320:	mov	x0, x1
  40e324:	lsl	x0, x0, #1
  40e328:	add	x0, x0, x1
  40e32c:	lsl	x0, x0, #3
  40e330:	add	x0, x2, x0
  40e334:	ldr	x1, [sp, #40]
  40e338:	str	x1, [x0]
  40e33c:	ldr	w0, [sp, #60]
  40e340:	scvtf	d0, w0
  40e344:	ldr	w1, [sp, #24]
  40e348:	ldr	w0, [sp, #52]
  40e34c:	add	w1, w1, w0
  40e350:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  40e354:	movk	x0, #0x4039, lsl #48
  40e358:	fmov	d1, x0
  40e35c:	fdiv	d0, d0, d1
  40e360:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x30e0>
  40e364:	add	x2, x0, #0xd80
  40e368:	sxtw	x1, w1
  40e36c:	mov	x0, x1
  40e370:	lsl	x0, x0, #1
  40e374:	add	x0, x0, x1
  40e378:	lsl	x0, x0, #3
  40e37c:	add	x0, x2, x0
  40e380:	str	d0, [x0, #8]
  40e384:	ldr	w0, [sp, #56]
  40e388:	scvtf	d0, w0
  40e38c:	ldr	w1, [sp, #24]
  40e390:	ldr	w0, [sp, #52]
  40e394:	add	w1, w1, w0
  40e398:	mov	x0, #0x6666666666666666    	// #7378697629483820646
  40e39c:	movk	x0, #0x4039, lsl #48
  40e3a0:	fmov	d1, x0
  40e3a4:	fdiv	d0, d0, d1
  40e3a8:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x30e0>
  40e3ac:	add	x2, x0, #0xd80
  40e3b0:	sxtw	x1, w1
  40e3b4:	mov	x0, x1
  40e3b8:	lsl	x0, x0, #1
  40e3bc:	add	x0, x0, x1
  40e3c0:	lsl	x0, x0, #3
  40e3c4:	add	x0, x2, x0
  40e3c8:	str	d0, [x0, #16]
  40e3cc:	ldr	w0, [sp, #60]
  40e3d0:	str	w0, [sp, #36]
  40e3d4:	ldr	w0, [sp, #56]
  40e3d8:	str	w0, [sp, #60]
  40e3dc:	ldr	w0, [sp, #36]
  40e3e0:	lsr	w1, w0, #31
  40e3e4:	add	w0, w1, w0
  40e3e8:	asr	w0, w0, #1
  40e3ec:	str	w0, [sp, #56]
  40e3f0:	ldr	w0, [sp, #52]
  40e3f4:	add	w0, w0, #0x1
  40e3f8:	str	w0, [sp, #52]
  40e3fc:	b	40e2bc <_ZdlPvm@@Base+0x5c>
  40e400:	nop
  40e404:	ldp	x29, x30, [sp], #64
  40e408:	ret
  40e40c:	stp	x29, x30, [sp, #-64]!
  40e410:	mov	x29, sp
  40e414:	str	x0, [sp, #40]
  40e418:	str	w1, [sp, #36]
  40e41c:	str	d0, [sp, #24]
  40e420:	str	d1, [sp, #16]
  40e424:	ldr	x0, [sp, #40]
  40e428:	bl	401820 <strlen@plt>
  40e42c:	add	x0, x0, #0x1
  40e430:	bl	4017b0 <_Znam@plt>
  40e434:	str	x0, [sp, #56]
  40e438:	ldr	x1, [sp, #40]
  40e43c:	ldr	x0, [sp, #56]
  40e440:	bl	401910 <strcpy@plt>
  40e444:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x30e0>
  40e448:	add	x2, x0, #0xd80
  40e44c:	ldrsw	x1, [sp, #36]
  40e450:	mov	x0, x1
  40e454:	lsl	x0, x0, #1
  40e458:	add	x0, x0, x1
  40e45c:	lsl	x0, x0, #3
  40e460:	add	x0, x2, x0
  40e464:	ldr	x1, [sp, #56]
  40e468:	str	x1, [x0]
  40e46c:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x30e0>
  40e470:	add	x2, x0, #0xd80
  40e474:	ldrsw	x1, [sp, #36]
  40e478:	mov	x0, x1
  40e47c:	lsl	x0, x0, #1
  40e480:	add	x0, x0, x1
  40e484:	lsl	x0, x0, #3
  40e488:	add	x0, x2, x0
  40e48c:	ldr	d0, [sp, #24]
  40e490:	str	d0, [x0, #8]
  40e494:	adrp	x0, 42c000 <stderr@@GLIBC_2.17+0x30e0>
  40e498:	add	x2, x0, #0xd80
  40e49c:	ldrsw	x1, [sp, #36]
  40e4a0:	mov	x0, x1
  40e4a4:	lsl	x0, x0, #1
  40e4a8:	add	x0, x0, x1
  40e4ac:	lsl	x0, x0, #3
  40e4b0:	add	x0, x2, x0
  40e4b4:	ldr	d0, [sp, #16]
  40e4b8:	str	d0, [x0, #16]
  40e4bc:	nop
  40e4c0:	ldp	x29, x30, [sp], #64
  40e4c4:	ret
  40e4c8:	stp	x29, x30, [sp, #-32]!
  40e4cc:	mov	x29, sp
  40e4d0:	str	x0, [sp, #24]
  40e4d4:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40e4d8:	add	x0, x0, #0x158
  40e4dc:	ldr	w0, [x0]
  40e4e0:	cmp	w0, #0x0
  40e4e4:	b.ne	40e634 <_ZdlPvm@@Base+0x3d4>  // b.any
  40e4e8:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40e4ec:	add	x0, x0, #0x158
  40e4f0:	mov	w1, #0x1                   	// #1
  40e4f4:	str	w1, [x0]
  40e4f8:	mov	w3, #0x349                 	// #841
  40e4fc:	mov	w2, #0x4a5                 	// #1189
  40e500:	mov	w1, #0x0                   	// #0
  40e504:	mov	w0, #0x61                  	// #97
  40e508:	bl	40e290 <_ZdlPvm@@Base+0x30>
  40e50c:	mov	w3, #0x3e8                 	// #1000
  40e510:	mov	w2, #0x586                 	// #1414
  40e514:	mov	w1, #0x8                   	// #8
  40e518:	mov	w0, #0x62                  	// #98
  40e51c:	bl	40e290 <_ZdlPvm@@Base+0x30>
  40e520:	mov	w3, #0x395                 	// #917
  40e524:	mov	w2, #0x511                 	// #1297
  40e528:	mov	w1, #0x10                  	// #16
  40e52c:	mov	w0, #0x63                  	// #99
  40e530:	bl	40e290 <_ZdlPvm@@Base+0x30>
  40e534:	mov	w3, #0x303                 	// #771
  40e538:	mov	w2, #0x442                 	// #1090
  40e53c:	mov	w1, #0x18                  	// #24
  40e540:	mov	w0, #0x64                  	// #100
  40e544:	bl	40e290 <_ZdlPvm@@Base+0x30>
  40e548:	fmov	d1, #8.500000000000000000e+00
  40e54c:	fmov	d0, #1.100000000000000000e+01
  40e550:	mov	w1, #0x20                  	// #32
  40e554:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e558:	add	x0, x0, #0x328
  40e55c:	bl	40e40c <_ZdlPvm@@Base+0x1ac>
  40e560:	fmov	d1, #8.500000000000000000e+00
  40e564:	fmov	d0, #1.400000000000000000e+01
  40e568:	mov	w1, #0x21                  	// #33
  40e56c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e570:	add	x0, x0, #0x330
  40e574:	bl	40e40c <_ZdlPvm@@Base+0x1ac>
  40e578:	fmov	d1, #1.100000000000000000e+01
  40e57c:	fmov	d0, #1.700000000000000000e+01
  40e580:	mov	w1, #0x22                  	// #34
  40e584:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e588:	add	x0, x0, #0x338
  40e58c:	bl	40e40c <_ZdlPvm@@Base+0x1ac>
  40e590:	fmov	d1, #1.700000000000000000e+01
  40e594:	fmov	d0, #1.100000000000000000e+01
  40e598:	mov	w1, #0x23                  	// #35
  40e59c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e5a0:	add	x0, x0, #0x340
  40e5a4:	bl	40e40c <_ZdlPvm@@Base+0x1ac>
  40e5a8:	fmov	d1, #5.500000000000000000e+00
  40e5ac:	fmov	d0, #8.500000000000000000e+00
  40e5b0:	mov	w1, #0x24                  	// #36
  40e5b4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e5b8:	add	x0, x0, #0x348
  40e5bc:	bl	40e40c <_ZdlPvm@@Base+0x1ac>
  40e5c0:	fmov	d1, #7.500000000000000000e+00
  40e5c4:	fmov	d0, #1.000000000000000000e+01
  40e5c8:	mov	w1, #0x25                  	// #37
  40e5cc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e5d0:	add	x0, x0, #0x358
  40e5d4:	bl	40e40c <_ZdlPvm@@Base+0x1ac>
  40e5d8:	mov	x0, #0x800000000000        	// #140737488355328
  40e5dc:	movk	x0, #0x4010, lsl #48
  40e5e0:	fmov	d1, x0
  40e5e4:	fmov	d0, #9.500000000000000000e+00
  40e5e8:	mov	w1, #0x26                  	// #38
  40e5ec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e5f0:	add	x0, x0, #0x368
  40e5f4:	bl	40e40c <_ZdlPvm@@Base+0x1ac>
  40e5f8:	fmov	d1, #3.875000000000000000e+00
  40e5fc:	fmov	d0, #7.500000000000000000e+00
  40e600:	mov	w1, #0x27                  	// #39
  40e604:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e608:	add	x0, x0, #0x370
  40e60c:	bl	40e40c <_ZdlPvm@@Base+0x1ac>
  40e610:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e614:	ldr	d1, [x0, #896]
  40e618:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e61c:	ldr	d0, [x0, #904]
  40e620:	mov	w1, #0x28                  	// #40
  40e624:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e628:	add	x0, x0, #0x378
  40e62c:	bl	40e40c <_ZdlPvm@@Base+0x1ac>
  40e630:	b	40e638 <_ZdlPvm@@Base+0x3d8>
  40e634:	nop
  40e638:	ldp	x29, x30, [sp], #32
  40e63c:	ret
  40e640:	stp	x29, x30, [sp, #-32]!
  40e644:	mov	x29, sp
  40e648:	str	w0, [sp, #28]
  40e64c:	str	w1, [sp, #24]
  40e650:	ldr	w0, [sp, #28]
  40e654:	cmp	w0, #0x1
  40e658:	b.ne	40e678 <_ZdlPvm@@Base+0x418>  // b.any
  40e65c:	ldr	w1, [sp, #24]
  40e660:	mov	w0, #0xffff                	// #65535
  40e664:	cmp	w1, w0
  40e668:	b.ne	40e678 <_ZdlPvm@@Base+0x418>  // b.any
  40e66c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40e670:	add	x0, x0, #0x160
  40e674:	bl	40e4c8 <_ZdlPvm@@Base+0x268>
  40e678:	nop
  40e67c:	ldp	x29, x30, [sp], #32
  40e680:	ret
  40e684:	stp	x29, x30, [sp, #-16]!
  40e688:	mov	x29, sp
  40e68c:	mov	w1, #0xffff                	// #65535
  40e690:	mov	w0, #0x1                   	// #1
  40e694:	bl	40e640 <_ZdlPvm@@Base+0x3e0>
  40e698:	ldp	x29, x30, [sp], #16
  40e69c:	ret
  40e6a0:	stp	x29, x30, [sp, #-48]!
  40e6a4:	mov	x29, sp
  40e6a8:	str	x0, [sp, #24]
  40e6ac:	ldr	x0, [sp, #24]
  40e6b0:	cmp	x0, #0x0
  40e6b4:	cset	w0, ne  // ne = any
  40e6b8:	and	w0, w0, #0xff
  40e6bc:	mov	w3, w0
  40e6c0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e6c4:	add	x2, x0, #0x390
  40e6c8:	mov	w1, #0x1b                  	// #27
  40e6cc:	mov	w0, w3
  40e6d0:	bl	404494 <printf@plt+0x28b4>
  40e6d4:	str	xzr, [sp, #40]
  40e6d8:	ldr	x0, [sp, #24]
  40e6dc:	ldrb	w0, [x0]
  40e6e0:	cmp	w0, #0x0
  40e6e4:	b.eq	40e760 <_ZdlPvm@@Base+0x500>  // b.none
  40e6e8:	ldr	x0, [sp, #40]
  40e6ec:	lsl	x0, x0, #4
  40e6f0:	str	x0, [sp, #40]
  40e6f4:	ldr	x0, [sp, #24]
  40e6f8:	add	x1, x0, #0x1
  40e6fc:	str	x1, [sp, #24]
  40e700:	ldrb	w0, [x0]
  40e704:	and	x0, x0, #0xff
  40e708:	ldr	x1, [sp, #40]
  40e70c:	add	x0, x1, x0
  40e710:	str	x0, [sp, #40]
  40e714:	ldr	x0, [sp, #40]
  40e718:	and	x0, x0, #0xf0000000
  40e71c:	str	x0, [sp, #32]
  40e720:	ldr	x0, [sp, #32]
  40e724:	cmp	x0, #0x0
  40e728:	cset	w0, ne  // ne = any
  40e72c:	and	w0, w0, #0xff
  40e730:	cmp	w0, #0x0
  40e734:	b.eq	40e6d8 <_ZdlPvm@@Base+0x478>  // b.none
  40e738:	ldr	x0, [sp, #32]
  40e73c:	lsr	x0, x0, #24
  40e740:	ldr	x1, [sp, #40]
  40e744:	eor	x0, x1, x0
  40e748:	str	x0, [sp, #40]
  40e74c:	ldr	x1, [sp, #40]
  40e750:	ldr	x0, [sp, #32]
  40e754:	eor	x0, x1, x0
  40e758:	str	x0, [sp, #40]
  40e75c:	b	40e6d8 <_ZdlPvm@@Base+0x478>
  40e760:	ldr	x0, [sp, #40]
  40e764:	ldp	x29, x30, [sp], #48
  40e768:	ret
  40e76c:	stp	x29, x30, [sp, #-48]!
  40e770:	mov	x29, sp
  40e774:	str	w0, [sp, #28]
  40e778:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e77c:	add	x0, x0, #0x3b0
  40e780:	str	x0, [sp, #40]
  40e784:	ldr	x0, [sp, #40]
  40e788:	ldr	w0, [x0]
  40e78c:	ldr	w1, [sp, #28]
  40e790:	cmp	w1, w0
  40e794:	b.cc	40e7dc <_ZdlPvm@@Base+0x57c>  // b.lo, b.ul, b.last
  40e798:	ldr	x0, [sp, #40]
  40e79c:	ldr	w0, [x0]
  40e7a0:	cmp	w0, #0x0
  40e7a4:	b.ne	40e7cc <_ZdlPvm@@Base+0x56c>  // b.any
  40e7a8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40e7ac:	add	x3, x0, #0xc28
  40e7b0:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40e7b4:	add	x2, x0, #0xc28
  40e7b8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  40e7bc:	add	x1, x0, #0xc28
  40e7c0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e7c4:	add	x0, x0, #0x408
  40e7c8:	bl	405acc <printf@plt+0x3eec>
  40e7cc:	ldr	x0, [sp, #40]
  40e7d0:	add	x0, x0, #0x4
  40e7d4:	str	x0, [sp, #40]
  40e7d8:	b	40e784 <_ZdlPvm@@Base+0x524>
  40e7dc:	ldr	x0, [sp, #40]
  40e7e0:	ldr	w0, [x0]
  40e7e4:	ldp	x29, x30, [sp], #48
  40e7e8:	ret
  40e7ec:	stp	x29, x30, [sp, #-64]!
  40e7f0:	mov	x29, sp
  40e7f4:	str	x0, [sp, #24]
  40e7f8:	ldr	x0, [sp, #24]
  40e7fc:	cmp	x0, #0x0
  40e800:	b.ne	40e80c <_ZdlPvm@@Base+0x5ac>  // b.any
  40e804:	mov	x0, #0x0                   	// #0
  40e808:	b	40e8bc <_ZdlPvm@@Base+0x65c>
  40e80c:	mov	w0, #0x2f                  	// #47
  40e810:	mov	w1, w0
  40e814:	ldr	x0, [sp, #24]
  40e818:	bl	401a30 <strrchr@plt>
  40e81c:	str	x0, [sp, #56]
  40e820:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e824:	add	x0, x0, #0x431
  40e828:	str	x0, [sp, #48]
  40e82c:	ldr	x0, [sp, #48]
  40e830:	ldrb	w0, [x0]
  40e834:	cmp	w0, #0x0
  40e838:	b.eq	40e894 <_ZdlPvm@@Base+0x634>  // b.none
  40e83c:	ldr	x0, [sp, #48]
  40e840:	ldrb	w0, [x0]
  40e844:	mov	w1, w0
  40e848:	ldr	x0, [sp, #24]
  40e84c:	bl	401a30 <strrchr@plt>
  40e850:	str	x0, [sp, #40]
  40e854:	ldr	x0, [sp, #40]
  40e858:	cmp	x0, #0x0
  40e85c:	b.eq	40e884 <_ZdlPvm@@Base+0x624>  // b.none
  40e860:	ldr	x0, [sp, #56]
  40e864:	cmp	x0, #0x0
  40e868:	b.eq	40e87c <_ZdlPvm@@Base+0x61c>  // b.none
  40e86c:	ldr	x1, [sp, #40]
  40e870:	ldr	x0, [sp, #56]
  40e874:	cmp	x1, x0
  40e878:	b.ls	40e884 <_ZdlPvm@@Base+0x624>  // b.plast
  40e87c:	ldr	x0, [sp, #40]
  40e880:	str	x0, [sp, #56]
  40e884:	ldr	x0, [sp, #48]
  40e888:	add	x0, x0, #0x1
  40e88c:	str	x0, [sp, #48]
  40e890:	b	40e82c <_ZdlPvm@@Base+0x5cc>
  40e894:	ldr	x0, [sp, #56]
  40e898:	cmp	x0, #0x0
  40e89c:	b.eq	40e8ac <_ZdlPvm@@Base+0x64c>  // b.none
  40e8a0:	ldr	x0, [sp, #56]
  40e8a4:	strb	wzr, [x0]
  40e8a8:	b	40e8b8 <_ZdlPvm@@Base+0x658>
  40e8ac:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e8b0:	add	x0, x0, #0x428
  40e8b4:	str	x0, [sp, #24]
  40e8b8:	ldr	x0, [sp, #24]
  40e8bc:	ldp	x29, x30, [sp], #64
  40e8c0:	ret
  40e8c4:	stp	x29, x30, [sp, #-80]!
  40e8c8:	mov	x29, sp
  40e8cc:	str	x0, [sp, #24]
  40e8d0:	str	x1, [sp, #16]
  40e8d4:	ldr	x0, [sp, #24]
  40e8d8:	cmp	x0, #0x0
  40e8dc:	b.eq	40e8f0 <_ZdlPvm@@Base+0x690>  // b.none
  40e8e0:	ldr	x0, [sp, #24]
  40e8e4:	ldrb	w0, [x0]
  40e8e8:	cmp	w0, #0x0
  40e8ec:	b.ne	40e8f8 <_ZdlPvm@@Base+0x698>  // b.any
  40e8f0:	mov	x0, #0x0                   	// #0
  40e8f4:	b	40eac0 <_ZdlPvm@@Base+0x860>
  40e8f8:	mov	w1, #0x0                   	// #0
  40e8fc:	ldr	x0, [sp, #24]
  40e900:	bl	4018f0 <access@plt>
  40e904:	cmp	w0, #0x0
  40e908:	cset	w0, eq  // eq = none
  40e90c:	and	w0, w0, #0xff
  40e910:	cmp	w0, #0x0
  40e914:	b.eq	40e93c <_ZdlPvm@@Base+0x6dc>  // b.none
  40e918:	bl	410df4 <_ZdlPvm@@Base+0x2b94>
  40e91c:	bl	4017b0 <_Znam@plt>
  40e920:	str	x0, [sp, #40]
  40e924:	ldr	x1, [sp, #40]
  40e928:	ldr	x0, [sp, #24]
  40e92c:	bl	401ba0 <realpath@plt>
  40e930:	str	x0, [sp, #40]
  40e934:	ldr	x0, [sp, #40]
  40e938:	b	40eac0 <_ZdlPvm@@Base+0x860>
  40e93c:	ldr	x0, [sp, #24]
  40e940:	bl	401820 <strlen@plt>
  40e944:	str	x0, [sp, #56]
  40e948:	ldr	x0, [sp, #16]
  40e94c:	str	x0, [sp, #72]
  40e950:	mov	w1, #0x3a                  	// #58
  40e954:	ldr	x0, [sp, #72]
  40e958:	bl	4018b0 <strchr@plt>
  40e95c:	str	x0, [sp, #64]
  40e960:	ldr	x0, [sp, #64]
  40e964:	cmp	x0, #0x0
  40e968:	b.ne	40e97c <_ZdlPvm@@Base+0x71c>  // b.any
  40e96c:	mov	w1, #0x0                   	// #0
  40e970:	ldr	x0, [sp, #72]
  40e974:	bl	4018b0 <strchr@plt>
  40e978:	str	x0, [sp, #64]
  40e97c:	ldr	x1, [sp, #64]
  40e980:	ldr	x0, [sp, #72]
  40e984:	cmp	x1, x0
  40e988:	b.ls	40e9b8 <_ZdlPvm@@Base+0x758>  // b.plast
  40e98c:	ldr	x0, [sp, #64]
  40e990:	sub	x0, x0, #0x1
  40e994:	ldrb	w0, [x0]
  40e998:	mov	w1, w0
  40e99c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40e9a0:	add	x0, x0, #0x430
  40e9a4:	bl	4018b0 <strchr@plt>
  40e9a8:	cmp	x0, #0x0
  40e9ac:	b.ne	40e9b8 <_ZdlPvm@@Base+0x758>  // b.any
  40e9b0:	mov	w0, #0x1                   	// #1
  40e9b4:	b	40e9bc <_ZdlPvm@@Base+0x75c>
  40e9b8:	mov	w0, #0x0                   	// #0
  40e9bc:	str	w0, [sp, #52]
  40e9c0:	ldr	x1, [sp, #64]
  40e9c4:	ldr	x0, [sp, #72]
  40e9c8:	sub	x1, x1, x0
  40e9cc:	ldrsw	x0, [sp, #52]
  40e9d0:	add	x0, x1, x0
  40e9d4:	mov	x1, x0
  40e9d8:	ldr	x0, [sp, #56]
  40e9dc:	add	x0, x1, x0
  40e9e0:	add	x0, x0, #0x1
  40e9e4:	bl	4017b0 <_Znam@plt>
  40e9e8:	str	x0, [sp, #40]
  40e9ec:	ldr	x1, [sp, #64]
  40e9f0:	ldr	x0, [sp, #72]
  40e9f4:	sub	x0, x1, x0
  40e9f8:	mov	x2, x0
  40e9fc:	ldr	x1, [sp, #72]
  40ea00:	ldr	x0, [sp, #40]
  40ea04:	bl	4017d0 <memcpy@plt>
  40ea08:	ldr	w0, [sp, #52]
  40ea0c:	cmp	w0, #0x0
  40ea10:	b.eq	40ea34 <_ZdlPvm@@Base+0x7d4>  // b.none
  40ea14:	ldr	x1, [sp, #64]
  40ea18:	ldr	x0, [sp, #72]
  40ea1c:	sub	x0, x1, x0
  40ea20:	mov	x1, x0
  40ea24:	ldr	x0, [sp, #40]
  40ea28:	add	x0, x0, x1
  40ea2c:	mov	w1, #0x2f                  	// #47
  40ea30:	strb	w1, [x0]
  40ea34:	ldr	x1, [sp, #64]
  40ea38:	ldr	x0, [sp, #72]
  40ea3c:	sub	x0, x1, x0
  40ea40:	mov	x1, x0
  40ea44:	ldrsw	x0, [sp, #52]
  40ea48:	add	x0, x1, x0
  40ea4c:	ldr	x1, [sp, #40]
  40ea50:	add	x0, x1, x0
  40ea54:	ldr	x1, [sp, #24]
  40ea58:	bl	401910 <strcpy@plt>
  40ea5c:	mov	w1, #0x0                   	// #0
  40ea60:	ldr	x0, [sp, #40]
  40ea64:	bl	4018f0 <access@plt>
  40ea68:	cmp	w0, #0x0
  40ea6c:	cset	w0, eq  // eq = none
  40ea70:	and	w0, w0, #0xff
  40ea74:	cmp	w0, #0x0
  40ea78:	b.eq	40ea84 <_ZdlPvm@@Base+0x824>  // b.none
  40ea7c:	ldr	x0, [sp, #40]
  40ea80:	b	40eac0 <_ZdlPvm@@Base+0x860>
  40ea84:	ldr	x0, [sp, #40]
  40ea88:	cmp	x0, #0x0
  40ea8c:	b.eq	40ea98 <_ZdlPvm@@Base+0x838>  // b.none
  40ea90:	ldr	x0, [sp, #40]
  40ea94:	bl	401a40 <_ZdaPv@plt>
  40ea98:	ldr	x0, [sp, #64]
  40ea9c:	ldrb	w0, [x0]
  40eaa0:	cmp	w0, #0x0
  40eaa4:	b.eq	40eab8 <_ZdlPvm@@Base+0x858>  // b.none
  40eaa8:	ldr	x0, [sp, #64]
  40eaac:	add	x0, x0, #0x1
  40eab0:	str	x0, [sp, #72]
  40eab4:	b	40e950 <_ZdlPvm@@Base+0x6f0>
  40eab8:	nop
  40eabc:	mov	x0, #0x0                   	// #0
  40eac0:	ldp	x29, x30, [sp], #80
  40eac4:	ret
  40eac8:	stp	x29, x30, [sp, #-96]!
  40eacc:	mov	x29, sp
  40ead0:	str	x19, [sp, #16]
  40ead4:	str	x0, [sp, #56]
  40ead8:	str	x1, [sp, #48]
  40eadc:	str	x2, [sp, #40]
  40eae0:	str	xzr, [sp, #88]
  40eae4:	ldr	x0, [sp, #48]
  40eae8:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40eaec:	str	x0, [sp, #72]
  40eaf0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40eaf4:	add	x1, x0, #0x438
  40eaf8:	ldr	x0, [sp, #72]
  40eafc:	bl	401920 <strtok@plt>
  40eb00:	str	x0, [sp, #80]
  40eb04:	ldr	x0, [sp, #80]
  40eb08:	cmp	x0, #0x0
  40eb0c:	b.eq	40eb98 <_ZdlPvm@@Base+0x938>  // b.none
  40eb10:	ldr	x0, [sp, #56]
  40eb14:	bl	401820 <strlen@plt>
  40eb18:	mov	x19, x0
  40eb1c:	ldr	x0, [sp, #80]
  40eb20:	bl	401820 <strlen@plt>
  40eb24:	add	x0, x19, x0
  40eb28:	add	x0, x0, #0x1
  40eb2c:	bl	4017b0 <_Znam@plt>
  40eb30:	str	x0, [sp, #64]
  40eb34:	ldr	x1, [sp, #56]
  40eb38:	ldr	x0, [sp, #64]
  40eb3c:	bl	401910 <strcpy@plt>
  40eb40:	ldr	x1, [sp, #80]
  40eb44:	ldr	x0, [sp, #64]
  40eb48:	bl	401bd0 <strcat@plt>
  40eb4c:	ldr	x1, [sp, #40]
  40eb50:	ldr	x0, [sp, #64]
  40eb54:	bl	40e8c4 <_ZdlPvm@@Base+0x664>
  40eb58:	str	x0, [sp, #88]
  40eb5c:	ldr	x0, [sp, #64]
  40eb60:	cmp	x0, #0x0
  40eb64:	b.eq	40eb70 <_ZdlPvm@@Base+0x910>  // b.none
  40eb68:	ldr	x0, [sp, #64]
  40eb6c:	bl	401a40 <_ZdaPv@plt>
  40eb70:	ldr	x0, [sp, #88]
  40eb74:	cmp	x0, #0x0
  40eb78:	b.ne	40eb94 <_ZdlPvm@@Base+0x934>  // b.any
  40eb7c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40eb80:	add	x1, x0, #0x438
  40eb84:	mov	x0, #0x0                   	// #0
  40eb88:	bl	401920 <strtok@plt>
  40eb8c:	str	x0, [sp, #80]
  40eb90:	b	40eb04 <_ZdlPvm@@Base+0x8a4>
  40eb94:	nop
  40eb98:	ldr	x0, [sp, #72]
  40eb9c:	cmp	x0, #0x0
  40eba0:	b.eq	40ebac <_ZdlPvm@@Base+0x94c>  // b.none
  40eba4:	ldr	x0, [sp, #72]
  40eba8:	bl	401a40 <_ZdaPv@plt>
  40ebac:	ldr	x0, [sp, #88]
  40ebb0:	ldr	x19, [sp, #16]
  40ebb4:	ldp	x29, x30, [sp], #96
  40ebb8:	ret
  40ebbc:	sub	sp, sp, #0x20
  40ebc0:	str	x0, [sp, #8]
  40ebc4:	ldr	x0, [sp, #8]
  40ebc8:	str	x0, [sp, #24]
  40ebcc:	ldr	x0, [sp, #24]
  40ebd0:	ldrb	w0, [x0]
  40ebd4:	cmp	w0, #0x0
  40ebd8:	b.eq	40ec08 <_ZdlPvm@@Base+0x9a8>  // b.none
  40ebdc:	ldr	x0, [sp, #24]
  40ebe0:	ldrb	w0, [x0]
  40ebe4:	cmp	w0, #0x5c
  40ebe8:	b.ne	40ebf8 <_ZdlPvm@@Base+0x998>  // b.any
  40ebec:	ldr	x0, [sp, #24]
  40ebf0:	mov	w1, #0x2f                  	// #47
  40ebf4:	strb	w1, [x0]
  40ebf8:	ldr	x0, [sp, #24]
  40ebfc:	add	x0, x0, #0x1
  40ec00:	str	x0, [sp, #24]
  40ec04:	b	40ebcc <_ZdlPvm@@Base+0x96c>
  40ec08:	ldr	x0, [sp, #8]
  40ec0c:	add	sp, sp, #0x20
  40ec10:	ret
  40ec14:	stp	x29, x30, [sp, #-48]!
  40ec18:	mov	x29, sp
  40ec1c:	str	x19, [sp, #16]
  40ec20:	bl	410df4 <_ZdlPvm@@Base+0x2b94>
  40ec24:	bl	4017b0 <_Znam@plt>
  40ec28:	mov	x1, x0
  40ec2c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ec30:	add	x0, x0, #0x170
  40ec34:	str	x1, [x0]
  40ec38:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ec3c:	add	x0, x0, #0x168
  40ec40:	ldr	x19, [x0]
  40ec44:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40ec48:	add	x0, x0, #0x440
  40ec4c:	bl	401b30 <getenv@plt>
  40ec50:	mov	x1, x0
  40ec54:	mov	x0, x19
  40ec58:	bl	40e8c4 <_ZdlPvm@@Base+0x664>
  40ec5c:	mov	x1, x0
  40ec60:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ec64:	add	x0, x0, #0x170
  40ec68:	str	x1, [x0]
  40ec6c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ec70:	add	x0, x0, #0x170
  40ec74:	ldr	x0, [x0]
  40ec78:	cmp	x0, #0x0
  40ec7c:	b.ne	40ed18 <_ZdlPvm@@Base+0xab8>  // b.any
  40ec80:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ec84:	add	x0, x0, #0x168
  40ec88:	ldr	x0, [x0]
  40ec8c:	mov	w1, #0x2e                  	// #46
  40ec90:	bl	4018b0 <strchr@plt>
  40ec94:	cmp	x0, #0x0
  40ec98:	b.ne	40ed18 <_ZdlPvm@@Base+0xab8>  // b.any
  40ec9c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40eca0:	add	x0, x0, #0x448
  40eca4:	bl	401b30 <getenv@plt>
  40eca8:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40ecac:	str	x0, [sp, #40]
  40ecb0:	ldr	x0, [sp, #40]
  40ecb4:	cmp	x0, #0x0
  40ecb8:	b.ne	40eccc <_ZdlPvm@@Base+0xa6c>  // b.any
  40ecbc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40ecc0:	add	x0, x0, #0x450
  40ecc4:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40ecc8:	str	x0, [sp, #40]
  40eccc:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ecd0:	add	x0, x0, #0x168
  40ecd4:	ldr	x19, [x0]
  40ecd8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40ecdc:	add	x0, x0, #0x440
  40ece0:	bl	401b30 <getenv@plt>
  40ece4:	mov	x2, x0
  40ece8:	ldr	x1, [sp, #40]
  40ecec:	mov	x0, x19
  40ecf0:	bl	40eac8 <_ZdlPvm@@Base+0x868>
  40ecf4:	mov	x1, x0
  40ecf8:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ecfc:	add	x0, x0, #0x170
  40ed00:	str	x1, [x0]
  40ed04:	ldr	x0, [sp, #40]
  40ed08:	cmp	x0, #0x0
  40ed0c:	b.eq	40ed18 <_ZdlPvm@@Base+0xab8>  // b.none
  40ed10:	ldr	x0, [sp, #40]
  40ed14:	bl	401a40 <_ZdaPv@plt>
  40ed18:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ed1c:	add	x0, x0, #0x170
  40ed20:	ldr	x0, [x0]
  40ed24:	cmp	x0, #0x0
  40ed28:	b.eq	40eda0 <_ZdlPvm@@Base+0xb40>  // b.none
  40ed2c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ed30:	add	x0, x0, #0x170
  40ed34:	ldr	x0, [x0]
  40ed38:	bl	40ebbc <_ZdlPvm@@Base+0x95c>
  40ed3c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ed40:	add	x0, x0, #0x170
  40ed44:	ldr	x0, [x0]
  40ed48:	bl	40e7ec <_ZdlPvm@@Base+0x58c>
  40ed4c:	mov	x1, x0
  40ed50:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ed54:	add	x0, x0, #0x170
  40ed58:	str	x1, [x0]
  40ed5c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ed60:	add	x0, x0, #0x170
  40ed64:	ldr	x0, [x0]
  40ed68:	bl	40e7ec <_ZdlPvm@@Base+0x58c>
  40ed6c:	mov	x1, x0
  40ed70:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ed74:	add	x0, x0, #0x170
  40ed78:	str	x1, [x0]
  40ed7c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ed80:	add	x0, x0, #0x170
  40ed84:	ldr	x0, [x0]
  40ed88:	bl	401820 <strlen@plt>
  40ed8c:	mov	x1, x0
  40ed90:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ed94:	add	x0, x0, #0x178
  40ed98:	str	x1, [x0]
  40ed9c:	b	40eda4 <_ZdlPvm@@Base+0xb44>
  40eda0:	nop
  40eda4:	ldr	x19, [sp, #16]
  40eda8:	ldp	x29, x30, [sp], #48
  40edac:	ret
  40edb0:	stp	x29, x30, [sp, #-64]!
  40edb4:	mov	x29, sp
  40edb8:	str	x0, [sp, #24]
  40edbc:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40edc0:	add	x0, x0, #0x170
  40edc4:	ldr	x0, [x0]
  40edc8:	cmp	x0, #0x0
  40edcc:	b.ne	40edd4 <_ZdlPvm@@Base+0xb74>  // b.any
  40edd0:	bl	40ec14 <_ZdlPvm@@Base+0x9b4>
  40edd4:	mov	x2, #0x4                   	// #4
  40edd8:	ldr	x1, [sp, #24]
  40eddc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40ede0:	add	x0, x0, #0x458
  40ede4:	bl	401990 <strncmp@plt>
  40ede8:	cmp	w0, #0x0
  40edec:	b.eq	40edfc <_ZdlPvm@@Base+0xb9c>  // b.none
  40edf0:	ldr	x0, [sp, #24]
  40edf4:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40edf8:	b	40ee5c <_ZdlPvm@@Base+0xbfc>
  40edfc:	ldr	x0, [sp, #24]
  40ee00:	add	x0, x0, #0x4
  40ee04:	str	x0, [sp, #56]
  40ee08:	ldr	x0, [sp, #56]
  40ee0c:	bl	401820 <strlen@plt>
  40ee10:	str	x0, [sp, #48]
  40ee14:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ee18:	add	x0, x0, #0x178
  40ee1c:	ldr	x1, [x0]
  40ee20:	ldr	x0, [sp, #48]
  40ee24:	add	x0, x1, x0
  40ee28:	add	x0, x0, #0x1
  40ee2c:	bl	4017b0 <_Znam@plt>
  40ee30:	str	x0, [sp, #40]
  40ee34:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  40ee38:	add	x0, x0, #0x170
  40ee3c:	ldr	x0, [x0]
  40ee40:	mov	x1, x0
  40ee44:	ldr	x0, [sp, #40]
  40ee48:	bl	401910 <strcpy@plt>
  40ee4c:	ldr	x1, [sp, #56]
  40ee50:	ldr	x0, [sp, #40]
  40ee54:	bl	401bd0 <strcat@plt>
  40ee58:	ldr	x0, [sp, #40]
  40ee5c:	ldp	x29, x30, [sp], #64
  40ee60:	ret
  40ee64:	stp	x29, x30, [sp, #-48]!
  40ee68:	mov	x29, sp
  40ee6c:	str	x0, [sp, #24]
  40ee70:	mov	w1, #0x0                   	// #0
  40ee74:	ldr	x0, [sp, #24]
  40ee78:	bl	4018f0 <access@plt>
  40ee7c:	cmp	w0, #0x0
  40ee80:	cset	w0, ne  // ne = any
  40ee84:	and	w0, w0, #0xff
  40ee88:	cmp	w0, #0x0
  40ee8c:	b.eq	40eea0 <_ZdlPvm@@Base+0xc40>  // b.none
  40ee90:	ldr	x0, [sp, #24]
  40ee94:	bl	40edb0 <_ZdlPvm@@Base+0xb50>
  40ee98:	str	x0, [sp, #40]
  40ee9c:	b	40eeac <_ZdlPvm@@Base+0xc4c>
  40eea0:	ldr	x0, [sp, #24]
  40eea4:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40eea8:	str	x0, [sp, #40]
  40eeac:	ldr	x0, [sp, #40]
  40eeb0:	ldp	x29, x30, [sp], #48
  40eeb4:	ret
  40eeb8:	stp	x29, x30, [sp, #-80]!
  40eebc:	mov	x29, sp
  40eec0:	str	x19, [sp, #16]
  40eec4:	str	x0, [sp, #56]
  40eec8:	str	x1, [sp, #48]
  40eecc:	str	x2, [sp, #40]
  40eed0:	str	w3, [sp, #36]
  40eed4:	str	w4, [sp, #32]
  40eed8:	str	xzr, [sp, #72]
  40eedc:	ldr	w0, [sp, #36]
  40eee0:	cmp	w0, #0x0
  40eee4:	b.eq	40eef8 <_ZdlPvm@@Base+0xc98>  // b.none
  40eee8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40eeec:	add	x0, x0, #0x468
  40eef0:	bl	401b30 <getenv@plt>
  40eef4:	str	x0, [sp, #72]
  40eef8:	str	xzr, [sp, #64]
  40eefc:	ldr	x0, [sp, #48]
  40ef00:	cmp	x0, #0x0
  40ef04:	b.eq	40ef14 <_ZdlPvm@@Base+0xcb4>  // b.none
  40ef08:	ldr	x0, [sp, #48]
  40ef0c:	bl	401b30 <getenv@plt>
  40ef10:	str	x0, [sp, #64]
  40ef14:	ldr	x0, [sp, #64]
  40ef18:	cmp	x0, #0x0
  40ef1c:	b.eq	40ef40 <_ZdlPvm@@Base+0xce0>  // b.none
  40ef20:	ldr	x0, [sp, #64]
  40ef24:	ldrb	w0, [x0]
  40ef28:	cmp	w0, #0x0
  40ef2c:	b.eq	40ef40 <_ZdlPvm@@Base+0xce0>  // b.none
  40ef30:	ldr	x0, [sp, #64]
  40ef34:	bl	401820 <strlen@plt>
  40ef38:	add	x1, x0, #0x1
  40ef3c:	b	40ef44 <_ZdlPvm@@Base+0xce4>
  40ef40:	mov	x1, #0x0                   	// #0
  40ef44:	ldr	w0, [sp, #32]
  40ef48:	cmp	w0, #0x0
  40ef4c:	b.eq	40ef58 <_ZdlPvm@@Base+0xcf8>  // b.none
  40ef50:	mov	x0, #0x2                   	// #2
  40ef54:	b	40ef5c <_ZdlPvm@@Base+0xcfc>
  40ef58:	mov	x0, #0x0                   	// #0
  40ef5c:	add	x19, x1, x0
  40ef60:	ldr	x0, [sp, #72]
  40ef64:	cmp	x0, #0x0
  40ef68:	b.eq	40ef8c <_ZdlPvm@@Base+0xd2c>  // b.none
  40ef6c:	ldr	x0, [sp, #72]
  40ef70:	ldrb	w0, [x0]
  40ef74:	cmp	w0, #0x0
  40ef78:	b.eq	40ef8c <_ZdlPvm@@Base+0xd2c>  // b.none
  40ef7c:	ldr	x0, [sp, #72]
  40ef80:	bl	401820 <strlen@plt>
  40ef84:	add	x0, x0, #0x1
  40ef88:	b	40ef90 <_ZdlPvm@@Base+0xd30>
  40ef8c:	mov	x0, #0x0                   	// #0
  40ef90:	add	x19, x0, x19
  40ef94:	ldr	x0, [sp, #40]
  40ef98:	cmp	x0, #0x0
  40ef9c:	b.eq	40efbc <_ZdlPvm@@Base+0xd5c>  // b.none
  40efa0:	ldr	x0, [sp, #40]
  40efa4:	ldrb	w0, [x0]
  40efa8:	cmp	w0, #0x0
  40efac:	b.eq	40efbc <_ZdlPvm@@Base+0xd5c>  // b.none
  40efb0:	ldr	x0, [sp, #40]
  40efb4:	bl	401820 <strlen@plt>
  40efb8:	b	40efc0 <_ZdlPvm@@Base+0xd60>
  40efbc:	mov	x0, #0x0                   	// #0
  40efc0:	add	x0, x0, x19
  40efc4:	add	x0, x0, #0x1
  40efc8:	bl	4017b0 <_Znam@plt>
  40efcc:	mov	x1, x0
  40efd0:	ldr	x0, [sp, #56]
  40efd4:	str	x1, [x0]
  40efd8:	ldr	x0, [sp, #56]
  40efdc:	ldr	x0, [x0]
  40efe0:	strb	wzr, [x0]
  40efe4:	ldr	x0, [sp, #64]
  40efe8:	cmp	x0, #0x0
  40efec:	b.eq	40f02c <_ZdlPvm@@Base+0xdcc>  // b.none
  40eff0:	ldr	x0, [sp, #64]
  40eff4:	ldrb	w0, [x0]
  40eff8:	cmp	w0, #0x0
  40effc:	b.eq	40f02c <_ZdlPvm@@Base+0xdcc>  // b.none
  40f000:	ldr	x0, [sp, #56]
  40f004:	ldr	x0, [x0]
  40f008:	ldr	x1, [sp, #64]
  40f00c:	bl	401bd0 <strcat@plt>
  40f010:	ldr	x0, [sp, #56]
  40f014:	ldr	x19, [x0]
  40f018:	mov	x0, x19
  40f01c:	bl	401820 <strlen@plt>
  40f020:	add	x0, x19, x0
  40f024:	mov	w1, #0x3a                  	// #58
  40f028:	strh	w1, [x0]
  40f02c:	ldr	w0, [sp, #32]
  40f030:	cmp	w0, #0x0
  40f034:	b.eq	40f070 <_ZdlPvm@@Base+0xe10>  // b.none
  40f038:	ldr	x0, [sp, #56]
  40f03c:	ldr	x19, [x0]
  40f040:	mov	x0, x19
  40f044:	bl	401820 <strlen@plt>
  40f048:	add	x0, x19, x0
  40f04c:	mov	w1, #0x2e                  	// #46
  40f050:	strh	w1, [x0]
  40f054:	ldr	x0, [sp, #56]
  40f058:	ldr	x19, [x0]
  40f05c:	mov	x0, x19
  40f060:	bl	401820 <strlen@plt>
  40f064:	add	x0, x19, x0
  40f068:	mov	w1, #0x3a                  	// #58
  40f06c:	strh	w1, [x0]
  40f070:	ldr	x0, [sp, #72]
  40f074:	cmp	x0, #0x0
  40f078:	b.eq	40f0b8 <_ZdlPvm@@Base+0xe58>  // b.none
  40f07c:	ldr	x0, [sp, #72]
  40f080:	ldrb	w0, [x0]
  40f084:	cmp	w0, #0x0
  40f088:	b.eq	40f0b8 <_ZdlPvm@@Base+0xe58>  // b.none
  40f08c:	ldr	x0, [sp, #56]
  40f090:	ldr	x0, [x0]
  40f094:	ldr	x1, [sp, #72]
  40f098:	bl	401bd0 <strcat@plt>
  40f09c:	ldr	x0, [sp, #56]
  40f0a0:	ldr	x19, [x0]
  40f0a4:	mov	x0, x19
  40f0a8:	bl	401820 <strlen@plt>
  40f0ac:	add	x0, x19, x0
  40f0b0:	mov	w1, #0x3a                  	// #58
  40f0b4:	strh	w1, [x0]
  40f0b8:	ldr	x0, [sp, #40]
  40f0bc:	cmp	x0, #0x0
  40f0c0:	b.eq	40f0e4 <_ZdlPvm@@Base+0xe84>  // b.none
  40f0c4:	ldr	x0, [sp, #40]
  40f0c8:	ldrb	w0, [x0]
  40f0cc:	cmp	w0, #0x0
  40f0d0:	b.eq	40f0e4 <_ZdlPvm@@Base+0xe84>  // b.none
  40f0d4:	ldr	x0, [sp, #56]
  40f0d8:	ldr	x0, [x0]
  40f0dc:	ldr	x1, [sp, #40]
  40f0e0:	bl	401bd0 <strcat@plt>
  40f0e4:	ldr	x0, [sp, #56]
  40f0e8:	ldr	x0, [x0]
  40f0ec:	bl	401820 <strlen@plt>
  40f0f0:	mov	w1, w0
  40f0f4:	ldr	x0, [sp, #56]
  40f0f8:	str	w1, [x0, #8]
  40f0fc:	nop
  40f100:	ldr	x19, [sp, #16]
  40f104:	ldp	x29, x30, [sp], #80
  40f108:	ret
  40f10c:	stp	x29, x30, [sp, #-32]!
  40f110:	mov	x29, sp
  40f114:	str	x0, [sp, #24]
  40f118:	ldr	x0, [sp, #24]
  40f11c:	ldr	x0, [x0]
  40f120:	cmp	x0, #0x0
  40f124:	b.eq	40f134 <_ZdlPvm@@Base+0xed4>  // b.none
  40f128:	ldr	x0, [sp, #24]
  40f12c:	ldr	x0, [x0]
  40f130:	bl	401a40 <_ZdaPv@plt>
  40f134:	nop
  40f138:	ldp	x29, x30, [sp], #32
  40f13c:	ret
  40f140:	stp	x29, x30, [sp, #-64]!
  40f144:	mov	x29, sp
  40f148:	str	x0, [sp, #24]
  40f14c:	str	x1, [sp, #16]
  40f150:	ldr	x0, [sp, #24]
  40f154:	ldr	x0, [x0]
  40f158:	str	x0, [sp, #48]
  40f15c:	ldr	x0, [sp, #48]
  40f160:	bl	401820 <strlen@plt>
  40f164:	str	w0, [sp, #44]
  40f168:	ldr	x0, [sp, #16]
  40f16c:	bl	401820 <strlen@plt>
  40f170:	str	w0, [sp, #40]
  40f174:	ldr	w1, [sp, #44]
  40f178:	ldr	w0, [sp, #40]
  40f17c:	add	w0, w1, w0
  40f180:	add	w0, w0, #0x2
  40f184:	mov	w0, w0
  40f188:	bl	4017b0 <_Znam@plt>
  40f18c:	mov	x1, x0
  40f190:	ldr	x0, [sp, #24]
  40f194:	str	x1, [x0]
  40f198:	ldr	x0, [sp, #24]
  40f19c:	ldr	x3, [x0]
  40f1a0:	ldr	x0, [sp, #24]
  40f1a4:	ldr	w0, [x0, #8]
  40f1a8:	ldr	w1, [sp, #44]
  40f1ac:	sub	w0, w1, w0
  40f1b0:	mov	w0, w0
  40f1b4:	mov	x2, x0
  40f1b8:	ldr	x1, [sp, #48]
  40f1bc:	mov	x0, x3
  40f1c0:	bl	4017d0 <memcpy@plt>
  40f1c4:	ldr	x0, [sp, #24]
  40f1c8:	ldr	x0, [x0]
  40f1cc:	str	x0, [sp, #56]
  40f1d0:	ldr	x0, [sp, #24]
  40f1d4:	ldr	w0, [x0, #8]
  40f1d8:	ldr	w1, [sp, #44]
  40f1dc:	sub	w0, w1, w0
  40f1e0:	mov	w0, w0
  40f1e4:	ldr	x1, [sp, #56]
  40f1e8:	add	x0, x1, x0
  40f1ec:	str	x0, [sp, #56]
  40f1f0:	ldr	x0, [sp, #24]
  40f1f4:	ldr	w0, [x0, #8]
  40f1f8:	cmp	w0, #0x0
  40f1fc:	b.ne	40f214 <_ZdlPvm@@Base+0xfb4>  // b.any
  40f200:	ldr	x0, [sp, #56]
  40f204:	add	x1, x0, #0x1
  40f208:	str	x1, [sp, #56]
  40f20c:	mov	w1, #0x3a                  	// #58
  40f210:	strb	w1, [x0]
  40f214:	ldr	w0, [sp, #40]
  40f218:	mov	x2, x0
  40f21c:	ldr	x1, [sp, #16]
  40f220:	ldr	x0, [sp, #56]
  40f224:	bl	4017d0 <memcpy@plt>
  40f228:	ldr	w0, [sp, #40]
  40f22c:	ldr	x1, [sp, #56]
  40f230:	add	x0, x1, x0
  40f234:	str	x0, [sp, #56]
  40f238:	ldr	x0, [sp, #24]
  40f23c:	ldr	w0, [x0, #8]
  40f240:	cmp	w0, #0x0
  40f244:	b.eq	40f2a8 <_ZdlPvm@@Base+0x1048>  // b.none
  40f248:	ldr	x0, [sp, #56]
  40f24c:	add	x1, x0, #0x1
  40f250:	str	x1, [sp, #56]
  40f254:	mov	w1, #0x3a                  	// #58
  40f258:	strb	w1, [x0]
  40f25c:	ldr	w1, [sp, #44]
  40f260:	ldr	x0, [sp, #24]
  40f264:	ldr	w0, [x0, #8]
  40f268:	mov	w0, w0
  40f26c:	sub	x0, x1, x0
  40f270:	ldr	x1, [sp, #48]
  40f274:	add	x1, x1, x0
  40f278:	ldr	x0, [sp, #24]
  40f27c:	ldr	w0, [x0, #8]
  40f280:	mov	w0, w0
  40f284:	mov	x2, x0
  40f288:	ldr	x0, [sp, #56]
  40f28c:	bl	4017d0 <memcpy@plt>
  40f290:	ldr	x0, [sp, #24]
  40f294:	ldr	w0, [x0, #8]
  40f298:	mov	w0, w0
  40f29c:	ldr	x1, [sp, #56]
  40f2a0:	add	x0, x1, x0
  40f2a4:	str	x0, [sp, #56]
  40f2a8:	ldr	x0, [sp, #56]
  40f2ac:	add	x1, x0, #0x1
  40f2b0:	str	x1, [sp, #56]
  40f2b4:	strb	wzr, [x0]
  40f2b8:	ldr	x0, [sp, #48]
  40f2bc:	cmp	x0, #0x0
  40f2c0:	b.eq	40f2cc <_ZdlPvm@@Base+0x106c>  // b.none
  40f2c4:	ldr	x0, [sp, #48]
  40f2c8:	bl	401a40 <_ZdaPv@plt>
  40f2cc:	nop
  40f2d0:	ldp	x29, x30, [sp], #64
  40f2d4:	ret
  40f2d8:	stp	x29, x30, [sp, #-112]!
  40f2dc:	mov	x29, sp
  40f2e0:	str	x0, [sp, #40]
  40f2e4:	str	x1, [sp, #32]
  40f2e8:	str	x2, [sp, #24]
  40f2ec:	ldr	x0, [sp, #32]
  40f2f0:	cmp	x0, #0x0
  40f2f4:	cset	w0, ne  // ne = any
  40f2f8:	and	w0, w0, #0xff
  40f2fc:	mov	w3, w0
  40f300:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40f304:	add	x2, x0, #0x470
  40f308:	mov	w1, #0x61                  	// #97
  40f30c:	mov	w0, w3
  40f310:	bl	404494 <printf@plt+0x28b4>
  40f314:	ldr	x0, [sp, #32]
  40f318:	ldrb	w0, [x0]
  40f31c:	cmp	w0, #0x2f
  40f320:	b.eq	40f338 <_ZdlPvm@@Base+0x10d8>  // b.none
  40f324:	ldr	x0, [sp, #40]
  40f328:	ldr	x0, [x0]
  40f32c:	ldrb	w0, [x0]
  40f330:	cmp	w0, #0x0
  40f334:	b.ne	40f388 <_ZdlPvm@@Base+0x1128>  // b.any
  40f338:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40f33c:	add	x1, x0, #0x498
  40f340:	ldr	x0, [sp, #32]
  40f344:	bl	401a90 <fopen@plt>
  40f348:	str	x0, [sp, #56]
  40f34c:	ldr	x0, [sp, #56]
  40f350:	cmp	x0, #0x0
  40f354:	b.eq	40f380 <_ZdlPvm@@Base+0x1120>  // b.none
  40f358:	ldr	x0, [sp, #24]
  40f35c:	cmp	x0, #0x0
  40f360:	b.eq	40f378 <_ZdlPvm@@Base+0x1118>  // b.none
  40f364:	ldr	x0, [sp, #32]
  40f368:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40f36c:	mov	x1, x0
  40f370:	ldr	x0, [sp, #24]
  40f374:	str	x1, [x0]
  40f378:	ldr	x0, [sp, #56]
  40f37c:	b	40f544 <_ZdlPvm@@Base+0x12e4>
  40f380:	mov	x0, #0x0                   	// #0
  40f384:	b	40f544 <_ZdlPvm@@Base+0x12e4>
  40f388:	ldr	x0, [sp, #32]
  40f38c:	bl	401820 <strlen@plt>
  40f390:	str	w0, [sp, #92]
  40f394:	ldr	x0, [sp, #40]
  40f398:	ldr	x0, [x0]
  40f39c:	str	x0, [sp, #104]
  40f3a0:	mov	w1, #0x3a                  	// #58
  40f3a4:	ldr	x0, [sp, #104]
  40f3a8:	bl	4018b0 <strchr@plt>
  40f3ac:	str	x0, [sp, #96]
  40f3b0:	ldr	x0, [sp, #96]
  40f3b4:	cmp	x0, #0x0
  40f3b8:	b.ne	40f3cc <_ZdlPvm@@Base+0x116c>  // b.any
  40f3bc:	mov	w1, #0x0                   	// #0
  40f3c0:	ldr	x0, [sp, #104]
  40f3c4:	bl	4018b0 <strchr@plt>
  40f3c8:	str	x0, [sp, #96]
  40f3cc:	ldr	x1, [sp, #96]
  40f3d0:	ldr	x0, [sp, #104]
  40f3d4:	cmp	x1, x0
  40f3d8:	b.ls	40f408 <_ZdlPvm@@Base+0x11a8>  // b.plast
  40f3dc:	ldr	x0, [sp, #96]
  40f3e0:	sub	x0, x0, #0x1
  40f3e4:	ldrb	w0, [x0]
  40f3e8:	mov	w1, w0
  40f3ec:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40f3f0:	add	x0, x0, #0x4a0
  40f3f4:	bl	4018b0 <strchr@plt>
  40f3f8:	cmp	x0, #0x0
  40f3fc:	b.ne	40f408 <_ZdlPvm@@Base+0x11a8>  // b.any
  40f400:	mov	w0, #0x1                   	// #1
  40f404:	b	40f40c <_ZdlPvm@@Base+0x11ac>
  40f408:	mov	w0, #0x0                   	// #0
  40f40c:	str	w0, [sp, #88]
  40f410:	ldr	x1, [sp, #96]
  40f414:	ldr	x0, [sp, #104]
  40f418:	sub	x1, x1, x0
  40f41c:	ldrsw	x0, [sp, #88]
  40f420:	add	x1, x1, x0
  40f424:	ldr	w0, [sp, #92]
  40f428:	add	x0, x1, x0
  40f42c:	add	x0, x0, #0x1
  40f430:	bl	4017b0 <_Znam@plt>
  40f434:	str	x0, [sp, #80]
  40f438:	ldr	x1, [sp, #96]
  40f43c:	ldr	x0, [sp, #104]
  40f440:	sub	x0, x1, x0
  40f444:	mov	x2, x0
  40f448:	ldr	x1, [sp, #104]
  40f44c:	ldr	x0, [sp, #80]
  40f450:	bl	4017d0 <memcpy@plt>
  40f454:	ldr	w0, [sp, #88]
  40f458:	cmp	w0, #0x0
  40f45c:	b.eq	40f480 <_ZdlPvm@@Base+0x1220>  // b.none
  40f460:	ldr	x1, [sp, #96]
  40f464:	ldr	x0, [sp, #104]
  40f468:	sub	x0, x1, x0
  40f46c:	mov	x1, x0
  40f470:	ldr	x0, [sp, #80]
  40f474:	add	x0, x0, x1
  40f478:	mov	w1, #0x2f                  	// #47
  40f47c:	strb	w1, [x0]
  40f480:	ldr	x1, [sp, #96]
  40f484:	ldr	x0, [sp, #104]
  40f488:	sub	x0, x1, x0
  40f48c:	mov	x1, x0
  40f490:	ldrsw	x0, [sp, #88]
  40f494:	add	x0, x1, x0
  40f498:	ldr	x1, [sp, #80]
  40f49c:	add	x0, x1, x0
  40f4a0:	ldr	x1, [sp, #32]
  40f4a4:	bl	401910 <strcpy@plt>
  40f4a8:	ldr	x0, [sp, #80]
  40f4ac:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40f4b0:	str	x0, [sp, #72]
  40f4b4:	ldr	x0, [sp, #80]
  40f4b8:	cmp	x0, #0x0
  40f4bc:	b.eq	40f4c8 <_ZdlPvm@@Base+0x1268>  // b.none
  40f4c0:	ldr	x0, [sp, #80]
  40f4c4:	bl	401a40 <_ZdaPv@plt>
  40f4c8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40f4cc:	add	x1, x0, #0x498
  40f4d0:	ldr	x0, [sp, #72]
  40f4d4:	bl	401a90 <fopen@plt>
  40f4d8:	str	x0, [sp, #64]
  40f4dc:	ldr	x0, [sp, #64]
  40f4e0:	cmp	x0, #0x0
  40f4e4:	b.eq	40f514 <_ZdlPvm@@Base+0x12b4>  // b.none
  40f4e8:	ldr	x0, [sp, #24]
  40f4ec:	cmp	x0, #0x0
  40f4f0:	b.eq	40f504 <_ZdlPvm@@Base+0x12a4>  // b.none
  40f4f4:	ldr	x0, [sp, #24]
  40f4f8:	ldr	x1, [sp, #72]
  40f4fc:	str	x1, [x0]
  40f500:	b	40f50c <_ZdlPvm@@Base+0x12ac>
  40f504:	ldr	x0, [sp, #72]
  40f508:	bl	4018a0 <free@plt>
  40f50c:	ldr	x0, [sp, #64]
  40f510:	b	40f544 <_ZdlPvm@@Base+0x12e4>
  40f514:	ldr	x0, [sp, #72]
  40f518:	bl	4018a0 <free@plt>
  40f51c:	ldr	x0, [sp, #96]
  40f520:	ldrb	w0, [x0]
  40f524:	cmp	w0, #0x0
  40f528:	b.eq	40f53c <_ZdlPvm@@Base+0x12dc>  // b.none
  40f52c:	ldr	x0, [sp, #96]
  40f530:	add	x0, x0, #0x1
  40f534:	str	x0, [sp, #104]
  40f538:	b	40f3a0 <_ZdlPvm@@Base+0x1140>
  40f53c:	nop
  40f540:	mov	x0, #0x0                   	// #0
  40f544:	ldp	x29, x30, [sp], #112
  40f548:	ret
  40f54c:	stp	x29, x30, [sp, #-128]!
  40f550:	mov	x29, sp
  40f554:	str	x0, [sp, #40]
  40f558:	str	x1, [sp, #32]
  40f55c:	str	x2, [sp, #24]
  40f560:	str	x3, [sp, #16]
  40f564:	ldr	x0, [sp, #16]
  40f568:	cmp	x0, #0x0
  40f56c:	b.ne	40f57c <_ZdlPvm@@Base+0x131c>  // b.any
  40f570:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40f574:	add	x0, x0, #0x498
  40f578:	str	x0, [sp, #16]
  40f57c:	mov	w1, #0x72                  	// #114
  40f580:	ldr	x0, [sp, #16]
  40f584:	bl	4018b0 <strchr@plt>
  40f588:	cmp	x0, #0x0
  40f58c:	cset	w0, ne  // ne = any
  40f590:	strb	w0, [sp, #111]
  40f594:	ldr	x0, [sp, #32]
  40f598:	cmp	x0, #0x0
  40f59c:	b.eq	40f5b8 <_ZdlPvm@@Base+0x1358>  // b.none
  40f5a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40f5a4:	add	x1, x0, #0x4a8
  40f5a8:	ldr	x0, [sp, #32]
  40f5ac:	bl	401ac0 <strcmp@plt>
  40f5b0:	cmp	w0, #0x0
  40f5b4:	b.ne	40f620 <_ZdlPvm@@Base+0x13c0>  // b.any
  40f5b8:	ldr	x0, [sp, #24]
  40f5bc:	cmp	x0, #0x0
  40f5c0:	b.eq	40f5f4 <_ZdlPvm@@Base+0x1394>  // b.none
  40f5c4:	ldrb	w0, [sp, #111]
  40f5c8:	cmp	w0, #0x0
  40f5cc:	b.eq	40f5dc <_ZdlPvm@@Base+0x137c>  // b.none
  40f5d0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40f5d4:	add	x0, x0, #0x4b0
  40f5d8:	b	40f5e4 <_ZdlPvm@@Base+0x1384>
  40f5dc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40f5e0:	add	x0, x0, #0x4b8
  40f5e4:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40f5e8:	mov	x1, x0
  40f5ec:	ldr	x0, [sp, #24]
  40f5f0:	str	x1, [x0]
  40f5f4:	ldrb	w0, [sp, #111]
  40f5f8:	cmp	w0, #0x0
  40f5fc:	b.eq	40f610 <_ZdlPvm@@Base+0x13b0>  // b.none
  40f600:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40f604:	add	x0, x0, #0xf10
  40f608:	ldr	x0, [x0]
  40f60c:	b	40f89c <_ZdlPvm@@Base+0x163c>
  40f610:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40f614:	add	x0, x0, #0xf18
  40f618:	ldr	x0, [x0]
  40f61c:	b	40f89c <_ZdlPvm@@Base+0x163c>
  40f620:	ldrb	w0, [sp, #111]
  40f624:	eor	w0, w0, #0x1
  40f628:	and	w0, w0, #0xff
  40f62c:	cmp	w0, #0x0
  40f630:	b.ne	40f658 <_ZdlPvm@@Base+0x13f8>  // b.any
  40f634:	ldr	x0, [sp, #32]
  40f638:	ldrb	w0, [x0]
  40f63c:	cmp	w0, #0x2f
  40f640:	b.eq	40f658 <_ZdlPvm@@Base+0x13f8>  // b.none
  40f644:	ldr	x0, [sp, #40]
  40f648:	ldr	x0, [x0]
  40f64c:	ldrb	w0, [x0]
  40f650:	cmp	w0, #0x0
  40f654:	b.ne	40f6a4 <_ZdlPvm@@Base+0x1444>  // b.any
  40f658:	ldr	x1, [sp, #16]
  40f65c:	ldr	x0, [sp, #32]
  40f660:	bl	401a90 <fopen@plt>
  40f664:	str	x0, [sp, #56]
  40f668:	ldr	x0, [sp, #56]
  40f66c:	cmp	x0, #0x0
  40f670:	b.eq	40f69c <_ZdlPvm@@Base+0x143c>  // b.none
  40f674:	ldr	x0, [sp, #24]
  40f678:	cmp	x0, #0x0
  40f67c:	b.eq	40f694 <_ZdlPvm@@Base+0x1434>  // b.none
  40f680:	ldr	x0, [sp, #32]
  40f684:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40f688:	mov	x1, x0
  40f68c:	ldr	x0, [sp, #24]
  40f690:	str	x1, [x0]
  40f694:	ldr	x0, [sp, #56]
  40f698:	b	40f89c <_ZdlPvm@@Base+0x163c>
  40f69c:	mov	x0, #0x0                   	// #0
  40f6a0:	b	40f89c <_ZdlPvm@@Base+0x163c>
  40f6a4:	ldr	x0, [sp, #32]
  40f6a8:	bl	401820 <strlen@plt>
  40f6ac:	str	w0, [sp, #104]
  40f6b0:	ldr	x0, [sp, #40]
  40f6b4:	ldr	x0, [x0]
  40f6b8:	str	x0, [sp, #120]
  40f6bc:	mov	w1, #0x3a                  	// #58
  40f6c0:	ldr	x0, [sp, #120]
  40f6c4:	bl	4018b0 <strchr@plt>
  40f6c8:	str	x0, [sp, #112]
  40f6cc:	ldr	x0, [sp, #112]
  40f6d0:	cmp	x0, #0x0
  40f6d4:	b.ne	40f6e8 <_ZdlPvm@@Base+0x1488>  // b.any
  40f6d8:	mov	w1, #0x0                   	// #0
  40f6dc:	ldr	x0, [sp, #120]
  40f6e0:	bl	4018b0 <strchr@plt>
  40f6e4:	str	x0, [sp, #112]
  40f6e8:	ldr	x1, [sp, #112]
  40f6ec:	ldr	x0, [sp, #120]
  40f6f0:	cmp	x1, x0
  40f6f4:	b.ls	40f724 <_ZdlPvm@@Base+0x14c4>  // b.plast
  40f6f8:	ldr	x0, [sp, #112]
  40f6fc:	sub	x0, x0, #0x1
  40f700:	ldrb	w0, [x0]
  40f704:	mov	w1, w0
  40f708:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40f70c:	add	x0, x0, #0x4a0
  40f710:	bl	4018b0 <strchr@plt>
  40f714:	cmp	x0, #0x0
  40f718:	b.ne	40f724 <_ZdlPvm@@Base+0x14c4>  // b.any
  40f71c:	mov	w0, #0x1                   	// #1
  40f720:	b	40f728 <_ZdlPvm@@Base+0x14c8>
  40f724:	mov	w0, #0x0                   	// #0
  40f728:	str	w0, [sp, #100]
  40f72c:	ldr	x1, [sp, #112]
  40f730:	ldr	x0, [sp, #120]
  40f734:	sub	x1, x1, x0
  40f738:	ldrsw	x0, [sp, #100]
  40f73c:	add	x1, x1, x0
  40f740:	ldr	w0, [sp, #104]
  40f744:	add	x0, x1, x0
  40f748:	add	x0, x0, #0x1
  40f74c:	bl	4017b0 <_Znam@plt>
  40f750:	str	x0, [sp, #88]
  40f754:	ldr	x1, [sp, #112]
  40f758:	ldr	x0, [sp, #120]
  40f75c:	sub	x0, x1, x0
  40f760:	mov	x2, x0
  40f764:	ldr	x1, [sp, #120]
  40f768:	ldr	x0, [sp, #88]
  40f76c:	bl	4017d0 <memcpy@plt>
  40f770:	ldr	w0, [sp, #100]
  40f774:	cmp	w0, #0x0
  40f778:	b.eq	40f79c <_ZdlPvm@@Base+0x153c>  // b.none
  40f77c:	ldr	x1, [sp, #112]
  40f780:	ldr	x0, [sp, #120]
  40f784:	sub	x0, x1, x0
  40f788:	mov	x1, x0
  40f78c:	ldr	x0, [sp, #88]
  40f790:	add	x0, x0, x1
  40f794:	mov	w1, #0x2f                  	// #47
  40f798:	strb	w1, [x0]
  40f79c:	ldr	x1, [sp, #112]
  40f7a0:	ldr	x0, [sp, #120]
  40f7a4:	sub	x0, x1, x0
  40f7a8:	mov	x1, x0
  40f7ac:	ldrsw	x0, [sp, #100]
  40f7b0:	add	x0, x1, x0
  40f7b4:	ldr	x1, [sp, #88]
  40f7b8:	add	x0, x1, x0
  40f7bc:	ldr	x1, [sp, #32]
  40f7c0:	bl	401910 <strcpy@plt>
  40f7c4:	ldr	x0, [sp, #88]
  40f7c8:	bl	410b2c <_ZdlPvm@@Base+0x28cc>
  40f7cc:	str	x0, [sp, #80]
  40f7d0:	ldr	x0, [sp, #88]
  40f7d4:	cmp	x0, #0x0
  40f7d8:	b.eq	40f7e4 <_ZdlPvm@@Base+0x1584>  // b.none
  40f7dc:	ldr	x0, [sp, #88]
  40f7e0:	bl	401a40 <_ZdaPv@plt>
  40f7e4:	ldr	x1, [sp, #16]
  40f7e8:	ldr	x0, [sp, #80]
  40f7ec:	bl	401a90 <fopen@plt>
  40f7f0:	str	x0, [sp, #72]
  40f7f4:	ldr	x0, [sp, #72]
  40f7f8:	cmp	x0, #0x0
  40f7fc:	b.eq	40f82c <_ZdlPvm@@Base+0x15cc>  // b.none
  40f800:	ldr	x0, [sp, #24]
  40f804:	cmp	x0, #0x0
  40f808:	b.eq	40f81c <_ZdlPvm@@Base+0x15bc>  // b.none
  40f80c:	ldr	x0, [sp, #24]
  40f810:	ldr	x1, [sp, #80]
  40f814:	str	x1, [x0]
  40f818:	b	40f824 <_ZdlPvm@@Base+0x15c4>
  40f81c:	ldr	x0, [sp, #80]
  40f820:	bl	4018a0 <free@plt>
  40f824:	ldr	x0, [sp, #72]
  40f828:	b	40f89c <_ZdlPvm@@Base+0x163c>
  40f82c:	bl	401a50 <__errno_location@plt>
  40f830:	ldr	w0, [x0]
  40f834:	str	w0, [sp, #68]
  40f838:	ldr	x0, [sp, #80]
  40f83c:	bl	4018a0 <free@plt>
  40f840:	ldr	w0, [sp, #68]
  40f844:	cmp	w0, #0x2
  40f848:	b.eq	40f864 <_ZdlPvm@@Base+0x1604>  // b.none
  40f84c:	bl	401a50 <__errno_location@plt>
  40f850:	mov	x1, x0
  40f854:	ldr	w0, [sp, #68]
  40f858:	str	w0, [x1]
  40f85c:	mov	x0, #0x0                   	// #0
  40f860:	b	40f89c <_ZdlPvm@@Base+0x163c>
  40f864:	ldr	x0, [sp, #112]
  40f868:	ldrb	w0, [x0]
  40f86c:	cmp	w0, #0x0
  40f870:	b.eq	40f884 <_ZdlPvm@@Base+0x1624>  // b.none
  40f874:	ldr	x0, [sp, #112]
  40f878:	add	x0, x0, #0x1
  40f87c:	str	x0, [sp, #120]
  40f880:	b	40f6bc <_ZdlPvm@@Base+0x145c>
  40f884:	nop
  40f888:	bl	401a50 <__errno_location@plt>
  40f88c:	mov	x1, x0
  40f890:	mov	w0, #0x2                   	// #2
  40f894:	str	w0, [x1]
  40f898:	mov	x0, #0x0                   	// #0
  40f89c:	ldp	x29, x30, [sp], #128
  40f8a0:	ret
  40f8a4:	stp	x29, x30, [sp, #-32]!
  40f8a8:	mov	x29, sp
  40f8ac:	str	w0, [sp, #28]
  40f8b0:	str	x1, [sp, #16]
  40f8b4:	ldr	w0, [sp, #28]
  40f8b8:	cmp	w0, #0x0
  40f8bc:	b.ne	40f8d0 <_ZdlPvm@@Base+0x1670>  // b.any
  40f8c0:	ldr	x0, [sp, #16]
  40f8c4:	str	wzr, [x0]
  40f8c8:	mov	x0, #0x0                   	// #0
  40f8cc:	b	40f8f0 <_ZdlPvm@@Base+0x1690>
  40f8d0:	ldr	w0, [sp, #28]
  40f8d4:	lsl	w1, w0, #1
  40f8d8:	ldr	x0, [sp, #16]
  40f8dc:	str	w1, [x0]
  40f8e0:	ldr	x0, [sp, #16]
  40f8e4:	ldr	w0, [x0]
  40f8e8:	sxtw	x0, w0
  40f8ec:	bl	4017b0 <_Znam@plt>
  40f8f0:	ldp	x29, x30, [sp], #32
  40f8f4:	ret
  40f8f8:	stp	x29, x30, [sp, #-32]!
  40f8fc:	mov	x29, sp
  40f900:	str	x0, [sp, #24]
  40f904:	str	w1, [sp, #20]
  40f908:	ldr	x0, [sp, #24]
  40f90c:	cmp	x0, #0x0
  40f910:	b.eq	40f91c <_ZdlPvm@@Base+0x16bc>  // b.none
  40f914:	ldr	x0, [sp, #24]
  40f918:	bl	401a40 <_ZdaPv@plt>
  40f91c:	nop
  40f920:	ldp	x29, x30, [sp], #32
  40f924:	ret
  40f928:	stp	x29, x30, [sp, #-48]!
  40f92c:	mov	x29, sp
  40f930:	str	x0, [sp, #40]
  40f934:	str	w1, [sp, #36]
  40f938:	str	w2, [sp, #32]
  40f93c:	str	x3, [sp, #24]
  40f940:	ldr	w1, [sp, #36]
  40f944:	ldr	w0, [sp, #32]
  40f948:	cmp	w1, w0
  40f94c:	b.lt	40f964 <_ZdlPvm@@Base+0x1704>  // b.tstop
  40f950:	ldr	x0, [sp, #24]
  40f954:	ldr	w1, [sp, #36]
  40f958:	str	w1, [x0]
  40f95c:	ldr	x0, [sp, #40]
  40f960:	b	40f9b4 <_ZdlPvm@@Base+0x1754>
  40f964:	ldr	x0, [sp, #40]
  40f968:	cmp	x0, #0x0
  40f96c:	b.eq	40f978 <_ZdlPvm@@Base+0x1718>  // b.none
  40f970:	ldr	x0, [sp, #40]
  40f974:	bl	401a40 <_ZdaPv@plt>
  40f978:	ldr	w0, [sp, #32]
  40f97c:	cmp	w0, #0x0
  40f980:	b.ne	40f994 <_ZdlPvm@@Base+0x1734>  // b.any
  40f984:	ldr	x0, [sp, #24]
  40f988:	str	wzr, [x0]
  40f98c:	mov	x0, #0x0                   	// #0
  40f990:	b	40f9b4 <_ZdlPvm@@Base+0x1754>
  40f994:	ldr	w0, [sp, #32]
  40f998:	lsl	w1, w0, #1
  40f99c:	ldr	x0, [sp, #24]
  40f9a0:	str	w1, [x0]
  40f9a4:	ldr	x0, [sp, #24]
  40f9a8:	ldr	w0, [x0]
  40f9ac:	sxtw	x0, w0
  40f9b0:	bl	4017b0 <_Znam@plt>
  40f9b4:	ldp	x29, x30, [sp], #48
  40f9b8:	ret
  40f9bc:	stp	x29, x30, [sp, #-64]!
  40f9c0:	mov	x29, sp
  40f9c4:	str	x0, [sp, #40]
  40f9c8:	str	w1, [sp, #36]
  40f9cc:	str	w2, [sp, #32]
  40f9d0:	str	w3, [sp, #28]
  40f9d4:	str	x4, [sp, #16]
  40f9d8:	ldr	w1, [sp, #36]
  40f9dc:	ldr	w0, [sp, #28]
  40f9e0:	cmp	w1, w0
  40f9e4:	b.lt	40f9fc <_ZdlPvm@@Base+0x179c>  // b.tstop
  40f9e8:	ldr	x0, [sp, #16]
  40f9ec:	ldr	w1, [sp, #36]
  40f9f0:	str	w1, [x0]
  40f9f4:	ldr	x0, [sp, #40]
  40f9f8:	b	40fa98 <_ZdlPvm@@Base+0x1838>
  40f9fc:	ldr	w0, [sp, #28]
  40fa00:	cmp	w0, #0x0
  40fa04:	b.ne	40fa2c <_ZdlPvm@@Base+0x17cc>  // b.any
  40fa08:	ldr	x0, [sp, #40]
  40fa0c:	cmp	x0, #0x0
  40fa10:	b.eq	40fa1c <_ZdlPvm@@Base+0x17bc>  // b.none
  40fa14:	ldr	x0, [sp, #40]
  40fa18:	bl	401a40 <_ZdaPv@plt>
  40fa1c:	ldr	x0, [sp, #16]
  40fa20:	str	wzr, [x0]
  40fa24:	mov	x0, #0x0                   	// #0
  40fa28:	b	40fa98 <_ZdlPvm@@Base+0x1838>
  40fa2c:	ldr	w0, [sp, #28]
  40fa30:	lsl	w1, w0, #1
  40fa34:	ldr	x0, [sp, #16]
  40fa38:	str	w1, [x0]
  40fa3c:	ldr	x0, [sp, #16]
  40fa40:	ldr	w0, [x0]
  40fa44:	sxtw	x0, w0
  40fa48:	bl	4017b0 <_Znam@plt>
  40fa4c:	str	x0, [sp, #56]
  40fa50:	ldr	w1, [sp, #32]
  40fa54:	ldr	w0, [sp, #28]
  40fa58:	cmp	w1, w0
  40fa5c:	b.ge	40fa80 <_ZdlPvm@@Base+0x1820>  // b.tcont
  40fa60:	ldr	w0, [sp, #32]
  40fa64:	cmp	w0, #0x0
  40fa68:	b.eq	40fa80 <_ZdlPvm@@Base+0x1820>  // b.none
  40fa6c:	ldrsw	x0, [sp, #32]
  40fa70:	mov	x2, x0
  40fa74:	ldr	x1, [sp, #40]
  40fa78:	ldr	x0, [sp, #56]
  40fa7c:	bl	4017d0 <memcpy@plt>
  40fa80:	ldr	x0, [sp, #40]
  40fa84:	cmp	x0, #0x0
  40fa88:	b.eq	40fa94 <_ZdlPvm@@Base+0x1834>  // b.none
  40fa8c:	ldr	x0, [sp, #40]
  40fa90:	bl	401a40 <_ZdaPv@plt>
  40fa94:	ldr	x0, [sp, #56]
  40fa98:	ldp	x29, x30, [sp], #64
  40fa9c:	ret
  40faa0:	sub	sp, sp, #0x10
  40faa4:	str	x0, [sp, #8]
  40faa8:	ldr	x0, [sp, #8]
  40faac:	str	xzr, [x0]
  40fab0:	ldr	x0, [sp, #8]
  40fab4:	str	wzr, [x0, #8]
  40fab8:	ldr	x0, [sp, #8]
  40fabc:	str	wzr, [x0, #12]
  40fac0:	nop
  40fac4:	add	sp, sp, #0x10
  40fac8:	ret
  40facc:	stp	x29, x30, [sp, #-48]!
  40fad0:	mov	x29, sp
  40fad4:	str	x0, [sp, #40]
  40fad8:	str	x1, [sp, #32]
  40fadc:	str	w2, [sp, #28]
  40fae0:	ldr	x0, [sp, #40]
  40fae4:	ldr	w1, [sp, #28]
  40fae8:	str	w1, [x0, #8]
  40faec:	ldr	w0, [sp, #28]
  40faf0:	mvn	w0, w0
  40faf4:	lsr	w0, w0, #31
  40faf8:	and	w0, w0, #0xff
  40fafc:	mov	w3, w0
  40fb00:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  40fb04:	add	x2, x0, #0x4c8
  40fb08:	mov	w1, #0x57                  	// #87
  40fb0c:	mov	w0, w3
  40fb10:	bl	404494 <printf@plt+0x28b4>
  40fb14:	ldr	x0, [sp, #40]
  40fb18:	add	x0, x0, #0xc
  40fb1c:	mov	x1, x0
  40fb20:	ldr	w0, [sp, #28]
  40fb24:	bl	40f8a4 <_ZdlPvm@@Base+0x1644>
  40fb28:	mov	x1, x0
  40fb2c:	ldr	x0, [sp, #40]
  40fb30:	str	x1, [x0]
  40fb34:	ldr	w0, [sp, #28]
  40fb38:	cmp	w0, #0x0
  40fb3c:	b.eq	40fb58 <_ZdlPvm@@Base+0x18f8>  // b.none
  40fb40:	ldr	x0, [sp, #40]
  40fb44:	ldr	x0, [x0]
  40fb48:	ldrsw	x1, [sp, #28]
  40fb4c:	mov	x2, x1
  40fb50:	ldr	x1, [sp, #32]
  40fb54:	bl	4017d0 <memcpy@plt>
  40fb58:	nop
  40fb5c:	ldp	x29, x30, [sp], #48
  40fb60:	ret
  40fb64:	stp	x29, x30, [sp, #-32]!
  40fb68:	mov	x29, sp
  40fb6c:	str	x0, [sp, #24]
  40fb70:	str	x1, [sp, #16]
  40fb74:	ldr	x0, [sp, #16]
  40fb78:	cmp	x0, #0x0
  40fb7c:	b.ne	40fb9c <_ZdlPvm@@Base+0x193c>  // b.any
  40fb80:	ldr	x0, [sp, #24]
  40fb84:	str	wzr, [x0, #8]
  40fb88:	ldr	x0, [sp, #24]
  40fb8c:	str	xzr, [x0]
  40fb90:	ldr	x0, [sp, #24]
  40fb94:	str	wzr, [x0, #12]
  40fb98:	b	40fc0c <_ZdlPvm@@Base+0x19ac>
  40fb9c:	ldr	x0, [sp, #16]
  40fba0:	bl	401820 <strlen@plt>
  40fba4:	mov	w1, w0
  40fba8:	ldr	x0, [sp, #24]
  40fbac:	str	w1, [x0, #8]
  40fbb0:	ldr	x0, [sp, #24]
  40fbb4:	ldr	w2, [x0, #8]
  40fbb8:	ldr	x0, [sp, #24]
  40fbbc:	add	x0, x0, #0xc
  40fbc0:	mov	x1, x0
  40fbc4:	mov	w0, w2
  40fbc8:	bl	40f8a4 <_ZdlPvm@@Base+0x1644>
  40fbcc:	mov	x1, x0
  40fbd0:	ldr	x0, [sp, #24]
  40fbd4:	str	x1, [x0]
  40fbd8:	ldr	x0, [sp, #24]
  40fbdc:	ldr	w0, [x0, #8]
  40fbe0:	cmp	w0, #0x0
  40fbe4:	b.eq	40fc0c <_ZdlPvm@@Base+0x19ac>  // b.none
  40fbe8:	ldr	x0, [sp, #24]
  40fbec:	ldr	x3, [x0]
  40fbf0:	ldr	x0, [sp, #24]
  40fbf4:	ldr	w0, [x0, #8]
  40fbf8:	sxtw	x0, w0
  40fbfc:	mov	x2, x0
  40fc00:	ldr	x1, [sp, #16]
  40fc04:	mov	x0, x3
  40fc08:	bl	4017d0 <memcpy@plt>
  40fc0c:	nop
  40fc10:	ldp	x29, x30, [sp], #32
  40fc14:	ret
  40fc18:	stp	x29, x30, [sp, #-32]!
  40fc1c:	mov	x29, sp
  40fc20:	str	x0, [sp, #24]
  40fc24:	strb	w1, [sp, #23]
  40fc28:	ldr	x0, [sp, #24]
  40fc2c:	mov	w1, #0x1                   	// #1
  40fc30:	str	w1, [x0, #8]
  40fc34:	ldr	x0, [sp, #24]
  40fc38:	add	x0, x0, #0xc
  40fc3c:	mov	x1, x0
  40fc40:	mov	w0, #0x1                   	// #1
  40fc44:	bl	40f8a4 <_ZdlPvm@@Base+0x1644>
  40fc48:	mov	x1, x0
  40fc4c:	ldr	x0, [sp, #24]
  40fc50:	str	x1, [x0]
  40fc54:	ldr	x0, [sp, #24]
  40fc58:	ldr	x0, [x0]
  40fc5c:	ldrb	w1, [sp, #23]
  40fc60:	strb	w1, [x0]
  40fc64:	nop
  40fc68:	ldp	x29, x30, [sp], #32
  40fc6c:	ret
  40fc70:	stp	x29, x30, [sp, #-32]!
  40fc74:	mov	x29, sp
  40fc78:	str	x0, [sp, #24]
  40fc7c:	str	x1, [sp, #16]
  40fc80:	ldr	x0, [sp, #16]
  40fc84:	ldr	w1, [x0, #8]
  40fc88:	ldr	x0, [sp, #24]
  40fc8c:	str	w1, [x0, #8]
  40fc90:	ldr	x0, [sp, #24]
  40fc94:	ldr	w2, [x0, #8]
  40fc98:	ldr	x0, [sp, #24]
  40fc9c:	add	x0, x0, #0xc
  40fca0:	mov	x1, x0
  40fca4:	mov	w0, w2
  40fca8:	bl	40f8a4 <_ZdlPvm@@Base+0x1644>
  40fcac:	mov	x1, x0
  40fcb0:	ldr	x0, [sp, #24]
  40fcb4:	str	x1, [x0]
  40fcb8:	ldr	x0, [sp, #24]
  40fcbc:	ldr	w0, [x0, #8]
  40fcc0:	cmp	w0, #0x0
  40fcc4:	b.eq	40fcf0 <_ZdlPvm@@Base+0x1a90>  // b.none
  40fcc8:	ldr	x0, [sp, #24]
  40fccc:	ldr	x3, [x0]
  40fcd0:	ldr	x0, [sp, #16]
  40fcd4:	ldr	x1, [x0]
  40fcd8:	ldr	x0, [sp, #24]
  40fcdc:	ldr	w0, [x0, #8]
  40fce0:	sxtw	x0, w0
  40fce4:	mov	x2, x0
  40fce8:	mov	x0, x3
  40fcec:	bl	4017d0 <memcpy@plt>
  40fcf0:	nop
  40fcf4:	ldp	x29, x30, [sp], #32
  40fcf8:	ret
  40fcfc:	stp	x29, x30, [sp, #-32]!
  40fd00:	mov	x29, sp
  40fd04:	str	x0, [sp, #24]
  40fd08:	ldr	x0, [sp, #24]
  40fd0c:	ldr	x2, [x0]
  40fd10:	ldr	x0, [sp, #24]
  40fd14:	ldr	w0, [x0, #12]
  40fd18:	mov	w1, w0
  40fd1c:	mov	x0, x2
  40fd20:	bl	40f8f8 <_ZdlPvm@@Base+0x1698>
  40fd24:	nop
  40fd28:	ldp	x29, x30, [sp], #32
  40fd2c:	ret
  40fd30:	stp	x29, x30, [sp, #-32]!
  40fd34:	mov	x29, sp
  40fd38:	str	x0, [sp, #24]
  40fd3c:	str	x1, [sp, #16]
  40fd40:	ldr	x0, [sp, #24]
  40fd44:	ldr	x4, [x0]
  40fd48:	ldr	x0, [sp, #24]
  40fd4c:	ldr	w1, [x0, #12]
  40fd50:	ldr	x0, [sp, #16]
  40fd54:	ldr	w2, [x0, #8]
  40fd58:	ldr	x0, [sp, #24]
  40fd5c:	add	x0, x0, #0xc
  40fd60:	mov	x3, x0
  40fd64:	mov	x0, x4
  40fd68:	bl	40f928 <_ZdlPvm@@Base+0x16c8>
  40fd6c:	mov	x1, x0
  40fd70:	ldr	x0, [sp, #24]
  40fd74:	str	x1, [x0]
  40fd78:	ldr	x0, [sp, #16]
  40fd7c:	ldr	w1, [x0, #8]
  40fd80:	ldr	x0, [sp, #24]
  40fd84:	str	w1, [x0, #8]
  40fd88:	ldr	x0, [sp, #24]
  40fd8c:	ldr	w0, [x0, #8]
  40fd90:	cmp	w0, #0x0
  40fd94:	b.eq	40fdc0 <_ZdlPvm@@Base+0x1b60>  // b.none
  40fd98:	ldr	x0, [sp, #24]
  40fd9c:	ldr	x3, [x0]
  40fda0:	ldr	x0, [sp, #16]
  40fda4:	ldr	x1, [x0]
  40fda8:	ldr	x0, [sp, #24]
  40fdac:	ldr	w0, [x0, #8]
  40fdb0:	sxtw	x0, w0
  40fdb4:	mov	x2, x0
  40fdb8:	mov	x0, x3
  40fdbc:	bl	4017d0 <memcpy@plt>
  40fdc0:	ldr	x0, [sp, #24]
  40fdc4:	ldp	x29, x30, [sp], #32
  40fdc8:	ret
  40fdcc:	stp	x29, x30, [sp, #-48]!
  40fdd0:	mov	x29, sp
  40fdd4:	str	x0, [sp, #24]
  40fdd8:	str	x1, [sp, #16]
  40fddc:	ldr	x0, [sp, #16]
  40fde0:	cmp	x0, #0x0
  40fde4:	b.ne	40fe20 <_ZdlPvm@@Base+0x1bc0>  // b.any
  40fde8:	ldr	x0, [sp, #24]
  40fdec:	ldr	x2, [x0]
  40fdf0:	ldr	x0, [sp, #24]
  40fdf4:	ldr	w0, [x0, #8]
  40fdf8:	mov	w1, w0
  40fdfc:	mov	x0, x2
  40fe00:	bl	40f8f8 <_ZdlPvm@@Base+0x1698>
  40fe04:	ldr	x0, [sp, #24]
  40fe08:	str	wzr, [x0, #8]
  40fe0c:	ldr	x0, [sp, #24]
  40fe10:	str	xzr, [x0]
  40fe14:	ldr	x0, [sp, #24]
  40fe18:	str	wzr, [x0, #12]
  40fe1c:	b	40fea0 <_ZdlPvm@@Base+0x1c40>
  40fe20:	ldr	x0, [sp, #16]
  40fe24:	bl	401820 <strlen@plt>
  40fe28:	str	w0, [sp, #44]
  40fe2c:	ldr	x0, [sp, #24]
  40fe30:	ldr	x4, [x0]
  40fe34:	ldr	x0, [sp, #24]
  40fe38:	ldr	w1, [x0, #12]
  40fe3c:	ldr	x0, [sp, #24]
  40fe40:	add	x0, x0, #0xc
  40fe44:	mov	x3, x0
  40fe48:	ldr	w2, [sp, #44]
  40fe4c:	mov	x0, x4
  40fe50:	bl	40f928 <_ZdlPvm@@Base+0x16c8>
  40fe54:	mov	x1, x0
  40fe58:	ldr	x0, [sp, #24]
  40fe5c:	str	x1, [x0]
  40fe60:	ldr	x0, [sp, #24]
  40fe64:	ldr	w1, [sp, #44]
  40fe68:	str	w1, [x0, #8]
  40fe6c:	ldr	x0, [sp, #24]
  40fe70:	ldr	w0, [x0, #8]
  40fe74:	cmp	w0, #0x0
  40fe78:	b.eq	40fea0 <_ZdlPvm@@Base+0x1c40>  // b.none
  40fe7c:	ldr	x0, [sp, #24]
  40fe80:	ldr	x3, [x0]
  40fe84:	ldr	x0, [sp, #24]
  40fe88:	ldr	w0, [x0, #8]
  40fe8c:	sxtw	x0, w0
  40fe90:	mov	x2, x0
  40fe94:	ldr	x1, [sp, #16]
  40fe98:	mov	x0, x3
  40fe9c:	bl	4017d0 <memcpy@plt>
  40fea0:	ldr	x0, [sp, #24]
  40fea4:	ldp	x29, x30, [sp], #48
  40fea8:	ret
  40feac:	stp	x29, x30, [sp, #-32]!
  40feb0:	mov	x29, sp
  40feb4:	str	x0, [sp, #24]
  40feb8:	strb	w1, [sp, #23]
  40febc:	ldr	x0, [sp, #24]
  40fec0:	ldr	x4, [x0]
  40fec4:	ldr	x0, [sp, #24]
  40fec8:	ldr	w1, [x0, #12]
  40fecc:	ldr	x0, [sp, #24]
  40fed0:	add	x0, x0, #0xc
  40fed4:	mov	x3, x0
  40fed8:	mov	w2, #0x1                   	// #1
  40fedc:	mov	x0, x4
  40fee0:	bl	40f928 <_ZdlPvm@@Base+0x16c8>
  40fee4:	mov	x1, x0
  40fee8:	ldr	x0, [sp, #24]
  40feec:	str	x1, [x0]
  40fef0:	ldr	x0, [sp, #24]
  40fef4:	mov	w1, #0x1                   	// #1
  40fef8:	str	w1, [x0, #8]
  40fefc:	ldr	x0, [sp, #24]
  40ff00:	ldr	x0, [x0]
  40ff04:	ldrb	w1, [sp, #23]
  40ff08:	strb	w1, [x0]
  40ff0c:	ldr	x0, [sp, #24]
  40ff10:	ldp	x29, x30, [sp], #32
  40ff14:	ret
  40ff18:	stp	x29, x30, [sp, #-32]!
  40ff1c:	mov	x29, sp
  40ff20:	str	x0, [sp, #24]
  40ff24:	str	x1, [sp, #16]
  40ff28:	ldr	x0, [sp, #24]
  40ff2c:	ldr	x2, [x0]
  40ff30:	ldr	x0, [sp, #24]
  40ff34:	ldr	w0, [x0, #12]
  40ff38:	mov	w1, w0
  40ff3c:	mov	x0, x2
  40ff40:	bl	40f8f8 <_ZdlPvm@@Base+0x1698>
  40ff44:	ldr	x0, [sp, #16]
  40ff48:	ldr	x1, [x0]
  40ff4c:	ldr	x0, [sp, #24]
  40ff50:	str	x1, [x0]
  40ff54:	ldr	x0, [sp, #16]
  40ff58:	ldr	w1, [x0, #8]
  40ff5c:	ldr	x0, [sp, #24]
  40ff60:	str	w1, [x0, #8]
  40ff64:	ldr	x0, [sp, #16]
  40ff68:	ldr	w1, [x0, #12]
  40ff6c:	ldr	x0, [sp, #24]
  40ff70:	str	w1, [x0, #12]
  40ff74:	ldr	x0, [sp, #16]
  40ff78:	str	xzr, [x0]
  40ff7c:	ldr	x0, [sp, #16]
  40ff80:	str	wzr, [x0, #8]
  40ff84:	ldr	x0, [sp, #16]
  40ff88:	str	wzr, [x0, #12]
  40ff8c:	nop
  40ff90:	ldp	x29, x30, [sp], #32
  40ff94:	ret
  40ff98:	stp	x29, x30, [sp, #-32]!
  40ff9c:	mov	x29, sp
  40ffa0:	str	x0, [sp, #24]
  40ffa4:	ldr	x0, [sp, #24]
  40ffa8:	ldr	x5, [x0]
  40ffac:	ldr	x0, [sp, #24]
  40ffb0:	ldr	w1, [x0, #12]
  40ffb4:	ldr	x0, [sp, #24]
  40ffb8:	ldr	w2, [x0, #8]
  40ffbc:	ldr	x0, [sp, #24]
  40ffc0:	ldr	w0, [x0, #8]
  40ffc4:	add	w3, w0, #0x1
  40ffc8:	ldr	x0, [sp, #24]
  40ffcc:	add	x0, x0, #0xc
  40ffd0:	mov	x4, x0
  40ffd4:	mov	x0, x5
  40ffd8:	bl	40f9bc <_ZdlPvm@@Base+0x175c>
  40ffdc:	mov	x1, x0
  40ffe0:	ldr	x0, [sp, #24]
  40ffe4:	str	x1, [x0]
  40ffe8:	nop
  40ffec:	ldp	x29, x30, [sp], #32
  40fff0:	ret
  40fff4:	stp	x29, x30, [sp, #-48]!
  40fff8:	mov	x29, sp
  40fffc:	str	x0, [sp, #24]
  410000:	str	x1, [sp, #16]
  410004:	ldr	x0, [sp, #16]
  410008:	cmp	x0, #0x0
  41000c:	b.eq	4100b4 <_ZdlPvm@@Base+0x1e54>  // b.none
  410010:	ldr	x0, [sp, #16]
  410014:	bl	401820 <strlen@plt>
  410018:	str	w0, [sp, #44]
  41001c:	ldr	x0, [sp, #24]
  410020:	ldr	w0, [x0, #8]
  410024:	ldr	w1, [sp, #44]
  410028:	add	w0, w1, w0
  41002c:	str	w0, [sp, #40]
  410030:	ldr	x0, [sp, #24]
  410034:	ldr	w0, [x0, #12]
  410038:	ldr	w1, [sp, #40]
  41003c:	cmp	w1, w0
  410040:	b.le	410080 <_ZdlPvm@@Base+0x1e20>
  410044:	ldr	x0, [sp, #24]
  410048:	ldr	x5, [x0]
  41004c:	ldr	x0, [sp, #24]
  410050:	ldr	w1, [x0, #12]
  410054:	ldr	x0, [sp, #24]
  410058:	ldr	w2, [x0, #8]
  41005c:	ldr	x0, [sp, #24]
  410060:	add	x0, x0, #0xc
  410064:	mov	x4, x0
  410068:	ldr	w3, [sp, #40]
  41006c:	mov	x0, x5
  410070:	bl	40f9bc <_ZdlPvm@@Base+0x175c>
  410074:	mov	x1, x0
  410078:	ldr	x0, [sp, #24]
  41007c:	str	x1, [x0]
  410080:	ldr	x0, [sp, #24]
  410084:	ldr	x1, [x0]
  410088:	ldr	x0, [sp, #24]
  41008c:	ldr	w0, [x0, #8]
  410090:	sxtw	x0, w0
  410094:	add	x0, x1, x0
  410098:	ldrsw	x1, [sp, #44]
  41009c:	mov	x2, x1
  4100a0:	ldr	x1, [sp, #16]
  4100a4:	bl	4017d0 <memcpy@plt>
  4100a8:	ldr	x0, [sp, #24]
  4100ac:	ldr	w1, [sp, #40]
  4100b0:	str	w1, [x0, #8]
  4100b4:	ldr	x0, [sp, #24]
  4100b8:	ldp	x29, x30, [sp], #48
  4100bc:	ret
  4100c0:	stp	x29, x30, [sp, #-48]!
  4100c4:	mov	x29, sp
  4100c8:	str	x0, [sp, #24]
  4100cc:	str	x1, [sp, #16]
  4100d0:	ldr	x0, [sp, #16]
  4100d4:	ldr	w0, [x0, #8]
  4100d8:	cmp	w0, #0x0
  4100dc:	b.eq	41018c <_ZdlPvm@@Base+0x1f2c>  // b.none
  4100e0:	ldr	x0, [sp, #24]
  4100e4:	ldr	w1, [x0, #8]
  4100e8:	ldr	x0, [sp, #16]
  4100ec:	ldr	w0, [x0, #8]
  4100f0:	add	w0, w1, w0
  4100f4:	str	w0, [sp, #44]
  4100f8:	ldr	x0, [sp, #24]
  4100fc:	ldr	w0, [x0, #12]
  410100:	ldr	w1, [sp, #44]
  410104:	cmp	w1, w0
  410108:	b.le	410148 <_ZdlPvm@@Base+0x1ee8>
  41010c:	ldr	x0, [sp, #24]
  410110:	ldr	x5, [x0]
  410114:	ldr	x0, [sp, #24]
  410118:	ldr	w1, [x0, #12]
  41011c:	ldr	x0, [sp, #24]
  410120:	ldr	w2, [x0, #8]
  410124:	ldr	x0, [sp, #24]
  410128:	add	x0, x0, #0xc
  41012c:	mov	x4, x0
  410130:	ldr	w3, [sp, #44]
  410134:	mov	x0, x5
  410138:	bl	40f9bc <_ZdlPvm@@Base+0x175c>
  41013c:	mov	x1, x0
  410140:	ldr	x0, [sp, #24]
  410144:	str	x1, [x0]
  410148:	ldr	x0, [sp, #24]
  41014c:	ldr	x1, [x0]
  410150:	ldr	x0, [sp, #24]
  410154:	ldr	w0, [x0, #8]
  410158:	sxtw	x0, w0
  41015c:	add	x3, x1, x0
  410160:	ldr	x0, [sp, #16]
  410164:	ldr	x1, [x0]
  410168:	ldr	x0, [sp, #16]
  41016c:	ldr	w0, [x0, #8]
  410170:	sxtw	x0, w0
  410174:	mov	x2, x0
  410178:	mov	x0, x3
  41017c:	bl	4017d0 <memcpy@plt>
  410180:	ldr	x0, [sp, #24]
  410184:	ldr	w1, [sp, #44]
  410188:	str	w1, [x0, #8]
  41018c:	ldr	x0, [sp, #24]
  410190:	ldp	x29, x30, [sp], #48
  410194:	ret
  410198:	stp	x29, x30, [sp, #-64]!
  41019c:	mov	x29, sp
  4101a0:	str	x0, [sp, #40]
  4101a4:	str	x1, [sp, #32]
  4101a8:	str	w2, [sp, #28]
  4101ac:	ldr	w0, [sp, #28]
  4101b0:	cmp	w0, #0x0
  4101b4:	b.le	410250 <_ZdlPvm@@Base+0x1ff0>
  4101b8:	ldr	x0, [sp, #40]
  4101bc:	ldr	w0, [x0, #8]
  4101c0:	ldr	w1, [sp, #28]
  4101c4:	add	w0, w1, w0
  4101c8:	str	w0, [sp, #60]
  4101cc:	ldr	x0, [sp, #40]
  4101d0:	ldr	w0, [x0, #12]
  4101d4:	ldr	w1, [sp, #60]
  4101d8:	cmp	w1, w0
  4101dc:	b.le	41021c <_ZdlPvm@@Base+0x1fbc>
  4101e0:	ldr	x0, [sp, #40]
  4101e4:	ldr	x5, [x0]
  4101e8:	ldr	x0, [sp, #40]
  4101ec:	ldr	w1, [x0, #12]
  4101f0:	ldr	x0, [sp, #40]
  4101f4:	ldr	w2, [x0, #8]
  4101f8:	ldr	x0, [sp, #40]
  4101fc:	add	x0, x0, #0xc
  410200:	mov	x4, x0
  410204:	ldr	w3, [sp, #60]
  410208:	mov	x0, x5
  41020c:	bl	40f9bc <_ZdlPvm@@Base+0x175c>
  410210:	mov	x1, x0
  410214:	ldr	x0, [sp, #40]
  410218:	str	x1, [x0]
  41021c:	ldr	x0, [sp, #40]
  410220:	ldr	x1, [x0]
  410224:	ldr	x0, [sp, #40]
  410228:	ldr	w0, [x0, #8]
  41022c:	sxtw	x0, w0
  410230:	add	x0, x1, x0
  410234:	ldrsw	x1, [sp, #28]
  410238:	mov	x2, x1
  41023c:	ldr	x1, [sp, #32]
  410240:	bl	4017d0 <memcpy@plt>
  410244:	ldr	x0, [sp, #40]
  410248:	ldr	w1, [sp, #60]
  41024c:	str	w1, [x0, #8]
  410250:	nop
  410254:	ldp	x29, x30, [sp], #64
  410258:	ret
  41025c:	stp	x29, x30, [sp, #-48]!
  410260:	mov	x29, sp
  410264:	str	x0, [sp, #40]
  410268:	str	x1, [sp, #32]
  41026c:	str	w2, [sp, #28]
  410270:	str	x3, [sp, #16]
  410274:	str	w4, [sp, #24]
  410278:	ldr	w0, [sp, #28]
  41027c:	cmp	w0, #0x0
  410280:	b.lt	410298 <_ZdlPvm@@Base+0x2038>  // b.tstop
  410284:	ldr	w0, [sp, #24]
  410288:	cmp	w0, #0x0
  41028c:	b.lt	410298 <_ZdlPvm@@Base+0x2038>  // b.tstop
  410290:	mov	w0, #0x1                   	// #1
  410294:	b	41029c <_ZdlPvm@@Base+0x203c>
  410298:	mov	w0, #0x0                   	// #0
  41029c:	mov	w3, w0
  4102a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  4102a4:	add	x2, x0, #0x4c8
  4102a8:	mov	w1, #0xd7                  	// #215
  4102ac:	mov	w0, w3
  4102b0:	bl	404494 <printf@plt+0x28b4>
  4102b4:	ldr	w1, [sp, #28]
  4102b8:	ldr	w0, [sp, #24]
  4102bc:	add	w1, w1, w0
  4102c0:	ldr	x0, [sp, #40]
  4102c4:	str	w1, [x0, #8]
  4102c8:	ldr	x0, [sp, #40]
  4102cc:	ldr	w0, [x0, #8]
  4102d0:	cmp	w0, #0x0
  4102d4:	b.ne	4102ec <_ZdlPvm@@Base+0x208c>  // b.any
  4102d8:	ldr	x0, [sp, #40]
  4102dc:	str	wzr, [x0, #12]
  4102e0:	ldr	x0, [sp, #40]
  4102e4:	str	xzr, [x0]
  4102e8:	b	410380 <_ZdlPvm@@Base+0x2120>
  4102ec:	ldr	x0, [sp, #40]
  4102f0:	ldr	w2, [x0, #8]
  4102f4:	ldr	x0, [sp, #40]
  4102f8:	add	x0, x0, #0xc
  4102fc:	mov	x1, x0
  410300:	mov	w0, w2
  410304:	bl	40f8a4 <_ZdlPvm@@Base+0x1644>
  410308:	mov	x1, x0
  41030c:	ldr	x0, [sp, #40]
  410310:	str	x1, [x0]
  410314:	ldr	w0, [sp, #28]
  410318:	cmp	w0, #0x0
  41031c:	b.ne	41033c <_ZdlPvm@@Base+0x20dc>  // b.any
  410320:	ldr	x0, [sp, #40]
  410324:	ldr	x0, [x0]
  410328:	ldrsw	x1, [sp, #24]
  41032c:	mov	x2, x1
  410330:	ldr	x1, [sp, #16]
  410334:	bl	4017d0 <memcpy@plt>
  410338:	b	410380 <_ZdlPvm@@Base+0x2120>
  41033c:	ldr	x0, [sp, #40]
  410340:	ldr	x0, [x0]
  410344:	ldrsw	x1, [sp, #28]
  410348:	mov	x2, x1
  41034c:	ldr	x1, [sp, #32]
  410350:	bl	4017d0 <memcpy@plt>
  410354:	ldr	w0, [sp, #24]
  410358:	cmp	w0, #0x0
  41035c:	b.eq	410380 <_ZdlPvm@@Base+0x2120>  // b.none
  410360:	ldr	x0, [sp, #40]
  410364:	ldr	x1, [x0]
  410368:	ldrsw	x0, [sp, #28]
  41036c:	add	x0, x1, x0
  410370:	ldrsw	x1, [sp, #24]
  410374:	mov	x2, x1
  410378:	ldr	x1, [sp, #16]
  41037c:	bl	4017d0 <memcpy@plt>
  410380:	nop
  410384:	ldp	x29, x30, [sp], #48
  410388:	ret
  41038c:	stp	x29, x30, [sp, #-32]!
  410390:	mov	x29, sp
  410394:	str	x0, [sp, #24]
  410398:	str	x1, [sp, #16]
  41039c:	ldr	x0, [sp, #24]
  4103a0:	ldr	w1, [x0, #8]
  4103a4:	ldr	x0, [sp, #16]
  4103a8:	ldr	w0, [x0, #8]
  4103ac:	cmp	w1, w0
  4103b0:	b.gt	410404 <_ZdlPvm@@Base+0x21a4>
  4103b4:	ldr	x0, [sp, #24]
  4103b8:	ldr	w0, [x0, #8]
  4103bc:	cmp	w0, #0x0
  4103c0:	b.eq	4103f4 <_ZdlPvm@@Base+0x2194>  // b.none
  4103c4:	ldr	x0, [sp, #24]
  4103c8:	ldr	x3, [x0]
  4103cc:	ldr	x0, [sp, #16]
  4103d0:	ldr	x1, [x0]
  4103d4:	ldr	x0, [sp, #24]
  4103d8:	ldr	w0, [x0, #8]
  4103dc:	sxtw	x0, w0
  4103e0:	mov	x2, x0
  4103e4:	mov	x0, x3
  4103e8:	bl	401880 <memcmp@plt>
  4103ec:	cmp	w0, #0x0
  4103f0:	b.gt	4103fc <_ZdlPvm@@Base+0x219c>
  4103f4:	mov	w0, #0x1                   	// #1
  4103f8:	b	410400 <_ZdlPvm@@Base+0x21a0>
  4103fc:	mov	w0, #0x0                   	// #0
  410400:	b	410450 <_ZdlPvm@@Base+0x21f0>
  410404:	ldr	x0, [sp, #16]
  410408:	ldr	w0, [x0, #8]
  41040c:	cmp	w0, #0x0
  410410:	b.eq	41044c <_ZdlPvm@@Base+0x21ec>  // b.none
  410414:	ldr	x0, [sp, #24]
  410418:	ldr	x3, [x0]
  41041c:	ldr	x0, [sp, #16]
  410420:	ldr	x1, [x0]
  410424:	ldr	x0, [sp, #16]
  410428:	ldr	w0, [x0, #8]
  41042c:	sxtw	x0, w0
  410430:	mov	x2, x0
  410434:	mov	x0, x3
  410438:	bl	401880 <memcmp@plt>
  41043c:	cmp	w0, #0x0
  410440:	b.ge	41044c <_ZdlPvm@@Base+0x21ec>  // b.tcont
  410444:	mov	w0, #0x1                   	// #1
  410448:	b	410450 <_ZdlPvm@@Base+0x21f0>
  41044c:	mov	w0, #0x0                   	// #0
  410450:	ldp	x29, x30, [sp], #32
  410454:	ret
  410458:	stp	x29, x30, [sp, #-32]!
  41045c:	mov	x29, sp
  410460:	str	x0, [sp, #24]
  410464:	str	x1, [sp, #16]
  410468:	ldr	x0, [sp, #24]
  41046c:	ldr	w1, [x0, #8]
  410470:	ldr	x0, [sp, #16]
  410474:	ldr	w0, [x0, #8]
  410478:	cmp	w1, w0
  41047c:	b.ge	4104d0 <_ZdlPvm@@Base+0x2270>  // b.tcont
  410480:	ldr	x0, [sp, #24]
  410484:	ldr	w0, [x0, #8]
  410488:	cmp	w0, #0x0
  41048c:	b.eq	4104c0 <_ZdlPvm@@Base+0x2260>  // b.none
  410490:	ldr	x0, [sp, #24]
  410494:	ldr	x3, [x0]
  410498:	ldr	x0, [sp, #16]
  41049c:	ldr	x1, [x0]
  4104a0:	ldr	x0, [sp, #24]
  4104a4:	ldr	w0, [x0, #8]
  4104a8:	sxtw	x0, w0
  4104ac:	mov	x2, x0
  4104b0:	mov	x0, x3
  4104b4:	bl	401880 <memcmp@plt>
  4104b8:	cmp	w0, #0x0
  4104bc:	b.gt	4104c8 <_ZdlPvm@@Base+0x2268>
  4104c0:	mov	w0, #0x1                   	// #1
  4104c4:	b	4104cc <_ZdlPvm@@Base+0x226c>
  4104c8:	mov	w0, #0x0                   	// #0
  4104cc:	b	41051c <_ZdlPvm@@Base+0x22bc>
  4104d0:	ldr	x0, [sp, #16]
  4104d4:	ldr	w0, [x0, #8]
  4104d8:	cmp	w0, #0x0
  4104dc:	b.eq	410518 <_ZdlPvm@@Base+0x22b8>  // b.none
  4104e0:	ldr	x0, [sp, #24]
  4104e4:	ldr	x3, [x0]
  4104e8:	ldr	x0, [sp, #16]
  4104ec:	ldr	x1, [x0]
  4104f0:	ldr	x0, [sp, #16]
  4104f4:	ldr	w0, [x0, #8]
  4104f8:	sxtw	x0, w0
  4104fc:	mov	x2, x0
  410500:	mov	x0, x3
  410504:	bl	401880 <memcmp@plt>
  410508:	cmp	w0, #0x0
  41050c:	b.ge	410518 <_ZdlPvm@@Base+0x22b8>  // b.tcont
  410510:	mov	w0, #0x1                   	// #1
  410514:	b	41051c <_ZdlPvm@@Base+0x22bc>
  410518:	mov	w0, #0x0                   	// #0
  41051c:	ldp	x29, x30, [sp], #32
  410520:	ret
  410524:	stp	x29, x30, [sp, #-32]!
  410528:	mov	x29, sp
  41052c:	str	x0, [sp, #24]
  410530:	str	x1, [sp, #16]
  410534:	ldr	x0, [sp, #24]
  410538:	ldr	w1, [x0, #8]
  41053c:	ldr	x0, [sp, #16]
  410540:	ldr	w0, [x0, #8]
  410544:	cmp	w1, w0
  410548:	b.lt	41059c <_ZdlPvm@@Base+0x233c>  // b.tstop
  41054c:	ldr	x0, [sp, #16]
  410550:	ldr	w0, [x0, #8]
  410554:	cmp	w0, #0x0
  410558:	b.eq	41058c <_ZdlPvm@@Base+0x232c>  // b.none
  41055c:	ldr	x0, [sp, #24]
  410560:	ldr	x3, [x0]
  410564:	ldr	x0, [sp, #16]
  410568:	ldr	x1, [x0]
  41056c:	ldr	x0, [sp, #16]
  410570:	ldr	w0, [x0, #8]
  410574:	sxtw	x0, w0
  410578:	mov	x2, x0
  41057c:	mov	x0, x3
  410580:	bl	401880 <memcmp@plt>
  410584:	cmp	w0, #0x0
  410588:	b.lt	410594 <_ZdlPvm@@Base+0x2334>  // b.tstop
  41058c:	mov	w0, #0x1                   	// #1
  410590:	b	410598 <_ZdlPvm@@Base+0x2338>
  410594:	mov	w0, #0x0                   	// #0
  410598:	b	4105e8 <_ZdlPvm@@Base+0x2388>
  41059c:	ldr	x0, [sp, #24]
  4105a0:	ldr	w0, [x0, #8]
  4105a4:	cmp	w0, #0x0
  4105a8:	b.eq	4105e4 <_ZdlPvm@@Base+0x2384>  // b.none
  4105ac:	ldr	x0, [sp, #24]
  4105b0:	ldr	x3, [x0]
  4105b4:	ldr	x0, [sp, #16]
  4105b8:	ldr	x1, [x0]
  4105bc:	ldr	x0, [sp, #24]
  4105c0:	ldr	w0, [x0, #8]
  4105c4:	sxtw	x0, w0
  4105c8:	mov	x2, x0
  4105cc:	mov	x0, x3
  4105d0:	bl	401880 <memcmp@plt>
  4105d4:	cmp	w0, #0x0
  4105d8:	b.le	4105e4 <_ZdlPvm@@Base+0x2384>
  4105dc:	mov	w0, #0x1                   	// #1
  4105e0:	b	4105e8 <_ZdlPvm@@Base+0x2388>
  4105e4:	mov	w0, #0x0                   	// #0
  4105e8:	ldp	x29, x30, [sp], #32
  4105ec:	ret
  4105f0:	stp	x29, x30, [sp, #-32]!
  4105f4:	mov	x29, sp
  4105f8:	str	x0, [sp, #24]
  4105fc:	str	x1, [sp, #16]
  410600:	ldr	x0, [sp, #24]
  410604:	ldr	w1, [x0, #8]
  410608:	ldr	x0, [sp, #16]
  41060c:	ldr	w0, [x0, #8]
  410610:	cmp	w1, w0
  410614:	b.le	410668 <_ZdlPvm@@Base+0x2408>
  410618:	ldr	x0, [sp, #16]
  41061c:	ldr	w0, [x0, #8]
  410620:	cmp	w0, #0x0
  410624:	b.eq	410658 <_ZdlPvm@@Base+0x23f8>  // b.none
  410628:	ldr	x0, [sp, #24]
  41062c:	ldr	x3, [x0]
  410630:	ldr	x0, [sp, #16]
  410634:	ldr	x1, [x0]
  410638:	ldr	x0, [sp, #16]
  41063c:	ldr	w0, [x0, #8]
  410640:	sxtw	x0, w0
  410644:	mov	x2, x0
  410648:	mov	x0, x3
  41064c:	bl	401880 <memcmp@plt>
  410650:	cmp	w0, #0x0
  410654:	b.lt	410660 <_ZdlPvm@@Base+0x2400>  // b.tstop
  410658:	mov	w0, #0x1                   	// #1
  41065c:	b	410664 <_ZdlPvm@@Base+0x2404>
  410660:	mov	w0, #0x0                   	// #0
  410664:	b	4106b4 <_ZdlPvm@@Base+0x2454>
  410668:	ldr	x0, [sp, #24]
  41066c:	ldr	w0, [x0, #8]
  410670:	cmp	w0, #0x0
  410674:	b.eq	4106b0 <_ZdlPvm@@Base+0x2450>  // b.none
  410678:	ldr	x0, [sp, #24]
  41067c:	ldr	x3, [x0]
  410680:	ldr	x0, [sp, #16]
  410684:	ldr	x1, [x0]
  410688:	ldr	x0, [sp, #24]
  41068c:	ldr	w0, [x0, #8]
  410690:	sxtw	x0, w0
  410694:	mov	x2, x0
  410698:	mov	x0, x3
  41069c:	bl	401880 <memcmp@plt>
  4106a0:	cmp	w0, #0x0
  4106a4:	b.le	4106b0 <_ZdlPvm@@Base+0x2450>
  4106a8:	mov	w0, #0x1                   	// #1
  4106ac:	b	4106b4 <_ZdlPvm@@Base+0x2454>
  4106b0:	mov	w0, #0x0                   	// #0
  4106b4:	ldp	x29, x30, [sp], #32
  4106b8:	ret
  4106bc:	stp	x29, x30, [sp, #-32]!
  4106c0:	mov	x29, sp
  4106c4:	str	x0, [sp, #24]
  4106c8:	str	w1, [sp, #20]
  4106cc:	ldr	w0, [sp, #20]
  4106d0:	mvn	w0, w0
  4106d4:	lsr	w0, w0, #31
  4106d8:	and	w0, w0, #0xff
  4106dc:	mov	w3, w0
  4106e0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  4106e4:	add	x2, x0, #0x4c8
  4106e8:	mov	w1, #0x107                 	// #263
  4106ec:	mov	w0, w3
  4106f0:	bl	404494 <printf@plt+0x28b4>
  4106f4:	ldr	x0, [sp, #24]
  4106f8:	ldr	w0, [x0, #12]
  4106fc:	ldr	w1, [sp, #20]
  410700:	cmp	w1, w0
  410704:	b.le	410744 <_ZdlPvm@@Base+0x24e4>
  410708:	ldr	x0, [sp, #24]
  41070c:	ldr	x5, [x0]
  410710:	ldr	x0, [sp, #24]
  410714:	ldr	w1, [x0, #12]
  410718:	ldr	x0, [sp, #24]
  41071c:	ldr	w2, [x0, #8]
  410720:	ldr	x0, [sp, #24]
  410724:	add	x0, x0, #0xc
  410728:	mov	x4, x0
  41072c:	ldr	w3, [sp, #20]
  410730:	mov	x0, x5
  410734:	bl	40f9bc <_ZdlPvm@@Base+0x175c>
  410738:	mov	x1, x0
  41073c:	ldr	x0, [sp, #24]
  410740:	str	x1, [x0]
  410744:	ldr	x0, [sp, #24]
  410748:	ldr	w1, [sp, #20]
  41074c:	str	w1, [x0, #8]
  410750:	nop
  410754:	ldp	x29, x30, [sp], #32
  410758:	ret
  41075c:	sub	sp, sp, #0x10
  410760:	str	x0, [sp, #8]
  410764:	ldr	x0, [sp, #8]
  410768:	str	wzr, [x0, #8]
  41076c:	nop
  410770:	add	sp, sp, #0x10
  410774:	ret
  410778:	stp	x29, x30, [sp, #-48]!
  41077c:	mov	x29, sp
  410780:	str	x0, [sp, #24]
  410784:	strb	w1, [sp, #23]
  410788:	ldr	x0, [sp, #24]
  41078c:	ldr	x0, [x0]
  410790:	cmp	x0, #0x0
  410794:	b.eq	4107c0 <_ZdlPvm@@Base+0x2560>  // b.none
  410798:	ldr	x0, [sp, #24]
  41079c:	ldr	x3, [x0]
  4107a0:	ldrb	w1, [sp, #23]
  4107a4:	ldr	x0, [sp, #24]
  4107a8:	ldr	w0, [x0, #8]
  4107ac:	sxtw	x0, w0
  4107b0:	mov	x2, x0
  4107b4:	mov	x0, x3
  4107b8:	bl	401960 <memchr@plt>
  4107bc:	b	4107c4 <_ZdlPvm@@Base+0x2564>
  4107c0:	mov	x0, #0x0                   	// #0
  4107c4:	str	x0, [sp, #40]
  4107c8:	ldr	x0, [sp, #40]
  4107cc:	cmp	x0, #0x0
  4107d0:	b.eq	4107e8 <_ZdlPvm@@Base+0x2588>  // b.none
  4107d4:	ldr	x0, [sp, #24]
  4107d8:	ldr	x0, [x0]
  4107dc:	ldr	x1, [sp, #40]
  4107e0:	sub	x0, x1, x0
  4107e4:	b	4107ec <_ZdlPvm@@Base+0x258c>
  4107e8:	mov	w0, #0xffffffff            	// #-1
  4107ec:	ldp	x29, x30, [sp], #48
  4107f0:	ret
  4107f4:	stp	x29, x30, [sp, #-80]!
  4107f8:	mov	x29, sp
  4107fc:	str	x0, [sp, #24]
  410800:	ldr	x0, [sp, #24]
  410804:	ldr	x0, [x0]
  410808:	str	x0, [sp, #56]
  41080c:	ldr	x0, [sp, #24]
  410810:	ldr	w0, [x0, #8]
  410814:	str	w0, [sp, #52]
  410818:	str	wzr, [sp, #76]
  41081c:	str	wzr, [sp, #72]
  410820:	ldr	w1, [sp, #72]
  410824:	ldr	w0, [sp, #52]
  410828:	cmp	w1, w0
  41082c:	b.ge	410864 <_ZdlPvm@@Base+0x2604>  // b.tcont
  410830:	ldrsw	x0, [sp, #72]
  410834:	ldr	x1, [sp, #56]
  410838:	add	x0, x1, x0
  41083c:	ldrb	w0, [x0]
  410840:	cmp	w0, #0x0
  410844:	b.ne	410854 <_ZdlPvm@@Base+0x25f4>  // b.any
  410848:	ldr	w0, [sp, #76]
  41084c:	add	w0, w0, #0x1
  410850:	str	w0, [sp, #76]
  410854:	ldr	w0, [sp, #72]
  410858:	add	w0, w0, #0x1
  41085c:	str	w0, [sp, #72]
  410860:	b	410820 <_ZdlPvm@@Base+0x25c0>
  410864:	ldr	w0, [sp, #52]
  410868:	add	w1, w0, #0x1
  41086c:	ldr	w0, [sp, #76]
  410870:	sub	w0, w1, w0
  410874:	sxtw	x0, w0
  410878:	bl	401af0 <malloc@plt>
  41087c:	str	x0, [sp, #40]
  410880:	ldr	x0, [sp, #40]
  410884:	str	x0, [sp, #64]
  410888:	str	wzr, [sp, #72]
  41088c:	ldr	w1, [sp, #72]
  410890:	ldr	w0, [sp, #52]
  410894:	cmp	w1, w0
  410898:	b.ge	4108e4 <_ZdlPvm@@Base+0x2684>  // b.tcont
  41089c:	ldrsw	x0, [sp, #72]
  4108a0:	ldr	x1, [sp, #56]
  4108a4:	add	x0, x1, x0
  4108a8:	ldrb	w0, [x0]
  4108ac:	cmp	w0, #0x0
  4108b0:	b.eq	4108d4 <_ZdlPvm@@Base+0x2674>  // b.none
  4108b4:	ldrsw	x0, [sp, #72]
  4108b8:	ldr	x1, [sp, #56]
  4108bc:	add	x1, x1, x0
  4108c0:	ldr	x0, [sp, #64]
  4108c4:	add	x2, x0, #0x1
  4108c8:	str	x2, [sp, #64]
  4108cc:	ldrb	w1, [x1]
  4108d0:	strb	w1, [x0]
  4108d4:	ldr	w0, [sp, #72]
  4108d8:	add	w0, w0, #0x1
  4108dc:	str	w0, [sp, #72]
  4108e0:	b	41088c <_ZdlPvm@@Base+0x262c>
  4108e4:	ldr	x0, [sp, #64]
  4108e8:	strb	wzr, [x0]
  4108ec:	ldr	x0, [sp, #40]
  4108f0:	ldp	x29, x30, [sp], #80
  4108f4:	ret
  4108f8:	stp	x29, x30, [sp, #-64]!
  4108fc:	mov	x29, sp
  410900:	str	x0, [sp, #24]
  410904:	ldr	x0, [sp, #24]
  410908:	ldr	w0, [x0, #8]
  41090c:	sub	w0, w0, #0x1
  410910:	str	w0, [sp, #60]
  410914:	ldr	w0, [sp, #60]
  410918:	cmp	w0, #0x0
  41091c:	b.lt	41094c <_ZdlPvm@@Base+0x26ec>  // b.tstop
  410920:	ldr	x0, [sp, #24]
  410924:	ldr	x1, [x0]
  410928:	ldrsw	x0, [sp, #60]
  41092c:	add	x0, x1, x0
  410930:	ldrb	w0, [x0]
  410934:	cmp	w0, #0x20
  410938:	b.ne	41094c <_ZdlPvm@@Base+0x26ec>  // b.any
  41093c:	ldr	w0, [sp, #60]
  410940:	sub	w0, w0, #0x1
  410944:	str	w0, [sp, #60]
  410948:	b	410914 <_ZdlPvm@@Base+0x26b4>
  41094c:	ldr	x0, [sp, #24]
  410950:	ldr	x0, [x0]
  410954:	str	x0, [sp, #48]
  410958:	ldr	w0, [sp, #60]
  41095c:	cmp	w0, #0x0
  410960:	b.le	410990 <_ZdlPvm@@Base+0x2730>
  410964:	ldr	x0, [sp, #48]
  410968:	ldrb	w0, [x0]
  41096c:	cmp	w0, #0x20
  410970:	b.ne	410990 <_ZdlPvm@@Base+0x2730>  // b.any
  410974:	ldr	x0, [sp, #48]
  410978:	add	x0, x0, #0x1
  41097c:	str	x0, [sp, #48]
  410980:	ldr	w0, [sp, #60]
  410984:	sub	w0, w0, #0x1
  410988:	str	w0, [sp, #60]
  41098c:	b	410964 <_ZdlPvm@@Base+0x2704>
  410990:	ldr	x0, [sp, #24]
  410994:	ldr	w0, [x0, #8]
  410998:	sub	w0, w0, #0x1
  41099c:	ldr	w1, [sp, #60]
  4109a0:	cmp	w1, w0
  4109a4:	b.eq	410a64 <_ZdlPvm@@Base+0x2804>  // b.none
  4109a8:	ldr	w0, [sp, #60]
  4109ac:	cmp	w0, #0x0
  4109b0:	b.lt	410a20 <_ZdlPvm@@Base+0x27c0>  // b.tstop
  4109b4:	ldr	w0, [sp, #60]
  4109b8:	add	w1, w0, #0x1
  4109bc:	ldr	x0, [sp, #24]
  4109c0:	str	w1, [x0, #8]
  4109c4:	ldr	x0, [sp, #24]
  4109c8:	ldr	w0, [x0, #12]
  4109cc:	sxtw	x0, w0
  4109d0:	bl	4017b0 <_Znam@plt>
  4109d4:	str	x0, [sp, #40]
  4109d8:	ldr	x0, [sp, #24]
  4109dc:	ldr	w0, [x0, #8]
  4109e0:	sxtw	x0, w0
  4109e4:	mov	x2, x0
  4109e8:	ldr	x1, [sp, #48]
  4109ec:	ldr	x0, [sp, #40]
  4109f0:	bl	4017d0 <memcpy@plt>
  4109f4:	ldr	x0, [sp, #24]
  4109f8:	ldr	x0, [x0]
  4109fc:	cmp	x0, #0x0
  410a00:	b.eq	410a10 <_ZdlPvm@@Base+0x27b0>  // b.none
  410a04:	ldr	x0, [sp, #24]
  410a08:	ldr	x0, [x0]
  410a0c:	bl	401a40 <_ZdaPv@plt>
  410a10:	ldr	x0, [sp, #24]
  410a14:	ldr	x1, [sp, #40]
  410a18:	str	x1, [x0]
  410a1c:	b	410a64 <_ZdlPvm@@Base+0x2804>
  410a20:	ldr	x0, [sp, #24]
  410a24:	str	wzr, [x0, #8]
  410a28:	ldr	x0, [sp, #24]
  410a2c:	ldr	x0, [x0]
  410a30:	cmp	x0, #0x0
  410a34:	b.eq	410a64 <_ZdlPvm@@Base+0x2804>  // b.none
  410a38:	ldr	x0, [sp, #24]
  410a3c:	ldr	x0, [x0]
  410a40:	cmp	x0, #0x0
  410a44:	b.eq	410a54 <_ZdlPvm@@Base+0x27f4>  // b.none
  410a48:	ldr	x0, [sp, #24]
  410a4c:	ldr	x0, [x0]
  410a50:	bl	401a40 <_ZdaPv@plt>
  410a54:	ldr	x0, [sp, #24]
  410a58:	str	xzr, [x0]
  410a5c:	ldr	x0, [sp, #24]
  410a60:	str	wzr, [x0, #12]
  410a64:	nop
  410a68:	ldp	x29, x30, [sp], #64
  410a6c:	ret
  410a70:	stp	x29, x30, [sp, #-48]!
  410a74:	mov	x29, sp
  410a78:	str	x0, [sp, #24]
  410a7c:	str	x1, [sp, #16]
  410a80:	ldr	x0, [sp, #24]
  410a84:	bl	404538 <printf@plt+0x2958>
  410a88:	str	w0, [sp, #40]
  410a8c:	ldr	x0, [sp, #24]
  410a90:	bl	404550 <printf@plt+0x2970>
  410a94:	str	x0, [sp, #32]
  410a98:	str	wzr, [sp, #44]
  410a9c:	ldr	w1, [sp, #44]
  410aa0:	ldr	w0, [sp, #40]
  410aa4:	cmp	w1, w0
  410aa8:	b.ge	410ad4 <_ZdlPvm@@Base+0x2874>  // b.tcont
  410aac:	ldrsw	x0, [sp, #44]
  410ab0:	ldr	x1, [sp, #32]
  410ab4:	add	x0, x1, x0
  410ab8:	ldrb	w0, [x0]
  410abc:	ldr	x1, [sp, #16]
  410ac0:	bl	401840 <putc@plt>
  410ac4:	ldr	w0, [sp, #44]
  410ac8:	add	w0, w0, #0x1
  410acc:	str	w0, [sp, #44]
  410ad0:	b	410a9c <_ZdlPvm@@Base+0x283c>
  410ad4:	nop
  410ad8:	ldp	x29, x30, [sp], #48
  410adc:	ret
  410ae0:	stp	x29, x30, [sp, #-48]!
  410ae4:	mov	x29, sp
  410ae8:	str	x19, [sp, #16]
  410aec:	mov	x19, x8
  410af0:	str	w0, [sp, #44]
  410af4:	ldr	w2, [sp, #44]
  410af8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  410afc:	add	x1, x0, #0x4e8
  410b00:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  410b04:	add	x0, x0, #0x180
  410b08:	bl	401930 <sprintf@plt>
  410b0c:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  410b10:	add	x1, x0, #0x180
  410b14:	mov	x0, x19
  410b18:	bl	40fb64 <_ZdlPvm@@Base+0x1904>
  410b1c:	mov	x0, x19
  410b20:	ldr	x19, [sp, #16]
  410b24:	ldp	x29, x30, [sp], #48
  410b28:	ret
  410b2c:	stp	x29, x30, [sp, #-48]!
  410b30:	mov	x29, sp
  410b34:	str	x0, [sp, #24]
  410b38:	ldr	x0, [sp, #24]
  410b3c:	cmp	x0, #0x0
  410b40:	b.ne	410b4c <_ZdlPvm@@Base+0x28ec>  // b.any
  410b44:	mov	x0, #0x0                   	// #0
  410b48:	b	410b70 <_ZdlPvm@@Base+0x2910>
  410b4c:	ldr	x0, [sp, #24]
  410b50:	bl	401820 <strlen@plt>
  410b54:	add	x0, x0, #0x1
  410b58:	bl	401af0 <malloc@plt>
  410b5c:	str	x0, [sp, #40]
  410b60:	ldr	x1, [sp, #24]
  410b64:	ldr	x0, [sp, #40]
  410b68:	bl	401910 <strcpy@plt>
  410b6c:	ldr	x0, [sp, #40]
  410b70:	ldp	x29, x30, [sp], #48
  410b74:	ret
  410b78:	stp	x29, x30, [sp, #-64]!
  410b7c:	mov	x29, sp
  410b80:	str	x0, [sp, #24]
  410b84:	ldr	x0, [sp, #24]
  410b88:	ldrb	w0, [x0]
  410b8c:	cmp	w0, #0x75
  410b90:	b.eq	410b9c <_ZdlPvm@@Base+0x293c>  // b.none
  410b94:	mov	x0, #0x0                   	// #0
  410b98:	b	410d8c <_ZdlPvm@@Base+0x2b2c>
  410b9c:	ldr	x0, [sp, #24]
  410ba0:	add	x0, x0, #0x1
  410ba4:	str	x0, [sp, #24]
  410ba8:	ldr	x0, [sp, #24]
  410bac:	str	x0, [sp, #56]
  410bb0:	str	wzr, [sp, #52]
  410bb4:	ldr	x0, [sp, #56]
  410bb8:	str	x0, [sp, #40]
  410bbc:	ldr	x0, [sp, #56]
  410bc0:	ldrb	w0, [x0]
  410bc4:	mov	w1, w0
  410bc8:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  410bcc:	add	x0, x0, #0x510
  410bd0:	bl	404644 <printf@plt+0x2a64>
  410bd4:	cmp	w0, #0x0
  410bd8:	cset	w0, eq  // eq = none
  410bdc:	and	w0, w0, #0xff
  410be0:	cmp	w0, #0x0
  410be4:	b.eq	410bf0 <_ZdlPvm@@Base+0x2990>  // b.none
  410be8:	mov	x0, #0x0                   	// #0
  410bec:	b	410d8c <_ZdlPvm@@Base+0x2b2c>
  410bf0:	ldr	x0, [sp, #56]
  410bf4:	ldrb	w0, [x0]
  410bf8:	mov	w1, w0
  410bfc:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  410c00:	add	x0, x0, #0x410
  410c04:	bl	404644 <printf@plt+0x2a64>
  410c08:	cmp	w0, #0x0
  410c0c:	cset	w0, ne  // ne = any
  410c10:	and	w0, w0, #0xff
  410c14:	cmp	w0, #0x0
  410c18:	b.eq	410c3c <_ZdlPvm@@Base+0x29dc>  // b.none
  410c1c:	ldr	w0, [sp, #52]
  410c20:	lsl	w1, w0, #4
  410c24:	ldr	x0, [sp, #56]
  410c28:	ldrb	w0, [x0]
  410c2c:	sub	w0, w0, #0x30
  410c30:	add	w0, w1, w0
  410c34:	str	w0, [sp, #52]
  410c38:	b	410c90 <_ZdlPvm@@Base+0x2a30>
  410c3c:	ldr	x0, [sp, #56]
  410c40:	ldrb	w0, [x0]
  410c44:	mov	w1, w0
  410c48:	adrp	x0, 42b000 <stderr@@GLIBC_2.17+0x20e0>
  410c4c:	add	x0, x0, #0x210
  410c50:	bl	404644 <printf@plt+0x2a64>
  410c54:	cmp	w0, #0x0
  410c58:	cset	w0, ne  // ne = any
  410c5c:	and	w0, w0, #0xff
  410c60:	cmp	w0, #0x0
  410c64:	b.eq	410c88 <_ZdlPvm@@Base+0x2a28>  // b.none
  410c68:	ldr	w0, [sp, #52]
  410c6c:	lsl	w1, w0, #4
  410c70:	ldr	x0, [sp, #56]
  410c74:	ldrb	w0, [x0]
  410c78:	sub	w0, w0, #0x37
  410c7c:	add	w0, w1, w0
  410c80:	str	w0, [sp, #52]
  410c84:	b	410c90 <_ZdlPvm@@Base+0x2a30>
  410c88:	mov	x0, #0x0                   	// #0
  410c8c:	b	410d8c <_ZdlPvm@@Base+0x2b2c>
  410c90:	ldr	w1, [sp, #52]
  410c94:	mov	w0, #0x10ffff              	// #1114111
  410c98:	cmp	w1, w0
  410c9c:	b.le	410ca8 <_ZdlPvm@@Base+0x2a48>
  410ca0:	mov	x0, #0x0                   	// #0
  410ca4:	b	410d8c <_ZdlPvm@@Base+0x2b2c>
  410ca8:	ldr	x0, [sp, #56]
  410cac:	add	x0, x0, #0x1
  410cb0:	str	x0, [sp, #56]
  410cb4:	ldr	x0, [sp, #56]
  410cb8:	ldrb	w0, [x0]
  410cbc:	cmp	w0, #0x0
  410cc0:	b.eq	410cd8 <_ZdlPvm@@Base+0x2a78>  // b.none
  410cc4:	ldr	x0, [sp, #56]
  410cc8:	ldrb	w0, [x0]
  410ccc:	cmp	w0, #0x5f
  410cd0:	b.eq	410cd8 <_ZdlPvm@@Base+0x2a78>  // b.none
  410cd4:	b	410bbc <_ZdlPvm@@Base+0x295c>
  410cd8:	ldr	w1, [sp, #52]
  410cdc:	mov	w0, #0xd7ff                	// #55295
  410ce0:	cmp	w1, w0
  410ce4:	b.le	410cf8 <_ZdlPvm@@Base+0x2a98>
  410ce8:	ldr	w1, [sp, #52]
  410cec:	mov	w0, #0xdbff                	// #56319
  410cf0:	cmp	w1, w0
  410cf4:	b.le	410d18 <_ZdlPvm@@Base+0x2ab8>
  410cf8:	ldr	w1, [sp, #52]
  410cfc:	mov	w0, #0xdbff                	// #56319
  410d00:	cmp	w1, w0
  410d04:	b.le	410d20 <_ZdlPvm@@Base+0x2ac0>
  410d08:	ldr	w1, [sp, #52]
  410d0c:	mov	w0, #0xdfff                	// #57343
  410d10:	cmp	w1, w0
  410d14:	b.gt	410d20 <_ZdlPvm@@Base+0x2ac0>
  410d18:	mov	x0, #0x0                   	// #0
  410d1c:	b	410d8c <_ZdlPvm@@Base+0x2b2c>
  410d20:	ldr	w1, [sp, #52]
  410d24:	mov	w0, #0xffff                	// #65535
  410d28:	cmp	w1, w0
  410d2c:	b.le	410d48 <_ZdlPvm@@Base+0x2ae8>
  410d30:	ldr	x0, [sp, #40]
  410d34:	ldrb	w0, [x0]
  410d38:	cmp	w0, #0x30
  410d3c:	b.ne	410d64 <_ZdlPvm@@Base+0x2b04>  // b.any
  410d40:	mov	x0, #0x0                   	// #0
  410d44:	b	410d8c <_ZdlPvm@@Base+0x2b2c>
  410d48:	ldr	x1, [sp, #56]
  410d4c:	ldr	x0, [sp, #40]
  410d50:	sub	x0, x1, x0
  410d54:	cmp	x0, #0x4
  410d58:	b.eq	410d64 <_ZdlPvm@@Base+0x2b04>  // b.none
  410d5c:	mov	x0, #0x0                   	// #0
  410d60:	b	410d8c <_ZdlPvm@@Base+0x2b2c>
  410d64:	ldr	x0, [sp, #56]
  410d68:	ldrb	w0, [x0]
  410d6c:	cmp	w0, #0x0
  410d70:	b.eq	410d84 <_ZdlPvm@@Base+0x2b24>  // b.none
  410d74:	ldr	x0, [sp, #56]
  410d78:	add	x0, x0, #0x1
  410d7c:	str	x0, [sp, #56]
  410d80:	b	410bb0 <_ZdlPvm@@Base+0x2950>
  410d84:	nop
  410d88:	ldr	x0, [sp, #24]
  410d8c:	ldp	x29, x30, [sp], #64
  410d90:	ret
  410d94:	stp	x29, x30, [sp, #-32]!
  410d98:	mov	x29, sp
  410d9c:	str	w0, [sp, #28]
  410da0:	str	w1, [sp, #24]
  410da4:	ldr	w0, [sp, #28]
  410da8:	cmp	w0, #0x1
  410dac:	b.ne	410dcc <_ZdlPvm@@Base+0x2b6c>  // b.any
  410db0:	ldr	w1, [sp, #24]
  410db4:	mov	w0, #0xffff                	// #65535
  410db8:	cmp	w1, w0
  410dbc:	b.ne	410dcc <_ZdlPvm@@Base+0x2b6c>  // b.any
  410dc0:	adrp	x0, 42d000 <stderr@@GLIBC_2.17+0x40e0>
  410dc4:	add	x0, x0, #0x190
  410dc8:	bl	404de8 <printf@plt+0x3208>
  410dcc:	nop
  410dd0:	ldp	x29, x30, [sp], #32
  410dd4:	ret
  410dd8:	stp	x29, x30, [sp, #-16]!
  410ddc:	mov	x29, sp
  410de0:	mov	w1, #0xffff                	// #65535
  410de4:	mov	w0, #0x1                   	// #1
  410de8:	bl	410d94 <_ZdlPvm@@Base+0x2b34>
  410dec:	ldp	x29, x30, [sp], #16
  410df0:	ret
  410df4:	stp	x29, x30, [sp, #-16]!
  410df8:	mov	x29, sp
  410dfc:	mov	w1, #0x4                   	// #4
  410e00:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  410e04:	add	x0, x0, #0x518
  410e08:	bl	401a00 <pathconf@plt>
  410e0c:	cmp	x0, #0x0
  410e10:	b.le	410e28 <_ZdlPvm@@Base+0x2bc8>
  410e14:	mov	w1, #0x4                   	// #4
  410e18:	adrp	x0, 414000 <_ZdlPvm@@Base+0x5da0>
  410e1c:	add	x0, x0, #0x518
  410e20:	bl	401a00 <pathconf@plt>
  410e24:	b	410e2c <_ZdlPvm@@Base+0x2bcc>
  410e28:	mov	x0, #0x400                 	// #1024
  410e2c:	ldp	x29, x30, [sp], #16
  410e30:	ret
  410e34:	nop
  410e38:	stp	x29, x30, [sp, #-64]!
  410e3c:	mov	x29, sp
  410e40:	stp	x19, x20, [sp, #16]
  410e44:	adrp	x20, 426000 <_ZdlPvm@@Base+0x17da0>
  410e48:	add	x20, x20, #0xd68
  410e4c:	stp	x21, x22, [sp, #32]
  410e50:	adrp	x21, 426000 <_ZdlPvm@@Base+0x17da0>
  410e54:	add	x21, x21, #0xd10
  410e58:	sub	x20, x20, x21
  410e5c:	mov	w22, w0
  410e60:	stp	x23, x24, [sp, #48]
  410e64:	mov	x23, x1
  410e68:	mov	x24, x2
  410e6c:	bl	401778 <_Znam@plt-0x38>
  410e70:	cmp	xzr, x20, asr #3
  410e74:	b.eq	410ea0 <_ZdlPvm@@Base+0x2c40>  // b.none
  410e78:	asr	x20, x20, #3
  410e7c:	mov	x19, #0x0                   	// #0
  410e80:	ldr	x3, [x21, x19, lsl #3]
  410e84:	mov	x2, x24
  410e88:	add	x19, x19, #0x1
  410e8c:	mov	x1, x23
  410e90:	mov	w0, w22
  410e94:	blr	x3
  410e98:	cmp	x20, x19
  410e9c:	b.ne	410e80 <_ZdlPvm@@Base+0x2c20>  // b.any
  410ea0:	ldp	x19, x20, [sp, #16]
  410ea4:	ldp	x21, x22, [sp, #32]
  410ea8:	ldp	x23, x24, [sp, #48]
  410eac:	ldp	x29, x30, [sp], #64
  410eb0:	ret
  410eb4:	nop
  410eb8:	ret

Disassembly of section .fini:

0000000000410ebc <.fini>:
  410ebc:	stp	x29, x30, [sp, #-16]!
  410ec0:	mov	x29, sp
  410ec4:	ldp	x29, x30, [sp], #16
  410ec8:	ret
