# IEEE_754_Floating_point_number_Adder

Tools: Notepad++, Icarus Verilog
• Design of adder/subtractor for commonly used Single Precision Floating point number format(IEEE 754).
• Verilog HDL is used in implementing this adder/subtractor. The Hardware implementation consists of 5-stage Pipelining.
