Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Dec  7 21:26:49 2022
| Host         : EECS-DIGITAL-18 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.1CD8Sd/obj/routerpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (158)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1072)
5. checking no_input_delay (27)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (158)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 126 register/latch pins with no clock driven by root clock pin: cam_clk_in_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1072)
---------------------------------------------------
 There are 1072 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.756       -8.093                     12                 7213        0.053        0.000                      0                 7213        3.000        0.000                       0                  3094  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.756       -8.093                     12                 7213        0.053        0.000                      0                 7213        6.712        0.000                       0                  3090  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.756ns,  Total Violation       -8.093ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.756ns  (required time - arrival time)
  Source:                 right_edge_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_b_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.197ns  (logic 8.516ns (56.036%)  route 6.681ns (43.964%))
  Logic Levels:           29  (CARRY4=20 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 13.878 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/clkout1_buf/O
                         net (fo=3090, routed)        1.810    -0.730    clk_65mhz
    SLICE_X43Y46         FDRE                                         r  right_edge_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.274 r  right_edge_reg[0]_replica/Q
                         net (fo=2, routed)           0.591     0.317    right_edge[0]_repN
    SLICE_X41Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.441 r  vga_r[2]_i_241/O
                         net (fo=1, routed)           0.000     0.441    vga_r[2]_i_241_n_0
    SLICE_X41Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.973 r  vga_r_reg[2]_i_208/CO[3]
                         net (fo=1, routed)           0.000     0.973    vga_r_reg[2]_i_208_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.087 r  vga_r_reg[2]_i_166/CO[3]
                         net (fo=1, routed)           0.000     1.087    vga_r_reg[2]_i_166_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.309 r  vga_r_reg[2]_i_131/O[0]
                         net (fo=19, routed)          0.613     1.923    x_shift0[8]
    SLICE_X40Y46         LUT3 (Prop_lut3_I2_O)        0.299     2.222 r  vga_r[2]_i_255/O
                         net (fo=6, routed)           0.715     2.937    vga_r[2]_i_255_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     3.061 r  vga_r[2]_i_343/O
                         net (fo=1, routed)           0.000     3.061    vga_r[2]_i_343_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.437 r  vga_r_reg[2]_i_316/CO[3]
                         net (fo=1, routed)           0.000     3.437    vga_r_reg[2]_i_316_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.752 r  vga_r_reg[2]_i_291/O[3]
                         net (fo=3, routed)           0.811     4.563    vga_r_reg[2]_i_291_n_4
    SLICE_X44Y48         LUT3 (Prop_lut3_I0_O)        0.307     4.870 r  vga_r[2]_i_248/O
                         net (fo=1, routed)           0.190     5.059    vga_r[2]_i_248_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.566 r  vga_r_reg[2]_i_214/CO[3]
                         net (fo=1, routed)           0.000     5.566    vga_r_reg[2]_i_214_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.680 r  vga_r_reg[2]_i_185/CO[3]
                         net (fo=1, routed)           0.001     5.681    vga_r_reg[2]_i_185_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.015 f  vga_r_reg[2]_i_155/O[1]
                         net (fo=5, routed)           0.696     6.711    vga_r_reg[2]_i_155_n_6
    SLICE_X44Y49         LUT1 (Prop_lut1_I0_O)        0.303     7.014 r  vga_r[2]_i_281/O
                         net (fo=1, routed)           0.000     7.014    vga_r[2]_i_281_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.564 r  vga_r_reg[2]_i_233/CO[3]
                         net (fo=1, routed)           0.001     7.565    vga_r_reg[2]_i_233_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.679 r  vga_r_reg[2]_i_203/CO[3]
                         net (fo=1, routed)           0.000     7.679    vga_r_reg[2]_i_203_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.793 r  vga_r_reg[2]_i_165/CO[3]
                         net (fo=1, routed)           0.000     7.793    vga_r_reg[2]_i_165_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.064 f  vga_r_reg[2]_i_130/CO[0]
                         net (fo=49, routed)          0.798     8.862    vga_r_reg[2]_i_130_n_3
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.373     9.235 r  vga_r[2]_i_305/O
                         net (fo=1, routed)           0.000     9.235    vga_r[2]_i_305_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.785 r  vga_r_reg[2]_i_270/CO[3]
                         net (fo=1, routed)           0.000     9.785    vga_r_reg[2]_i_270_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.899 r  vga_r_reg[2]_i_224/CO[3]
                         net (fo=1, routed)           0.000     9.899    vga_r_reg[2]_i_224_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.013 r  vga_r_reg[2]_i_194/CO[3]
                         net (fo=1, routed)           0.000    10.013    vga_r_reg[2]_i_194_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.127 r  vga_r_reg[2]_i_156/CO[3]
                         net (fo=1, routed)           0.000    10.127    vga_r_reg[2]_i_156_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  vga_r_reg[2]_i_129/CO[3]
                         net (fo=10, routed)          0.866    11.108    vga_r_reg[2]_i_129_n_0
    SLICE_X42Y53         LUT6 (Prop_lut6_I4_O)        0.124    11.232 r  vga_r[2]_i_121/O
                         net (fo=1, routed)           0.000    11.232    vga_r[2]_i_121_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.765 r  vga_r_reg[2]_i_93/CO[3]
                         net (fo=1, routed)           0.000    11.765    vga_r_reg[2]_i_93_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.984 r  vga_r_reg[2]_i_64/O[0]
                         net (fo=2, routed)           0.737    12.721    vga_gen/zoom3[8]
    SLICE_X42Y56         LUT4 (Prop_lut4_I2_O)        0.295    13.016 r  vga_gen/vga_r[2]_i_21/O
                         net (fo=1, routed)           0.000    13.016    vga_gen/vga_r[2]_i_21_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    13.474 f  vga_gen/vga_r_reg[2]_i_6/CO[1]
                         net (fo=2, routed)           0.322    13.796    vga_gen/CO[0]
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.332    14.128 r  vga_gen/vga_r[2]_i_1_comp/O
                         net (fo=8, routed)           0.339    14.468    vga_gen_n_41
    SLICE_X42Y58         FDRE                                         r  vga_b_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_gen/clkout1_buf/O
                         net (fo=3090, routed)        1.514    13.878    clk_65mhz
    SLICE_X42Y58         FDRE                                         r  vga_b_reg[0]/C
                         clock pessimism              0.487    14.366    
                         clock uncertainty           -0.130    14.236    
    SLICE_X42Y58         FDRE (Setup_fdre_C_R)       -0.524    13.712    vga_b_reg[0]
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                         -14.468    
  -------------------------------------------------------------------
                         slack                                 -0.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 corner_finder/bot_edge_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            bot_edge_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.807%)  route 0.147ns (47.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/clkout1_buf/O
                         net (fo=3090, routed)        0.638    -0.526    corner_finder/clk_65mhz
    SLICE_X34Y49         FDRE                                         r  corner_finder/bot_edge_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  corner_finder/bot_edge_reg[1]/Q
                         net (fo=1, routed)           0.147    -0.215    bot_edge_calc[1]
    SLICE_X34Y50         FDRE                                         r  bot_edge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/clkout1_buf/O
                         net (fo=3090, routed)        0.842    -0.831    clk_65mhz
    SLICE_X34Y50         FDRE                                         r  bot_edge_reg[1]/C
                         clock pessimism              0.504    -0.327    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.059    -0.268    bot_edge_reg[1]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_gen/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         15.385      12.022     RAMB36_X0Y16     mask_bram/BRAM_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X38Y54     blank_pipe_reg[5]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X38Y54     blank_pipe_reg[5]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk_gen/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk_gen/mmcm_adv_inst/CLKFBIN



