# _*_ MakeFile_*_
# $@: Represents the target.
# $<: Represents the first dependency.


CC = gcc
SRC = main.c school.c
OBJ = $(SRC:.c=.o)
NAME = school

all: $(OBJ)
	$(CC) $(OBJ) -o $@
