// Seed: 1626666945
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output id_4
);
  type_8(
      1, id_1
  );
  assign id_2 = id_1;
  logic id_5;
endmodule
