-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity LOAD_WEIGHT_DMA is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_dma_W_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    input_dma_W_TVALID : IN STD_LOGIC;
    input_dma_W_TREADY : OUT STD_LOGIC;
    input_dma_W_TLAST : IN STD_LOGIC;
    WEIGHT1_0_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_0_we0 : OUT STD_LOGIC;
    WEIGHT1_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_0_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_1_we0 : OUT STD_LOGIC;
    WEIGHT1_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_0_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_2_we0 : OUT STD_LOGIC;
    WEIGHT1_0_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_0_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_3_we0 : OUT STD_LOGIC;
    WEIGHT1_0_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_0_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_4_we0 : OUT STD_LOGIC;
    WEIGHT1_0_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_0_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_5_we0 : OUT STD_LOGIC;
    WEIGHT1_0_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_0_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_0_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_0_6_we0 : OUT STD_LOGIC;
    WEIGHT1_0_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_0_we0 : OUT STD_LOGIC;
    WEIGHT1_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_1_we0 : OUT STD_LOGIC;
    WEIGHT1_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_2_we0 : OUT STD_LOGIC;
    WEIGHT1_1_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_3_we0 : OUT STD_LOGIC;
    WEIGHT1_1_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_4_we0 : OUT STD_LOGIC;
    WEIGHT1_1_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_5_we0 : OUT STD_LOGIC;
    WEIGHT1_1_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_1_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_1_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_1_6_we0 : OUT STD_LOGIC;
    WEIGHT1_1_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_0_we0 : OUT STD_LOGIC;
    WEIGHT1_2_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_1_we0 : OUT STD_LOGIC;
    WEIGHT1_2_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_2_we0 : OUT STD_LOGIC;
    WEIGHT1_2_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_3_we0 : OUT STD_LOGIC;
    WEIGHT1_2_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_4_we0 : OUT STD_LOGIC;
    WEIGHT1_2_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_5_we0 : OUT STD_LOGIC;
    WEIGHT1_2_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_2_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_2_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_2_6_we0 : OUT STD_LOGIC;
    WEIGHT1_2_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_0_we0 : OUT STD_LOGIC;
    WEIGHT1_3_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_1_we0 : OUT STD_LOGIC;
    WEIGHT1_3_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_2_we0 : OUT STD_LOGIC;
    WEIGHT1_3_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_3_we0 : OUT STD_LOGIC;
    WEIGHT1_3_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_4_we0 : OUT STD_LOGIC;
    WEIGHT1_3_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_5_we0 : OUT STD_LOGIC;
    WEIGHT1_3_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_3_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_3_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_3_6_we0 : OUT STD_LOGIC;
    WEIGHT1_3_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_0_we0 : OUT STD_LOGIC;
    WEIGHT1_4_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_1_we0 : OUT STD_LOGIC;
    WEIGHT1_4_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_2_we0 : OUT STD_LOGIC;
    WEIGHT1_4_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_3_we0 : OUT STD_LOGIC;
    WEIGHT1_4_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_4_we0 : OUT STD_LOGIC;
    WEIGHT1_4_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_5_we0 : OUT STD_LOGIC;
    WEIGHT1_4_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_4_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_4_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_4_6_we0 : OUT STD_LOGIC;
    WEIGHT1_4_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_0_we0 : OUT STD_LOGIC;
    WEIGHT1_5_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_1_we0 : OUT STD_LOGIC;
    WEIGHT1_5_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_2_we0 : OUT STD_LOGIC;
    WEIGHT1_5_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_3_we0 : OUT STD_LOGIC;
    WEIGHT1_5_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_4_we0 : OUT STD_LOGIC;
    WEIGHT1_5_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_5_we0 : OUT STD_LOGIC;
    WEIGHT1_5_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_5_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_5_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_5_6_we0 : OUT STD_LOGIC;
    WEIGHT1_5_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_0_we0 : OUT STD_LOGIC;
    WEIGHT1_6_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_1_we0 : OUT STD_LOGIC;
    WEIGHT1_6_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_2_we0 : OUT STD_LOGIC;
    WEIGHT1_6_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_3_we0 : OUT STD_LOGIC;
    WEIGHT1_6_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_4_we0 : OUT STD_LOGIC;
    WEIGHT1_6_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_5_we0 : OUT STD_LOGIC;
    WEIGHT1_6_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_6_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_6_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_6_6_we0 : OUT STD_LOGIC;
    WEIGHT1_6_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_0_we0 : OUT STD_LOGIC;
    WEIGHT1_7_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_1_we0 : OUT STD_LOGIC;
    WEIGHT1_7_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_2_we0 : OUT STD_LOGIC;
    WEIGHT1_7_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_3_we0 : OUT STD_LOGIC;
    WEIGHT1_7_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_4_we0 : OUT STD_LOGIC;
    WEIGHT1_7_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_5_we0 : OUT STD_LOGIC;
    WEIGHT1_7_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_7_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_7_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_7_6_we0 : OUT STD_LOGIC;
    WEIGHT1_7_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_8_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_8_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_8_0_we0 : OUT STD_LOGIC;
    WEIGHT1_8_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_8_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_8_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_8_1_we0 : OUT STD_LOGIC;
    WEIGHT1_8_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_8_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_8_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_8_2_we0 : OUT STD_LOGIC;
    WEIGHT1_8_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_8_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_8_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_8_3_we0 : OUT STD_LOGIC;
    WEIGHT1_8_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_8_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_8_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_8_4_we0 : OUT STD_LOGIC;
    WEIGHT1_8_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_8_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_8_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_8_5_we0 : OUT STD_LOGIC;
    WEIGHT1_8_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_8_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_8_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_8_6_we0 : OUT STD_LOGIC;
    WEIGHT1_8_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_9_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_9_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_9_0_we0 : OUT STD_LOGIC;
    WEIGHT1_9_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_9_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_9_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_9_1_we0 : OUT STD_LOGIC;
    WEIGHT1_9_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_9_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_9_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_9_2_we0 : OUT STD_LOGIC;
    WEIGHT1_9_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_9_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_9_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_9_3_we0 : OUT STD_LOGIC;
    WEIGHT1_9_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_9_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_9_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_9_4_we0 : OUT STD_LOGIC;
    WEIGHT1_9_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_9_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_9_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_9_5_we0 : OUT STD_LOGIC;
    WEIGHT1_9_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_9_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_9_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_9_6_we0 : OUT STD_LOGIC;
    WEIGHT1_9_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_10_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_10_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_10_0_we0 : OUT STD_LOGIC;
    WEIGHT1_10_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_10_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_10_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_10_1_we0 : OUT STD_LOGIC;
    WEIGHT1_10_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_10_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_10_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_10_2_we0 : OUT STD_LOGIC;
    WEIGHT1_10_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_10_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_10_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_10_3_we0 : OUT STD_LOGIC;
    WEIGHT1_10_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_10_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_10_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_10_4_we0 : OUT STD_LOGIC;
    WEIGHT1_10_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_10_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_10_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_10_5_we0 : OUT STD_LOGIC;
    WEIGHT1_10_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_10_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_10_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_10_6_we0 : OUT STD_LOGIC;
    WEIGHT1_10_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_11_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_11_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_11_0_we0 : OUT STD_LOGIC;
    WEIGHT1_11_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_11_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_11_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_11_1_we0 : OUT STD_LOGIC;
    WEIGHT1_11_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_11_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_11_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_11_2_we0 : OUT STD_LOGIC;
    WEIGHT1_11_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_11_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_11_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_11_3_we0 : OUT STD_LOGIC;
    WEIGHT1_11_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_11_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_11_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_11_4_we0 : OUT STD_LOGIC;
    WEIGHT1_11_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_11_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_11_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_11_5_we0 : OUT STD_LOGIC;
    WEIGHT1_11_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_11_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_11_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_11_6_we0 : OUT STD_LOGIC;
    WEIGHT1_11_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_12_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_12_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_12_0_we0 : OUT STD_LOGIC;
    WEIGHT1_12_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_12_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_12_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_12_1_we0 : OUT STD_LOGIC;
    WEIGHT1_12_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_12_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_12_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_12_2_we0 : OUT STD_LOGIC;
    WEIGHT1_12_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_12_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_12_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_12_3_we0 : OUT STD_LOGIC;
    WEIGHT1_12_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_12_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_12_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_12_4_we0 : OUT STD_LOGIC;
    WEIGHT1_12_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_12_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_12_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_12_5_we0 : OUT STD_LOGIC;
    WEIGHT1_12_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_12_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_12_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_12_6_we0 : OUT STD_LOGIC;
    WEIGHT1_12_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_13_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_13_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_13_0_we0 : OUT STD_LOGIC;
    WEIGHT1_13_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_13_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_13_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_13_1_we0 : OUT STD_LOGIC;
    WEIGHT1_13_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_13_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_13_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_13_2_we0 : OUT STD_LOGIC;
    WEIGHT1_13_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_13_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_13_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_13_3_we0 : OUT STD_LOGIC;
    WEIGHT1_13_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_13_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_13_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_13_4_we0 : OUT STD_LOGIC;
    WEIGHT1_13_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_13_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_13_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_13_5_we0 : OUT STD_LOGIC;
    WEIGHT1_13_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_13_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_13_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_13_6_we0 : OUT STD_LOGIC;
    WEIGHT1_13_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_14_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_14_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_14_0_we0 : OUT STD_LOGIC;
    WEIGHT1_14_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_14_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_14_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_14_1_we0 : OUT STD_LOGIC;
    WEIGHT1_14_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_14_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_14_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_14_2_we0 : OUT STD_LOGIC;
    WEIGHT1_14_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_14_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_14_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_14_3_we0 : OUT STD_LOGIC;
    WEIGHT1_14_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_14_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_14_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_14_4_we0 : OUT STD_LOGIC;
    WEIGHT1_14_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_14_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_14_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_14_5_we0 : OUT STD_LOGIC;
    WEIGHT1_14_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_14_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_14_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_14_6_we0 : OUT STD_LOGIC;
    WEIGHT1_14_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_15_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_15_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_15_0_we0 : OUT STD_LOGIC;
    WEIGHT1_15_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_15_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_15_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_15_1_we0 : OUT STD_LOGIC;
    WEIGHT1_15_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_15_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_15_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_15_2_we0 : OUT STD_LOGIC;
    WEIGHT1_15_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_15_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_15_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_15_3_we0 : OUT STD_LOGIC;
    WEIGHT1_15_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_15_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_15_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_15_4_we0 : OUT STD_LOGIC;
    WEIGHT1_15_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_15_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_15_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_15_5_we0 : OUT STD_LOGIC;
    WEIGHT1_15_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_15_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_15_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_15_6_we0 : OUT STD_LOGIC;
    WEIGHT1_15_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_16_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_16_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_16_0_we0 : OUT STD_LOGIC;
    WEIGHT1_16_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_16_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_16_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_16_1_we0 : OUT STD_LOGIC;
    WEIGHT1_16_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_16_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_16_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_16_2_we0 : OUT STD_LOGIC;
    WEIGHT1_16_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_16_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_16_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_16_3_we0 : OUT STD_LOGIC;
    WEIGHT1_16_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_16_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_16_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_16_4_we0 : OUT STD_LOGIC;
    WEIGHT1_16_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_16_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_16_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_16_5_we0 : OUT STD_LOGIC;
    WEIGHT1_16_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_16_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_16_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_16_6_we0 : OUT STD_LOGIC;
    WEIGHT1_16_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_17_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_17_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_17_0_we0 : OUT STD_LOGIC;
    WEIGHT1_17_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_17_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_17_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_17_1_we0 : OUT STD_LOGIC;
    WEIGHT1_17_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_17_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_17_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_17_2_we0 : OUT STD_LOGIC;
    WEIGHT1_17_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_17_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_17_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_17_3_we0 : OUT STD_LOGIC;
    WEIGHT1_17_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_17_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_17_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_17_4_we0 : OUT STD_LOGIC;
    WEIGHT1_17_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_17_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_17_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_17_5_we0 : OUT STD_LOGIC;
    WEIGHT1_17_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_17_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_17_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_17_6_we0 : OUT STD_LOGIC;
    WEIGHT1_17_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_18_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_18_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_18_0_we0 : OUT STD_LOGIC;
    WEIGHT1_18_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_18_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_18_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_18_1_we0 : OUT STD_LOGIC;
    WEIGHT1_18_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_18_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_18_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_18_2_we0 : OUT STD_LOGIC;
    WEIGHT1_18_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_18_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_18_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_18_3_we0 : OUT STD_LOGIC;
    WEIGHT1_18_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_18_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_18_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_18_4_we0 : OUT STD_LOGIC;
    WEIGHT1_18_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_18_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_18_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_18_5_we0 : OUT STD_LOGIC;
    WEIGHT1_18_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_18_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_18_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_18_6_we0 : OUT STD_LOGIC;
    WEIGHT1_18_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_19_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_19_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_19_0_we0 : OUT STD_LOGIC;
    WEIGHT1_19_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_19_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_19_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_19_1_we0 : OUT STD_LOGIC;
    WEIGHT1_19_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_19_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_19_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_19_2_we0 : OUT STD_LOGIC;
    WEIGHT1_19_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_19_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_19_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_19_3_we0 : OUT STD_LOGIC;
    WEIGHT1_19_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_19_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_19_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_19_4_we0 : OUT STD_LOGIC;
    WEIGHT1_19_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_19_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_19_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_19_5_we0 : OUT STD_LOGIC;
    WEIGHT1_19_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_19_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_19_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_19_6_we0 : OUT STD_LOGIC;
    WEIGHT1_19_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_20_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_20_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_20_0_we0 : OUT STD_LOGIC;
    WEIGHT1_20_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_20_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_20_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_20_1_we0 : OUT STD_LOGIC;
    WEIGHT1_20_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_20_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_20_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_20_2_we0 : OUT STD_LOGIC;
    WEIGHT1_20_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_20_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_20_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_20_3_we0 : OUT STD_LOGIC;
    WEIGHT1_20_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_20_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_20_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_20_4_we0 : OUT STD_LOGIC;
    WEIGHT1_20_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_20_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_20_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_20_5_we0 : OUT STD_LOGIC;
    WEIGHT1_20_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_20_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_20_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_20_6_we0 : OUT STD_LOGIC;
    WEIGHT1_20_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_21_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_21_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_21_0_we0 : OUT STD_LOGIC;
    WEIGHT1_21_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_21_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_21_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_21_1_we0 : OUT STD_LOGIC;
    WEIGHT1_21_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_21_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_21_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_21_2_we0 : OUT STD_LOGIC;
    WEIGHT1_21_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_21_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_21_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_21_3_we0 : OUT STD_LOGIC;
    WEIGHT1_21_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_21_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_21_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_21_4_we0 : OUT STD_LOGIC;
    WEIGHT1_21_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_21_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_21_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_21_5_we0 : OUT STD_LOGIC;
    WEIGHT1_21_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_21_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_21_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_21_6_we0 : OUT STD_LOGIC;
    WEIGHT1_21_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_22_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_22_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_22_0_we0 : OUT STD_LOGIC;
    WEIGHT1_22_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_22_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_22_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_22_1_we0 : OUT STD_LOGIC;
    WEIGHT1_22_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_22_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_22_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_22_2_we0 : OUT STD_LOGIC;
    WEIGHT1_22_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_22_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_22_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_22_3_we0 : OUT STD_LOGIC;
    WEIGHT1_22_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_22_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_22_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_22_4_we0 : OUT STD_LOGIC;
    WEIGHT1_22_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_22_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_22_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_22_5_we0 : OUT STD_LOGIC;
    WEIGHT1_22_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_22_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_22_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_22_6_we0 : OUT STD_LOGIC;
    WEIGHT1_22_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_23_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_23_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_23_0_we0 : OUT STD_LOGIC;
    WEIGHT1_23_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_23_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_23_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_23_1_we0 : OUT STD_LOGIC;
    WEIGHT1_23_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_23_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_23_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_23_2_we0 : OUT STD_LOGIC;
    WEIGHT1_23_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_23_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_23_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_23_3_we0 : OUT STD_LOGIC;
    WEIGHT1_23_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_23_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_23_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_23_4_we0 : OUT STD_LOGIC;
    WEIGHT1_23_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_23_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_23_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_23_5_we0 : OUT STD_LOGIC;
    WEIGHT1_23_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_23_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_23_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_23_6_we0 : OUT STD_LOGIC;
    WEIGHT1_23_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_24_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_24_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_24_0_we0 : OUT STD_LOGIC;
    WEIGHT1_24_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_24_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_24_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_24_1_we0 : OUT STD_LOGIC;
    WEIGHT1_24_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_24_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_24_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_24_2_we0 : OUT STD_LOGIC;
    WEIGHT1_24_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_24_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_24_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_24_3_we0 : OUT STD_LOGIC;
    WEIGHT1_24_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_24_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_24_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_24_4_we0 : OUT STD_LOGIC;
    WEIGHT1_24_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_24_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_24_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_24_5_we0 : OUT STD_LOGIC;
    WEIGHT1_24_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_24_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_24_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_24_6_we0 : OUT STD_LOGIC;
    WEIGHT1_24_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_25_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_25_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_25_0_we0 : OUT STD_LOGIC;
    WEIGHT1_25_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_25_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_25_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_25_1_we0 : OUT STD_LOGIC;
    WEIGHT1_25_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_25_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_25_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_25_2_we0 : OUT STD_LOGIC;
    WEIGHT1_25_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_25_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_25_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_25_3_we0 : OUT STD_LOGIC;
    WEIGHT1_25_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_25_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_25_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_25_4_we0 : OUT STD_LOGIC;
    WEIGHT1_25_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_25_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_25_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_25_5_we0 : OUT STD_LOGIC;
    WEIGHT1_25_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_25_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_25_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_25_6_we0 : OUT STD_LOGIC;
    WEIGHT1_25_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_26_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_26_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_26_0_we0 : OUT STD_LOGIC;
    WEIGHT1_26_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_26_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_26_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_26_1_we0 : OUT STD_LOGIC;
    WEIGHT1_26_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_26_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_26_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_26_2_we0 : OUT STD_LOGIC;
    WEIGHT1_26_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_26_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_26_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_26_3_we0 : OUT STD_LOGIC;
    WEIGHT1_26_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_26_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_26_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_26_4_we0 : OUT STD_LOGIC;
    WEIGHT1_26_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_26_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_26_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_26_5_we0 : OUT STD_LOGIC;
    WEIGHT1_26_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_26_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_26_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_26_6_we0 : OUT STD_LOGIC;
    WEIGHT1_26_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_27_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_27_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_27_0_we0 : OUT STD_LOGIC;
    WEIGHT1_27_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_27_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_27_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_27_1_we0 : OUT STD_LOGIC;
    WEIGHT1_27_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_27_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_27_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_27_2_we0 : OUT STD_LOGIC;
    WEIGHT1_27_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_27_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_27_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_27_3_we0 : OUT STD_LOGIC;
    WEIGHT1_27_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_27_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_27_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_27_4_we0 : OUT STD_LOGIC;
    WEIGHT1_27_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_27_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_27_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_27_5_we0 : OUT STD_LOGIC;
    WEIGHT1_27_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_27_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_27_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_27_6_we0 : OUT STD_LOGIC;
    WEIGHT1_27_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_28_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_28_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_28_0_we0 : OUT STD_LOGIC;
    WEIGHT1_28_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_28_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_28_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_28_1_we0 : OUT STD_LOGIC;
    WEIGHT1_28_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_28_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_28_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_28_2_we0 : OUT STD_LOGIC;
    WEIGHT1_28_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_28_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_28_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_28_3_we0 : OUT STD_LOGIC;
    WEIGHT1_28_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_28_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_28_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_28_4_we0 : OUT STD_LOGIC;
    WEIGHT1_28_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_28_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_28_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_28_5_we0 : OUT STD_LOGIC;
    WEIGHT1_28_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_28_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_28_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_28_6_we0 : OUT STD_LOGIC;
    WEIGHT1_28_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_29_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_29_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_29_0_we0 : OUT STD_LOGIC;
    WEIGHT1_29_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_29_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_29_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_29_1_we0 : OUT STD_LOGIC;
    WEIGHT1_29_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_29_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_29_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_29_2_we0 : OUT STD_LOGIC;
    WEIGHT1_29_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_29_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_29_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_29_3_we0 : OUT STD_LOGIC;
    WEIGHT1_29_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_29_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_29_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_29_4_we0 : OUT STD_LOGIC;
    WEIGHT1_29_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_29_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_29_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_29_5_we0 : OUT STD_LOGIC;
    WEIGHT1_29_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_29_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_29_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_29_6_we0 : OUT STD_LOGIC;
    WEIGHT1_29_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_30_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_30_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_30_0_we0 : OUT STD_LOGIC;
    WEIGHT1_30_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_30_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_30_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_30_1_we0 : OUT STD_LOGIC;
    WEIGHT1_30_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_30_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_30_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_30_2_we0 : OUT STD_LOGIC;
    WEIGHT1_30_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_30_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_30_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_30_3_we0 : OUT STD_LOGIC;
    WEIGHT1_30_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_30_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_30_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_30_4_we0 : OUT STD_LOGIC;
    WEIGHT1_30_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_30_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_30_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_30_5_we0 : OUT STD_LOGIC;
    WEIGHT1_30_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_30_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_30_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_30_6_we0 : OUT STD_LOGIC;
    WEIGHT1_30_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_31_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_31_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_31_0_we0 : OUT STD_LOGIC;
    WEIGHT1_31_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_31_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_31_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_31_1_we0 : OUT STD_LOGIC;
    WEIGHT1_31_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_31_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_31_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_31_2_we0 : OUT STD_LOGIC;
    WEIGHT1_31_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_31_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_31_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_31_3_we0 : OUT STD_LOGIC;
    WEIGHT1_31_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_31_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_31_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_31_4_we0 : OUT STD_LOGIC;
    WEIGHT1_31_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_31_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_31_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_31_5_we0 : OUT STD_LOGIC;
    WEIGHT1_31_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_31_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_31_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_31_6_we0 : OUT STD_LOGIC;
    WEIGHT1_31_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_32_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_32_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_32_0_we0 : OUT STD_LOGIC;
    WEIGHT1_32_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_32_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_32_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_32_1_we0 : OUT STD_LOGIC;
    WEIGHT1_32_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_32_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_32_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_32_2_we0 : OUT STD_LOGIC;
    WEIGHT1_32_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_32_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_32_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_32_3_we0 : OUT STD_LOGIC;
    WEIGHT1_32_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_32_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_32_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_32_4_we0 : OUT STD_LOGIC;
    WEIGHT1_32_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_32_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_32_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_32_5_we0 : OUT STD_LOGIC;
    WEIGHT1_32_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_32_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_32_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_32_6_we0 : OUT STD_LOGIC;
    WEIGHT1_32_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_33_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_33_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_33_0_we0 : OUT STD_LOGIC;
    WEIGHT1_33_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_33_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_33_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_33_1_we0 : OUT STD_LOGIC;
    WEIGHT1_33_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_33_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_33_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_33_2_we0 : OUT STD_LOGIC;
    WEIGHT1_33_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_33_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_33_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_33_3_we0 : OUT STD_LOGIC;
    WEIGHT1_33_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_33_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_33_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_33_4_we0 : OUT STD_LOGIC;
    WEIGHT1_33_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_33_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_33_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_33_5_we0 : OUT STD_LOGIC;
    WEIGHT1_33_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_33_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_33_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_33_6_we0 : OUT STD_LOGIC;
    WEIGHT1_33_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_34_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_34_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_34_0_we0 : OUT STD_LOGIC;
    WEIGHT1_34_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_34_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_34_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_34_1_we0 : OUT STD_LOGIC;
    WEIGHT1_34_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_34_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_34_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_34_2_we0 : OUT STD_LOGIC;
    WEIGHT1_34_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_34_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_34_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_34_3_we0 : OUT STD_LOGIC;
    WEIGHT1_34_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_34_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_34_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_34_4_we0 : OUT STD_LOGIC;
    WEIGHT1_34_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_34_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_34_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_34_5_we0 : OUT STD_LOGIC;
    WEIGHT1_34_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_34_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_34_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_34_6_we0 : OUT STD_LOGIC;
    WEIGHT1_34_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_35_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_35_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_35_0_we0 : OUT STD_LOGIC;
    WEIGHT1_35_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_35_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_35_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_35_1_we0 : OUT STD_LOGIC;
    WEIGHT1_35_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_35_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_35_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_35_2_we0 : OUT STD_LOGIC;
    WEIGHT1_35_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_35_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_35_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_35_3_we0 : OUT STD_LOGIC;
    WEIGHT1_35_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_35_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_35_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_35_4_we0 : OUT STD_LOGIC;
    WEIGHT1_35_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_35_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_35_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_35_5_we0 : OUT STD_LOGIC;
    WEIGHT1_35_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_35_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_35_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_35_6_we0 : OUT STD_LOGIC;
    WEIGHT1_35_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_36_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_36_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_36_0_we0 : OUT STD_LOGIC;
    WEIGHT1_36_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_36_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_36_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_36_1_we0 : OUT STD_LOGIC;
    WEIGHT1_36_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_36_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_36_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_36_2_we0 : OUT STD_LOGIC;
    WEIGHT1_36_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_36_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_36_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_36_3_we0 : OUT STD_LOGIC;
    WEIGHT1_36_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_36_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_36_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_36_4_we0 : OUT STD_LOGIC;
    WEIGHT1_36_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_36_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_36_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_36_5_we0 : OUT STD_LOGIC;
    WEIGHT1_36_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_36_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_36_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_36_6_we0 : OUT STD_LOGIC;
    WEIGHT1_36_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_37_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_37_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_37_0_we0 : OUT STD_LOGIC;
    WEIGHT1_37_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_37_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_37_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_37_1_we0 : OUT STD_LOGIC;
    WEIGHT1_37_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_37_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_37_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_37_2_we0 : OUT STD_LOGIC;
    WEIGHT1_37_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_37_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_37_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_37_3_we0 : OUT STD_LOGIC;
    WEIGHT1_37_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_37_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_37_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_37_4_we0 : OUT STD_LOGIC;
    WEIGHT1_37_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_37_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_37_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_37_5_we0 : OUT STD_LOGIC;
    WEIGHT1_37_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_37_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_37_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_37_6_we0 : OUT STD_LOGIC;
    WEIGHT1_37_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_38_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_38_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_38_0_we0 : OUT STD_LOGIC;
    WEIGHT1_38_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_38_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_38_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_38_1_we0 : OUT STD_LOGIC;
    WEIGHT1_38_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_38_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_38_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_38_2_we0 : OUT STD_LOGIC;
    WEIGHT1_38_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_38_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_38_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_38_3_we0 : OUT STD_LOGIC;
    WEIGHT1_38_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_38_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_38_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_38_4_we0 : OUT STD_LOGIC;
    WEIGHT1_38_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_38_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_38_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_38_5_we0 : OUT STD_LOGIC;
    WEIGHT1_38_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_38_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_38_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_38_6_we0 : OUT STD_LOGIC;
    WEIGHT1_38_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_39_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_39_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_39_0_we0 : OUT STD_LOGIC;
    WEIGHT1_39_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_39_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_39_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_39_1_we0 : OUT STD_LOGIC;
    WEIGHT1_39_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_39_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_39_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_39_2_we0 : OUT STD_LOGIC;
    WEIGHT1_39_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_39_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_39_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_39_3_we0 : OUT STD_LOGIC;
    WEIGHT1_39_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_39_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_39_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_39_4_we0 : OUT STD_LOGIC;
    WEIGHT1_39_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_39_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_39_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_39_5_we0 : OUT STD_LOGIC;
    WEIGHT1_39_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_39_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_39_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_39_6_we0 : OUT STD_LOGIC;
    WEIGHT1_39_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_40_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_40_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_40_0_we0 : OUT STD_LOGIC;
    WEIGHT1_40_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_40_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_40_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_40_1_we0 : OUT STD_LOGIC;
    WEIGHT1_40_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_40_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_40_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_40_2_we0 : OUT STD_LOGIC;
    WEIGHT1_40_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_40_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_40_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_40_3_we0 : OUT STD_LOGIC;
    WEIGHT1_40_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_40_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_40_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_40_4_we0 : OUT STD_LOGIC;
    WEIGHT1_40_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_40_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_40_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_40_5_we0 : OUT STD_LOGIC;
    WEIGHT1_40_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_40_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_40_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_40_6_we0 : OUT STD_LOGIC;
    WEIGHT1_40_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_41_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_41_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_41_0_we0 : OUT STD_LOGIC;
    WEIGHT1_41_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_41_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_41_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_41_1_we0 : OUT STD_LOGIC;
    WEIGHT1_41_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_41_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_41_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_41_2_we0 : OUT STD_LOGIC;
    WEIGHT1_41_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_41_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_41_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_41_3_we0 : OUT STD_LOGIC;
    WEIGHT1_41_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_41_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_41_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_41_4_we0 : OUT STD_LOGIC;
    WEIGHT1_41_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_41_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_41_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_41_5_we0 : OUT STD_LOGIC;
    WEIGHT1_41_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_41_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_41_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_41_6_we0 : OUT STD_LOGIC;
    WEIGHT1_41_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_42_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_42_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_42_0_we0 : OUT STD_LOGIC;
    WEIGHT1_42_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_42_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_42_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_42_1_we0 : OUT STD_LOGIC;
    WEIGHT1_42_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_42_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_42_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_42_2_we0 : OUT STD_LOGIC;
    WEIGHT1_42_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_42_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_42_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_42_3_we0 : OUT STD_LOGIC;
    WEIGHT1_42_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_42_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_42_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_42_4_we0 : OUT STD_LOGIC;
    WEIGHT1_42_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_42_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_42_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_42_5_we0 : OUT STD_LOGIC;
    WEIGHT1_42_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_42_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_42_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_42_6_we0 : OUT STD_LOGIC;
    WEIGHT1_42_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_43_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_43_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_43_0_we0 : OUT STD_LOGIC;
    WEIGHT1_43_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_43_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_43_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_43_1_we0 : OUT STD_LOGIC;
    WEIGHT1_43_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_43_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_43_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_43_2_we0 : OUT STD_LOGIC;
    WEIGHT1_43_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_43_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_43_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_43_3_we0 : OUT STD_LOGIC;
    WEIGHT1_43_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_43_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_43_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_43_4_we0 : OUT STD_LOGIC;
    WEIGHT1_43_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_43_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_43_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_43_5_we0 : OUT STD_LOGIC;
    WEIGHT1_43_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_43_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_43_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_43_6_we0 : OUT STD_LOGIC;
    WEIGHT1_43_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_44_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_44_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_44_0_we0 : OUT STD_LOGIC;
    WEIGHT1_44_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_44_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_44_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_44_1_we0 : OUT STD_LOGIC;
    WEIGHT1_44_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_44_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_44_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_44_2_we0 : OUT STD_LOGIC;
    WEIGHT1_44_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_44_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_44_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_44_3_we0 : OUT STD_LOGIC;
    WEIGHT1_44_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_44_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_44_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_44_4_we0 : OUT STD_LOGIC;
    WEIGHT1_44_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_44_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_44_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_44_5_we0 : OUT STD_LOGIC;
    WEIGHT1_44_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_44_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_44_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_44_6_we0 : OUT STD_LOGIC;
    WEIGHT1_44_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_45_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_45_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_45_0_we0 : OUT STD_LOGIC;
    WEIGHT1_45_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_45_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_45_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_45_1_we0 : OUT STD_LOGIC;
    WEIGHT1_45_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_45_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_45_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_45_2_we0 : OUT STD_LOGIC;
    WEIGHT1_45_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_45_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_45_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_45_3_we0 : OUT STD_LOGIC;
    WEIGHT1_45_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_45_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_45_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_45_4_we0 : OUT STD_LOGIC;
    WEIGHT1_45_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_45_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_45_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_45_5_we0 : OUT STD_LOGIC;
    WEIGHT1_45_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_45_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_45_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_45_6_we0 : OUT STD_LOGIC;
    WEIGHT1_45_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_46_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_46_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_46_0_we0 : OUT STD_LOGIC;
    WEIGHT1_46_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_46_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_46_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_46_1_we0 : OUT STD_LOGIC;
    WEIGHT1_46_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_46_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_46_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_46_2_we0 : OUT STD_LOGIC;
    WEIGHT1_46_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_46_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_46_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_46_3_we0 : OUT STD_LOGIC;
    WEIGHT1_46_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_46_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_46_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_46_4_we0 : OUT STD_LOGIC;
    WEIGHT1_46_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_46_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_46_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_46_5_we0 : OUT STD_LOGIC;
    WEIGHT1_46_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_46_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_46_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_46_6_we0 : OUT STD_LOGIC;
    WEIGHT1_46_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_47_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_47_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_47_0_we0 : OUT STD_LOGIC;
    WEIGHT1_47_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_47_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_47_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_47_1_we0 : OUT STD_LOGIC;
    WEIGHT1_47_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_47_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_47_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_47_2_we0 : OUT STD_LOGIC;
    WEIGHT1_47_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_47_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_47_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_47_3_we0 : OUT STD_LOGIC;
    WEIGHT1_47_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_47_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_47_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_47_4_we0 : OUT STD_LOGIC;
    WEIGHT1_47_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_47_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_47_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_47_5_we0 : OUT STD_LOGIC;
    WEIGHT1_47_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_47_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_47_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_47_6_we0 : OUT STD_LOGIC;
    WEIGHT1_47_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_48_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_48_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_48_0_we0 : OUT STD_LOGIC;
    WEIGHT1_48_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_48_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_48_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_48_1_we0 : OUT STD_LOGIC;
    WEIGHT1_48_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_48_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_48_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_48_2_we0 : OUT STD_LOGIC;
    WEIGHT1_48_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_48_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_48_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_48_3_we0 : OUT STD_LOGIC;
    WEIGHT1_48_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_48_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_48_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_48_4_we0 : OUT STD_LOGIC;
    WEIGHT1_48_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_48_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_48_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_48_5_we0 : OUT STD_LOGIC;
    WEIGHT1_48_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_48_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_48_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_48_6_we0 : OUT STD_LOGIC;
    WEIGHT1_48_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_49_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_49_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_49_0_we0 : OUT STD_LOGIC;
    WEIGHT1_49_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_49_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_49_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_49_1_we0 : OUT STD_LOGIC;
    WEIGHT1_49_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_49_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_49_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_49_2_we0 : OUT STD_LOGIC;
    WEIGHT1_49_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_49_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_49_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_49_3_we0 : OUT STD_LOGIC;
    WEIGHT1_49_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_49_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_49_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_49_4_we0 : OUT STD_LOGIC;
    WEIGHT1_49_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_49_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_49_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_49_5_we0 : OUT STD_LOGIC;
    WEIGHT1_49_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_49_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_49_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_49_6_we0 : OUT STD_LOGIC;
    WEIGHT1_49_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_50_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_50_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_50_0_we0 : OUT STD_LOGIC;
    WEIGHT1_50_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_50_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_50_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_50_1_we0 : OUT STD_LOGIC;
    WEIGHT1_50_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_50_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_50_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_50_2_we0 : OUT STD_LOGIC;
    WEIGHT1_50_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_50_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_50_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_50_3_we0 : OUT STD_LOGIC;
    WEIGHT1_50_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_50_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_50_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_50_4_we0 : OUT STD_LOGIC;
    WEIGHT1_50_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_50_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_50_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_50_5_we0 : OUT STD_LOGIC;
    WEIGHT1_50_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_50_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_50_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_50_6_we0 : OUT STD_LOGIC;
    WEIGHT1_50_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_51_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_51_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_51_0_we0 : OUT STD_LOGIC;
    WEIGHT1_51_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_51_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_51_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_51_1_we0 : OUT STD_LOGIC;
    WEIGHT1_51_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_51_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_51_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_51_2_we0 : OUT STD_LOGIC;
    WEIGHT1_51_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_51_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_51_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_51_3_we0 : OUT STD_LOGIC;
    WEIGHT1_51_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_51_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_51_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_51_4_we0 : OUT STD_LOGIC;
    WEIGHT1_51_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_51_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_51_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_51_5_we0 : OUT STD_LOGIC;
    WEIGHT1_51_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_51_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_51_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_51_6_we0 : OUT STD_LOGIC;
    WEIGHT1_51_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_52_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_52_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_52_0_we0 : OUT STD_LOGIC;
    WEIGHT1_52_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_52_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_52_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_52_1_we0 : OUT STD_LOGIC;
    WEIGHT1_52_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_52_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_52_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_52_2_we0 : OUT STD_LOGIC;
    WEIGHT1_52_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_52_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_52_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_52_3_we0 : OUT STD_LOGIC;
    WEIGHT1_52_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_52_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_52_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_52_4_we0 : OUT STD_LOGIC;
    WEIGHT1_52_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_52_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_52_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_52_5_we0 : OUT STD_LOGIC;
    WEIGHT1_52_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_52_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_52_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_52_6_we0 : OUT STD_LOGIC;
    WEIGHT1_52_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_53_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_53_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_53_0_we0 : OUT STD_LOGIC;
    WEIGHT1_53_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_53_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_53_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_53_1_we0 : OUT STD_LOGIC;
    WEIGHT1_53_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_53_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_53_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_53_2_we0 : OUT STD_LOGIC;
    WEIGHT1_53_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_53_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_53_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_53_3_we0 : OUT STD_LOGIC;
    WEIGHT1_53_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_53_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_53_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_53_4_we0 : OUT STD_LOGIC;
    WEIGHT1_53_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_53_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_53_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_53_5_we0 : OUT STD_LOGIC;
    WEIGHT1_53_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_53_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_53_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_53_6_we0 : OUT STD_LOGIC;
    WEIGHT1_53_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_54_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_54_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_54_0_we0 : OUT STD_LOGIC;
    WEIGHT1_54_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_54_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_54_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_54_1_we0 : OUT STD_LOGIC;
    WEIGHT1_54_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_54_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_54_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_54_2_we0 : OUT STD_LOGIC;
    WEIGHT1_54_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_54_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_54_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_54_3_we0 : OUT STD_LOGIC;
    WEIGHT1_54_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_54_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_54_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_54_4_we0 : OUT STD_LOGIC;
    WEIGHT1_54_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_54_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_54_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_54_5_we0 : OUT STD_LOGIC;
    WEIGHT1_54_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_54_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_54_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_54_6_we0 : OUT STD_LOGIC;
    WEIGHT1_54_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_55_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_55_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_55_0_we0 : OUT STD_LOGIC;
    WEIGHT1_55_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_55_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_55_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_55_1_we0 : OUT STD_LOGIC;
    WEIGHT1_55_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_55_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_55_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_55_2_we0 : OUT STD_LOGIC;
    WEIGHT1_55_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_55_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_55_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_55_3_we0 : OUT STD_LOGIC;
    WEIGHT1_55_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_55_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_55_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_55_4_we0 : OUT STD_LOGIC;
    WEIGHT1_55_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_55_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_55_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_55_5_we0 : OUT STD_LOGIC;
    WEIGHT1_55_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_55_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_55_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_55_6_we0 : OUT STD_LOGIC;
    WEIGHT1_55_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_56_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_56_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_56_0_we0 : OUT STD_LOGIC;
    WEIGHT1_56_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_56_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_56_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_56_1_we0 : OUT STD_LOGIC;
    WEIGHT1_56_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_56_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_56_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_56_2_we0 : OUT STD_LOGIC;
    WEIGHT1_56_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_56_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_56_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_56_3_we0 : OUT STD_LOGIC;
    WEIGHT1_56_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_56_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_56_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_56_4_we0 : OUT STD_LOGIC;
    WEIGHT1_56_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_56_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_56_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_56_5_we0 : OUT STD_LOGIC;
    WEIGHT1_56_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_56_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_56_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_56_6_we0 : OUT STD_LOGIC;
    WEIGHT1_56_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_57_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_57_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_57_0_we0 : OUT STD_LOGIC;
    WEIGHT1_57_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_57_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_57_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_57_1_we0 : OUT STD_LOGIC;
    WEIGHT1_57_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_57_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_57_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_57_2_we0 : OUT STD_LOGIC;
    WEIGHT1_57_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_57_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_57_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_57_3_we0 : OUT STD_LOGIC;
    WEIGHT1_57_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_57_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_57_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_57_4_we0 : OUT STD_LOGIC;
    WEIGHT1_57_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_57_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_57_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_57_5_we0 : OUT STD_LOGIC;
    WEIGHT1_57_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_57_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_57_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_57_6_we0 : OUT STD_LOGIC;
    WEIGHT1_57_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_58_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_58_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_58_0_we0 : OUT STD_LOGIC;
    WEIGHT1_58_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_58_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_58_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_58_1_we0 : OUT STD_LOGIC;
    WEIGHT1_58_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_58_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_58_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_58_2_we0 : OUT STD_LOGIC;
    WEIGHT1_58_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_58_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_58_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_58_3_we0 : OUT STD_LOGIC;
    WEIGHT1_58_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_58_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_58_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_58_4_we0 : OUT STD_LOGIC;
    WEIGHT1_58_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_58_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_58_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_58_5_we0 : OUT STD_LOGIC;
    WEIGHT1_58_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_58_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_58_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_58_6_we0 : OUT STD_LOGIC;
    WEIGHT1_58_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_59_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_59_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_59_0_we0 : OUT STD_LOGIC;
    WEIGHT1_59_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_59_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_59_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_59_1_we0 : OUT STD_LOGIC;
    WEIGHT1_59_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_59_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_59_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_59_2_we0 : OUT STD_LOGIC;
    WEIGHT1_59_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_59_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_59_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_59_3_we0 : OUT STD_LOGIC;
    WEIGHT1_59_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_59_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_59_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_59_4_we0 : OUT STD_LOGIC;
    WEIGHT1_59_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_59_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_59_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_59_5_we0 : OUT STD_LOGIC;
    WEIGHT1_59_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_59_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_59_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_59_6_we0 : OUT STD_LOGIC;
    WEIGHT1_59_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_60_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_60_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_60_0_we0 : OUT STD_LOGIC;
    WEIGHT1_60_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_60_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_60_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_60_1_we0 : OUT STD_LOGIC;
    WEIGHT1_60_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_60_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_60_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_60_2_we0 : OUT STD_LOGIC;
    WEIGHT1_60_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_60_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_60_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_60_3_we0 : OUT STD_LOGIC;
    WEIGHT1_60_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_60_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_60_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_60_4_we0 : OUT STD_LOGIC;
    WEIGHT1_60_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_60_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_60_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_60_5_we0 : OUT STD_LOGIC;
    WEIGHT1_60_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_60_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_60_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_60_6_we0 : OUT STD_LOGIC;
    WEIGHT1_60_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_61_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_61_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_61_0_we0 : OUT STD_LOGIC;
    WEIGHT1_61_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_61_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_61_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_61_1_we0 : OUT STD_LOGIC;
    WEIGHT1_61_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_61_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_61_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_61_2_we0 : OUT STD_LOGIC;
    WEIGHT1_61_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_61_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_61_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_61_3_we0 : OUT STD_LOGIC;
    WEIGHT1_61_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_61_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_61_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_61_4_we0 : OUT STD_LOGIC;
    WEIGHT1_61_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_61_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_61_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_61_5_we0 : OUT STD_LOGIC;
    WEIGHT1_61_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_61_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_61_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_61_6_we0 : OUT STD_LOGIC;
    WEIGHT1_61_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_62_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_62_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_62_0_we0 : OUT STD_LOGIC;
    WEIGHT1_62_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_62_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_62_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_62_1_we0 : OUT STD_LOGIC;
    WEIGHT1_62_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_62_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_62_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_62_2_we0 : OUT STD_LOGIC;
    WEIGHT1_62_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_62_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_62_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_62_3_we0 : OUT STD_LOGIC;
    WEIGHT1_62_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_62_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_62_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_62_4_we0 : OUT STD_LOGIC;
    WEIGHT1_62_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_62_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_62_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_62_5_we0 : OUT STD_LOGIC;
    WEIGHT1_62_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_62_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_62_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_62_6_we0 : OUT STD_LOGIC;
    WEIGHT1_62_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_63_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_63_0_ce0 : OUT STD_LOGIC;
    WEIGHT1_63_0_we0 : OUT STD_LOGIC;
    WEIGHT1_63_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_63_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_63_1_ce0 : OUT STD_LOGIC;
    WEIGHT1_63_1_we0 : OUT STD_LOGIC;
    WEIGHT1_63_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_63_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_63_2_ce0 : OUT STD_LOGIC;
    WEIGHT1_63_2_we0 : OUT STD_LOGIC;
    WEIGHT1_63_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_63_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_63_3_ce0 : OUT STD_LOGIC;
    WEIGHT1_63_3_we0 : OUT STD_LOGIC;
    WEIGHT1_63_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_63_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_63_4_ce0 : OUT STD_LOGIC;
    WEIGHT1_63_4_we0 : OUT STD_LOGIC;
    WEIGHT1_63_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_63_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_63_5_ce0 : OUT STD_LOGIC;
    WEIGHT1_63_5_we0 : OUT STD_LOGIC;
    WEIGHT1_63_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    WEIGHT1_63_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    WEIGHT1_63_6_ce0 : OUT STD_LOGIC;
    WEIGHT1_63_6_we0 : OUT STD_LOGIC;
    WEIGHT1_63_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    custom_k : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of LOAD_WEIGHT_DMA is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv72_0 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv67_0 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";
    constant ap_const_lv6_3D : STD_LOGIC_VECTOR (5 downto 0) := "111101";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv6_3A : STD_LOGIC_VECTOR (5 downto 0) := "111010";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv6_37 : STD_LOGIC_VECTOR (5 downto 0) := "110111";
    constant ap_const_lv6_36 : STD_LOGIC_VECTOR (5 downto 0) := "110110";
    constant ap_const_lv6_35 : STD_LOGIC_VECTOR (5 downto 0) := "110101";
    constant ap_const_lv6_34 : STD_LOGIC_VECTOR (5 downto 0) := "110100";
    constant ap_const_lv6_33 : STD_LOGIC_VECTOR (5 downto 0) := "110011";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv6_31 : STD_LOGIC_VECTOR (5 downto 0) := "110001";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv67_7 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv72_1 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv67_1 : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal input_dma_W_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond_flatten4_fu_7055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bound_fu_7019_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_reg_8207 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound4_fu_7029_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal bound4_reg_8212 : STD_LOGIC_VECTOR (66 downto 0);
    signal tmp_fu_7035_p3 : STD_LOGIC_VECTOR (71 downto 0);
    signal tmp_reg_8217 : STD_LOGIC_VECTOR (71 downto 0);
    signal exitcond_mid_fu_7043_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_mid_reg_8222 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_mid_fu_7049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_mid_reg_8228 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next4_fu_7060_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal i_mid2_fu_7129_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_mid2_fu_7164_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal m_mid2_fu_7222_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal l_1_fu_8159_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_next_fu_8171_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten_next3_fu_8185_p3 : STD_LOGIC_VECTOR (66 downto 0);
    signal indvar_flatten3_reg_6938 : STD_LOGIC_VECTOR (71 downto 0);
    signal i_reg_6949 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten4_reg_6960 : STD_LOGIC_VECTOR (66 downto 0);
    signal j_reg_6971 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_reg_6982 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_reg_6993 : STD_LOGIC_VECTOR (30 downto 0);
    signal l_reg_7004 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_cast_fu_7708_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal weight_input_dma_dat_fu_7238_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_t_mid2_fu_7097_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_input_dma_dat_1_fu_7476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_7019_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal cast_fu_7015_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_fu_7019_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound4_fu_7029_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond_flatten_fu_7072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_t_mid1_fu_7085_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_t_fu_7091_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond_fu_7105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten1_fu_7117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_4_fu_7066_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_mid_fu_7077_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal exitcond_flatten_mid_2_fu_7122_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_7143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_mid1_fu_7110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_3_fu_7137_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal m_mid_fu_7149_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal exitcond_mid2_fu_7157_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_7178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_7184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_1_fu_7172_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_27_fu_7202_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_7198_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_7206_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_7234_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_input_dma_dat_2_fu_7466_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_mid2_fu_7190_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_8193_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_op_fu_8165_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten16_op_fu_8179_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal grp_fu_8193_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_8193_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_8193_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal bound4_fu_7029_p00 : STD_LOGIC_VECTOR (66 downto 0);

    component top_mac_muladd_5nbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    top_mac_muladd_5nbkb_U1 : component top_mac_muladd_5nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_8193_p0,
        din1 => grp_fu_8193_p1,
        din2 => grp_fu_8193_p2,
        dout => grp_fu_8193_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_reg_6949_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_reg_6949 <= i_mid2_fu_7129_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_6949 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    indvar_flatten3_reg_6938_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten3_reg_6938 <= indvar_flatten_next4_fu_7060_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten3_reg_6938 <= ap_const_lv72_0;
            end if; 
        end if;
    end process;

    indvar_flatten4_reg_6960_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten4_reg_6960 <= indvar_flatten_next3_fu_8185_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten4_reg_6960 <= ap_const_lv67_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_6982_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten_reg_6982 <= indvar_flatten_next_fu_8171_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_6982 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    j_reg_6971_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_reg_6971 <= j_mid2_fu_7164_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_reg_6971 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    l_reg_7004_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                l_reg_7004 <= l_1_fu_8159_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                l_reg_7004 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    m_reg_6993_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                m_reg_6993 <= m_mid2_fu_7222_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                m_reg_6993 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                bound4_reg_8212 <= bound4_fu_7029_p2;
                bound_reg_8207 <= bound_fu_7019_p2;
                exitcond_flatten_mid_reg_8228 <= exitcond_flatten_mid_fu_7049_p2;
                exitcond_mid_reg_8222 <= exitcond_mid_fu_7043_p2;
                    tmp_reg_8217(71 downto 5) <= tmp_fu_7035_p3(71 downto 5);
            end if;
        end if;
    end process;
    tmp_reg_8217(4 downto 0) <= "00000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    WEIGHT1_0_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_0_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_0_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_0_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_0_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_0_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_0_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_0_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_0_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_0_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_0_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_0_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_0_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_0_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_0_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_0_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_0_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_0_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_0_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_10_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_10_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_10_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_10_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_10_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_10_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_10_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_10_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_10_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_10_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_10_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_10_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_10_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_10_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_10_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_10_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_10_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_10_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_11_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_11_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_11_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_11_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_11_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_11_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_11_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_11_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_11_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_11_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_11_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_11_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_11_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_11_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_11_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_11_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_11_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_11_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_12_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_12_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_12_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_12_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_12_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_12_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_12_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_12_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_12_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_12_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_12_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_12_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_12_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_12_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_12_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_12_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_12_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_12_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_13_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_13_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_13_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_13_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_13_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_13_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_13_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_13_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_13_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_13_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_13_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_13_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_13_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_13_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_13_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_13_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_13_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_13_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_14_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_14_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_14_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_14_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_14_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_14_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_14_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_14_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_14_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_14_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_14_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_14_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_14_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_14_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_14_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_14_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_14_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_14_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_15_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_15_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_F) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_15_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_15_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_F) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_15_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_15_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_F) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_15_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_15_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_F) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_15_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_15_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_F) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_15_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_15_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_F) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_15_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_15_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_15_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_15_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_F) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_F) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_15_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_15_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_16_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_16_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_10) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_16_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_16_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_10) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_16_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_16_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_10) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_16_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_16_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_10) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_16_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_16_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_10) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_16_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_16_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_10) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_16_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_16_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_16_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_16_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_10) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_10) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_16_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_16_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_17_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_17_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_11) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_17_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_17_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_11) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_17_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_17_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_11) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_17_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_17_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_11) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_17_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_17_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_11) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_17_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_17_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_11) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_17_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_17_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_17_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_17_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_11) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_11) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_17_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_17_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_18_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_18_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_12) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_18_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_18_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_12) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_18_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_18_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_12) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_18_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_18_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_12) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_18_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_18_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_12) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_18_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_18_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_12) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_18_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_18_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_18_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_18_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_12) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_12) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_18_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_18_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_19_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_19_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_13) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_19_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_19_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_13) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_19_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_19_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_13) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_19_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_19_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_13) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_19_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_19_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_13) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_19_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_19_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_13) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_19_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_19_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_19_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_19_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_13) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_13) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_19_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_19_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_1_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_1_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_1_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_1_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_1_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_1_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_1_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_1_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_1_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_1_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_1_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_1_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_1_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_1_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_1_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_1_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_1_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_1_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_20_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_20_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_14) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_20_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_20_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_14) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_20_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_20_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_14) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_20_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_20_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_14) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_20_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_20_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_14) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_20_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_20_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_14) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_20_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_20_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_20_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_20_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_14) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_14) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_20_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_20_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_21_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_21_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_15) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_21_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_21_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_15) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_21_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_21_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_15) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_21_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_21_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_15) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_21_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_21_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_15) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_21_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_21_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_15) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_21_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_21_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_21_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_21_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_15) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_15) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_21_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_21_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_22_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_22_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_16) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_22_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_22_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_16) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_22_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_22_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_16) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_22_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_22_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_16) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_22_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_22_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_16) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_22_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_22_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_16) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_22_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_22_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_22_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_22_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_16) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_16) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_22_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_22_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_23_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_23_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_17) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_23_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_23_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_17) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_23_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_23_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_17) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_23_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_23_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_17) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_23_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_23_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_17) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_23_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_23_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_17) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_23_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_23_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_23_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_23_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_17) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_17) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_23_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_23_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_24_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_24_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_18) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_24_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_24_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_18) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_24_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_24_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_18) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_24_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_24_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_18) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_24_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_24_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_18) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_24_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_24_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_18) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_24_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_24_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_24_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_24_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_18) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_18) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_24_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_24_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_25_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_25_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_19) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_25_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_25_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_19) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_25_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_25_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_19) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_25_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_25_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_19) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_25_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_25_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_19) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_25_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_25_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_19) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_25_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_25_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_25_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_25_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_19) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_19) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_25_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_25_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_26_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_26_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_1A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_26_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_26_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_1A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_26_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_26_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_1A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_26_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_26_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_1A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_26_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_26_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_1A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_26_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_26_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_1A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_26_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_26_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_26_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_26_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_1A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_1A) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_26_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_26_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_27_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_27_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_1B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_27_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_27_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_1B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_27_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_27_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_1B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_27_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_27_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_1B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_27_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_27_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_1B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_27_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_27_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_1B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_27_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_27_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_27_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_27_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_1B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_1B) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_27_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_27_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_28_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_28_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_1C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_28_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_28_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_1C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_28_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_28_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_1C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_28_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_28_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_1C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_28_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_28_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_1C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_28_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_28_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_1C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_28_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_28_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_28_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_28_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_1C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_1C) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_28_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_28_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_29_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_29_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_1D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_29_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_29_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_1D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_29_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_29_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_1D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_29_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_29_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_1D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_29_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_29_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_1D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_29_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_29_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_1D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_29_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_29_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_29_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_29_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_1D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_1D) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_29_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_29_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_2_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_2_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_2_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_2_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_2_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_2_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_2_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_2_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_2_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_2_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_2_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_2_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_2_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_2_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_2_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_2_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_2_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_2_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_30_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_30_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_1E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_30_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_30_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_1E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_30_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_30_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_1E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_30_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_30_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_1E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_30_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_30_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_1E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_30_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_30_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_1E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_30_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_30_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_30_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_30_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_1E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_1E) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_30_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_30_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_31_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_31_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not((i_mid2_fu_7129_p3 = ap_const_lv6_0)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_2)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_3)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_4)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_5)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_6)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_7)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_8)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_9)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_E)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_F)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_10)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_11)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_12)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_13)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_14)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_15)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_16)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_17)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_18)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_19)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1E)) and not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_31_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_31_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not((i_mid2_fu_7129_p3 = ap_const_lv6_0)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_2)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_3)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_4)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_5)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_6)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_7)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_8)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_9)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_E)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_F)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_10)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_11)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_12)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_13)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_14)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_15)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_16)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_17)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_18)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_19)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1E)) and not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_31_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_31_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not((i_mid2_fu_7129_p3 = ap_const_lv6_0)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_2)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_3)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_4)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_5)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_6)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_7)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_8)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_9)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_E)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_F)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_10)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_11)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_12)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_13)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_14)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_15)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_16)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_17)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_18)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_19)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1E)) and not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_31_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_31_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not((i_mid2_fu_7129_p3 = ap_const_lv6_0)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_2)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_3)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_4)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_5)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_6)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_7)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_8)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_9)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_E)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_F)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_10)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_11)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_12)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_13)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_14)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_15)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_16)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_17)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_18)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_19)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1E)) and not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_31_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_31_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not((i_mid2_fu_7129_p3 = ap_const_lv6_0)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_2)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_3)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_4)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_5)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_6)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_7)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_8)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_9)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_E)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_F)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_10)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_11)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_12)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_13)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_14)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_15)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_16)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_17)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_18)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_19)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1E)) and not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_31_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_31_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not((i_mid2_fu_7129_p3 = ap_const_lv6_0)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_2)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_3)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_4)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_5)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_6)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_7)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_8)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_9)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_E)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_F)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_10)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_11)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_12)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_13)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_14)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_15)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_16)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_17)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_18)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_19)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1E)) and not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_31_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_31_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_31_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_31_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((not((i_mid2_fu_7129_p3 = ap_const_lv6_0)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_2)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_3)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_4)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_5)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_6)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_7)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_8)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_9)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_E)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_F)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_10)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_11)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_12)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_13)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_14)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_15)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_16)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_17)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_18)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_19)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1E)) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or (not((i_mid2_fu_7129_p3 = ap_const_lv6_0)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_2)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_3)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_4)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_5)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_6)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_7)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_8)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_9)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_E)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_F)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_10)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_11)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_12)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_13)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_14)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_15)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_16)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_17)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_18)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_19)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1A)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1B)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1C)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1D)) and not((i_mid2_fu_7129_p3 = ap_const_lv6_1E)) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_31_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_31_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_32_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_32_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_32_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_32_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_32_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_32_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_32_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_32_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_32_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_32_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_32_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_32_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_32_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_32_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_32_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_32_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_32_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_32_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_33_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_33_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_33_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_33_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_33_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_33_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_33_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_33_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_33_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_33_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_33_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_33_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_33_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_33_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_33_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_33_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_33_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_33_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_34_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_34_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_34_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_34_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_34_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_34_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_34_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_34_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_34_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_34_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_34_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_34_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_34_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_34_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_34_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_34_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_34_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_34_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_35_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_35_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_35_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_35_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_35_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_35_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_35_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_35_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_35_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_35_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_35_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_35_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_35_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_35_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_35_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_35_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_35_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_35_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_36_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_36_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_36_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_36_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_36_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_36_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_36_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_36_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_36_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_36_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_36_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_36_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_36_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_36_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_36_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_36_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_36_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_36_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_37_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_37_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_37_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_37_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_37_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_37_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_37_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_37_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_37_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_37_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_37_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_37_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_37_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_37_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_37_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_37_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_37_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_37_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_38_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_38_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_38_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_38_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_38_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_38_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_38_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_38_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_38_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_38_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_38_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_38_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_38_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_38_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_38_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_38_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_38_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_38_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_39_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_39_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_39_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_39_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_39_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_39_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_39_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_39_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_39_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_39_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_39_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_39_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_39_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_39_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_39_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_39_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_39_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_39_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_3_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_3_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_3_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_3_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_3_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_3_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_3_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_3_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_3_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_3_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_3_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_3_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_3_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_3_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_3_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_3_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_3_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_3_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_40_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_40_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_40_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_40_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_40_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_40_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_40_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_40_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_40_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_40_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_40_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_40_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_40_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_40_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_40_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_40_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_40_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_40_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_41_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_41_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_41_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_41_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_41_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_41_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_41_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_41_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_41_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_41_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_41_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_41_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_41_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_41_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_41_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_41_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_41_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_41_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_42_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_42_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_42_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_42_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_42_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_42_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_42_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_42_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_42_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_42_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_42_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_42_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_42_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_42_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_42_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_42_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_42_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_42_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_43_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_43_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_43_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_43_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_43_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_43_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_43_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_43_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_43_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_43_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_43_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_43_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_43_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_43_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_43_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_43_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_43_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_43_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_44_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_44_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_44_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_44_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_44_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_44_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_44_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_44_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_44_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_44_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_44_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_44_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_44_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_44_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_44_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_44_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_44_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_44_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_45_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_45_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_45_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_45_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_45_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_45_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_45_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_45_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_45_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_45_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_45_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_45_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_45_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_45_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_45_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_45_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_45_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_45_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_46_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_46_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_46_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_46_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_46_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_46_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_46_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_46_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_46_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_46_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_46_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_46_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_46_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_46_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_46_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_46_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_46_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_46_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_47_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_47_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_47_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_47_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_47_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_47_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_47_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_47_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_47_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_47_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_47_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_47_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_47_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_47_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_47_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_47_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_47_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_47_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_48_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_48_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_48_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_48_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_48_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_48_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_48_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_48_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_48_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_48_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_48_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_48_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_48_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_48_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_48_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_48_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_48_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_48_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_49_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_49_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_49_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_49_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_49_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_49_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_49_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_49_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_49_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_49_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_49_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_49_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_49_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_49_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_49_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_49_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_49_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_49_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_4_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_4_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_4_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_4_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_4_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_4_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_4_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_4_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_4_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_4_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_4_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_4_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_4_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_4_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_4_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_4_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_4_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_4_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_50_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_50_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_50_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_50_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_50_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_50_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_50_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_50_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_50_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_50_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_50_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_50_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_50_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_50_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_50_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_50_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_50_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_50_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_51_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_51_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_51_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_51_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_51_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_51_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_51_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_51_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_51_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_51_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_51_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_51_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_51_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_51_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_51_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_51_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_51_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_51_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_52_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_52_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_52_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_52_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_52_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_52_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_52_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_52_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_52_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_52_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_52_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_52_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_52_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_52_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_52_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_52_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_52_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_52_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_53_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_53_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_53_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_53_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_53_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_53_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_53_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_53_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_53_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_53_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_53_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_53_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_53_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_53_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_53_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_53_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_53_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_53_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_54_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_54_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_54_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_54_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_54_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_54_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_54_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_54_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_54_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_54_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_54_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_54_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_54_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_54_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_54_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_54_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_54_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_54_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_55_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_55_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_55_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_55_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_55_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_55_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_55_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_55_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_55_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_55_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_55_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_55_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_55_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_55_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_55_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_55_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_55_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_55_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_56_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_56_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_56_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_56_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_56_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_56_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_56_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_56_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_56_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_56_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_56_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_56_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_56_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_56_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_56_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_56_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_56_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_56_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_57_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_57_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_57_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_57_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_57_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_57_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_57_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_57_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_57_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_57_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_57_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_57_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_57_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_57_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_57_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_57_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_57_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_57_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_58_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_58_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_58_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_58_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_58_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_58_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_58_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_58_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_58_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_58_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_58_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_58_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_58_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_58_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_58_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_58_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_58_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_58_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_59_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_59_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_59_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_59_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_59_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_59_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_59_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_59_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_59_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_59_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_59_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_59_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_59_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_59_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_59_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_59_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_59_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_59_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_5_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_5_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_5_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_5_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_5_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_5_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_5_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_5_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_5_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_5_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_5_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_5_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_5_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_5_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_5_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_5_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_5_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_5_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_60_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_60_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_60_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_60_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_60_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_60_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_60_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_60_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_60_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_60_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_60_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_60_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_60_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_60_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_60_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_60_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_60_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_60_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_61_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_61_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_61_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_61_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_61_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_61_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_61_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_61_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_61_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_61_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_61_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_61_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_61_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_61_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_61_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_61_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_61_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_61_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_62_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_62_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_62_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_62_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_62_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_62_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_62_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_62_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_62_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_62_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_62_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_62_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_62_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_62_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_62_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_62_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_62_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_62_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_63_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_0_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_63_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E)) and not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_63_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_1_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_63_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E)) and not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_63_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_2_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_63_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E)) and not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_63_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_3_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_63_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E)) and not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_63_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_4_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_63_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E)) and not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_63_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_5_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_63_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E)) and not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_63_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_63_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_63_6_d0 <= weight_input_dma_dat_1_fu_7476_p1;

    WEIGHT1_63_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, j_mid2_fu_7164_p3, tmp_t_mid2_fu_7097_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and ((not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E)) and (j_mid2_fu_7164_p3 = ap_const_lv3_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or (not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_20)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_21)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_22)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_23)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_24)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_25)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_26)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_27)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_28)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_29)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2E)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_2F)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_30)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_31)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_32)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_33)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_34)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_35)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_36)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_37)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_38)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_39)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3A)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3B)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3C)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3D)) and not((tmp_t_mid2_fu_7097_p3 = ap_const_lv6_3E)) and (j_mid2_fu_7164_p3 = ap_const_lv3_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_63_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_63_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_6_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_6_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_6_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_6_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_6_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_6_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_6_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_6_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_6_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_6_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_6_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_6_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_6_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_6_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_6_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_6_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_6) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_6_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_6_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_7_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_7_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_7_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_7_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_7_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_7_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_7_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_7_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_7_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_7_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_7_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_7_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_7_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_7_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_7_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_7_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_7) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_7_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_7_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_8_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_8_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_8) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_8_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_8_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_8) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_8_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_8_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_8) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_8_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_8_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_8) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_8_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_8_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_8) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_8_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_8_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_8) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_8_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_8_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_8_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_8_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_8) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_8) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_8_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_8_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_0_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_9_0_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_0_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_0_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_9_0_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_0) and (i_mid2_fu_7129_p3 = ap_const_lv6_9) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_0_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_1_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_9_1_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_1_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_1_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_9_1_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_1) and (i_mid2_fu_7129_p3 = ap_const_lv6_9) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_1_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_2_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_9_2_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_2_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_2_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_9_2_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_2) and (i_mid2_fu_7129_p3 = ap_const_lv6_9) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_2_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_3_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_9_3_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_3_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_3_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_9_3_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_3) and (i_mid2_fu_7129_p3 = ap_const_lv6_9) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_3_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_4_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_9_4_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_4_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_4_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_9_4_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_4) and (i_mid2_fu_7129_p3 = ap_const_lv6_9) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_4_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_5_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_9_5_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_5_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_5_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_9_5_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (j_mid2_fu_7164_p3 = ap_const_lv3_5) and (i_mid2_fu_7129_p3 = ap_const_lv6_9) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_5_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_5_we0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_6_address0 <= tmp_24_cast_fu_7708_p1(7 - 1 downto 0);

    WEIGHT1_9_6_ce0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            WEIGHT1_9_6_ce0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    WEIGHT1_9_6_d0 <= weight_input_dma_dat_fu_7238_p1;

    WEIGHT1_9_6_we0_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2, i_mid2_fu_7129_p3, j_mid2_fu_7164_p3)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (((j_mid2_fu_7164_p3 = ap_const_lv3_7) and (i_mid2_fu_7129_p3 = ap_const_lv6_9) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0)) or ((j_mid2_fu_7164_p3 = ap_const_lv3_6) and (i_mid2_fu_7129_p3 = ap_const_lv6_9) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))))) then 
            WEIGHT1_9_6_we0 <= ap_const_logic_1;
        else 
            WEIGHT1_9_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_block_state2_assign_proc : process(input_dma_W_TVALID, exitcond_flatten4_fu_7055_p2)
    begin
                ap_block_state2 <= ((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound4_fu_7029_p0 <= bound4_fu_7029_p00(64 - 1 downto 0);
    bound4_fu_7029_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_7019_p2),67));
    bound4_fu_7029_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound4_fu_7029_p0) * unsigned(ap_const_lv67_7), 67));
    bound_fu_7019_p0 <= cast_fu_7015_p1(32 - 1 downto 0);
    bound_fu_7019_p1 <= cast_fu_7015_p1(32 - 1 downto 0);
    bound_fu_7019_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_7019_p0) * unsigned(bound_fu_7019_p1), 64));
    cast_fu_7015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(custom_k),64));
    exitcond_flatten1_fu_7117_p2 <= "1" when (indvar_flatten_reg_6982 = bound_reg_8207) else "0";
    exitcond_flatten4_fu_7055_p2 <= "1" when (indvar_flatten3_reg_6938 = tmp_reg_8217) else "0";
    exitcond_flatten_fu_7072_p2 <= "1" when (indvar_flatten4_reg_6960 = bound4_reg_8212) else "0";
    exitcond_flatten_mid_2_fu_7122_p3 <= 
        exitcond_flatten_mid_reg_8228 when (exitcond_flatten_fu_7072_p2(0) = '1') else 
        exitcond_flatten1_fu_7117_p2;
    exitcond_flatten_mid_fu_7049_p2 <= "1" when (bound_fu_7019_p2 = ap_const_lv64_0) else "0";
    exitcond_fu_7105_p2 <= "1" when (l_reg_7004 = custom_k) else "0";
    exitcond_mid1_fu_7110_p3 <= 
        exitcond_mid_reg_8222 when (exitcond_flatten_fu_7072_p2(0) = '1') else 
        exitcond_fu_7105_p2;
    exitcond_mid2_fu_7157_p3 <= 
        exitcond_mid_reg_8222 when (exitcond_flatten_mid_2_fu_7122_p3(0) = '1') else 
        exitcond_mid1_fu_7110_p3;
    exitcond_mid_fu_7043_p2 <= "1" when (custom_k = ap_const_lv32_0) else "0";
    grp_fu_8193_p0 <= ap_const_lv8_B(5 - 1 downto 0);
    grp_fu_8193_p1 <= 
        tmp_26_fu_7198_p1 when (exitcond_mid2_fu_7157_p3(0) = '1') else 
        tmp_28_fu_7206_p3;
    grp_fu_8193_p2 <= l_mid2_fu_7190_p3(8 - 1 downto 0);
    i_4_fu_7066_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(i_reg_6949));
    i_mid2_fu_7129_p3 <= 
        i_4_fu_7066_p2 when (exitcond_flatten_fu_7072_p2(0) = '1') else 
        i_reg_6949;
    indvar_flatten16_op_fu_8179_p2 <= std_logic_vector(unsigned(indvar_flatten4_reg_6960) + unsigned(ap_const_lv67_1));
    indvar_flatten_next3_fu_8185_p3 <= 
        ap_const_lv67_1 when (exitcond_flatten_fu_7072_p2(0) = '1') else 
        indvar_flatten16_op_fu_8179_p2;
    indvar_flatten_next4_fu_7060_p2 <= std_logic_vector(unsigned(indvar_flatten3_reg_6938) + unsigned(ap_const_lv72_1));
    indvar_flatten_next_fu_8171_p3 <= 
        ap_const_lv64_1 when (tmp_19_fu_7143_p2(0) = '1') else 
        indvar_flatten_op_fu_8165_p2;
    indvar_flatten_op_fu_8165_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_6982) + unsigned(ap_const_lv64_1));

    input_dma_W_TDATA_blk_n_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if (((exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_dma_W_TDATA_blk_n <= input_dma_W_TVALID;
        else 
            input_dma_W_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_dma_W_TREADY_assign_proc : process(input_dma_W_TVALID, ap_CS_fsm_state2, exitcond_flatten4_fu_7055_p2)
    begin
        if ((not(((input_dma_W_TVALID = ap_const_logic_0) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0))) and (exitcond_flatten4_fu_7055_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            input_dma_W_TREADY <= ap_const_logic_1;
        else 
            input_dma_W_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    j_3_fu_7137_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(j_mid_fu_7077_p3));
    j_mid2_fu_7164_p3 <= 
        j_3_fu_7137_p2 when (exitcond_flatten_mid_2_fu_7122_p3(0) = '1') else 
        j_mid_fu_7077_p3;
    j_mid_fu_7077_p3 <= 
        ap_const_lv3_0 when (exitcond_flatten_fu_7072_p2(0) = '1') else 
        j_reg_6971;
    l_1_fu_8159_p2 <= std_logic_vector(unsigned(l_mid2_fu_7190_p3) + unsigned(ap_const_lv32_1));
    l_mid2_fu_7190_p3 <= 
        ap_const_lv32_0 when (tmp_25_fu_7184_p2(0) = '1') else 
        l_reg_7004;
    m_1_fu_7172_p2 <= std_logic_vector(unsigned(ap_const_lv31_1) + unsigned(m_mid_fu_7149_p3));
    m_mid2_fu_7222_p3 <= 
        m_1_fu_7172_p2 when (exitcond_mid2_fu_7157_p3(0) = '1') else 
        m_mid_fu_7149_p3;
    m_mid_fu_7149_p3 <= 
        ap_const_lv31_0 when (tmp_19_fu_7143_p2(0) = '1') else 
        m_reg_6993;
    tmp_19_fu_7143_p2 <= (exitcond_flatten_mid_2_fu_7122_p3 or exitcond_flatten_fu_7072_p2);
    tmp_20_fu_7178_p2 <= (exitcond_mid2_fu_7157_p3 or exitcond_flatten_mid_2_fu_7122_p3);
        tmp_24_cast_fu_7708_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_8193_p3),64));

    tmp_25_fu_7184_p2 <= (tmp_20_fu_7178_p2 or exitcond_flatten_fu_7072_p2);
    tmp_26_fu_7198_p1 <= m_1_fu_7172_p2(8 - 1 downto 0);
    tmp_27_fu_7202_p1 <= m_reg_6993(8 - 1 downto 0);
    tmp_28_fu_7206_p3 <= 
        ap_const_lv8_0 when (tmp_19_fu_7143_p2(0) = '1') else 
        tmp_27_fu_7202_p1;
    tmp_30_fu_7234_p1 <= input_dma_W_TDATA(32 - 1 downto 0);
    tmp_fu_7035_p3 <= (bound4_fu_7029_p2 & ap_const_lv5_0);
    tmp_t_fu_7091_p2 <= (i_reg_6949 xor ap_const_lv6_20);
    tmp_t_mid1_fu_7085_p2 <= std_logic_vector(signed(ap_const_lv6_21) + signed(i_reg_6949));
    tmp_t_mid2_fu_7097_p3 <= 
        tmp_t_mid1_fu_7085_p2 when (exitcond_flatten_fu_7072_p2(0) = '1') else 
        tmp_t_fu_7091_p2;
    weight_input_dma_dat_1_fu_7476_p1 <= weight_input_dma_dat_2_fu_7466_p4;
    weight_input_dma_dat_2_fu_7466_p4 <= input_dma_W_TDATA(63 downto 32);
    weight_input_dma_dat_fu_7238_p1 <= tmp_30_fu_7234_p1;
end behav;
