`timescale 1ns / 1ps

module tb_decoder();
    reg [15:0] instr;
    wire loadA, loadB;
    

endmodule