

================================================================
== Vivado HLS Report for 'convolution_sobel'
================================================================
* Date:           Thu Sep 28 18:05:24 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        cppSobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+----------+
    |   Latency   |   Interval  | Pipeline |
    | min |  max  | min |  max  |   Type   |
    +-----+-------+-----+-------+----------+
    |   50|  51251|   50|  51251| dataflow |
    +-----+-------+-----+-------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+-----+-------+-----+-------+---------+
        |                 |              |   Latency   |   Interval  | Pipeline|
        |     Instance    |    Module    | min |  max  | min |  max  |   Type  |
        +-----------------+--------------+-----+-------+-----+-------+---------+
        |Loop_1_proc_U0   |Loop_1_proc   |   49|  51250|   49|  51250|   none  |
        |AXIvideo2Mat_U0  |AXIvideo2Mat  |    3|   1251|    3|   1251|   none  |
        |Mat2AXIvideo_U0  |Mat2AXIvideo  |    1|   1153|    1|   1153|   none  |
        +-----------------+--------------+-----+-------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     76|
|FIFO             |        0|      -|       0|      2|
|Instance         |        2|      2|     599|   1440|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|       9|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      2|     608|   1572|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------+--------------+---------+-------+-----+-----+
    |AXIvideo2Mat_U0  |AXIvideo2Mat  |        0|      0|  250|  385|
    |Loop_1_proc_U0   |Loop_1_proc   |        2|      2|  227|  746|
    |Mat2AXIvideo_U0  |Mat2AXIvideo  |        0|      0|  122|  309|
    +-----------------+--------------+---------+-------+-----+-----+
    |Total            |              |        2|      2|  599| 1440|
    +-----------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+------+-----+---------+
    |img_0_data_stream_0_U  |        0|  0|   1|     1|    8|        8|
    |img_1_data_stream_0_U  |        0|  0|   1|     1|    8|        8|
    +-----------------------+---------+---+----+------+-----+---------+
    |Total                  |        0|  0|   2|     2|   16|       16|
    +-----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |AXIvideo2Mat_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Loop_1_proc_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |Mat2AXIvideo_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |AXIvideo2Mat_U0_ap_ready_count    |     -    |      0|  0|  10|           2|           1|
    |Loop_1_proc_U0_ap_ready_count     |     -    |      0|  0|  10|           2|           1|
    |Mat2AXIvideo_U0_ap_ready_count    |     -    |      0|  0|  10|           2|           1|
    |AXIvideo2Mat_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |Loop_1_proc_U0_ap_start           |    and   |      0|  0|   2|           1|           1|
    |Mat2AXIvideo_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_AXIvideo2Mat_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Loop_1_proc_U0_ap_ready   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_Mat2AXIvideo_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  76|          20|          14|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count        |   9|          2|    2|          4|
    |Loop_1_proc_U0_ap_ready_count         |   9|          2|    2|          4|
    |Mat2AXIvideo_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_1_proc_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_Mat2AXIvideo_U0_ap_ready  |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |AXIvideo2Mat_U0_ap_ready_count        |  2|   0|    2|          0|
    |Loop_1_proc_U0_ap_ready_count         |  2|   0|    2|          0|
    |Mat2AXIvideo_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_AXIvideo2Mat_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_1_proc_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_Mat2AXIvideo_U0_ap_ready  |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  9|   0|    9|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|INPUT_STREAM_TDATA    |  in |   32|    axis    |  INPUT_STREAM_V_data_V |    pointer   |
|INPUT_STREAM_TKEEP    |  in |    4|    axis    |  INPUT_STREAM_V_keep_V |    pointer   |
|INPUT_STREAM_TSTRB    |  in |    4|    axis    |  INPUT_STREAM_V_strb_V |    pointer   |
|INPUT_STREAM_TUSER    |  in |    1|    axis    |  INPUT_STREAM_V_user_V |    pointer   |
|INPUT_STREAM_TLAST    |  in |    1|    axis    |  INPUT_STREAM_V_last_V |    pointer   |
|INPUT_STREAM_TID      |  in |    1|    axis    |   INPUT_STREAM_V_id_V  |    pointer   |
|INPUT_STREAM_TDEST    |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TVALID   |  in |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|INPUT_STREAM_TREADY   | out |    1|    axis    |  INPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDATA   | out |   32|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    4|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    4|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    1|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID     | out |    1|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|rows                  |  in |   32|  ap_stable |          rows          |    scalar    |
|cols                  |  in |   32|  ap_stable |          cols          |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |    convolution_sobel   | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |    convolution_sobel   | return value |
|ap_done               | out |    1| ap_ctrl_hs |    convolution_sobel   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    convolution_sobel   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    convolution_sobel   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    convolution_sobel   | return value |
+----------------------+-----+-----+------------+------------------------+--------------+

