
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30728 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 283.637 ; gain = 73.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:12]
INFO: [Synth 8-3491] module 'PC_Register' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd:5' bound to instance 'PC' of component 'PC_Register' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:121]
INFO: [Synth 8-638] synthesizing module 'PC_Register' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'PC_Register' (1#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/PC_Register.vhd:12]
	Parameter INPUT bound to: Instr.txt - type: string 
	Parameter OUTPUT bound to: out.txt - type: string 
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:6' bound to instance 'Instruction_MEM' of component 'Memory' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:18]
	Parameter INPUT bound to: Instr.txt - type: string 
	Parameter OUTPUT bound to: out.txt - type: string 
WARNING: [Synth 8-614] signal 'write_en' is read in the process but is not in the sensitivity list [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:71]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Memory' (2#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:18]
INFO: [Synth 8-3491] module 'Control' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd:5' bound to instance 'CPU_Control' of component 'Control' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Control' (3#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Control.vhd:16]
INFO: [Synth 8-3491] module 'Registers' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd:5' bound to instance 'CPU_Registers' of component 'Registers' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:153]
INFO: [Synth 8-638] synthesizing module 'Registers' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Registers' (4#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Registers.vhd:17]
INFO: [Synth 8-3491] module 'Sign_Extend' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd:5' bound to instance 'CPU_Sign_Extend' of component 'Sign_Extend' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Sign_Extend' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Sign_Extend' (5#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Sign_Extend.vhd:10]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:5' bound to instance 'CPU_reg_dest_mux' of component 'MUX_2_1' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:168]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:13]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1' (6#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:13]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MUX_2_1' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:5' bound to instance 'CPU_ALU_src_mux' of component 'MUX_2_1' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:175]
INFO: [Synth 8-638] synthesizing module 'MUX_2_1__parameterized1' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:13]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2_1__parameterized1' (6#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_2_1.vhd:13]
INFO: [Synth 8-3491] module 'ALU_16' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:5' bound to instance 'CPU_ALU' of component 'ALU_16' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:182]
INFO: [Synth 8-638] synthesizing module 'ALU_16' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:13]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_0' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:25]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:14]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd:5' bound to instance 'FA' of component 'Full_Adder' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:54]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (7#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Full_Adder.vhd:13]
INFO: [Synth 8-3491] module 'AND_Gate' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd:5' bound to instance 'AG' of component 'AND_Gate' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:62]
INFO: [Synth 8-638] synthesizing module 'AND_Gate' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'AND_Gate' (8#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/AND_Gate.vhd:11]
INFO: [Synth 8-3491] module 'OR_Gate' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd:5' bound to instance 'OG' of component 'OR_Gate' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:68]
INFO: [Synth 8-638] synthesizing module 'OR_Gate' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'OR_Gate' (9#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/OR_Gate.vhd:11]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MUX_3_1' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd:4' bound to instance 'MUX' of component 'MUX_3_1' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:75]
INFO: [Synth 8-638] synthesizing module 'MUX_3_1' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd:13]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_3_1' (10#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALU' (11#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:14]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_1' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:26]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_2' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:27]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_3' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:28]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_4' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:29]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_5' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:30]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_6' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:31]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_7' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:32]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_8' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:33]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_9' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:34]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_10' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:35]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_11' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:36]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_12' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:37]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_13' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:38]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_14' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU.vhd:5' bound to instance 'ALU_15' of component 'ALU' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ALU_16' (12#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/ALU_16bit.vhd:13]
	Parameter INPUT bound to: in.txt - type: string 
	Parameter OUTPUT bound to: out.txt - type: string 
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:6' bound to instance 'CPU_MEM' of component 'Memory' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:189]
INFO: [Synth 8-638] synthesizing module 'Memory__parameterized1' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:18]
	Parameter INPUT bound to: in.txt - type: string 
	Parameter OUTPUT bound to: out.txt - type: string 
WARNING: [Synth 8-614] signal 'write_en' is read in the process but is not in the sensitivity list [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:71]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Memory__parameterized1' (12#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:18]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'MUX_3_1' declared at 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd:4' bound to instance 'CPU_reg_src_mux' of component 'MUX_3_1' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:202]
INFO: [Synth 8-638] synthesizing module 'MUX_3_1__parameterized1' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd:13]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_3_1__parameterized1' (12#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/MUX_3_1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'CPU' (13#1) [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/CPU.vhd:12]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[15]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[14]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[13]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[12]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[11]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[10]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[9]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[8]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port mem_dump
WARNING: [Synth 8-3331] design Memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[8]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_dump
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 322.129 ; gain = 111.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 322.129 ; gain = 111.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 322.129 ; gain = 111.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "REG_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "REG_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:65]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.srcs/sources_1/new/Memory.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 408.520 ; gain = 198.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 48    
+---Registers : 
	               16 Bit    Registers := 15    
	                8 Bit    Registers := 68    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 68    
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 182   
	  10 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module PC_Register 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 34    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 68    
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 4     
Module Registers 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 14    
Module MUX_2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module MUX_2_1__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Full_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module MUX_3_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Memory__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 34    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 34    
	   2 Input      1 Bit        Muxes := 68    
Module MUX_3_1__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[15]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[14]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[13]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[12]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[11]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[10]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[9]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[8]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[7]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port addr[6]
WARNING: [Synth 8-3331] design Memory__parameterized1 has unconnected port mem_dump
WARNING: [Synth 8-3331] design Memory has unconnected port addr[15]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[14]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[13]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[12]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[11]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[10]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[9]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[8]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[7]
WARNING: [Synth 8-3331] design Memory has unconnected port addr[6]
WARNING: [Synth 8-3331] design Memory has unconnected port mem_dump
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/data_out_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[33][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[33][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[33][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[33][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[33][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[33][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[33][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[33][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[32][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[32][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[32][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[32][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[32][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[32][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[32][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[32][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[31][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[31][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[31][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[31][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[31][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[31][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[31][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[31][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[30][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[30][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[30][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[30][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[30][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[30][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[30][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[30][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[29][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[29][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[29][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[29][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[29][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[29][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[29][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[29][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[28][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[28][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[28][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[28][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[28][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[28][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[28][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[28][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[27][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[27][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[27][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[27][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[27][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[27][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[27][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[27][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[26][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[26][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[26][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[26][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[26][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[26][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[26][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[26][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[25][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[25][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[25][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[25][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[25][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[25][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[25][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[25][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[24][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[24][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[24][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[24][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[24][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[24][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[24][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[24][0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[23][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[23][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[23][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (Instruction_MEM/mem_reg[23][4]) is unused and will be removed from module CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 456.551 ; gain = 246.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 456.551 ; gain = 246.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 457.676 ; gain = 247.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 457.676 ; gain = 247.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 457.676 ; gain = 247.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 457.676 ; gain = 247.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 457.676 ; gain = 247.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 457.676 ; gain = 247.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 457.676 ; gain = 247.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 457.676 ; gain = 247.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 862 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 457.676 ; gain = 244.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 457.676 ; gain = 247.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 530.047 ; gain = 319.766
INFO: [Common 17-1381] The checkpoint 'C:/Users/Steven Shelestowsky/OneDrive/Documents/Vivado 2016.3 Projects/ENGG3380_Project/ENGG3380_Project.runs/synth_1/CPU.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 530.047 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 01 19:43:18 2024...
