/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 08:54:26 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_memc_0_ddr.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:11a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_0_DDR_H__
#define BCHP_MEMC_0_DDR_H__

/***************************************************************************
 *MEMC_0_DDR - Memory Controller 0 DDR IOBUF Registers
 ***************************************************************************/
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID             0x00106800 /* Memory Controller IOBUF Revision ID Register. */
#define BCHP_MEMC_0_DDR_PAD_SSTL_DDR2_MODE       0x00106804 /* Pad Mode Control Register */
#define BCHP_MEMC_0_DDR_BYTE_SLICE_DLL_RESET     0x00106808 /* Byteslice DLL reset register */
#define BCHP_MEMC_0_DDR_READ_DQS_GATE_CNTRL      0x0010680c /* Read DQS gating control register */
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL          0x00106810 /* Deskew DLL Reset register */
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG            0x00106814 /* Memory Controller Mode-Configuration Register. */
#define BCHP_MEMC_0_DDR_DRAM_MODE                0x00106818 /* DDR Mode Register. */
#define BCHP_MEMC_0_DDR_DRAM_TIMING              0x0010681c /* DDR-SDRAM Timing Register. */
#define BCHP_MEMC_0_DDR_PLL_FREQ_DIVIDER_RESET   0x00106820 /* PLL Frequency divider reset register */
#define BCHP_MEMC_0_DDR_PLL_VCXO_RESET           0x00106824 /* PLL VCXO reset register */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL   0x00106828 /* Analog test mode control register */
#define BCHP_MEMC_0_DDR_DISABLE_BYPASS_PLL       0x0010682c /* DDR bypass pll mode disable register. */
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE          0x00106830 /* Memory Controller Auto-Refresh Power Down Control Register. */
#define BCHP_MEMC_0_DDR_DLY_ARB                  0x00106834 /* Delayed Arbitration Control register. */
#define BCHP_MEMC_0_DDR_CNTRLR_START_SEQ         0x00106838 /* Memory Controller Sequencer Enable */
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT        0x0010683c /* Memory Controller , state machine timeout register. */
#define BCHP_MEMC_0_DDR_POWER_DOWN_STATUS        0x00106840 /* Memory Controller , status register. */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL            0x00106844 /* DDR PLL frequency control register */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG            0x00106848 /* DDR PLL control register */
#define BCHP_MEMC_0_DDR_PLL_CTRL1_REG            0x0010684c /* DDR PLL control register */
#define BCHP_MEMC_0_DDR_PLL_ADDR_PHASE_CNTRL     0x00106850 /* DDR PLL Address phase control register */
#define BCHP_MEMC_0_DDR_PLL_CLK_PHASE_CNTRL      0x00106854 /* DDR PLL Clock phase control register */
#define BCHP_MEMC_0_DDR_PLL_EVEN_DQS_PHASE_CNTRL 0x00106858 /* DDR PLL Even DQS  phase control register */
#define BCHP_MEMC_0_DDR_PLL_EVEN_DQ_PHASE_CNTRL  0x0010685c /* DDR PLL Even DQ  phase control register */
#define BCHP_MEMC_0_DDR_PLL_ODD_DQS_PHASE_CNTRL  0x00106860 /* DDR PLL Odd DQS  phase control register */
#define BCHP_MEMC_0_DDR_PLL_ODD_DQ_PHASE_CNTRL   0x00106864 /* DDR PLL Odd DQ  phase control register */
#define BCHP_MEMC_0_DDR_PLL_TEST_CNTRL_REG       0x00106868 /* DDR PLL test control register */
#define BCHP_MEMC_0_DDR_PLL_VCXO_RANGE_CNTRL     0x0010686c /* DDR PLL VCXO range control register */
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL  0x00106870 /* DDR PLL clock output delay control */
#define BCHP_MEMC_0_DDR_BYTE0_VCDL_PHASE_CNTL    0x00106874 /* VCDL Phase Control Register for bytelane 0 */
#define BCHP_MEMC_0_DDR_BYTE1_VCDL_PHASE_CNTL    0x00106878 /* VCDL Phase Control Register for bytelane 1 */
#define BCHP_MEMC_0_DDR_BYTE2_VCDL_PHASE_CNTL    0x0010687c /* VCDL Phase Control Register for bytelane 2 */
#define BCHP_MEMC_0_DDR_BYTE3_VCDL_PHASE_CNTL    0x00106880 /* VCDL Phase Control Register for bytelane 3 */
#define BCHP_MEMC_0_DDR_BYTE4_VCDL_PHASE_CNTL    0x00106884 /* VCDL Phase Control Register for bytelane 4 */
#define BCHP_MEMC_0_DDR_BYTE5_VCDL_PHASE_CNTL    0x00106888 /* VCDL Phase Control Register for bytelane 5 */
#define BCHP_MEMC_0_DDR_BYTE6_VCDL_PHASE_CNTL    0x0010688c /* VCDL Phase Control Register for bytelane 6 */
#define BCHP_MEMC_0_DDR_BYTE7_VCDL_PHASE_CNTL    0x00106890 /* VCDL Phase Control Register for bytelane 7 */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_RESET         0x00106894 /* Deskew DLL Reset register */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL         0x00106898 /* Deskew DLL control register */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE         0x0010689c /* Deskew DLL Phase register */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_ENABLE    0x001068a0 /* PVT Compensation Controller enable register */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_OFFSET_CNTRL 0x001068a4 /* PVT Compensation Controller offset control register */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_PWRDN_EN  0x001068a8 /* PVT Compensation Controller power down mode register */
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL 0x001068ac /* PVT Compensation Controller override control register */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS    0x001068b0 /* PVT Compensation Controller status register */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_SCOMP     0x001068b4 /* PVT Compensation Controller SCOMP register */
#define BCHP_MEMC_0_DDR_READ_WRITE_TIMING        0x001068b8 /* Read to Write & write to read timing register */
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR         0x001068bc /* DQS read fifo (PFIFO) read & write pointers for debug purpose */
#define BCHP_MEMC_0_DDR_DDR_PLL_EXT_CLKSEL       0x001068c0 /* DDR PLL external clock select register */
#define BCHP_MEMC_0_DDR_DDR_PLL_LOCK_STATUS      0x001068c4 /* DDR PLL lock status register */
#define BCHP_MEMC_0_DDR_SPARE1_RW                0x001068c8 /* Spare register */
#define BCHP_MEMC_0_DDR_SPARE1_RO                0x001068cc /* Spare register */

/***************************************************************************
 *IOBUF_REV_ID - Memory Controller IOBUF Revision ID Register.
 ***************************************************************************/
/* MEMC_0_DDR :: IOBUF_REV_ID :: reserved0 [31:16] */
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID_reserved0_MASK                0xffff0000
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID_reserved0_SHIFT               16

/* MEMC_0_DDR :: IOBUF_REV_ID :: MAJOR_ID [15:08] */
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID_MAJOR_ID_MASK                 0x0000ff00
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID_MAJOR_ID_SHIFT                8

/* MEMC_0_DDR :: IOBUF_REV_ID :: MINOR_ID [07:00] */
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID_MINOR_ID_MASK                 0x000000ff
#define BCHP_MEMC_0_DDR_IOBUF_REV_ID_MINOR_ID_SHIFT                0

/***************************************************************************
 *PAD_SSTL_DDR2_MODE - Pad Mode Control Register
 ***************************************************************************/
/* MEMC_0_DDR :: PAD_SSTL_DDR2_MODE :: reserved0 [31:08] */
#define BCHP_MEMC_0_DDR_PAD_SSTL_DDR2_MODE_reserved0_MASK          0xffffff00
#define BCHP_MEMC_0_DDR_PAD_SSTL_DDR2_MODE_reserved0_SHIFT         8

/* MEMC_0_DDR :: PAD_SSTL_DDR2_MODE :: CMD [07:06] */
#define BCHP_MEMC_0_DDR_PAD_SSTL_DDR2_MODE_CMD_MASK                0x000000c0
#define BCHP_MEMC_0_DDR_PAD_SSTL_DDR2_MODE_CMD_SHIFT               6

/* MEMC_0_DDR :: PAD_SSTL_DDR2_MODE :: DATA [05:04] */
#define BCHP_MEMC_0_DDR_PAD_SSTL_DDR2_MODE_DATA_MASK               0x00000030
#define BCHP_MEMC_0_DDR_PAD_SSTL_DDR2_MODE_DATA_SHIFT              4

/* MEMC_0_DDR :: PAD_SSTL_DDR2_MODE :: DQS [03:02] */
#define BCHP_MEMC_0_DDR_PAD_SSTL_DDR2_MODE_DQS_MASK                0x0000000c
#define BCHP_MEMC_0_DDR_PAD_SSTL_DDR2_MODE_DQS_SHIFT               2

/* MEMC_0_DDR :: PAD_SSTL_DDR2_MODE :: CLK [01:00] */
#define BCHP_MEMC_0_DDR_PAD_SSTL_DDR2_MODE_CLK_MASK                0x00000003
#define BCHP_MEMC_0_DDR_PAD_SSTL_DDR2_MODE_CLK_SHIFT               0

/***************************************************************************
 *BYTE_SLICE_DLL_RESET - Byteslice DLL reset register
 ***************************************************************************/
/* MEMC_0_DDR :: BYTE_SLICE_DLL_RESET :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_BYTE_SLICE_DLL_RESET_reserved0_MASK        0xfffffffe
#define BCHP_MEMC_0_DDR_BYTE_SLICE_DLL_RESET_reserved0_SHIFT       1

/* MEMC_0_DDR :: BYTE_SLICE_DLL_RESET :: DLL_RESET [00:00] */
#define BCHP_MEMC_0_DDR_BYTE_SLICE_DLL_RESET_DLL_RESET_MASK        0x00000001
#define BCHP_MEMC_0_DDR_BYTE_SLICE_DLL_RESET_DLL_RESET_SHIFT       0

/***************************************************************************
 *READ_DQS_GATE_CNTRL - Read DQS gating control register
 ***************************************************************************/
/* MEMC_0_DDR :: READ_DQS_GATE_CNTRL :: reserved0 [31:02] */
#define BCHP_MEMC_0_DDR_READ_DQS_GATE_CNTRL_reserved0_MASK         0xfffffffc
#define BCHP_MEMC_0_DDR_READ_DQS_GATE_CNTRL_reserved0_SHIFT        2

/* MEMC_0_DDR :: READ_DQS_GATE_CNTRL :: GR_EDGE_SEL [01:00] */
#define BCHP_MEMC_0_DDR_READ_DQS_GATE_CNTRL_GR_EDGE_SEL_MASK       0x00000003
#define BCHP_MEMC_0_DDR_READ_DQS_GATE_CNTRL_GR_EDGE_SEL_SHIFT      0

/***************************************************************************
 *BYTESLICE_CNTRL - Deskew DLL Reset register
 ***************************************************************************/
/* MEMC_0_DDR :: BYTESLICE_CNTRL :: reserved0 [31:09] */
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_reserved0_MASK             0xfffffe00
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_reserved0_SHIFT            9

/* MEMC_0_DDR :: BYTESLICE_CNTRL :: DISABLE_BYPASS_DLL [08:08] */
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_DISABLE_BYPASS_DLL_MASK    0x00000100
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_DISABLE_BYPASS_DLL_SHIFT   8

/* MEMC_0_DDR :: BYTESLICE_CNTRL :: reserved1 [07:05] */
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_reserved1_MASK             0x000000e0
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_reserved1_SHIFT            5

/* MEMC_0_DDR :: BYTESLICE_CNTRL :: BIAS_CURENT_CONTROL [04:00] */
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_BIAS_CURENT_CONTROL_MASK   0x0000001f
#define BCHP_MEMC_0_DDR_BYTESLICE_CNTRL_BIAS_CURENT_CONTROL_SHIFT  0

/***************************************************************************
 *CNTRLR_CONFIG - Memory Controller Mode-Configuration Register.
 ***************************************************************************/
/* MEMC_0_DDR :: CNTRLR_CONFIG :: reserved0 [31:06] */
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_reserved0_MASK               0xffffffc0
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_reserved0_SHIFT              6

/* MEMC_0_DDR :: CNTRLR_CONFIG :: DEVICE_CAS10 [05:05] */
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_DEVICE_CAS10_MASK            0x00000020
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_DEVICE_CAS10_SHIFT           5

/* MEMC_0_DDR :: CNTRLR_CONFIG :: DEVICE_128Mb [04:04] */
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_DEVICE_128Mb_MASK            0x00000010
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_DEVICE_128Mb_SHIFT           4

/* MEMC_0_DDR :: CNTRLR_CONFIG :: reserved1 [03:03] */
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_reserved1_MASK               0x00000008
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_reserved1_SHIFT              3

/* MEMC_0_DDR :: CNTRLR_CONFIG :: DRAM_WIDTH [02:01] */
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_DRAM_WIDTH_MASK              0x00000006
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_DRAM_WIDTH_SHIFT             1

/* MEMC_0_DDR :: CNTRLR_CONFIG :: DRAM_TYPE [00:00] */
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_DRAM_TYPE_MASK               0x00000001
#define BCHP_MEMC_0_DDR_CNTRLR_CONFIG_DRAM_TYPE_SHIFT              0

/***************************************************************************
 *DRAM_MODE - DDR Mode Register.
 ***************************************************************************/
/* MEMC_0_DDR :: DRAM_MODE :: reserved0 [31:24] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved0_MASK                   0xff000000
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved0_SHIFT                  24

/* MEMC_0_DDR :: DRAM_MODE :: QOFF [23:23] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_QOFF_MASK                        0x00800000
#define BCHP_MEMC_0_DDR_DRAM_MODE_QOFF_SHIFT                       23

/* MEMC_0_DDR :: DRAM_MODE :: RDQS [22:22] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_RDQS_MASK                        0x00400000
#define BCHP_MEMC_0_DDR_DRAM_MODE_RDQS_SHIFT                       22

/* MEMC_0_DDR :: DRAM_MODE :: DQS_N [21:21] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_DQS_N_MASK                       0x00200000
#define BCHP_MEMC_0_DDR_DRAM_MODE_DQS_N_SHIFT                      21

/* MEMC_0_DDR :: DRAM_MODE :: PD [20:20] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_PD_MASK                          0x00100000
#define BCHP_MEMC_0_DDR_DRAM_MODE_PD_SHIFT                         20

/* MEMC_0_DDR :: DRAM_MODE :: reserved1 [19:18] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved1_MASK                   0x000c0000
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved1_SHIFT                  18

/* MEMC_0_DDR :: DRAM_MODE :: ODT [17:16] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_ODT_MASK                         0x00030000
#define BCHP_MEMC_0_DDR_DRAM_MODE_ODT_SHIFT                        16

/* MEMC_0_DDR :: DRAM_MODE :: reserved2 [15:15] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved2_MASK                   0x00008000
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved2_SHIFT                  15

/* MEMC_0_DDR :: DRAM_MODE :: AL [14:12] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_AL_MASK                          0x00007000
#define BCHP_MEMC_0_DDR_DRAM_MODE_AL_SHIFT                         12

/* MEMC_0_DDR :: DRAM_MODE :: reserved3 [11:11] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved3_MASK                   0x00000800
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved3_SHIFT                  11

/* MEMC_0_DDR :: DRAM_MODE :: WR [10:08] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_WR_MASK                          0x00000700
#define BCHP_MEMC_0_DDR_DRAM_MODE_WR_SHIFT                         8

/* MEMC_0_DDR :: DRAM_MODE :: reserved4 [07:06] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved4_MASK                   0x000000c0
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved4_SHIFT                  6

/* MEMC_0_DDR :: DRAM_MODE :: DS [05:05] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_DS_MASK                          0x00000020
#define BCHP_MEMC_0_DDR_DRAM_MODE_DS_SHIFT                         5

/* MEMC_0_DDR :: DRAM_MODE :: DLL [04:04] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_DLL_MASK                         0x00000010
#define BCHP_MEMC_0_DDR_DRAM_MODE_DLL_SHIFT                        4

/* MEMC_0_DDR :: DRAM_MODE :: reserved5 [03:03] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved5_MASK                   0x00000008
#define BCHP_MEMC_0_DDR_DRAM_MODE_reserved5_SHIFT                  3

/* MEMC_0_DDR :: DRAM_MODE :: CL [02:00] */
#define BCHP_MEMC_0_DDR_DRAM_MODE_CL_MASK                          0x00000007
#define BCHP_MEMC_0_DDR_DRAM_MODE_CL_SHIFT                         0

/***************************************************************************
 *DRAM_TIMING - DDR-SDRAM Timing Register.
 ***************************************************************************/
/* MEMC_0_DDR :: DRAM_TIMING :: TRTP_NOP [31:30] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRTP_NOP_MASK                  0xc0000000
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRTP_NOP_SHIFT                 30

/* MEMC_0_DDR :: DRAM_TIMING :: TRRD_NOP [29:28] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRRD_NOP_MASK                  0x30000000
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRRD_NOP_SHIFT                 28

/* MEMC_0_DDR :: DRAM_TIMING :: reserved0 [27:27] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_reserved0_MASK                 0x08000000
#define BCHP_MEMC_0_DDR_DRAM_TIMING_reserved0_SHIFT                27

/* MEMC_0_DDR :: DRAM_TIMING :: TMRD_NOP [26:24] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TMRD_NOP_MASK                  0x07000000
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TMRD_NOP_SHIFT                 24

/* MEMC_0_DDR :: DRAM_TIMING :: reserved1 [23:23] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_reserved1_MASK                 0x00800000
#define BCHP_MEMC_0_DDR_DRAM_TIMING_reserved1_SHIFT                23

/* MEMC_0_DDR :: DRAM_TIMING :: TRCD_NOP [22:20] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRCD_NOP_MASK                  0x00700000
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRCD_NOP_SHIFT                 20

/* MEMC_0_DDR :: DRAM_TIMING :: reserved2 [19:19] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_reserved2_MASK                 0x00080000
#define BCHP_MEMC_0_DDR_DRAM_TIMING_reserved2_SHIFT                19

/* MEMC_0_DDR :: DRAM_TIMING :: TRP_NOP [18:16] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRP_NOP_MASK                   0x00070000
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRP_NOP_SHIFT                  16

/* MEMC_0_DDR :: DRAM_TIMING :: reserved3 [15:15] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_reserved3_MASK                 0x00008000
#define BCHP_MEMC_0_DDR_DRAM_TIMING_reserved3_SHIFT                15

/* MEMC_0_DDR :: DRAM_TIMING :: TWR_NOP [14:12] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TWR_NOP_MASK                   0x00007000
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TWR_NOP_SHIFT                  12

/* MEMC_0_DDR :: DRAM_TIMING :: TRAS_NOP [11:08] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRAS_NOP_MASK                  0x00000f00
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TRAS_NOP_SHIFT                 8

/* MEMC_0_DDR :: DRAM_TIMING :: reserved4 [07:05] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_reserved4_MASK                 0x000000e0
#define BCHP_MEMC_0_DDR_DRAM_TIMING_reserved4_SHIFT                5

/* MEMC_0_DDR :: DRAM_TIMING :: TREF_NOP [04:00] */
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TREF_NOP_MASK                  0x0000001f
#define BCHP_MEMC_0_DDR_DRAM_TIMING_TREF_NOP_SHIFT                 0

/***************************************************************************
 *PLL_FREQ_DIVIDER_RESET - PLL Frequency divider reset register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_FREQ_DIVIDER_RESET :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_DIVIDER_RESET_reserved0_MASK      0xfffffffe
#define BCHP_MEMC_0_DDR_PLL_FREQ_DIVIDER_RESET_reserved0_SHIFT     1

/* MEMC_0_DDR :: PLL_FREQ_DIVIDER_RESET :: FREQ_DIV_RESET [00:00] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_DIVIDER_RESET_FREQ_DIV_RESET_MASK 0x00000001
#define BCHP_MEMC_0_DDR_PLL_FREQ_DIVIDER_RESET_FREQ_DIV_RESET_SHIFT 0

/***************************************************************************
 *PLL_VCXO_RESET - PLL VCXO reset register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_VCXO_RESET :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_PLL_VCXO_RESET_reserved0_MASK              0xfffffffe
#define BCHP_MEMC_0_DDR_PLL_VCXO_RESET_reserved0_SHIFT             1

/* MEMC_0_DDR :: PLL_VCXO_RESET :: VCXO_RESET [00:00] */
#define BCHP_MEMC_0_DDR_PLL_VCXO_RESET_VCXO_RESET_MASK             0x00000001
#define BCHP_MEMC_0_DDR_PLL_VCXO_RESET_VCXO_RESET_SHIFT            0

/***************************************************************************
 *ANALOG_TEST_MODE_CNTRL - Analog test mode control register
 ***************************************************************************/
/* MEMC_0_DDR :: ANALOG_TEST_MODE_CNTRL :: reserved0 [31:15] */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_reserved0_MASK      0xffff8000
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_reserved0_SHIFT     15

/* MEMC_0_DDR :: ANALOG_TEST_MODE_CNTRL :: NCDL_CNTRL [14:09] */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_NCDL_CNTRL_MASK     0x00007e00
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_NCDL_CNTRL_SHIFT    9

/* MEMC_0_DDR :: ANALOG_TEST_MODE_CNTRL :: ANALOG_TEST_CNTRL [08:04] */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_ANALOG_TEST_CNTRL_MASK 0x000001f0
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_ANALOG_TEST_CNTRL_SHIFT 4

/* MEMC_0_DDR :: ANALOG_TEST_MODE_CNTRL :: reserved1 [03:01] */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_reserved1_MASK      0x0000000e
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_reserved1_SHIFT     1

/* MEMC_0_DDR :: ANALOG_TEST_MODE_CNTRL :: ANALOG_TEST [00:00] */
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_ANALOG_TEST_MASK    0x00000001
#define BCHP_MEMC_0_DDR_ANALOG_TEST_MODE_CNTRL_ANALOG_TEST_SHIFT   0

/***************************************************************************
 *DISABLE_BYPASS_PLL - DDR bypass pll mode disable register.
 ***************************************************************************/
/* MEMC_0_DDR :: DISABLE_BYPASS_PLL :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_DISABLE_BYPASS_PLL_reserved0_MASK          0xfffffffe
#define BCHP_MEMC_0_DDR_DISABLE_BYPASS_PLL_reserved0_SHIFT         1

/* MEMC_0_DDR :: DISABLE_BYPASS_PLL :: DISABLE_BYPASS_PLL [00:00] */
#define BCHP_MEMC_0_DDR_DISABLE_BYPASS_PLL_DISABLE_BYPASS_PLL_MASK 0x00000001
#define BCHP_MEMC_0_DDR_DISABLE_BYPASS_PLL_DISABLE_BYPASS_PLL_SHIFT 0

/***************************************************************************
 *POWER_DOWN_MODE - Memory Controller Auto-Refresh Power Down Control Register.
 ***************************************************************************/
/* MEMC_0_DDR :: POWER_DOWN_MODE :: reserved0 [31:14] */
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_reserved0_MASK             0xffffc000
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_reserved0_SHIFT            14

/* MEMC_0_DDR :: POWER_DOWN_MODE :: PDN_EN [13:13] */
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_PDN_EN_MASK                0x00002000
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_PDN_EN_SHIFT               13

/* MEMC_0_DDR :: POWER_DOWN_MODE :: PDN_MODE [12:12] */
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_PDN_MODE_MASK              0x00001000
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_PDN_MODE_SHIFT             12

/* MEMC_0_DDR :: POWER_DOWN_MODE :: INACT_CNT [11:00] */
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_INACT_CNT_MASK             0x00000fff
#define BCHP_MEMC_0_DDR_POWER_DOWN_MODE_INACT_CNT_SHIFT            0

/***************************************************************************
 *DLY_ARB - Delayed Arbitration Control register.
 ***************************************************************************/
/* MEMC_0_DDR :: DLY_ARB :: reserved0 [31:09] */
#define BCHP_MEMC_0_DDR_DLY_ARB_reserved0_MASK                     0xfffffe00
#define BCHP_MEMC_0_DDR_DLY_ARB_reserved0_SHIFT                    9

/* MEMC_0_DDR :: DLY_ARB :: DLY_ACK [08:08] */
#define BCHP_MEMC_0_DDR_DLY_ARB_DLY_ACK_MASK                       0x00000100
#define BCHP_MEMC_0_DDR_DLY_ARB_DLY_ACK_SHIFT                      8

/* MEMC_0_DDR :: DLY_ARB :: reserved1 [07:05] */
#define BCHP_MEMC_0_DDR_DLY_ARB_reserved1_MASK                     0x000000e0
#define BCHP_MEMC_0_DDR_DLY_ARB_reserved1_SHIFT                    5

/* MEMC_0_DDR :: DLY_ARB :: ACK_RES [04:00] */
#define BCHP_MEMC_0_DDR_DLY_ARB_ACK_RES_MASK                       0x0000001f
#define BCHP_MEMC_0_DDR_DLY_ARB_ACK_RES_SHIFT                      0

/***************************************************************************
 *CNTRLR_START_SEQ - Memory Controller Sequencer Enable
 ***************************************************************************/
/* MEMC_0_DDR :: CNTRLR_START_SEQ :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_CNTRLR_START_SEQ_reserved0_MASK            0xfffffffe
#define BCHP_MEMC_0_DDR_CNTRLR_START_SEQ_reserved0_SHIFT           1

/* MEMC_0_DDR :: CNTRLR_START_SEQ :: START_SEQ [00:00] */
#define BCHP_MEMC_0_DDR_CNTRLR_START_SEQ_START_SEQ_MASK            0x00000001
#define BCHP_MEMC_0_DDR_CNTRLR_START_SEQ_START_SEQ_SHIFT           0

/***************************************************************************
 *CNTRLR_SM_TIMEOUT - Memory Controller , state machine timeout register.
 ***************************************************************************/
/* MEMC_0_DDR :: CNTRLR_SM_TIMEOUT :: reserved0 [31:17] */
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT_reserved0_MASK           0xfffe0000
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT_reserved0_SHIFT          17

/* MEMC_0_DDR :: CNTRLR_SM_TIMEOUT :: ENABLE [16:16] */
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT_ENABLE_MASK              0x00010000
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT_ENABLE_SHIFT             16

/* MEMC_0_DDR :: CNTRLR_SM_TIMEOUT :: COUNT [15:00] */
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT_COUNT_MASK               0x0000ffff
#define BCHP_MEMC_0_DDR_CNTRLR_SM_TIMEOUT_COUNT_SHIFT              0

/***************************************************************************
 *POWER_DOWN_STATUS - Memory Controller , status register.
 ***************************************************************************/
/* MEMC_0_DDR :: POWER_DOWN_STATUS :: reserved0 [31:02] */
#define BCHP_MEMC_0_DDR_POWER_DOWN_STATUS_reserved0_MASK           0xfffffffc
#define BCHP_MEMC_0_DDR_POWER_DOWN_STATUS_reserved0_SHIFT          2

/* MEMC_0_DDR :: POWER_DOWN_STATUS :: STATUS [01:00] */
#define BCHP_MEMC_0_DDR_POWER_DOWN_STATUS_STATUS_MASK              0x00000003
#define BCHP_MEMC_0_DDR_POWER_DOWN_STATUS_STATUS_SHIFT             0

/***************************************************************************
 *PLL_FREQ_CNTL - DDR PLL frequency control register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_FREQ_CNTL :: reserved0 [31:25] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_reserved0_MASK               0xfe000000
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_reserved0_SHIFT              25

/* MEMC_0_DDR :: PLL_FREQ_CNTL :: NDIV [24:16] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_NDIV_MASK                    0x01ff0000
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_NDIV_SHIFT                   16

/* MEMC_0_DDR :: PLL_FREQ_CNTL :: MDIV [15:08] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_MDIV_MASK                    0x0000ff00
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_MDIV_SHIFT                   8

/* MEMC_0_DDR :: PLL_FREQ_CNTL :: P2_DIV [07:04] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_P2_DIV_MASK                  0x000000f0
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_P2_DIV_SHIFT                 4

/* MEMC_0_DDR :: PLL_FREQ_CNTL :: P1_DIV [03:00] */
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_P1_DIV_MASK                  0x0000000f
#define BCHP_MEMC_0_DDR_PLL_FREQ_CNTL_P1_DIV_SHIFT                 0

/***************************************************************************
 *PLL_CTRL0_REG - DDR PLL control register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_CTRL0_REG :: test_sel [31:30] */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_test_sel_MASK                0xc0000000
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_test_sel_SHIFT               30

/* MEMC_0_DDR :: PLL_CTRL0_REG :: KVCO_XS [29:27] */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_KVCO_XS_MASK                 0x38000000
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_KVCO_XS_SHIFT                27

/* MEMC_0_DDR :: PLL_CTRL0_REG :: KVCO_XF [26:24] */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_KVCO_XF_MASK                 0x07000000
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_KVCO_XF_SHIFT                24

/* MEMC_0_DDR :: PLL_CTRL0_REG :: LPF_BW [23:22] */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_LPF_BW_MASK                  0x00c00000
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_LPF_BW_SHIFT                 22

/* MEMC_0_DDR :: PLL_CTRL0_REG :: LF_order [21:21] */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_LF_order_MASK                0x00200000
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_LF_order_SHIFT               21

/* MEMC_0_DDR :: PLL_CTRL0_REG :: Cn [20:19] */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_Cn_MASK                      0x00180000
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_Cn_SHIFT                     19

/* MEMC_0_DDR :: PLL_CTRL0_REG :: Rn [18:17] */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_Rn_MASK                      0x00060000
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_Rn_SHIFT                     17

/* MEMC_0_DDR :: PLL_CTRL0_REG :: Cp [16:15] */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_Cp_MASK                      0x00018000
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_Cp_SHIFT                     15

/* MEMC_0_DDR :: PLL_CTRL0_REG :: Cz [14:13] */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_Cz_MASK                      0x00006000
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_Cz_SHIFT                     13

/* MEMC_0_DDR :: PLL_CTRL0_REG :: Rz [12:10] */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_Rz_MASK                      0x00001c00
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_Rz_SHIFT                     10

/* MEMC_0_DDR :: PLL_CTRL0_REG :: LCPx [09:05] */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_LCPx_MASK                    0x000003e0
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_LCPx_SHIFT                   5

/* MEMC_0_DDR :: PLL_CTRL0_REG :: LCP_OFF [04:00] */
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_LCP_OFF_MASK                 0x0000001f
#define BCHP_MEMC_0_DDR_PLL_CTRL0_REG_LCP_OFF_SHIFT                0

/***************************************************************************
 *PLL_CTRL1_REG - DDR PLL control register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_CTRL1_REG :: reserved0 [31:06] */
#define BCHP_MEMC_0_DDR_PLL_CTRL1_REG_reserved0_MASK               0xffffffc0
#define BCHP_MEMC_0_DDR_PLL_CTRL1_REG_reserved0_SHIFT              6

/* MEMC_0_DDR :: PLL_CTRL1_REG :: PTAP_ADJ [05:04] */
#define BCHP_MEMC_0_DDR_PLL_CTRL1_REG_PTAP_ADJ_MASK                0x00000030
#define BCHP_MEMC_0_DDR_PLL_CTRL1_REG_PTAP_ADJ_SHIFT               4

/* MEMC_0_DDR :: PLL_CTRL1_REG :: CTAP_ADJ [03:02] */
#define BCHP_MEMC_0_DDR_PLL_CTRL1_REG_CTAP_ADJ_MASK                0x0000000c
#define BCHP_MEMC_0_DDR_PLL_CTRL1_REG_CTAP_ADJ_SHIFT               2

/* MEMC_0_DDR :: PLL_CTRL1_REG :: LOWCURR_EN [01:01] */
#define BCHP_MEMC_0_DDR_PLL_CTRL1_REG_LOWCURR_EN_MASK              0x00000002
#define BCHP_MEMC_0_DDR_PLL_CTRL1_REG_LOWCURR_EN_SHIFT             1

/* MEMC_0_DDR :: PLL_CTRL1_REG :: BAISIN_EN [00:00] */
#define BCHP_MEMC_0_DDR_PLL_CTRL1_REG_BAISIN_EN_MASK               0x00000001
#define BCHP_MEMC_0_DDR_PLL_CTRL1_REG_BAISIN_EN_SHIFT              0

/***************************************************************************
 *PLL_ADDR_PHASE_CNTRL - DDR PLL Address phase control register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_ADDR_PHASE_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC_0_DDR_PLL_ADDR_PHASE_CNTRL_reserved0_MASK        0xffffffc0
#define BCHP_MEMC_0_DDR_PLL_ADDR_PHASE_CNTRL_reserved0_SHIFT       6

/* MEMC_0_DDR :: PLL_ADDR_PHASE_CNTRL :: PHASE_VALUE [05:00] */
#define BCHP_MEMC_0_DDR_PLL_ADDR_PHASE_CNTRL_PHASE_VALUE_MASK      0x0000003f
#define BCHP_MEMC_0_DDR_PLL_ADDR_PHASE_CNTRL_PHASE_VALUE_SHIFT     0

/***************************************************************************
 *PLL_CLK_PHASE_CNTRL - DDR PLL Clock phase control register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_CLK_PHASE_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC_0_DDR_PLL_CLK_PHASE_CNTRL_reserved0_MASK         0xffffffc0
#define BCHP_MEMC_0_DDR_PLL_CLK_PHASE_CNTRL_reserved0_SHIFT        6

/* MEMC_0_DDR :: PLL_CLK_PHASE_CNTRL :: PHASE_VALUE [05:00] */
#define BCHP_MEMC_0_DDR_PLL_CLK_PHASE_CNTRL_PHASE_VALUE_MASK       0x0000003f
#define BCHP_MEMC_0_DDR_PLL_CLK_PHASE_CNTRL_PHASE_VALUE_SHIFT      0

/***************************************************************************
 *PLL_EVEN_DQS_PHASE_CNTRL - DDR PLL Even DQS  phase control register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_EVEN_DQS_PHASE_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC_0_DDR_PLL_EVEN_DQS_PHASE_CNTRL_reserved0_MASK    0xffffffc0
#define BCHP_MEMC_0_DDR_PLL_EVEN_DQS_PHASE_CNTRL_reserved0_SHIFT   6

/* MEMC_0_DDR :: PLL_EVEN_DQS_PHASE_CNTRL :: PHASE_VALUE [05:00] */
#define BCHP_MEMC_0_DDR_PLL_EVEN_DQS_PHASE_CNTRL_PHASE_VALUE_MASK  0x0000003f
#define BCHP_MEMC_0_DDR_PLL_EVEN_DQS_PHASE_CNTRL_PHASE_VALUE_SHIFT 0

/***************************************************************************
 *PLL_EVEN_DQ_PHASE_CNTRL - DDR PLL Even DQ  phase control register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_EVEN_DQ_PHASE_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC_0_DDR_PLL_EVEN_DQ_PHASE_CNTRL_reserved0_MASK     0xffffffc0
#define BCHP_MEMC_0_DDR_PLL_EVEN_DQ_PHASE_CNTRL_reserved0_SHIFT    6

/* MEMC_0_DDR :: PLL_EVEN_DQ_PHASE_CNTRL :: PHASE_VALUE [05:00] */
#define BCHP_MEMC_0_DDR_PLL_EVEN_DQ_PHASE_CNTRL_PHASE_VALUE_MASK   0x0000003f
#define BCHP_MEMC_0_DDR_PLL_EVEN_DQ_PHASE_CNTRL_PHASE_VALUE_SHIFT  0

/***************************************************************************
 *PLL_ODD_DQS_PHASE_CNTRL - DDR PLL Odd DQS  phase control register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_ODD_DQS_PHASE_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC_0_DDR_PLL_ODD_DQS_PHASE_CNTRL_reserved0_MASK     0xffffffc0
#define BCHP_MEMC_0_DDR_PLL_ODD_DQS_PHASE_CNTRL_reserved0_SHIFT    6

/* MEMC_0_DDR :: PLL_ODD_DQS_PHASE_CNTRL :: PHASE_VALUE [05:00] */
#define BCHP_MEMC_0_DDR_PLL_ODD_DQS_PHASE_CNTRL_PHASE_VALUE_MASK   0x0000003f
#define BCHP_MEMC_0_DDR_PLL_ODD_DQS_PHASE_CNTRL_PHASE_VALUE_SHIFT  0

/***************************************************************************
 *PLL_ODD_DQ_PHASE_CNTRL - DDR PLL Odd DQ  phase control register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_ODD_DQ_PHASE_CNTRL :: reserved0 [31:06] */
#define BCHP_MEMC_0_DDR_PLL_ODD_DQ_PHASE_CNTRL_reserved0_MASK      0xffffffc0
#define BCHP_MEMC_0_DDR_PLL_ODD_DQ_PHASE_CNTRL_reserved0_SHIFT     6

/* MEMC_0_DDR :: PLL_ODD_DQ_PHASE_CNTRL :: PHASE_VALUE [05:00] */
#define BCHP_MEMC_0_DDR_PLL_ODD_DQ_PHASE_CNTRL_PHASE_VALUE_MASK    0x0000003f
#define BCHP_MEMC_0_DDR_PLL_ODD_DQ_PHASE_CNTRL_PHASE_VALUE_SHIFT   0

/***************************************************************************
 *PLL_TEST_CNTRL_REG - DDR PLL test control register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_TEST_CNTRL_REG :: reserved0 [31:06] */
#define BCHP_MEMC_0_DDR_PLL_TEST_CNTRL_REG_reserved0_MASK          0xffffffc0
#define BCHP_MEMC_0_DDR_PLL_TEST_CNTRL_REG_reserved0_SHIFT         6

/* MEMC_0_DDR :: PLL_TEST_CNTRL_REG :: TEST_EN [05:05] */
#define BCHP_MEMC_0_DDR_PLL_TEST_CNTRL_REG_TEST_EN_MASK            0x00000020
#define BCHP_MEMC_0_DDR_PLL_TEST_CNTRL_REG_TEST_EN_SHIFT           5

/* MEMC_0_DDR :: PLL_TEST_CNTRL_REG :: TEST_SEL [04:00] */
#define BCHP_MEMC_0_DDR_PLL_TEST_CNTRL_REG_TEST_SEL_MASK           0x0000001f
#define BCHP_MEMC_0_DDR_PLL_TEST_CNTRL_REG_TEST_SEL_SHIFT          0

/***************************************************************************
 *PLL_VCXO_RANGE_CNTRL - DDR PLL VCXO range control register
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_VCXO_RANGE_CNTRL :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_PLL_VCXO_RANGE_CNTRL_reserved0_MASK        0xfffffffe
#define BCHP_MEMC_0_DDR_PLL_VCXO_RANGE_CNTRL_reserved0_SHIFT       1

/* MEMC_0_DDR :: PLL_VCXO_RANGE_CNTRL :: VCXO_RNG [00:00] */
#define BCHP_MEMC_0_DDR_PLL_VCXO_RANGE_CNTRL_VCXO_RNG_MASK         0x00000001
#define BCHP_MEMC_0_DDR_PLL_VCXO_RANGE_CNTRL_VCXO_RNG_SHIFT        0

/***************************************************************************
 *PLL_CH_VCXO_DELAY_CNTRL - DDR PLL clock output delay control
 ***************************************************************************/
/* MEMC_0_DDR :: PLL_CH_VCXO_DELAY_CNTRL :: reserved0 [31:12] */
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_reserved0_MASK     0xfffff000
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_reserved0_SHIFT    12

/* MEMC_0_DDR :: PLL_CH_VCXO_DELAY_CNTRL :: ODD_DQ_CH [11:10] */
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_ODD_DQ_CH_MASK     0x00000c00
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_ODD_DQ_CH_SHIFT    10

/* MEMC_0_DDR :: PLL_CH_VCXO_DELAY_CNTRL :: ODD_DQS_CH [09:08] */
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_ODD_DQS_CH_MASK    0x00000300
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_ODD_DQS_CH_SHIFT   8

/* MEMC_0_DDR :: PLL_CH_VCXO_DELAY_CNTRL :: CLK_CH [07:06] */
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_CLK_CH_MASK        0x000000c0
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_CLK_CH_SHIFT       6

/* MEMC_0_DDR :: PLL_CH_VCXO_DELAY_CNTRL :: EVEN_DQ_CH [05:04] */
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_EVEN_DQ_CH_MASK    0x00000030
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_EVEN_DQ_CH_SHIFT   4

/* MEMC_0_DDR :: PLL_CH_VCXO_DELAY_CNTRL :: EVEN_DQS_CH [03:02] */
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_EVEN_DQS_CH_MASK   0x0000000c
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_EVEN_DQS_CH_SHIFT  2

/* MEMC_0_DDR :: PLL_CH_VCXO_DELAY_CNTRL :: ADDR_CH [01:00] */
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_ADDR_CH_MASK       0x00000003
#define BCHP_MEMC_0_DDR_PLL_CH_VCXO_DELAY_CNTRL_ADDR_CH_SHIFT      0

/***************************************************************************
 *BYTE0_VCDL_PHASE_CNTL - VCDL Phase Control Register for bytelane 0
 ***************************************************************************/
/* MEMC_0_DDR :: BYTE0_VCDL_PHASE_CNTL :: reserved0 [31:14] */
#define BCHP_MEMC_0_DDR_BYTE0_VCDL_PHASE_CNTL_reserved0_MASK       0xffffc000
#define BCHP_MEMC_0_DDR_BYTE0_VCDL_PHASE_CNTL_reserved0_SHIFT      14

/* MEMC_0_DDR :: BYTE0_VCDL_PHASE_CNTL :: BYTE_N_PHASE [13:08] */
#define BCHP_MEMC_0_DDR_BYTE0_VCDL_PHASE_CNTL_BYTE_N_PHASE_MASK    0x00003f00
#define BCHP_MEMC_0_DDR_BYTE0_VCDL_PHASE_CNTL_BYTE_N_PHASE_SHIFT   8

/* MEMC_0_DDR :: BYTE0_VCDL_PHASE_CNTL :: reserved1 [07:06] */
#define BCHP_MEMC_0_DDR_BYTE0_VCDL_PHASE_CNTL_reserved1_MASK       0x000000c0
#define BCHP_MEMC_0_DDR_BYTE0_VCDL_PHASE_CNTL_reserved1_SHIFT      6

/* MEMC_0_DDR :: BYTE0_VCDL_PHASE_CNTL :: BYTE_P_PHASE [05:00] */
#define BCHP_MEMC_0_DDR_BYTE0_VCDL_PHASE_CNTL_BYTE_P_PHASE_MASK    0x0000003f
#define BCHP_MEMC_0_DDR_BYTE0_VCDL_PHASE_CNTL_BYTE_P_PHASE_SHIFT   0

/***************************************************************************
 *BYTE1_VCDL_PHASE_CNTL - VCDL Phase Control Register for bytelane 1
 ***************************************************************************/
/* MEMC_0_DDR :: BYTE1_VCDL_PHASE_CNTL :: reserved0 [31:14] */
#define BCHP_MEMC_0_DDR_BYTE1_VCDL_PHASE_CNTL_reserved0_MASK       0xffffc000
#define BCHP_MEMC_0_DDR_BYTE1_VCDL_PHASE_CNTL_reserved0_SHIFT      14

/* MEMC_0_DDR :: BYTE1_VCDL_PHASE_CNTL :: BYTE_N_PHASE [13:08] */
#define BCHP_MEMC_0_DDR_BYTE1_VCDL_PHASE_CNTL_BYTE_N_PHASE_MASK    0x00003f00
#define BCHP_MEMC_0_DDR_BYTE1_VCDL_PHASE_CNTL_BYTE_N_PHASE_SHIFT   8

/* MEMC_0_DDR :: BYTE1_VCDL_PHASE_CNTL :: reserved1 [07:06] */
#define BCHP_MEMC_0_DDR_BYTE1_VCDL_PHASE_CNTL_reserved1_MASK       0x000000c0
#define BCHP_MEMC_0_DDR_BYTE1_VCDL_PHASE_CNTL_reserved1_SHIFT      6

/* MEMC_0_DDR :: BYTE1_VCDL_PHASE_CNTL :: BYTE_P_PHASE [05:00] */
#define BCHP_MEMC_0_DDR_BYTE1_VCDL_PHASE_CNTL_BYTE_P_PHASE_MASK    0x0000003f
#define BCHP_MEMC_0_DDR_BYTE1_VCDL_PHASE_CNTL_BYTE_P_PHASE_SHIFT   0

/***************************************************************************
 *BYTE2_VCDL_PHASE_CNTL - VCDL Phase Control Register for bytelane 2
 ***************************************************************************/
/* MEMC_0_DDR :: BYTE2_VCDL_PHASE_CNTL :: reserved0 [31:14] */
#define BCHP_MEMC_0_DDR_BYTE2_VCDL_PHASE_CNTL_reserved0_MASK       0xffffc000
#define BCHP_MEMC_0_DDR_BYTE2_VCDL_PHASE_CNTL_reserved0_SHIFT      14

/* MEMC_0_DDR :: BYTE2_VCDL_PHASE_CNTL :: BYTE_N_PHASE [13:08] */
#define BCHP_MEMC_0_DDR_BYTE2_VCDL_PHASE_CNTL_BYTE_N_PHASE_MASK    0x00003f00
#define BCHP_MEMC_0_DDR_BYTE2_VCDL_PHASE_CNTL_BYTE_N_PHASE_SHIFT   8

/* MEMC_0_DDR :: BYTE2_VCDL_PHASE_CNTL :: reserved1 [07:06] */
#define BCHP_MEMC_0_DDR_BYTE2_VCDL_PHASE_CNTL_reserved1_MASK       0x000000c0
#define BCHP_MEMC_0_DDR_BYTE2_VCDL_PHASE_CNTL_reserved1_SHIFT      6

/* MEMC_0_DDR :: BYTE2_VCDL_PHASE_CNTL :: BYTE_P_PHASE [05:00] */
#define BCHP_MEMC_0_DDR_BYTE2_VCDL_PHASE_CNTL_BYTE_P_PHASE_MASK    0x0000003f
#define BCHP_MEMC_0_DDR_BYTE2_VCDL_PHASE_CNTL_BYTE_P_PHASE_SHIFT   0

/***************************************************************************
 *BYTE3_VCDL_PHASE_CNTL - VCDL Phase Control Register for bytelane 3
 ***************************************************************************/
/* MEMC_0_DDR :: BYTE3_VCDL_PHASE_CNTL :: reserved0 [31:14] */
#define BCHP_MEMC_0_DDR_BYTE3_VCDL_PHASE_CNTL_reserved0_MASK       0xffffc000
#define BCHP_MEMC_0_DDR_BYTE3_VCDL_PHASE_CNTL_reserved0_SHIFT      14

/* MEMC_0_DDR :: BYTE3_VCDL_PHASE_CNTL :: BYTE_N_PHASE [13:08] */
#define BCHP_MEMC_0_DDR_BYTE3_VCDL_PHASE_CNTL_BYTE_N_PHASE_MASK    0x00003f00
#define BCHP_MEMC_0_DDR_BYTE3_VCDL_PHASE_CNTL_BYTE_N_PHASE_SHIFT   8

/* MEMC_0_DDR :: BYTE3_VCDL_PHASE_CNTL :: reserved1 [07:06] */
#define BCHP_MEMC_0_DDR_BYTE3_VCDL_PHASE_CNTL_reserved1_MASK       0x000000c0
#define BCHP_MEMC_0_DDR_BYTE3_VCDL_PHASE_CNTL_reserved1_SHIFT      6

/* MEMC_0_DDR :: BYTE3_VCDL_PHASE_CNTL :: BYTE_P_PHASE [05:00] */
#define BCHP_MEMC_0_DDR_BYTE3_VCDL_PHASE_CNTL_BYTE_P_PHASE_MASK    0x0000003f
#define BCHP_MEMC_0_DDR_BYTE3_VCDL_PHASE_CNTL_BYTE_P_PHASE_SHIFT   0

/***************************************************************************
 *BYTE4_VCDL_PHASE_CNTL - VCDL Phase Control Register for bytelane 4
 ***************************************************************************/
/* MEMC_0_DDR :: BYTE4_VCDL_PHASE_CNTL :: reserved0 [31:14] */
#define BCHP_MEMC_0_DDR_BYTE4_VCDL_PHASE_CNTL_reserved0_MASK       0xffffc000
#define BCHP_MEMC_0_DDR_BYTE4_VCDL_PHASE_CNTL_reserved0_SHIFT      14

/* MEMC_0_DDR :: BYTE4_VCDL_PHASE_CNTL :: BYTE_N_PHASE [13:08] */
#define BCHP_MEMC_0_DDR_BYTE4_VCDL_PHASE_CNTL_BYTE_N_PHASE_MASK    0x00003f00
#define BCHP_MEMC_0_DDR_BYTE4_VCDL_PHASE_CNTL_BYTE_N_PHASE_SHIFT   8

/* MEMC_0_DDR :: BYTE4_VCDL_PHASE_CNTL :: reserved1 [07:06] */
#define BCHP_MEMC_0_DDR_BYTE4_VCDL_PHASE_CNTL_reserved1_MASK       0x000000c0
#define BCHP_MEMC_0_DDR_BYTE4_VCDL_PHASE_CNTL_reserved1_SHIFT      6

/* MEMC_0_DDR :: BYTE4_VCDL_PHASE_CNTL :: BYTE_P_PHASE [05:00] */
#define BCHP_MEMC_0_DDR_BYTE4_VCDL_PHASE_CNTL_BYTE_P_PHASE_MASK    0x0000003f
#define BCHP_MEMC_0_DDR_BYTE4_VCDL_PHASE_CNTL_BYTE_P_PHASE_SHIFT   0

/***************************************************************************
 *BYTE5_VCDL_PHASE_CNTL - VCDL Phase Control Register for bytelane 5
 ***************************************************************************/
/* MEMC_0_DDR :: BYTE5_VCDL_PHASE_CNTL :: reserved0 [31:14] */
#define BCHP_MEMC_0_DDR_BYTE5_VCDL_PHASE_CNTL_reserved0_MASK       0xffffc000
#define BCHP_MEMC_0_DDR_BYTE5_VCDL_PHASE_CNTL_reserved0_SHIFT      14

/* MEMC_0_DDR :: BYTE5_VCDL_PHASE_CNTL :: BYTE_N_PHASE [13:08] */
#define BCHP_MEMC_0_DDR_BYTE5_VCDL_PHASE_CNTL_BYTE_N_PHASE_MASK    0x00003f00
#define BCHP_MEMC_0_DDR_BYTE5_VCDL_PHASE_CNTL_BYTE_N_PHASE_SHIFT   8

/* MEMC_0_DDR :: BYTE5_VCDL_PHASE_CNTL :: reserved1 [07:06] */
#define BCHP_MEMC_0_DDR_BYTE5_VCDL_PHASE_CNTL_reserved1_MASK       0x000000c0
#define BCHP_MEMC_0_DDR_BYTE5_VCDL_PHASE_CNTL_reserved1_SHIFT      6

/* MEMC_0_DDR :: BYTE5_VCDL_PHASE_CNTL :: BYTE_P_PHASE [05:00] */
#define BCHP_MEMC_0_DDR_BYTE5_VCDL_PHASE_CNTL_BYTE_P_PHASE_MASK    0x0000003f
#define BCHP_MEMC_0_DDR_BYTE5_VCDL_PHASE_CNTL_BYTE_P_PHASE_SHIFT   0

/***************************************************************************
 *BYTE6_VCDL_PHASE_CNTL - VCDL Phase Control Register for bytelane 6
 ***************************************************************************/
/* MEMC_0_DDR :: BYTE6_VCDL_PHASE_CNTL :: reserved0 [31:14] */
#define BCHP_MEMC_0_DDR_BYTE6_VCDL_PHASE_CNTL_reserved0_MASK       0xffffc000
#define BCHP_MEMC_0_DDR_BYTE6_VCDL_PHASE_CNTL_reserved0_SHIFT      14

/* MEMC_0_DDR :: BYTE6_VCDL_PHASE_CNTL :: BYTE_N_PHASE [13:08] */
#define BCHP_MEMC_0_DDR_BYTE6_VCDL_PHASE_CNTL_BYTE_N_PHASE_MASK    0x00003f00
#define BCHP_MEMC_0_DDR_BYTE6_VCDL_PHASE_CNTL_BYTE_N_PHASE_SHIFT   8

/* MEMC_0_DDR :: BYTE6_VCDL_PHASE_CNTL :: reserved1 [07:06] */
#define BCHP_MEMC_0_DDR_BYTE6_VCDL_PHASE_CNTL_reserved1_MASK       0x000000c0
#define BCHP_MEMC_0_DDR_BYTE6_VCDL_PHASE_CNTL_reserved1_SHIFT      6

/* MEMC_0_DDR :: BYTE6_VCDL_PHASE_CNTL :: BYTE_P_PHASE [05:00] */
#define BCHP_MEMC_0_DDR_BYTE6_VCDL_PHASE_CNTL_BYTE_P_PHASE_MASK    0x0000003f
#define BCHP_MEMC_0_DDR_BYTE6_VCDL_PHASE_CNTL_BYTE_P_PHASE_SHIFT   0

/***************************************************************************
 *BYTE7_VCDL_PHASE_CNTL - VCDL Phase Control Register for bytelane 7
 ***************************************************************************/
/* MEMC_0_DDR :: BYTE7_VCDL_PHASE_CNTL :: reserved0 [31:14] */
#define BCHP_MEMC_0_DDR_BYTE7_VCDL_PHASE_CNTL_reserved0_MASK       0xffffc000
#define BCHP_MEMC_0_DDR_BYTE7_VCDL_PHASE_CNTL_reserved0_SHIFT      14

/* MEMC_0_DDR :: BYTE7_VCDL_PHASE_CNTL :: BYTE_N_PHASE [13:08] */
#define BCHP_MEMC_0_DDR_BYTE7_VCDL_PHASE_CNTL_BYTE_N_PHASE_MASK    0x00003f00
#define BCHP_MEMC_0_DDR_BYTE7_VCDL_PHASE_CNTL_BYTE_N_PHASE_SHIFT   8

/* MEMC_0_DDR :: BYTE7_VCDL_PHASE_CNTL :: reserved1 [07:06] */
#define BCHP_MEMC_0_DDR_BYTE7_VCDL_PHASE_CNTL_reserved1_MASK       0x000000c0
#define BCHP_MEMC_0_DDR_BYTE7_VCDL_PHASE_CNTL_reserved1_SHIFT      6

/* MEMC_0_DDR :: BYTE7_VCDL_PHASE_CNTL :: BYTE_P_PHASE [05:00] */
#define BCHP_MEMC_0_DDR_BYTE7_VCDL_PHASE_CNTL_BYTE_P_PHASE_MASK    0x0000003f
#define BCHP_MEMC_0_DDR_BYTE7_VCDL_PHASE_CNTL_BYTE_P_PHASE_SHIFT   0

/***************************************************************************
 *DESKEW_DLL_RESET - Deskew DLL Reset register
 ***************************************************************************/
/* MEMC_0_DDR :: DESKEW_DLL_RESET :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_RESET_reserved0_MASK            0xfffffffe
#define BCHP_MEMC_0_DDR_DESKEW_DLL_RESET_reserved0_SHIFT           1

/* MEMC_0_DDR :: DESKEW_DLL_RESET :: RESET [00:00] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_RESET_RESET_MASK                0x00000001
#define BCHP_MEMC_0_DDR_DESKEW_DLL_RESET_RESET_SHIFT               0

/***************************************************************************
 *DESKEW_DLL_CNTRL - Deskew DLL control register
 ***************************************************************************/
/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: reserved0 [31:20] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_reserved0_MASK            0xfff00000
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_reserved0_SHIFT           20

/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: CLK_PHASE [19:12] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_CLK_PHASE_MASK            0x000ff000
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_CLK_PHASE_SHIFT           12

/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: reserved1 [11:09] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_reserved1_MASK            0x00000e00
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_reserved1_SHIFT           9

/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: DLL_DISABLE [08:08] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_DLL_DISABLE_MASK          0x00000100
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_DLL_DISABLE_SHIFT         8

/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: reserved2 [07:06] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_reserved2_MASK            0x000000c0
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_reserved2_SHIFT           6

/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: SAMPLE_SEL [05:04] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_SAMPLE_SEL_MASK           0x00000030
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_SAMPLE_SEL_SHIFT          4

/* MEMC_0_DDR :: DESKEW_DLL_CNTRL :: THRESHOLD [03:00] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_THRESHOLD_MASK            0x0000000f
#define BCHP_MEMC_0_DDR_DESKEW_DLL_CNTRL_THRESHOLD_SHIFT           0

/***************************************************************************
 *DESKEW_DLL_PHASE - Deskew DLL Phase register
 ***************************************************************************/
/* MEMC_0_DDR :: DESKEW_DLL_PHASE :: reserved0 [31:09] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE_reserved0_MASK            0xfffffe00
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE_reserved0_SHIFT           9

/* MEMC_0_DDR :: DESKEW_DLL_PHASE :: PHASE_DETECTOR_OUTPUT [08:08] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE_PHASE_DETECTOR_OUTPUT_MASK 0x00000100
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE_PHASE_DETECTOR_OUTPUT_SHIFT 8

/* MEMC_0_DDR :: DESKEW_DLL_PHASE :: PHASE_LOCK_VALUE [07:00] */
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE_PHASE_LOCK_VALUE_MASK     0x000000ff
#define BCHP_MEMC_0_DDR_DESKEW_DLL_PHASE_PHASE_LOCK_VALUE_SHIFT    0

/***************************************************************************
 *PVT_CONTROLLER_ENABLE - PVT Compensation Controller enable register
 ***************************************************************************/
/* MEMC_0_DDR :: PVT_CONTROLLER_ENABLE :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_ENABLE_reserved0_MASK       0xfffffffe
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_ENABLE_reserved0_SHIFT      1

/* MEMC_0_DDR :: PVT_CONTROLLER_ENABLE :: PVT_COMP_EN [00:00] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_ENABLE_PVT_COMP_EN_MASK     0x00000001
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_ENABLE_PVT_COMP_EN_SHIFT    0

/***************************************************************************
 *PVT_CONTROLLER_OFFSET_CNTRL - PVT Compensation Controller offset control register
 ***************************************************************************/
/* MEMC_0_DDR :: PVT_CONTROLLER_OFFSET_CNTRL :: reserved0 [31:02] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_OFFSET_CNTRL_reserved0_MASK 0xfffffffc
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_OFFSET_CNTRL_reserved0_SHIFT 2

/* MEMC_0_DDR :: PVT_CONTROLLER_OFFSET_CNTRL :: PVT_COMP_OFFSET_OP [01:01] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_OFFSET_CNTRL_PVT_COMP_OFFSET_OP_MASK 0x00000002
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_OFFSET_CNTRL_PVT_COMP_OFFSET_OP_SHIFT 1

/* MEMC_0_DDR :: PVT_CONTROLLER_OFFSET_CNTRL :: PVT_COMP_OFFSET_EN [00:00] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_OFFSET_CNTRL_PVT_COMP_OFFSET_EN_MASK 0x00000001
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_OFFSET_CNTRL_PVT_COMP_OFFSET_EN_SHIFT 0

/***************************************************************************
 *PVT_CONTROLLER_PWRDN_EN - PVT Compensation Controller power down mode register
 ***************************************************************************/
/* MEMC_0_DDR :: PVT_CONTROLLER_PWRDN_EN :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_PWRDN_EN_reserved0_MASK     0xfffffffe
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_PWRDN_EN_reserved0_SHIFT    1

/* MEMC_0_DDR :: PVT_CONTROLLER_PWRDN_EN :: PVT_PWRDN_EN [00:00] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_PWRDN_EN_PVT_PWRDN_EN_MASK  0x00000001
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_PWRDN_EN_PVT_PWRDN_EN_SHIFT 0

/***************************************************************************
 *PVT_OVER_RIDE_MODE_CNTRL - PVT Compensation Controller override control register
 ***************************************************************************/
/* MEMC_0_DDR :: PVT_OVER_RIDE_MODE_CNTRL :: reserved0 [31:12] */
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL_reserved0_MASK    0xfffff000
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL_reserved0_SHIFT   12

/* MEMC_0_DDR :: PVT_OVER_RIDE_MODE_CNTRL :: OVER_RIDE_VALUE [11:08] */
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL_OVER_RIDE_VALUE_MASK 0x00000f00
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL_OVER_RIDE_VALUE_SHIFT 8

/* MEMC_0_DDR :: PVT_OVER_RIDE_MODE_CNTRL :: reserved1 [07:07] */
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL_reserved1_MASK    0x00000080
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL_reserved1_SHIFT   7

/* MEMC_0_DDR :: PVT_OVER_RIDE_MODE_CNTRL :: OVER_RIDE_MODE [06:04] */
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL_OVER_RIDE_MODE_MASK 0x00000070
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL_OVER_RIDE_MODE_SHIFT 4

/* MEMC_0_DDR :: PVT_OVER_RIDE_MODE_CNTRL :: reserved2 [03:01] */
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL_reserved2_MASK    0x0000000e
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL_reserved2_SHIFT   1

/* MEMC_0_DDR :: PVT_OVER_RIDE_MODE_CNTRL :: OVER_RIDE_EN [00:00] */
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL_OVER_RIDE_EN_MASK 0x00000001
#define BCHP_MEMC_0_DDR_PVT_OVER_RIDE_MODE_CNTRL_OVER_RIDE_EN_SHIFT 0

/***************************************************************************
 *PVT_CONTROLLER_STATUS - PVT Compensation Controller status register
 ***************************************************************************/
/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: reserved0 [31:26] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_reserved0_MASK       0xfc000000
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_reserved0_SHIFT      26

/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: PVT_CNTRLR_ERROR [25:20] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_PVT_CNTRLR_ERROR_MASK 0x03f00000
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_PVT_CNTRLR_ERROR_SHIFT 20

/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: PCOMP_CODE [19:16] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_PCOMP_CODE_MASK      0x000f0000
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_PCOMP_CODE_SHIFT     16

/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: NCOMP_CODE [15:12] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_NCOMP_CODE_MASK      0x0000f000
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_NCOMP_CODE_SHIFT     12

/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: RCOMP_CODE [11:08] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_RCOMP_CODE_MASK      0x00000f00
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_RCOMP_CODE_SHIFT     8

/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: reserved1 [07:07] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_reserved1_MASK       0x00000080
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_reserved1_SHIFT      7

/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: PCOMP_CMP_OUT [06:06] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_PCOMP_CMP_OUT_MASK   0x00000040
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_PCOMP_CMP_OUT_SHIFT  6

/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: NCOMP_CMP_OUT [05:05] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_NCOMP_CMP_OUT_MASK   0x00000020
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_NCOMP_CMP_OUT_SHIFT  5

/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: RCOMP_CMP_OUT [04:04] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_RCOMP_CMP_OUT_MASK   0x00000010
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_RCOMP_CMP_OUT_SHIFT  4

/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: reserved2 [03:03] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_reserved2_MASK       0x00000008
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_reserved2_SHIFT      3

/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: PWR_STAT [02:02] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_PWR_STAT_MASK        0x00000004
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_PWR_STAT_SHIFT       2

/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: DONE [01:01] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_DONE_MASK            0x00000002
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_DONE_SHIFT           1

/* MEMC_0_DDR :: PVT_CONTROLLER_STATUS :: ACK [00:00] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_ACK_MASK             0x00000001
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_STATUS_ACK_SHIFT            0

/***************************************************************************
 *PVT_CONTROLLER_SCOMP - PVT Compensation Controller SCOMP register
 ***************************************************************************/
/* MEMC_0_DDR :: PVT_CONTROLLER_SCOMP :: reserved0 [31:04] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_SCOMP_reserved0_MASK        0xfffffff0
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_SCOMP_reserved0_SHIFT       4

/* MEMC_0_DDR :: PVT_CONTROLLER_SCOMP :: SCOMP_VAL [03:00] */
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_SCOMP_SCOMP_VAL_MASK        0x0000000f
#define BCHP_MEMC_0_DDR_PVT_CONTROLLER_SCOMP_SCOMP_VAL_SHIFT       0

/***************************************************************************
 *READ_WRITE_TIMING - Read to Write & write to read timing register
 ***************************************************************************/
/* MEMC_0_DDR :: READ_WRITE_TIMING :: reserved0 [31:07] */
#define BCHP_MEMC_0_DDR_READ_WRITE_TIMING_reserved0_MASK           0xffffff80
#define BCHP_MEMC_0_DDR_READ_WRITE_TIMING_reserved0_SHIFT          7

/* MEMC_0_DDR :: READ_WRITE_TIMING :: WR2RD_NOP [06:04] */
#define BCHP_MEMC_0_DDR_READ_WRITE_TIMING_WR2RD_NOP_MASK           0x00000070
#define BCHP_MEMC_0_DDR_READ_WRITE_TIMING_WR2RD_NOP_SHIFT          4

/* MEMC_0_DDR :: READ_WRITE_TIMING :: reserved1 [03:03] */
#define BCHP_MEMC_0_DDR_READ_WRITE_TIMING_reserved1_MASK           0x00000008
#define BCHP_MEMC_0_DDR_READ_WRITE_TIMING_reserved1_SHIFT          3

/* MEMC_0_DDR :: READ_WRITE_TIMING :: RD2WR_NOP [02:00] */
#define BCHP_MEMC_0_DDR_READ_WRITE_TIMING_RD2WR_NOP_MASK           0x00000007
#define BCHP_MEMC_0_DDR_READ_WRITE_TIMING_RD2WR_NOP_SHIFT          0

/***************************************************************************
 *PFIFO_RD_WR_PNTR - DQS read fifo (PFIFO) read & write pointers for debug purpose
 ***************************************************************************/
/* MEMC_0_DDR :: PFIFO_RD_WR_PNTR :: reserved0 [31:18] */
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_reserved0_MASK            0xfffc0000
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_reserved0_SHIFT           18

/* MEMC_0_DDR :: PFIFO_RD_WR_PNTR :: RD_PNTR [17:16] */
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_RD_PNTR_MASK              0x00030000
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_RD_PNTR_SHIFT             16

/* MEMC_0_DDR :: PFIFO_RD_WR_PNTR :: WR_PNTR7 [15:14] */
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR7_MASK             0x0000c000
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR7_SHIFT            14

/* MEMC_0_DDR :: PFIFO_RD_WR_PNTR :: WR_PNTR6 [13:12] */
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR6_MASK             0x00003000
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR6_SHIFT            12

/* MEMC_0_DDR :: PFIFO_RD_WR_PNTR :: WR_PNTR5 [11:10] */
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR5_MASK             0x00000c00
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR5_SHIFT            10

/* MEMC_0_DDR :: PFIFO_RD_WR_PNTR :: WR_PNTR4 [09:08] */
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR4_MASK             0x00000300
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR4_SHIFT            8

/* MEMC_0_DDR :: PFIFO_RD_WR_PNTR :: WR_PNTR3 [07:06] */
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR3_MASK             0x000000c0
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR3_SHIFT            6

/* MEMC_0_DDR :: PFIFO_RD_WR_PNTR :: WR_PNTR2 [05:04] */
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR2_MASK             0x00000030
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR2_SHIFT            4

/* MEMC_0_DDR :: PFIFO_RD_WR_PNTR :: WR_PNTR1 [03:02] */
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR1_MASK             0x0000000c
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR1_SHIFT            2

/* MEMC_0_DDR :: PFIFO_RD_WR_PNTR :: WR_PNTR0 [01:00] */
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR0_MASK             0x00000003
#define BCHP_MEMC_0_DDR_PFIFO_RD_WR_PNTR_WR_PNTR0_SHIFT            0

/***************************************************************************
 *DDR_PLL_EXT_CLKSEL - DDR PLL external clock select register
 ***************************************************************************/
/* MEMC_0_DDR :: DDR_PLL_EXT_CLKSEL :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_DDR_PLL_EXT_CLKSEL_reserved0_MASK          0xfffffffe
#define BCHP_MEMC_0_DDR_DDR_PLL_EXT_CLKSEL_reserved0_SHIFT         1

/* MEMC_0_DDR :: DDR_PLL_EXT_CLKSEL :: EXT_CLK_SEL [00:00] */
#define BCHP_MEMC_0_DDR_DDR_PLL_EXT_CLKSEL_EXT_CLK_SEL_MASK        0x00000001
#define BCHP_MEMC_0_DDR_DDR_PLL_EXT_CLKSEL_EXT_CLK_SEL_SHIFT       0

/***************************************************************************
 *DDR_PLL_LOCK_STATUS - DDR PLL lock status register
 ***************************************************************************/
/* MEMC_0_DDR :: DDR_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_MEMC_0_DDR_DDR_PLL_LOCK_STATUS_reserved0_MASK         0xfffffffe
#define BCHP_MEMC_0_DDR_DDR_PLL_LOCK_STATUS_reserved0_SHIFT        1

/* MEMC_0_DDR :: DDR_PLL_LOCK_STATUS :: LOCK_STATUS [00:00] */
#define BCHP_MEMC_0_DDR_DDR_PLL_LOCK_STATUS_LOCK_STATUS_MASK       0x00000001
#define BCHP_MEMC_0_DDR_DDR_PLL_LOCK_STATUS_LOCK_STATUS_SHIFT      0

/***************************************************************************
 *SPARE1_RW - Spare register
 ***************************************************************************/
/* MEMC_0_DDR :: SPARE1_RW :: unused [31:00] */
#define BCHP_MEMC_0_DDR_SPARE1_RW_unused_MASK                      0xffffffff
#define BCHP_MEMC_0_DDR_SPARE1_RW_unused_SHIFT                     0

/***************************************************************************
 *SPARE1_RO - Spare register
 ***************************************************************************/
/* MEMC_0_DDR :: SPARE1_RO :: unused [31:00] */
#define BCHP_MEMC_0_DDR_SPARE1_RO_unused_MASK                      0xffffffff
#define BCHP_MEMC_0_DDR_SPARE1_RO_unused_SHIFT                     0

#endif /* #ifndef BCHP_MEMC_0_DDR_H__ */

/* End of File */
