{
	"route__net": 292,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 61,
	"route__wirelength__iter:1": 31336,
	"route__drc_errors__iter:2": 18,
	"route__wirelength__iter:2": 31265,
	"route__drc_errors__iter:3": 6,
	"route__wirelength__iter:3": 31258,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 31247,
	"route__drc_errors": 0,
	"route__wirelength": 31247,
	"route__vias": 1885,
	"route__vias__singlecut": 1885,
	"route__vias__multicut": 0,
	"design__io": 70,
	"design__die__area": 412500,
	"design__core__area": 391196,
	"design__instance__count": 2064,
	"design__instance__area": 251522,
	"design__instance__count__stdcell": 2062,
	"design__instance__area__stdcell": 4491.81,
	"design__instance__count__macros": 2,
	"design__instance__area__macros": 247031,
	"design__instance__utilization": 0.642957,
	"design__instance__utilization__stdcell": 0.0311572,
	"design__instance__count__class:macro": 2,
	"design__instance__count__class:fill_cell": 962,
	"design__instance__count__class:tap_cell": 1530,
	"design__instance__count__class:antenna_cell": 322,
	"design__instance__count__class:clock_buffer": 5,
	"design__instance__count__class:timing_repair_buffer": 117,
	"design__instance__count__class:inverter": 26,
	"design__instance__count__class:clock_inverter": 2,
	"design__instance__count__class:sequential_cell": 25,
	"design__instance__count__class:multi_input_combinational_cell": 35,
	"flow__warnings__count": 90,
	"flow__errors__count": 0
}