<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Achieving Timing Closure</title><link rel="Prev" href="adding_fpga_attributes_to_hdl.htm" title="Previous" /><link rel="Next" href="../Implementing%20the%20Design/implementing_the_design.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/design_imp_1.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN9X0qU1xOnIrbbkJC7E6mUQ" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Constraints/design_imp_1.12.185.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Applying_Design_Constraints.htm#1564984">Applying Design Constraints</a> &gt; Achieving Timing Closure</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1564984" class="Heading1"><span></span>Achieving Timing Closure</h2><p id="ww1074988" class="BodyAfterHead"><span></span>Setting meaningful constraints is one of the most important strategies for meeting timing goals. Attributes and preferences work together with synthesis, mapping, placement and routing to favorably impact final design timing. </p><p id="ww1074989" class="BodyAfterHead"><span></span>The following steps address the tools and related information available for each stage of the design flow.</p><div id="ww1236539" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>1.	</span></span>Generate meaningful and efficient HDL code for the specific architecture to guide the synthesis tools. Though many popular synthesis tools have significantly improved FPGA optimization algorithms, front-end design entry coding still plays an important role in utilizing FPGA resources. </div><div id="ww1074993" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>2.	</span></span>Use synthesis tool options to improve the EDIF file. In some designs, this is essential for meeting the desired target. </div><div id="ww1074995" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>3.	</span></span>Use FPGA <span class="Hyperlink"><a href="../../Reference%20Guides/Constraints%20Ref/preference_descriptions.htm#ww1383543" title="Preferences">preferences</a></span> to specify the design timing goals that you want targeted during the Place &amp; Route Design process. Along with a good functional design, a good set of timing preferences is crucial for meeting timing goals and for proper device operation on the system board. Preferences can be entered and modified at multiple points of the Diamond process flow.</div><div id="ww1074996" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>4.	</span></span>Leverage Place &amp; Route Design process properties, such as increased placement effort level and multiple routing passes. While the default settings address most designs in the most time-efficient manner, timing-critical designs may require the extra effort that such options provide.</div><div id="ww1074999" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>5.	</span></span>If you cannot meet the performance goals of your design with timing preferences and additional effort levels of the Place &amp; Route Design process, you can still improve performance by directing the physical layout of the circuit in the FPGA. This step, often referred to as floorplanning, is done by specifying FPGA location preferences.</div><div id="ww1075000" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>6.	</span></span>Use location preferences to keep certain key logic together (UGROUP/HGROUP) and, optionally, to keep them in a particular area of the device (REGION/LOCATE). This is especially useful in creating an effective data flow direction in a datapath-intensive design. Your goal is to create an optimized placement starting point for the timing-critical portion of the design. The remaining logic will be placed by the tools to meet timing goals.</div><div id="ww1075001" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>7.	</span></span>Use Diamondâ€™s preference views and integrated timing analysis to find the root cause of long timing paths. After problem areas are identified, your goal is to guide placement by refining LOCATE, REGION, and UGROUP preferences or by developing additional ones. </div><div id="ww1075004" class="Numbered"><span class="WebWorks_Number" style="width: 16.56pt"><span>8.	</span></span>Use the ECO Editor, to customize your design implementation. The ECO Editor provides intimate access to routing control and the PFU/PFF array of the chip design. At this point a Lattice factory representative is usually involved to help you meet your objectives.</div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>