<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1752" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1752{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1752{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t3_1752{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1752{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1752{left:96px;bottom:989px;letter-spacing:0.33px;word-spacing:0.03px;}
#t6_1752{left:96px;bottom:968px;letter-spacing:0.49px;}
#t7_1752{left:96px;bottom:947px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t8_1752{left:96px;bottom:911px;letter-spacing:0.1px;word-spacing:-0.43px;}
#t9_1752{left:96px;bottom:881px;}
#ta_1752{left:124px;bottom:881px;letter-spacing:0.08px;word-spacing:-0.42px;}
#tb_1752{left:96px;bottom:853px;}
#tc_1752{left:124px;bottom:853px;letter-spacing:0.11px;word-spacing:-0.43px;}
#td_1752{left:96px;bottom:826px;}
#te_1752{left:124px;bottom:826px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_1752{left:96px;bottom:798px;}
#tg_1752{left:124px;bottom:798px;letter-spacing:0.1px;word-spacing:-0.43px;}
#th_1752{left:96px;bottom:763px;letter-spacing:0.11px;word-spacing:-0.47px;}
#ti_1752{left:96px;bottom:627px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tj_1752{left:96px;bottom:592px;letter-spacing:0.16px;word-spacing:-0.54px;}
#tk_1752{left:96px;bottom:552px;letter-spacing:0.18px;word-spacing:-0.69px;}
#tl_1752{left:96px;bottom:369px;letter-spacing:0.17px;}
#tm_1752{left:96px;bottom:1022px;letter-spacing:0.17px;}
#tn_1752{left:556px;bottom:1022px;letter-spacing:0.12px;word-spacing:0.08px;}
#to_1752{left:99px;bottom:713px;letter-spacing:0.16px;}
#tp_1752{left:335px;bottom:713px;letter-spacing:0.18px;}
#tq_1752{left:502px;bottom:713px;letter-spacing:0.14px;}
#tr_1752{left:105px;bottom:678px;letter-spacing:0.09px;}
#ts_1752{left:155px;bottom:678px;letter-spacing:0.15px;}
#tt_1752{left:341px;bottom:678px;letter-spacing:0.11px;word-spacing:0.04px;}
#tu_1752{left:509px;bottom:686px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tv_1752{left:509px;bottom:670px;letter-spacing:0.12px;}
#tw_1752{left:109px;bottom:519px;letter-spacing:0.11px;}
#tx_1752{left:146px;bottom:519px;letter-spacing:0.13px;}
#ty_1752{left:187px;bottom:519px;letter-spacing:0.17px;}
#tz_1752{left:230px;bottom:519px;letter-spacing:0.17px;}
#t10_1752{left:270px;bottom:519px;letter-spacing:0.19px;}
#t11_1752{left:313px;bottom:519px;letter-spacing:0.15px;}
#t12_1752{left:354px;bottom:519px;letter-spacing:0.15px;}
#t13_1752{left:408px;bottom:519px;letter-spacing:0.16px;}
#t14_1752{left:478px;bottom:519px;letter-spacing:0.22px;}
#t15_1752{left:519px;bottom:519px;letter-spacing:0.15px;}
#t16_1752{left:564px;bottom:519px;letter-spacing:0.09px;}
#t17_1752{left:603px;bottom:519px;letter-spacing:0.19px;}
#t18_1752{left:643px;bottom:519px;letter-spacing:0.16px;}
#t19_1752{left:685px;bottom:519px;letter-spacing:0.19px;}
#t1a_1752{left:725px;bottom:519px;letter-spacing:0.15px;}
#t1b_1752{left:767px;bottom:519px;letter-spacing:0.16px;}
#t1c_1752{left:808px;bottom:519px;letter-spacing:0.15px;}
#t1d_1752{left:688px;bottom:489px;}
#t1e_1752{left:108px;bottom:458px;letter-spacing:0.19px;}
#t1f_1752{left:150px;bottom:458px;letter-spacing:0.19px;}
#t1g_1752{left:191px;bottom:458px;letter-spacing:0.19px;}
#t1h_1752{left:232px;bottom:458px;letter-spacing:0.19px;}
#t1i_1752{left:273px;bottom:458px;letter-spacing:0.19px;}
#t1j_1752{left:315px;bottom:458px;letter-spacing:0.19px;}
#t1k_1752{left:356px;bottom:458px;letter-spacing:0.19px;}
#t1l_1752{left:407px;bottom:458px;letter-spacing:0.13px;}
#t1m_1752{left:480px;bottom:458px;letter-spacing:-1.02px;}
#t1n_1752{left:521px;bottom:458px;letter-spacing:0.19px;}
#t1o_1752{left:566px;bottom:458px;}
#t1p_1752{left:608px;bottom:458px;}
#t1q_1752{left:649px;bottom:458px;}
#t1r_1752{left:690px;bottom:458px;}
#t1s_1752{left:731px;bottom:458px;}
#t1t_1752{left:773px;bottom:458px;}
#t1u_1752{left:814px;bottom:458px;}
#t1v_1752{left:116px;bottom:429px;letter-spacing:-0.14px;}
#t1w_1752{left:160px;bottom:429px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1x_1752{left:160px;bottom:415px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1y_1752{left:134px;bottom:321px;letter-spacing:0.14px;}
#t1z_1752{left:248px;bottom:321px;letter-spacing:0.16px;}
#t20_1752{left:287px;bottom:339px;letter-spacing:0.07px;}
#t21_1752{left:294px;bottom:321px;letter-spacing:0.15px;}
#t22_1752{left:338px;bottom:321px;letter-spacing:0.14px;}
#t23_1752{left:555px;bottom:321px;letter-spacing:0.14px;word-spacing:0.02px;}
#t24_1752{left:102px;bottom:296px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t25_1752{left:102px;bottom:281px;letter-spacing:0.19px;}
#t26_1752{left:259px;bottom:289px;}
#t27_1752{left:306px;bottom:289px;}
#t28_1752{left:416px;bottom:289px;letter-spacing:0.12px;}
#t29_1752{left:102px;bottom:249px;letter-spacing:0.11px;word-spacing:0.07px;}
#t2a_1752{left:369px;bottom:249px;}
#t2b_1752{left:416px;bottom:256px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2c_1752{left:416px;bottom:241px;letter-spacing:0.12px;}
#t2d_1752{left:102px;bottom:204px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2e_1752{left:102px;bottom:189px;letter-spacing:0.17px;}
#t2f_1752{left:369px;bottom:209px;}
#t2g_1752{left:416px;bottom:217px;letter-spacing:0.11px;word-spacing:-0.34px;}
#t2h_1752{left:416px;bottom:201px;letter-spacing:0.1px;}
#t2i_1752{left:369px;bottom:177px;}
#t2j_1752{left:416px;bottom:177px;letter-spacing:0.08px;word-spacing:0.02px;}
#t2k_1752{left:102px;bottom:153px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2l_1752{left:369px;bottom:153px;}
#t2m_1752{left:416px;bottom:153px;letter-spacing:0.1px;word-spacing:0.02px;}
#t2n_1752{left:102px;bottom:128px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2o_1752{left:102px;bottom:113px;letter-spacing:0.19px;}
#t2p_1752{left:369px;bottom:120px;}
#t2q_1752{left:416px;bottom:128px;letter-spacing:0.13px;}
#t2r_1752{left:416px;bottom:113px;letter-spacing:0.13px;word-spacing:0.01px;}
#t2s_1752{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1752{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1752{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1752{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s4_1752{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_1752{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_1752{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s7_1752{font-size:15px;font-family:Arial_61s;color:#000;}
.s8_1752{font-size:15px;font-family:Arial-Italic_62c;color:#000;}
.s9_1752{font-size:14px;font-family:Arial-BoldItalic_623;color:#000;}
.sa_1752{font-size:14px;font-family:Arial-Italic_62c;color:#000;}
.sb_1752{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1752" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1752Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1752" style="-webkit-user-select: none;"><object width="935" height="1210" data="1752/1752.svg" type="image/svg+xml" id="pdf1752" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1752" class="t s1_1752">System Instruction Reference </span><span id="t2_1752" class="t s1_1752">485 </span>
<span id="t3_1752" class="t s1_1752">24594—Rev. 3.35—June 2023 </span><span id="t4_1752" class="t s1_1752">AMD64 Technology </span>
<span id="t5_1752" class="t s2_1752">Verifies whether a data segment specified by the segment selector in the 16-bit register or memory </span>
<span id="t6_1752" class="t s2_1752">operand is writable from the current privilege level. The zero flag (ZF) is set to 1 if the specified </span>
<span id="t7_1752" class="t s2_1752">segment is writable. Otherwise, ZF is cleared. </span>
<span id="t8_1752" class="t s2_1752">A segment is writable if all of the following apply: </span>
<span id="t9_1752" class="t s3_1752">• </span><span id="ta_1752" class="t s2_1752">the selector is not a null selector. </span>
<span id="tb_1752" class="t s3_1752">• </span><span id="tc_1752" class="t s2_1752">the descriptor is within the GDT or LDT limit. </span>
<span id="td_1752" class="t s3_1752">• </span><span id="te_1752" class="t s2_1752">the segment is a writable data segment. </span>
<span id="tf_1752" class="t s3_1752">• </span><span id="tg_1752" class="t s2_1752">the descriptor DPL is greater than or equal to both the CPL and RPL. </span>
<span id="th_1752" class="t s2_1752">The processor does not recognize the VERW instruction in real or virtual-8086 mode. </span>
<span id="ti_1752" class="t s4_1752">Related Instructions </span>
<span id="tj_1752" class="t s2_1752">ARPL, LAR, LSL, VERR </span>
<span id="tk_1752" class="t s4_1752">rFLAGS Affected </span>
<span id="tl_1752" class="t s4_1752">Exceptions </span>
<span id="tm_1752" class="t s5_1752">VERW </span><span id="tn_1752" class="t s5_1752">Verify Segment for Write </span>
<span id="to_1752" class="t s6_1752">Mnemonic </span><span id="tp_1752" class="t s6_1752">Opcode </span><span id="tq_1752" class="t s6_1752">Description </span>
<span id="tr_1752" class="t s7_1752">VERW </span><span id="ts_1752" class="t s8_1752">reg/mem16 </span><span id="tt_1752" class="t s7_1752">0F 00 /5 </span>
<span id="tu_1752" class="t s7_1752">Set the zero flag (ZF) to 1 if the segment </span>
<span id="tv_1752" class="t s7_1752">selected can be written. </span>
<span id="tw_1752" class="t s6_1752">ID </span><span id="tx_1752" class="t s6_1752">VIP </span><span id="ty_1752" class="t s6_1752">VIF </span><span id="tz_1752" class="t s6_1752">AC </span><span id="t10_1752" class="t s6_1752">VM </span><span id="t11_1752" class="t s6_1752">RF </span><span id="t12_1752" class="t s6_1752">NT </span><span id="t13_1752" class="t s6_1752">IOPL </span><span id="t14_1752" class="t s6_1752">OF </span><span id="t15_1752" class="t s6_1752">DF </span><span id="t16_1752" class="t s6_1752">IF </span><span id="t17_1752" class="t s6_1752">TF </span><span id="t18_1752" class="t s6_1752">SF </span><span id="t19_1752" class="t s6_1752">ZF </span><span id="t1a_1752" class="t s6_1752">AF </span><span id="t1b_1752" class="t s6_1752">PF </span><span id="t1c_1752" class="t s6_1752">CF </span>
<span id="t1d_1752" class="t s7_1752">M </span>
<span id="t1e_1752" class="t s7_1752">21 </span><span id="t1f_1752" class="t s7_1752">20 </span><span id="t1g_1752" class="t s7_1752">19 </span><span id="t1h_1752" class="t s7_1752">18 </span><span id="t1i_1752" class="t s7_1752">17 </span><span id="t1j_1752" class="t s7_1752">16 </span><span id="t1k_1752" class="t s7_1752">14 </span><span id="t1l_1752" class="t s7_1752">13:12 </span><span id="t1m_1752" class="t s7_1752">11 </span><span id="t1n_1752" class="t s7_1752">10 </span><span id="t1o_1752" class="t s7_1752">9 </span><span id="t1p_1752" class="t s7_1752">8 </span><span id="t1q_1752" class="t s7_1752">7 </span><span id="t1r_1752" class="t s7_1752">6 </span><span id="t1s_1752" class="t s7_1752">4 </span><span id="t1t_1752" class="t s7_1752">2 </span><span id="t1u_1752" class="t s7_1752">0 </span>
<span id="t1v_1752" class="t s9_1752">Note: </span><span id="t1w_1752" class="t sa_1752">Bits 31:22, 15, 5, 3, and 1 are reserved. A flag set to one or cleared to zero is M (modified). Unaffected flags are </span>
<span id="t1x_1752" class="t sa_1752">blank. Undefined flags are U. </span>
<span id="t1y_1752" class="t s6_1752">Exception </span><span id="t1z_1752" class="t s6_1752">Real </span>
<span id="t20_1752" class="t s6_1752">Virtual </span>
<span id="t21_1752" class="t s6_1752">8086 </span><span id="t22_1752" class="t s6_1752">Protected </span><span id="t23_1752" class="t s6_1752">Cause of Exception </span>
<span id="t24_1752" class="t s7_1752">Invalid opcode, </span>
<span id="t25_1752" class="t s7_1752">#UD </span>
<span id="t26_1752" class="t s7_1752">X </span><span id="t27_1752" class="t s7_1752">X </span><span id="t28_1752" class="t s7_1752">This instruction is only recognized in protected mode. </span>
<span id="t29_1752" class="t s7_1752">Stack, #SS </span><span id="t2a_1752" class="t s7_1752">X </span>
<span id="t2b_1752" class="t s7_1752">A memory address exceeded the stack segment limit or was </span>
<span id="t2c_1752" class="t s7_1752">non-canonical. </span>
<span id="t2d_1752" class="t s7_1752">General protection, </span>
<span id="t2e_1752" class="t s7_1752">#GP </span>
<span id="t2f_1752" class="t s7_1752">X </span>
<span id="t2g_1752" class="t s7_1752">A memory address exceeded a data segment limit or was non- </span>
<span id="t2h_1752" class="t s7_1752">canonical. </span>
<span id="t2i_1752" class="t s7_1752">X </span><span id="t2j_1752" class="t s7_1752">A null data segment was used to access memory. </span>
<span id="t2k_1752" class="t s7_1752">Page fault, #PF </span><span id="t2l_1752" class="t s7_1752">X </span><span id="t2m_1752" class="t s7_1752">A page fault resulted from the execution of the instruction. </span>
<span id="t2n_1752" class="t s7_1752">Alignment check, </span>
<span id="t2o_1752" class="t s7_1752">#AC </span>
<span id="t2p_1752" class="t s7_1752">X </span>
<span id="t2q_1752" class="t s7_1752">An unaligned memory reference was performed while </span>
<span id="t2r_1752" class="t s7_1752">alignment checking was enabled. </span>
<span id="t2s_1752" class="t sb_1752">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
