Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -uc
Counter_Test_ChipScop.ucf -p xc6slx9-tqg144-3 Counter_Test_TOP.ngc
Counter_Test_TOP.ngd

Reading NGO file
"C:/Users/Amin/Documents/FPGA_Project/ChipScope_Counter_Test/Counter_Test_TOP.ng
c" ...
Loading design module "ipcore_dir/ila_inst.ngc"...
Loading design module "ipcore_dir/icon_inst.ngc"...
INFO:NgdBuild:1317 - Using core chipscope_ila_v1 requires a ChipScopePro
   license.  The following blocks are instances of core chipscope_ila_v1:
	/Counter_Test_TOP/Counter_Test_TOP
	/Counter_Test_TOP/ila_instt

-----------------------------------------------
INFO:Security:71 - If a license for part 'xc6slx9' is available, it will be
possible to use 'ChipScopePro_TDP' instead of 'ChipScopePro'.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "Counter_Test_ChipScop.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 239964 kilobytes

Writing NGD file "Counter_Test_TOP.ngd" ...
Total REAL time to NGDBUILD completion:  1 sec
Total CPU time to NGDBUILD completion:   0 sec

Writing NGDBUILD log file "Counter_Test_TOP.bld"...
