;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #200
	JMP @12, #200
	JMP @82, #-291
	SPL 0, <402
	MOV -1, <-20
	SUB 3, 26
	ADD -7, <-25
	JMZ @270, @0
	ADD #270, <0
	ADD -280, 31
	SUB <0, <502
	SUB 20, @12
	SLT 20, @-13
	DAT #127, #100
	SUB -207, <-120
	SPL 10, @0
	CMP 30, 9
	CMP 30, 9
	SPL 10, @0
	DJN -8, @-29
	SUB 30, 9
	JMP <121, 103
	ADD -280, 31
	JMP 0, -92
	DJN <127, 100
	SUB -207, <-120
	JMN -7, @-25
	ADD 280, 641
	SLT #100, 5
	JMN 100, 5
	SUB 0, 402
	DJN 0, 502
	JMN 100, 5
	ADD -280, 31
	ADD -280, 31
	MOV -7, <-20
	ADD 270, 60
	SLT -280, 31
	MOV -7, <-20
	ADD -280, 31
	MOV -7, <-20
	JMP 0, #2
	CMP #0, @12
	MOV -1, <-20
	SPL 0, <402
	CMP #0, @12
