// Seed: 3884378153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_17 = 1;
  wire id_18;
  always
    case (id_4)
      id_13: begin : LABEL_0
        release id_18;
      end
      1: {1, 1} -= id_11;
      id_2: id_6 = 1;
      id_16: id_12 = 1;
      1: id_16 = id_14;
    endcase
  wire id_19;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wand id_2
    , id_18,
    output wire id_3,
    output wor id_4,
    input wire id_5
    , id_19,
    output tri0 id_6,
    input wire id_7,
    input wand id_8,
    input supply1 id_9,
    input tri0 id_10,
    output uwire id_11,
    input wand id_12,
    output wand id_13,
    output tri id_14,
    input tri0 id_15,
    inout wire id_16
);
  genvar id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_18,
      id_19,
      id_20,
      id_19,
      id_20,
      id_20,
      id_18,
      id_18,
      id_19,
      id_18,
      id_19,
      id_20,
      id_20
  );
endmodule
