INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/k2UARTProject/k2UARTProject.srcs/sources_1/imports/k2/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/k2UARTProject/k2UARTProject.srcs/sources_1/imports/k2/Decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/k2UARTProject/k2UARTProject.srcs/sources_1/imports/k2/RDff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RDff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/k2UARTProject/k2UARTProject.srcs/sources_1/imports/k2/k2_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module k2_processor
INFO: [VRFC 10-2458] undeclared symbol data, assumed default net type wire [/home/nsh1/k2UARTProject/k2UARTProject.srcs/sources_1/imports/k2/k2_processor.sv:137]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/k2UARTProject/k2UARTProject.srcs/sources_1/imports/k2/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/k2UARTProject/k2UARTProject.srcs/sources_1/imports/k2/mux2s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/k2UARTProject/k2UARTProject.srcs/sources_1/imports/k2/programcounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programcounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/k2UARTProject/k2UARTProject.srcs/sources_1/imports/k2/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/k2UARTProject/k2UARTProject.srcs/sources_1/imports/k2/romAddedInst.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module romAddedInst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/k2UARTProject/k2UARTProject.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nsh1/k2UARTProject/k2UARTProject.srcs/sim_1/new/tb_k2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_k2
