Running: C:\Xilinx\12.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o F:/CECS 341 Labs/Lab 3/Lab3Xilinx/ALU_Unit_Test_isim_beh.exe -prj F:/CECS 341 Labs/Lab 3/Lab3Xilinx/ALU_Unit_Test_beh.prj work.ALU_Unit_Test work.glbl 
ISim M.63c (signature 0x7dea747)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"F:/CECS 341 Labs/Lab 3/Lab3Xilinx/ALU_Control.v\" into library work
Analyzing Verilog file \"F:/CECS 341 Labs/Lab 3/Lab3Xilinx/ALU.v\" into library work
Analyzing Verilog file \"F:/CECS 341 Labs/Lab 3/Lab3Xilinx/ALU_Unit.v\" into library work
Analyzing Verilog file \"F:/CECS 341 Labs/Lab 3/Lab3Xilinx/ALU_Unit_Test.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.2/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module ALU_Control
Compiling module ALU
Compiling module ALU_Unit
Compiling module ALU_Unit_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable F:/CECS 341 Labs/Lab 3/Lab3Xilinx/ALU_Unit_Test_isim_beh.exe
Fuse Memory Usage: 16316 KB
Fuse CPU Usage: 187 ms
