Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto e692dfacead345f78e069e4ae91f5e1d --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_mybcd_udcount_behav xil_defaultlib.tb_mybcd_udcount -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture behavioral of entity xil_defaultlib.mybcd_udcount [mybcd_udcount_default]
Compiling architecture behavior of entity xil_defaultlib.tb_mybcd_udcount
Built simulation snapshot tb_mybcd_udcount_behav
