$date
	Sun Jun  1 20:21:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module beq_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 32 # rs2 [31:0] $end
$var wire 32 $ rs1 [31:0] $end
$var wire 7 % opcode [6:0] $end
$var wire 32 & instr [31:0] $end
$var wire 32 ' imm_ext [31:0] $end
$var wire 1 ( cfsm__pc_update $end
$var wire 1 ) cfsm__pc_src $end
$var wire 1 * alu__zero_flag $end
$var wire 2 + __tmp_ResultSrc [1:0] $end
$var wire 1 , __tmp_RegWrite $end
$var wire 1 - __tmp_MemWrite $end
$var wire 1 . __tmp_IRWrite $end
$var wire 4 / __tmp_FSMState [3:0] $end
$var wire 1 0 __tmp_Branch $end
$var wire 1 1 __tmp_AdrSrc $end
$var wire 2 2 __tmp_ALUSrcB [1:0] $end
$var wire 2 3 __tmp_ALUSrcA [1:0] $end
$var wire 32 4 __tmp_ALUOut [31:0] $end
$var wire 3 5 __tmp_ALUOp [2:0] $end
$var wire 4 6 __tmp_ALUControl [3:0] $end
$var reg 32 7 __tmp_ResultData [31:0] $end
$scope module alu $end
$var wire 1 * zeroE $end
$var wire 32 8 b [31:0] $end
$var wire 4 9 alu_control [3:0] $end
$var wire 32 : a [31:0] $end
$var reg 32 ; out [31:0] $end
$upscope $end
$scope module control_fsm $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 * zero_flag $end
$var wire 7 < opcode [6:0] $end
$var parameter 4 = ALUWB $end
$var parameter 4 > BRANCHIFEQ $end
$var parameter 4 ? DECODE $end
$var parameter 4 @ EXECUTEI $end
$var parameter 4 A EXECUTER $end
$var parameter 4 B FETCH $end
$var parameter 4 C MEMADR $end
$var parameter 4 D MEMREAD $end
$var parameter 4 E MEMWB $end
$var parameter 4 F MEMWRITE $end
$var parameter 4 G UNCONDJUMP $end
$var reg 3 H ALUOp [2:0] $end
$var reg 2 I ALUSrcA [1:0] $end
$var reg 2 J ALUSrcB [1:0] $end
$var reg 1 1 AdrSrc $end
$var reg 1 0 Branch $end
$var reg 4 K FSMState [3:0] $end
$var reg 1 . IRWrite $end
$var reg 1 - MemWrite $end
$var reg 1 ( PCUpdate $end
$var reg 1 , RegWrite $end
$var reg 2 L ResultSrc [1:0] $end
$var reg 4 M current_state [3:0] $end
$var reg 4 N next_state [3:0] $end
$var reg 1 ) pc_src $end
$upscope $end
$scope module fetch $end
$var wire 1 ) cfsm__pc_src $end
$var wire 1 ( cfsm__pc_update $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 32 O pc_cur [31:0] $end
$var wire 32 P instr [31:0] $end
$var wire 32 Q imm_ext [31:0] $end
$var reg 32 R pc_next [31:0] $end
$var reg 32 S pc_plus_4 [31:0] $end
$var reg 32 T pc_target [31:0] $end
$scope module instruction_memory $end
$var wire 1 ! CLK $end
$var wire 32 U RD [31:0] $end
$var wire 32 V WD [31:0] $end
$var wire 1 W WE $end
$var wire 32 X A [31:0] $end
$var parameter 32 Y SIZE $end
$upscope $end
$scope module program_counter $end
$var wire 1 ! clk $end
$var wire 32 Z data_in [31:0] $end
$var wire 1 ( en $end
$var wire 1 " reset $end
$var reg 32 [ data_out [31:0] $end
$upscope $end
$upscope $end
$scope module instruction_decode $end
$var wire 1 \ RegWrite $end
$var wire 32 ] ResultData [31:0] $end
$var wire 1 ! clk $end
$var wire 32 ^ instr [31:0] $end
$var wire 1 " reset $end
$var wire 32 _ writeData [31:0] $end
$var wire 7 ` opcode [6:0] $end
$var wire 32 a baseAddr [31:0] $end
$var wire 4 b ALUControl [3:0] $end
$var reg 2 c alu_op [1:0] $end
$var reg 3 d funct3 [2:0] $end
$var reg 7 e funct7 [6:0] $end
$var reg 32 f imm_ext [31:0] $end
$var reg 5 g rd [4:0] $end
$var reg 5 h rs1 [4:0] $end
$var reg 5 i rs2 [4:0] $end
$scope module instanceALUDec $end
$var wire 2 j alu_op [1:0] $end
$var wire 3 k funct3 [2:0] $end
$var wire 7 l funct7 [6:0] $end
$var reg 4 m alu_control [3:0] $end
$upscope $end
$scope module instanceRegFile $end
$var wire 5 n Addr1 [4:0] $end
$var wire 5 o Addr2 [4:0] $end
$var wire 5 p Addr3 [4:0] $end
$var wire 1 ! clk $end
$var wire 32 q dataIn [31:0] $end
$var wire 1 \ regWrite $end
$var reg 32 r baseAddr [31:0] $end
$var reg 32 s writeData [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000 Y
b11 G
b111 F
b1001 E
b1000 D
b101 C
b0 B
b10 A
b100 @
b1 ?
b1010 >
b110 =
$end
#0
$dumpvars
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
z\
bx [
bx Z
bx X
0W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
x1
x0
bx /
x.
x-
x,
bx +
x*
x)
x(
bx '
bx &
bx %
bx $
bx #
1"
0!
$end
#5000
b100 R
b100 Z
b11111111111111111111111111110100 T
1.
01
b0 /
b0 K
0(
0)
00
b100 S
b1 6
b1 9
b1 b
b1 m
b1 c
b1 j
b11111111111111111111111111110100 '
b11111111111111111111111111110100 Q
b11111111111111111111111111110100 f
b100 i
b100 o
b100 h
b100 n
b0 g
b0 p
b0 e
b0 l
b0 d
b0 k
b1100011 %
b1100011 <
b1100011 `
b1 N
b11111110010000100000101011100011 &
b11111110010000100000101011100011 P
b11111110010000100000101011100011 U
b11111110010000100000101011100011 ^
b0 M
b0 O
b0 X
b0 [
1!
#10000
0"
0!
#15000
b0 5
b0 H
b1 2
b1 J
b1 3
b1 I
b1 /
b1 K
1*
b0 4
b0 ;
b1010 N
b101010 #
b101010 8
b101010 _
b101010 s
b101010 $
b101010 :
b101010 a
b101010 r
b1 M
1!
#20000
0!
#25000
b11111111111111111111111111110100 R
b11111111111111111111111111110100 Z
1(
1)
10
b0 +
b0 L
b1 5
b1 H
b0 2
b0 J
b10 3
b10 I
b1010 /
b1010 K
b0 N
b1010 M
1!
#30000
0!
#35000
b11111111111111111111111111111000 R
b11111111111111111111111111111000 Z
b11111111111111111111111111111000 S
b11111111111111111111111111101000 T
b0 /
b0 K
0(
0)
00
0*
b1010100 4
b1010100 ;
b0 6
b0 9
b0 b
b0 m
b11 c
b11 j
b0 i
b0 o
b0 h
b0 n
bx %
bx <
bx `
bx &
bx P
bx U
bx ^
b1 N
b11111111111111111111111111110100 O
b11111111111111111111111111110100 X
b11111111111111111111111111110100 [
b0 M
1!
#40000
0!
#45000
b0 5
b0 H
b1 2
b1 J
b1 3
b1 I
b1 /
b1 K
x*
bx 4
bx ;
b1 M
bx #
bx 8
bx _
bx s
bx $
bx :
bx a
bx r
1!
#50000
1"
0!
#55000
b100 R
b100 Z
b100 S
b10000 T
b0 /
b0 K
b1 6
b1 9
b1 b
b1 m
b1 c
b1 j
b10000 '
b10000 Q
b10000 f
b10 i
b10 o
b1 h
b1 n
b1100011 %
b1100011 <
b1100011 `
b1000001000100001100011 &
b1000001000100001100011 P
b1000001000100001100011 U
b1000001000100001100011 ^
b0 O
b0 X
b0 [
b0 M
1!
#60000
0"
0!
#65000
b1 /
b1 K
b1010 N
0*
b11111111111111111111111111111111 4
b11111111111111111111111111111111 ;
b1 M
b101011 #
b101011 8
b101011 _
b101011 s
b101010 $
b101010 :
b101010 a
b101010 r
1!
#70000
0!
#75000
1(
10
b1 5
b1 H
b0 2
b0 J
b10 3
b10 I
b1010 /
b1010 K
b0 N
b1010 M
1!
#80000
0!
#85000
b1000 R
b1000 Z
b0 /
b0 K
0(
00
b1000 S
b10100 T
b1010101 4
b1010101 ;
b0 6
b0 9
b0 b
b0 m
b11 c
b11 j
b0 i
b0 o
b0 h
b0 n
bx %
bx <
bx `
b1 N
bx &
bx P
bx U
bx ^
b0 M
b100 O
b100 X
b100 [
1!
#90000
0!
#95000
b0 5
b0 H
b1 2
b1 J
b1 3
b1 I
b1 /
b1 K
x*
bx 4
bx ;
bx #
bx 8
bx _
bx s
bx $
bx :
bx a
bx r
b1 M
1!
#100000
1"
0!
#105000
b100 R
b100 Z
b0 /
b0 K
b100 S
b10000 T
b1 6
b1 9
b1 b
b1 m
b10 c
b10 j
b1 i
b1 o
b1 h
b1 n
b1 g
b1 p
b100000 e
b100000 l
b110011 %
b110011 <
b110011 `
b1000000000100001000000010110011 &
b1000000000100001000000010110011 P
b1000000000100001000000010110011 U
b1000000000100001000000010110011 ^
b0 M
b0 O
b0 X
b0 [
1!
#110000
0"
0!
#115000
b1 /
b1 K
1*
b0 4
b0 ;
b10 N
b1 #
b1 8
b1 _
b1 s
b1 $
b1 :
b1 a
b1 r
b1 M
1!
#120000
0!
#125000
b10 5
b10 H
b0 2
b0 J
b10 3
b10 I
b10 /
b10 K
b110 N
b10 M
1!
#130000
0!
#135000
1,
b110 /
b110 K
b0 N
b110 M
1!
#140000
0!
