$date
	Sat Sep  2 02:32:37 2023
$end

$version
	Synopsys VCS version S-2021.09
$end

$timescale
	1ns
$end

$comment Csum: 1 fee14edb7e53b025 $end


$scope module uvm_pkg $end
$var reg 32 ! UVM_UNBOUNDED_CONNECTIONS [31:0] $end
$var reg 1 " uvm_start_uvm_declarations $end
$var time 64 # setting_offset $end
$var reg 32 $ setting_verbosity [31:0] $end
$var reg 1 % is_verdi_set_verbosity_called $end
$var reg 32 & uvm_global_random_seed [31:0] $end
$upscope $end


$scope module $unit $end
$upscope $end


$scope module tbench_top $end
$var reg 1 ' clk $end
$var reg 1 ( reset $end

$scope begin unnamed$$_vcs_2 $end
$upscope $end


$scope begin unnamed$$_vcs_0 $end
$upscope $end


$scope begin unnamed$$_vcs_1 $end
$upscope $end


$scope begin unnamed$$_vcs_3 $end
$upscope $end


$scope module intf $end
$var reg 1 ) clk $end
$var reg 1 * reset $end
$var reg 2 + addr [1:0] $end
$var reg 1 , wr_en $end
$var reg 1 - rd_en $end
$var reg 8 . wdata [7:0] $end
$var reg 8 / rdata [7:0] $end
$upscope $end


$scope module DUT $end
$var wire 1 0 clk $end
$var wire 1 1 reset $end
$var wire 2 2 addr [1:0] $end
$var wire 1 3 wr_en $end
$var wire 1 4 rd_en $end
$var wire 8 5 wdata [7:0] $end
$var reg 8 6 rdata [7:0] $end

$scope begin unnamed$$_0 $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0%
1"
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx #
b11111111111111111111111111111111 !
b00000000000000000000000000000000 $
b01000010000001111100110001000111 &
0'
1(
bxxxxxxxx /
bxxxxxxxx .
bxx +
bxxxxxxxx 6
bxx 2
bxxxxxxxx 5
00
x4
11
x3
0)
1*
x-
x,
$end
#5
1'
1)
10
0(
0*
01
#6
1,
13
0-
04
b00 +
b11000100 .
b00 2
b11000100 5
#10
0'
0)
00
#15
1'
1)
10
#16
0,
03
#20
0'
0)
00
#25
1'
1)
10
#26
b11 +
1-
14
b11 2
#30
0'
0)
00
#35
1'
1)
10
b11111111 6
b11111111 /
#36
0-
04
#40
0'
0)
00
#45
1'
1)
10
#50
0'
0)
00
#55
1'
1)
10
#60
0'
0)
00
#65
1'
1)
10
#70
0'
0)
00
#75
1'
1)
10
#80
0'
0)
00
#85
1'
1)
10
#90
0'
0)
00
#95
1'
1)
10
