Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 13:03:53 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   150 |
|    Minimum number of control sets                        |   150 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   150 |
| >= 0 to < 4        |    25 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   120 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             203 |           79 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             408 |           81 |
| Yes          | No                    | No                     |            3345 |          711 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------+--------------------+------------------+----------------+
| Clock Signal |             Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm11/out[1]_i_1__8_n_0              |                    |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                   |                    |                1 |              2 |
|  clk         | fsm4/out[1]_i_1__14_n_0              |                    |                1 |              2 |
|  clk         | fsm13/out[1]_i_1__6_n_0              |                    |                1 |              2 |
|  clk         | fsm12/out[1]_i_1__9_n_0              |                    |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                   |                    |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                   |                    |                1 |              2 |
|  clk         | fsm15/fsm15_write_en                 |                    |                2 |              2 |
|  clk         | fsm5/fsm5_write_en                   |                    |                1 |              2 |
|  clk         | fsm7/out[1]_i_1__16_n_0              |                    |                1 |              2 |
|  clk         | fsm17/i2_write_en                    |                    |                1 |              2 |
|  clk         | fsm17/i2_write_en                    | fsm9/done_reg      |                1 |              2 |
|  clk         | fsm6/out[1]_i_1__17_n_0              |                    |                2 |              2 |
|  clk         | fsm0/out[1]_i_1__10_n_0              |                    |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                   |                    |                1 |              2 |
|  clk         | fsm17/i3_write_en                    |                    |                2 |              2 |
|  clk         | fsm17/i3_write_en                    | fsm15/done_reg     |                1 |              2 |
|  clk         | fsm17/i4_write_en                    |                    |                1 |              2 |
|  clk         | fsm17/i4_write_en                    | fsm16/out_reg[1]_2 |                1 |              2 |
|  clk         | fsm10/fsm10_write_en                 |                    |                1 |              2 |
|  clk         | fsm17/out0                           |                    |                2 |              3 |
|  clk         | fsm8/fsm8_write_en                   |                    |                1 |              3 |
|  clk         | fsm14/fsm14_write_en                 |                    |                2 |              3 |
|  clk         | fsm/fsm_write_en                     |                    |                2 |              3 |
|  clk         | fsm16/fsm16_write_en                 |                    |                2 |              3 |
|  clk         | fsm9/j1_write_en                     | fsm9/out_reg[0]_6  |                1 |              4 |
|  clk         | fsm3/i1_write_en                     | fsm3/out_reg[0]_3  |                1 |              4 |
|  clk         | fsm2/j0_write_en                     | fsm2/out_reg[1]_1  |                1 |              4 |
|  clk         | fsm15/j2_write_en                    | fsm15/out_reg[0]_7 |                1 |              4 |
|  clk         | fsm0/i0_write_en                     | fsm0/out_reg[0]_2  |                1 |              4 |
|  clk         | A_read1_0_10/out_reg[1]_17           |                    |               21 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_14           |                    |               25 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_6            |                    |               24 |             32 |
|  clk         | par_reset7/I177                      |                    |                2 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_13           |                    |               26 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_14           |                    |               28 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_15           |                    |               29 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_16           |                    |               24 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_17           |                    |               27 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_2            |                    |               28 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_3            |                    |               27 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_4            |                    |               29 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_5            |                    |               26 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_16           |                    |               23 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_7            |                    |               26 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_8            |                    |               26 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_9            |                    |               28 |             32 |
|  clk         | A_read1_0_10/A_read1_0_10_write_en   |                    |               17 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_10           |                    |               27 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_11           |                    |               25 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_12           |                    |               25 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_13           |                    |               28 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_12           |                    |               24 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_15           |                    |               25 |             32 |
|  clk         | fsm/x2_int_read0_0_write_en          |                    |               10 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_3            |                    |               26 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_4            |                    |               27 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_5            |                    |               25 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_6            |                    |               23 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_7            |                    |               26 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_8            |                    |               25 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_9            |                    |               25 |             32 |
|  clk         | fsm/x1_int_read0_0_write_en          |                    |               12 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_2            |                    |               29 |             32 |
|  clk         | fsm/y1_int_read0_0_write_en          |                    |                8 |             32 |
|  clk         | fsm/y2_int_read0_0_write_en          |                    |                8 |             32 |
|  clk         | cond_computed/y10_write_en           |                    |                2 |             32 |
|  clk         | par_done_reg2/y20_write_en           |                    |                2 |             32 |
|  clk         | par_done_reg3/y21_write_en           |                    |                2 |             32 |
|  clk         | par_done_reg8/x20_write_en           |                    |                2 |             32 |
|  clk         | par_done_reg9/x21_write_en           |                    |                2 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_10           |                    |               24 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_3            |                    |               22 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_4            |                    |               27 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_5            |                    |               26 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_6            |                    |               29 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_7            |                    |               27 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_8            |                    |               24 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_9            |                    |               26 |             32 |
|  clk         | A_read1_1_00/A_read1_1_00_write_en   |                    |               18 |             32 |
|  clk         | A_read1_0_10/out_reg[1]_2            |                    |               29 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_11           |                    |               25 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_12           |                    |               27 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_13           |                    |               27 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_14           |                    |               23 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_15           |                    |               24 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_16           |                    |               25 |             32 |
|  clk         | A_read1_1_00/out_reg[1]_17           |                    |               25 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_16           |                    |               29 |             32 |
|  clk         | fsm13/tmp2_1_10_write_en             |                    |               12 |             32 |
|  clk         | fsm12/tmp2_0_10_write_en             |                    |                6 |             32 |
|  clk         | fsm11/tmp2_1_00_write_en             |                    |                8 |             32 |
|  clk         | fsm10/tmp2_0_00_write_en             |                    |                8 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_9            |                    |               29 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_8            |                    |               24 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_7            |                    |               25 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_6            |                    |               28 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_5            |                    |               31 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_4            |                    |               28 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_3            |                    |               29 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_2            |                    |               28 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_17           |                    |               28 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_10           |                    |               25 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_15           |                    |               27 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_14           |                    |               27 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_13           |                    |               27 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_12           |                    |               28 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_11           |                    |               29 |             32 |
|  clk         | A_read1_1_10/out_reg[1]_10           |                    |               30 |             32 |
|  clk         | A_read1_1_10/A_read1_1_10_write_en   |                    |               14 |             32 |
|  clk         | A_int_read0_0/A_int_read0_0_write_en |                    |                8 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en      |                    |               11 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en      |                    |               11 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en      |                    |                6 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en      |                    |               10 |             32 |
|  clk         | fsm14/y2_read0_0_10_write_en         |                    |                4 |             32 |
|  clk         | A_read1_0_00/out_reg[1]_11           |                    |               28 |             32 |
|  clk         | A_read1_0_00/A_read1_0_00_write_en   |                    |               10 |             32 |
|  clk         | A_read0_1_10/A_read0_1_10_write_en   |                    |               32 |             32 |
|  clk         | A_read0_1_00/A_read0_1_00_write_en   |                    |               32 |             32 |
|  clk         | A_read0_0_10/A_read0_0_10_write_en   |                    |               32 |             32 |
|  clk         | A_read0_0_00/A_read0_0_00_write_en   |                    |               32 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en      |                    |                8 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en      |                    |                9 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en      |                    |                9 |             32 |
|  clk         | cond_stored20/E[0]                   |                    |                9 |             32 |
|  clk         | cond_stored18/E[0]                   |                    |               10 |             32 |
|  clk         | cond_computed0/y11_write_en          |                    |                2 |             32 |
|  clk         | par_reset7/I175                      |                    |                2 |             32 |
|  clk         | fsm14/y2_read0_0_00_write_en         |                    |               13 |             32 |
|  clk         | fsm14/y2_read0_1_00_write_en         |                    |                9 |             32 |
|  clk         | fsm14/y2_read0_1_10_write_en         |                    |                6 |             32 |
|  clk         | fsm4/tmp_0_00_write_en               |                    |                5 |             32 |
|  clk         | fsm5/tmp_1_00_write_en               |                    |                9 |             32 |
|  clk         | fsm6/tmp_0_10_write_en               |                    |                7 |             32 |
|  clk         | fsm7/tmp_1_10_write_en               |                    |                9 |             32 |
|  clk         | fsm8/y1_read0_0_00_write_en          |                    |                7 |             32 |
|  clk         | fsm8/y1_read0_0_10_write_en          |                    |                7 |             32 |
|  clk         | fsm8/y1_read0_1_00_write_en          |                    |                9 |             32 |
|  clk         | fsm8/y1_read0_1_10_write_en          |                    |               13 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en      |                    |               10 |             32 |
|  clk         |                                      | mult_pipe1/p_0_in  |                9 |             51 |
|  clk         |                                      | mult_pipe3/p_0_in  |                9 |             51 |
|  clk         |                                      | mult_pipe0/p_0_in  |               14 |             51 |
|  clk         |                                      | mult_pipe2/p_0_in  |                8 |             51 |
|  clk         |                                      | mult_pipe7/p_0_in  |               11 |             51 |
|  clk         |                                      | mult_pipe4/p_0_in  |               12 |             51 |
|  clk         |                                      | mult_pipe5/p_0_in  |                9 |             51 |
|  clk         |                                      | mult_pipe6/p_0_in  |                9 |             51 |
|  clk         |                                      |                    |               79 |            203 |
+--------------+--------------------------------------+--------------------+------------------+----------------+


