vendor_name = ModelSim
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/system_memory.qip
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/system_memory.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/ALUa.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/CPU_TEST_Sim.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/cpu1.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/DPandMMD.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/lze.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/memory.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/pc.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/reducer.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/register32.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/reset.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/system_memory.cmp
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/threeto1mux.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/twoto1Mux.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/uze.vhd
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/CPU_TEST_Sim.mif
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/CPU_TEST_Sim.vwf
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/control.vwf
source_file = 1, C:/Users/Fourth/Documents/GitHub/Computer-Architecture/db/CPU_TEST_Sim.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = control
instance = comp, \DATA_Mux~0 , DATA_Mux~0, control, 1
instance = comp, \Selector0~0 , Selector0~0, control, 1
instance = comp, \Equal0~6 , Equal0~6, control, 1
instance = comp, \ld_C~2 , ld_C~2, control, 1
instance = comp, \INST[25]~I , INST[25], control, 1
instance = comp, \INST[26]~I , INST[26], control, 1
instance = comp, \INST[24]~I , INST[24], control, 1
instance = comp, \Mux0~0 , Mux0~0, control, 1
instance = comp, \INST[31]~I , INST[31], control, 1
instance = comp, \INST[28]~I , INST[28], control, 1
instance = comp, \INST[29]~I , INST[29], control, 1
instance = comp, \PC_Mux~2 , PC_Mux~2, control, 1
instance = comp, \PC_Mux~3 , PC_Mux~3, control, 1
instance = comp, \INST[30]~I , INST[30], control, 1
instance = comp, \Equal0~0 , Equal0~0, control, 1
instance = comp, \statusZ~I , statusZ, control, 1
instance = comp, \Equal0~1 , Equal0~1, control, 1
instance = comp, \Equal0~2 , Equal0~2, control, 1
instance = comp, \ld_C~0 , ld_C~0, control, 1
instance = comp, \PC_Mux~4 , PC_Mux~4, control, 1
instance = comp, \PC_Mux~5 , PC_Mux~5, control, 1
instance = comp, \PC_Mux~5clkctrl , PC_Mux~5clkctrl, control, 1
instance = comp, \enable~I , enable, control, 1
instance = comp, \present_state.state_0~0 , present_state.state_0~0, control, 1
instance = comp, \enable~clkctrl , enable~clkctrl, control, 1
instance = comp, \present_state.state_0 , present_state.state_0, control, 1
instance = comp, \present_state.state_1~0 , present_state.state_1~0, control, 1
instance = comp, \present_state.state_1 , present_state.state_1, control, 1
instance = comp, \present_state.state_2 , present_state.state_2, control, 1
instance = comp, \Equal0~4 , Equal0~4, control, 1
instance = comp, \PC_Mux~6 , PC_Mux~6, control, 1
instance = comp, \IM_MUX1~3 , IM_MUX1~3, control, 1
instance = comp, \comb~2 , comb~2, control, 1
instance = comp, \Equal0~3 , Equal0~3, control, 1
instance = comp, \Selector7~0 , Selector7~0, control, 1
instance = comp, \Selector7~0clkctrl , Selector7~0clkctrl, control, 1
instance = comp, \Selector6~4 , Selector6~4, control, 1
instance = comp, \Selector6~9 , Selector6~9, control, 1
instance = comp, \INST[27]~I , INST[27], control, 1
instance = comp, \Mux6~0 , Mux6~0, control, 1
instance = comp, \IM_MUX2[0]~0 , IM_MUX2[0]~0, control, 1
instance = comp, \IM_MUX2[0]$latch , IM_MUX2[0]$latch, control, 1
instance = comp, \Mux5~0 , Mux5~0, control, 1
instance = comp, \IM_MUX2[1]~1 , IM_MUX2[1]~1, control, 1
instance = comp, \IM_MUX2[1]$latch , IM_MUX2[1]$latch, control, 1
instance = comp, \Selector5~2 , Selector5~2, control, 1
instance = comp, \DATA_Mux[0]$latch , DATA_Mux[0]$latch, control, 1
instance = comp, \DATA_Mux[1]$latch~0 , DATA_Mux[1]$latch~0, control, 1
instance = comp, \DATA_Mux[1]$latch , DATA_Mux[1]$latch, control, 1
instance = comp, \Mux10~0 , Mux10~0, control, 1
instance = comp, \ALU_op[0]~0 , ALU_op[0]~0, control, 1
instance = comp, \ALU_op[0]$latch , ALU_op[0]$latch, control, 1
instance = comp, \Mux9~0 , Mux9~0, control, 1
instance = comp, \ALU_op[1]~1 , ALU_op[1]~1, control, 1
instance = comp, \ALU_op[1]$latch~0 , ALU_op[1]$latch~0, control, 1
instance = comp, \ALU_op[1]$latch , ALU_op[1]$latch, control, 1
instance = comp, \Mux8~0 , Mux8~0, control, 1
instance = comp, \ALU_op[2]~2 , ALU_op[2]~2, control, 1
instance = comp, \ALU_op[2]$latch , ALU_op[2]$latch, control, 1
instance = comp, \IM_MUX1~2 , IM_MUX1~2, control, 1
instance = comp, \inc_PC~3 , inc_PC~3, control, 1
instance = comp, \inc_PC~4 , inc_PC~4, control, 1
instance = comp, \ld_PC~5 , ld_PC~5, control, 1
instance = comp, \ld_PC~3 , ld_PC~3, control, 1
instance = comp, \statusC~I , statusC, control, 1
instance = comp, \inc_PC~2 , inc_PC~2, control, 1
instance = comp, \ld_PC~2 , ld_PC~2, control, 1
instance = comp, \ld_PC~4 , ld_PC~4, control, 1
instance = comp, \Selector4~1 , Selector4~1, control, 1
instance = comp, \Selector4~2 , Selector4~2, control, 1
instance = comp, \ld_IR~0 , ld_IR~0, control, 1
instance = comp, \Equal0~7 , Equal0~7, control, 1
instance = comp, \Selector4~0 , Selector4~0, control, 1
instance = comp, \Selector4~3 , Selector4~3, control, 1
instance = comp, \clr_A~0 , clr_A~0, control, 1
instance = comp, \clr_B~0 , clr_B~0, control, 1
instance = comp, \clr_B~1 , clr_B~1, control, 1
instance = comp, \clr_B$latch~0 , clr_B$latch~0, control, 1
instance = comp, \clr_C~0 , clr_C~0, control, 1
instance = comp, \clr_Z~0 , clr_Z~0, control, 1
instance = comp, \clr_Z~1 , clr_Z~1, control, 1
instance = comp, \wen~0 , wen~0, control, 1
instance = comp, \Equal0~5 , Equal0~5, control, 1
instance = comp, \Selector0~1 , Selector0~1, control, 1
instance = comp, \Mux7~0 , Mux7~0, control, 1
instance = comp, \Selector0~2 , Selector0~2, control, 1
instance = comp, \Selector0~3 , Selector0~3, control, 1
instance = comp, \Selector1~3 , Selector1~3, control, 1
instance = comp, \Selector1~6 , Selector1~6, control, 1
instance = comp, \Mux15~0 , Mux15~0, control, 1
instance = comp, \ld_C~1 , ld_C~1, control, 1
instance = comp, \Mux2~0 , Mux2~0, control, 1
instance = comp, \ld_C~3 , ld_C~3, control, 1
instance = comp, \ld_C~3clkctrl , ld_C~3clkctrl, control, 1
instance = comp, \ld_C$latch~0 , ld_C$latch~0, control, 1
instance = comp, \Mux3~0 , Mux3~0, control, 1
instance = comp, \ld_Z~0 , ld_Z~0, control, 1
instance = comp, \ld_Z$latch~0 , ld_Z$latch~0, control, 1
instance = comp, \clk~I , clk, control, 1
instance = comp, \clk~clkctrl , clk~clkctrl, control, 1
instance = comp, \T[0]~reg0 , T[0]~reg0, control, 1
instance = comp, \T[1]~0 , T[1]~0, control, 1
instance = comp, \T[1]~reg0 , T[1]~reg0, control, 1
instance = comp, \T[2]~reg0 , T[2]~reg0, control, 1
instance = comp, \mclk~I , mclk, control, 1
instance = comp, \mclk~clkctrl , mclk~clkctrl, control, 1
instance = comp, \wen~1 , wen~1, control, 1
instance = comp, \wen~2 , wen~2, control, 1
instance = comp, \wen~reg0 , wen~reg0, control, 1
instance = comp, \Equal0~8 , Equal0~8, control, 1
instance = comp, \en~0 , en~0, control, 1
instance = comp, \en~1 , en~1, control, 1
instance = comp, \en~reg0 , en~reg0, control, 1
instance = comp, \INST[0]~I , INST[0], control, 1
instance = comp, \INST[1]~I , INST[1], control, 1
instance = comp, \INST[2]~I , INST[2], control, 1
instance = comp, \INST[3]~I , INST[3], control, 1
instance = comp, \INST[4]~I , INST[4], control, 1
instance = comp, \INST[5]~I , INST[5], control, 1
instance = comp, \INST[6]~I , INST[6], control, 1
instance = comp, \INST[7]~I , INST[7], control, 1
instance = comp, \INST[8]~I , INST[8], control, 1
instance = comp, \INST[9]~I , INST[9], control, 1
instance = comp, \INST[10]~I , INST[10], control, 1
instance = comp, \INST[11]~I , INST[11], control, 1
instance = comp, \INST[12]~I , INST[12], control, 1
instance = comp, \INST[13]~I , INST[13], control, 1
instance = comp, \INST[14]~I , INST[14], control, 1
instance = comp, \INST[15]~I , INST[15], control, 1
instance = comp, \INST[16]~I , INST[16], control, 1
instance = comp, \INST[17]~I , INST[17], control, 1
instance = comp, \INST[18]~I , INST[18], control, 1
instance = comp, \INST[19]~I , INST[19], control, 1
instance = comp, \INST[20]~I , INST[20], control, 1
instance = comp, \INST[21]~I , INST[21], control, 1
instance = comp, \INST[22]~I , INST[22], control, 1
instance = comp, \INST[23]~I , INST[23], control, 1
instance = comp, \PC_Mux~I , PC_Mux, control, 1
instance = comp, \IM_MUX1~I , IM_MUX1, control, 1
instance = comp, \REG_Mux~I , REG_Mux, control, 1
instance = comp, \IM_MUX2[0]~I , IM_MUX2[0], control, 1
instance = comp, \IM_MUX2[1]~I , IM_MUX2[1], control, 1
instance = comp, \DATA_Mux[0]~I , DATA_Mux[0], control, 1
instance = comp, \DATA_Mux[1]~I , DATA_Mux[1], control, 1
instance = comp, \ALU_op[0]~I , ALU_op[0], control, 1
instance = comp, \ALU_op[1]~I , ALU_op[1], control, 1
instance = comp, \ALU_op[2]~I , ALU_op[2], control, 1
instance = comp, \inc_PC~I , inc_PC, control, 1
instance = comp, \ld_PC~I , ld_PC, control, 1
instance = comp, \clr_IR~I , clr_IR, control, 1
instance = comp, \ld_IR~I , ld_IR, control, 1
instance = comp, \clr_A~I , clr_A, control, 1
instance = comp, \clr_B~I , clr_B, control, 1
instance = comp, \clr_C~I , clr_C, control, 1
instance = comp, \clr_Z~I , clr_Z, control, 1
instance = comp, \ld_A~I , ld_A, control, 1
instance = comp, \ld_B~I , ld_B, control, 1
instance = comp, \ld_C~I , ld_C, control, 1
instance = comp, \ld_Z~I , ld_Z, control, 1
instance = comp, \T[0]~I , T[0], control, 1
instance = comp, \T[1]~I , T[1], control, 1
instance = comp, \T[2]~I , T[2], control, 1
instance = comp, \wen~I , wen, control, 1
instance = comp, \en~I , en, control, 1
