// Seed: 1498892973
module module_0 (
    input wire id_0
);
  logic id_2;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd69
) (
    output logic id_0
    , id_7,
    input  tri0  id_1,
    output tri   id_2,
    output logic id_3,
    input  tri0  _id_4,
    output wand  id_5
);
  final id_0 <= id_4 & -1'b0 - 1;
  logic id_8;
  ;
  parameter id_9 = 1;
  id_10 :
  assert property (@(negedge 1'b0 or 1) id_9)
    if (-1) begin : LABEL_0
      id_10 <= id_8;
      disable id_11;
    end else if (id_9 & 1) id_3 = -1;
    else id_10 <= 1 || (id_10);
  logic id_12;
  reg ["" : 1] id_13, id_14[-1 : id_4], id_15;
  initial @(id_13) id_14 <= id_10 & id_9[id_4];
  localparam id_16[1 : -1] = 1;
  wire id_17;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
  wire \id_18 ;
  ;
  assign id_10 = id_14 ^ 1;
  logic id_19;
  logic id_20;
  ;
  assign id_10 = 1;
endmodule
