{
  "module_name": "rtl8723b_spec.h",
  "hash_id": "15b19bc661b4756d57bf3dafedc2b0c88ecce37f523c55670ce3817fdd66518a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8723bs/include/rtl8723b_spec.h",
  "human_readable_source": " \n \n#ifndef __RTL8723B_SPEC_H__\n#define __RTL8723B_SPEC_H__\n\n#define HAL_NAV_UPPER_UNIT_8723B\t\t128\t\t \n\n \n \n \n \n \n#define REG_RSV_CTRL_8723B\t\t\t\t0x001C\t \n#define REG_BT_WIFI_ANTENNA_SWITCH_8723B\t0x0038\n#define REG_HSISR_8723B\t\t\t\t\t0x005c\n#define REG_PAD_CTRL1_8723B\t\t0x0064\n#define REG_AFE_CTRL_4_8723B\t\t0x0078\n#define REG_HMEBOX_DBG_0_8723B\t0x0088\n#define REG_HMEBOX_DBG_1_8723B\t0x008A\n#define REG_HMEBOX_DBG_2_8723B\t0x008C\n#define REG_HMEBOX_DBG_3_8723B\t0x008E\n#define REG_HIMR0_8723B\t\t\t\t\t0x00B0\n#define REG_HISR0_8723B\t\t\t\t\t0x00B4\n#define REG_HIMR1_8723B\t\t\t\t\t0x00B8\n#define REG_HISR1_8723B\t\t\t\t\t0x00BC\n#define REG_PMC_DBG_CTRL2_8723B\t\t\t0x00CC\n\n \n \n \n \n \n#define REG_C2HEVT_CMD_ID_8723B\t0x01A0\n#define REG_C2HEVT_CMD_LEN_8723B\t0x01AE\n#define REG_WOWLAN_WAKE_REASON 0x01C7\n#define REG_WOWLAN_GTK_DBG1\t0x630\n#define REG_WOWLAN_GTK_DBG2\t0x634\n\n#define REG_HMEBOX_EXT0_8723B\t\t\t0x01F0\n#define REG_HMEBOX_EXT1_8723B\t\t\t0x01F4\n#define REG_HMEBOX_EXT2_8723B\t\t\t0x01F8\n#define REG_HMEBOX_EXT3_8723B\t\t\t0x01FC\n\n \n \n \n \n \n\n \n \n \n \n \n#define REG_RXDMA_CONTROL_8723B\t\t0x0286  \n#define REG_RXDMA_MODE_CTRL_8723B\t\t0x0290\n\n \n \n \n \n \n#define\tREG_PCIE_CTRL_REG_8723B\t\t0x0300\n#define\tREG_INT_MIG_8723B\t\t\t\t0x0304\t \n#define\tREG_BCNQ_DESA_8723B\t\t\t0x0308\t \n#define\tREG_HQ_DESA_8723B\t\t\t\t0x0310\t \n#define\tREG_MGQ_DESA_8723B\t\t\t0x0318\t \n#define\tREG_VOQ_DESA_8723B\t\t\t0x0320\t \n#define\tREG_VIQ_DESA_8723B\t\t\t\t0x0328\t \n#define\tREG_BEQ_DESA_8723B\t\t\t0x0330\t \n#define\tREG_BKQ_DESA_8723B\t\t\t0x0338\t \n#define\tREG_RX_DESA_8723B\t\t\t\t0x0340\t \n#define\tREG_DBI_WDATA_8723B\t\t\t0x0348\t \n#define\tREG_DBI_RDATA_8723B\t\t\t0x034C\t \n#define\tREG_DBI_ADDR_8723B\t\t\t\t0x0350\t \n#define\tREG_DBI_FLAG_8723B\t\t\t\t0x0352\t \n#define\tREG_MDIO_WDATA_8723B\t\t0x0354\t \n#define\tREG_MDIO_RDATA_8723B\t\t\t0x0356\t \n#define\tREG_MDIO_CTL_8723B\t\t\t0x0358\t \n#define\tREG_DBG_SEL_8723B\t\t\t\t0x0360\t \n#define\tREG_PCIE_HRPWM_8723B\t\t\t0x0361\t \n#define\tREG_PCIE_HCPWM_8723B\t\t\t0x0363\t \n#define\tREG_PCIE_MULTIFET_CTRL_8723B\t0x036A\t \n\n \n \n \n \n \n#define REG_TXPKTBUF_BCNQ_BDNY_8723B\t0x0424\n#define REG_TXPKTBUF_MGQ_BDNY_8723B\t0x0425\n#define REG_TXPKTBUF_WMAC_LBK_BF_HD_8723B\t0x045D\n#define REG_AMPDU_BURST_MODE_8723B\t0x04BC\n\n \n \n \n \n \n#define REG_SECONDARY_CCA_CTRL_8723B\t0x0577\n\n \n \n \n \n \n\n \n \n \n\n \n \n \n\n \n \n \n\n \n \n \n#define SDIO_REG_HCPWM1_8723B\t0x025  \n\n \n \n \n\n \n \n#define MASK_HSISR_CLEAR\t\t(HSISR_GPIO12_0_INT |\\\n\t\t\t\t\t\t\t\tHSISR_SPS_OCP_INT |\\\n\t\t\t\t\t\t\t\tHSISR_RON_INT |\\\n\t\t\t\t\t\t\t\tHSISR_PDNINT |\\\n\t\t\t\t\t\t\t\tHSISR_GPIO9_INT)\n\n \n \n \n \n \n\n \n \n \n \n \n\n \n \n \n \n \n#define BIT_USB_RXDMA_AGG_EN\tBIT(31)\n#define RXDMA_AGG_MODE_EN\t\tBIT(1)\n\n \n \n \n \n \n\n \n \n \n#define BIT_BCN_PORT_SEL\t\tBIT5\n\n \n \n \n \n \n\n \n \n \n \n \n#define EEPROM_RF_GAIN_OFFSET\t\t\t0xC1\n#define EEPROM_RF_GAIN_VAL\t\t\t0x1F6\n\n \n \n \n#define\tIMR_DISABLED_8723B\t\t\t\t\t0\n \n#define\tIMR_TIMER2_8723B\t\t\t\t\tBIT31\t\t \n#define\tIMR_TIMER1_8723B\t\t\t\t\tBIT30\t\t \n#define\tIMR_PSTIMEOUT_8723B\t\t\t\tBIT29\t\t \n#define\tIMR_GTINT4_8723B\t\t\t\t\tBIT28\t\t \n#define\tIMR_GTINT3_8723B\t\t\t\t\tBIT27\t\t \n#define\tIMR_TXBCN0ERR_8723B\t\t\t\tBIT26\t\t \n#define\tIMR_TXBCN0OK_8723B\t\t\t\tBIT25\t\t \n#define\tIMR_TSF_BIT32_TOGGLE_8723B\t\tBIT24\t\t \n#define\tIMR_BCNDMAINT0_8723B\t\t\t\tBIT20\t\t \n#define\tIMR_BCNDERR0_8723B\t\t\t\tBIT16\t\t \n#define\tIMR_HSISR_IND_ON_INT_8723B\t\tBIT15\t\t \n#define\tIMR_BCNDMAINT_E_8723B\t\t\tBIT14\t\t \n#define\tIMR_ATIMEND_8723B\t\t\t\tBIT12\t\t \n#define\tIMR_C2HCMD_8723B\t\t\t\t\tBIT10\t\t \n#define\tIMR_CPWM2_8723B\t\t\t\t\tBIT9\t\t\t \n#define\tIMR_CPWM_8723B\t\t\t\t\tBIT8\t\t\t \n#define\tIMR_HIGHDOK_8723B\t\t\t\tBIT7\t\t\t \n#define\tIMR_MGNTDOK_8723B\t\t\t\tBIT6\t\t\t \n#define\tIMR_BKDOK_8723B\t\t\t\t\tBIT5\t\t\t \n#define\tIMR_BEDOK_8723B\t\t\t\t\tBIT4\t\t\t \n#define\tIMR_VIDOK_8723B\t\t\t\t\tBIT3\t\t\t \n#define\tIMR_VODOK_8723B\t\t\t\t\tBIT2\t\t\t \n#define\tIMR_RDU_8723B\t\t\t\t\tBIT1\t\t\t \n#define\tIMR_ROK_8723B\t\t\t\t\tBIT0\t\t\t \n\n \n#define\tIMR_BCNDMAINT7_8723B\t\t\t\tBIT27\t\t \n#define\tIMR_BCNDMAINT6_8723B\t\t\t\tBIT26\t\t \n#define\tIMR_BCNDMAINT5_8723B\t\t\t\tBIT25\t\t \n#define\tIMR_BCNDMAINT4_8723B\t\t\t\tBIT24\t\t \n#define\tIMR_BCNDMAINT3_8723B\t\t\t\tBIT23\t\t \n#define\tIMR_BCNDMAINT2_8723B\t\t\t\tBIT22\t\t \n#define\tIMR_BCNDMAINT1_8723B\t\t\t\tBIT21\t\t \n#define\tIMR_BCNDOK7_8723B\t\t\t\t\tBIT20\t\t \n#define\tIMR_BCNDOK6_8723B\t\t\t\t\tBIT19\t\t \n#define\tIMR_BCNDOK5_8723B\t\t\t\t\tBIT18\t\t \n#define\tIMR_BCNDOK4_8723B\t\t\t\t\tBIT17\t\t \n#define\tIMR_BCNDOK3_8723B\t\t\t\t\tBIT16\t\t \n#define\tIMR_BCNDOK2_8723B\t\t\t\t\tBIT15\t\t \n#define\tIMR_BCNDOK1_8723B\t\t\t\t\tBIT14\t\t \n#define\tIMR_ATIMEND_E_8723B\t\t\t\tBIT13\t\t \n#define\tIMR_TXERR_8723B\t\t\t\t\tBIT11\t\t \n#define\tIMR_RXERR_8723B\t\t\t\t\tBIT10\t\t \n#define\tIMR_TXFOVW_8723B\t\t\t\t\tBIT9\t\t\t \n#define\tIMR_RXFOVW_8723B\t\t\t\t\tBIT8\t\t\t \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}