module safeinput (inp,clk3,safe); 
	input inp,clk3; 
	output reg safe; 
reg [22:0] zed; 
always@(posedge clk3)
	begin 
		if (inp==1 & zed==0)
			begin 
				safe <= 1; 
				zed <= zed +1; 
			end 
		else 
			begin 
				if (zed>0) 
					begin safe <=0; 
						if (zed<6250000) zed<=zed+1; 
						else zed<=0; 
					end 
			end 
	end 
endmodule