<div class="content" id="experiment-article-section-3-content">
<div class="divContent">
<p class="MsoNormal" style="line-height: 150%;"><b><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;">Theory</span></b><b><span style="font-size: 12pt; line-height: 150%; font-family: 'Verdana','sans-serif'; color: black;"> </span></b> <span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><br /> </span></p>
<p class="MsoNormal" style="line-height: 150%; text-align: right;"><a href="http://coep.vlab.co.in/?sub=33&amp;brch=91"><span style="font-family: arial,helvetica,sans-serif; font-size: medium;"></span></a></p>
<p class="PreformattedText"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><strong>Decoder</strong></span></p>
<p class="PreformattedText" style="margin-left: 0.25in; text-align: justify;"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><span>In digital electronics, a decoder can take the form of a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes are different e.g. n-to-2n , binary-coded decimal decoders. Decoding is necessary in applications such as data multiplexing, 7 segment display and memory address decoding.<br /><br /> The example decoder circuit would be an AND gate because the output of an AND gate is "High" (1) only when all its inputs are "High." Such output is called as "active High output". If instead of AND gate, the NAND gate is connected the output will be "Low" (0) only when all its inputs are "High". Such output is called as "active low output".<br /><br /> A slightly more complex decoder would be the n-to-2n type binary decoders. These types of decoders are combinational circuits that convert binary information from 'n' coded inputs to a maximum of 2n unique outputs. In case the 'n' bit coded information has unused bit combinations, the decoder may have less than 2n outputs. 2-to-4 decoder, 3-to-8 decoder or 4-to-16 decoder are other examples.<br /><br /> The input to a decoder is parallel binary number and it is used to detect the presence of a particular binary number at the input. The output indicates presence or absence of specific number at the decoder input.<br /><br /> Let us suppose that a logic network has 2 inputs A and B. They will give rise to 4 states A, A&rsquo;, B, B&rsquo; . The truth table for this decoder is shown below:<br /><br /> </span></span></p>
<center><img alt="Truth table of 2:4 decoder" src="http://he-coep.vlabs.ac.in/Experiment5/images/Truth%20table%20of%202-4%20decoder.JPG" /><br /> Table 1:Truth table of 2:4 decoder</center><span style="font: 7pt 'Times New Roman';">&nbsp;&nbsp; </span><center><img alt="Logic diagram of 2:4 decoder" src="http://he-coep.vlabs.ac.in/Experiment5/images/Logic%20diagram%20of%202-4%20decoder.JPG" /><br /> fig. 1:Logic diagram of 2:4 decoder</center><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><br /><br /></span></span><center><img alt="Representation of 2:4 decoder" src="http://he-coep.vlabs.ac.in/Experiment5/images/Representation%20of%202-4%20decoder.JPG" /><br />fig. 2 Representation of 2:4 decoder</center><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><br /><br /></span>
<p class="PreformattedText"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN">&nbsp;</span></p>
<p class="PreformattedText" style="margin-left: 0.25in; text-align: justify;"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><span><span style="font: 7pt 'Times New Roman';">&nbsp;&nbsp; </span></span></span><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN">For any input combination only one of the outputs is low and all others are high. The low value at the output represents the state of the input.<br /><br /> <strong>Decoder expansion</strong><br /><br /> Combine two or more small decoders with enable inputs to form a larger decoder e.g. 3-to-8-line decoder constructed from two 2-to-4-line decoders.<br /> Decoder with enable input can function as demultiplexer.<br /><br /> <strong>3:8 decoder</strong><br /><br /> It uses all AND gates, and therefore, the outputs are active- high. For active- low outputs, NAND gates are used. It has 3 input lines and 8 output lines. It is also called as binary to octal decoder it takes a 3-bit binary input code and activates one of the 8(octal) outputs corresponding to that code. The truth table is as follows:<br /><br /> </span></p>
<center><img alt="Truth table of 3:8 decoder" src="http://he-coep.vlabs.ac.in/Experiment5/images/Truth%20table%20of%203-8%20decoder.JPG" /><br /> Table 2:Truth table of 3:8 decoder</center><br /><center><img alt="Logic Diagram of 3:8 decoder" src="http://he-coep.vlabs.ac.in/Experiment5/images/Logic%20Diagram%20of%203-8%20decoder.JPG" /><br /> fig. 3 Logic Diagram of 3:8 decoder</center>
<p class="PreformattedText"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN">&nbsp;</span></p>
<p class="PreformattedText" style="margin-left: 0.25in; text-align: justify;"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><span><span style="font: 7pt 'Times New Roman';">&nbsp;&nbsp; </span></span></span><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><strong>Encoder</strong><br /><br /> An encoder is a device, circuit, transducer, software program, algorithm or person that converts information from one format or code to another. The purpose of encoder is standardization, speed, secrecy, security, or saving space by shrinking size. Encoders are combinational logic circuits and they are exactly opposite of decoders. They accept one or more inputs and generate a multibit output code.<br /><br /> Encoders perform exactly reverse operation than decoder. An encoder has M input and N output lines. Out of M input lines only one is activated at a time and produces equivalent code on output N lines. If a device output code has fewer bits than the input code has, the device is usually called an encoder.<br /><br /> <strong>Octal to binary encoder</strong><br /><br /> Octal-to-Binary take 8 inputs and provides 3 outputs, thus doing the opposite of what the 3-to-8 decoder does. At any one time, only one input line has a value of 1. The figure below shows the truth table of an Octal-to-binary encoder.<br /><br /> </span></p>
<center><img alt="Truth Table of octal to binary encoder" src="http://he-coep.vlabs.ac.in/Experiment5/images/Truth%20Table%20of%20octal%20to%20binary%20encoder.JPG" /><br /> table 3:Truth Table of octal to binary encoder</center>
<p class="PreformattedText" style="margin-left: 0.25in; text-align: justify;"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN">For an 8-to-3 binary encoder with inputs I0-I7 the logic expressions of the outputs Y0-Y2 are:<br /> Y0 = I1 + I3 + I5 + I7<br /> Y1= I2 + I3 + I6 + I7<br /> Y2 = I4 + I5 + I6 +I7<br /><br /> </span></p>
<center><img alt="Logic Diagram of octal to binary encoder" src="http://he-coep.vlabs.ac.in/Experiment5/images/Logic%20Diagram%20of%20octal%20to%20binary%20encoder.JPG" /><br /> fig. 4:Logic Diagram of octal to binary encoder</center>
<p class="PreformattedText"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN">&nbsp;</span></p>
<p class="PreformattedText" style="margin-left: 0.25in; text-align: justify;"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><span><span style="font: 7pt 'Times New Roman';">&nbsp;&nbsp; </span></span></span><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><strong>Priority encoder</strong><br /><br /> A priority encoder is a circuit or algorithm that compresses multiple binary inputs into a smaller number of outputs. The output of a priority encoder is the binary representation of the ordinal number starting from zero of the most significant input bit. They are often used to control interrupt requests by acting on the highest priority request. It includes priority function. If 2 or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence. Internal hardware will check this condition and priority is set.<br /><br /> </span></p>
<center><img alt="Truth Table of 4 bit priority encoder" src="http://he-coep.vlabs.ac.in/Experiment5/images/Truth%20Table%20of%204%20bit%20priority%20encoder.JPG" /><br /> table 4:Truth Table of 4 bit priority encoder</center><br /><br /><center><img alt="Logic Diagram of 4 bit priority encoder" src="http://he-coep.vlabs.ac.in/Experiment5/images/Logic%20Diagram%20of%204%20bit%20priority%20encoder.JPG" /><br /> fig. 5:Logic Diagram of 4 bit priority encoder</center>
<p class="PreformattedText" style="margin-left: 0.5in; text-indent: -0.25in;"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN">&nbsp;&nbsp;&nbsp;&nbsp;IC 74148 is an 8-input priority encoder. 74147 is 10:4 priority encoder</span></p>
<p class="PreformattedText" style="margin-left: 0.25in; text-align: justify;"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><span><span style="font: 7pt 'Times New Roman';">&nbsp;&nbsp; </span></span></span><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN"><br /><br /> <strong>Multiplexer</strong><br /><br /> In electronics, a multiplexer or mux is a device that selects one of several analog or digital input signals and forwards the selected input into a single line. A multiplexer of 2n inputs has n select lines, which are used to select which input line to send to the output. An electronic multiplexer can be considered as a multiple-input, single-output switch i.e. digitally controlled multi-position switch. The digital code applied at the select inputs determines which data inputs will be switched to output.<br /><br /> A common example of multiplexing or sharing occurs when several peripheral devices share a single transmission line or bus to communicate with computer. Each device in succession is allocated a brief time to send and receive data. At any given time, one and only one device is using the line. This is an example of time multiplexing since each device is given a specific time interval to use the line.<br /><br /> In frequency multiplexing, several devices share a common line by transmitting at different frequencies.<br /><br /> </span></p>
<center><img alt="Truth Table of 8:1 MUX" src="http://he-coep.vlabs.ac.in/Experiment5/images/Truth%20Table%20of%208-1%20MUX.JPG" /><br /> table 5:Truth Table of 8:1 MUX</center><br /><br /><center><img alt="Logic Diagram of 8:1 MUX" src="http://he-coep.vlabs.ac.in/Experiment5/images/Logic%20Diagram%20of%208-1%20MUX.JPG" /><br /> fig. 6:Logic Diagram of 8:1 MUX</center><br />
<p class="PreformattedText" style="margin-left: 0.25in; text-align: justify;"><span style="font-size: 12pt; font-family: 'Verdana','sans-serif';" lang="EN-IN">&nbsp;&nbsp;&nbsp;&nbsp;<strong>Demultiplexer</strong><br /><br /> A demultiplexer (or demux) is a device taking a single input signal and selecting one of many data-output-lines, which is connected to the single input. A multiplexer is often used with a complementary demultiplexer on the receiving end. A demultiplexer is a single-input, multiple-output switch. Demultiplexers take one data input and a number of selection inputs, and they have several outputs. They forward the data input to one of the outputs depending on the values of the selection inputs.<br /><br /> Demultiplexers are sometimes convenient for designing general purpose logic, because if the demultiplexer's input is always true, the demultiplexer acts as a decoder. This means that any function of the selection bits can be constructed by logically OR-ing the correct set of outputs. Demultiplexer is called as a &lsquo;distributro&rsquo;, since it transmits the same data to different destinations.<br /><br /> </span></p>
<center><img alt="Truth Table of 1:8 DEMUX" src="http://he-coep.vlabs.ac.in/Experiment5/images/Truth%20Table%20of%201-8%20DEMUX.JPG" /><br /> table 6:Truth Table of 1:8 DEMUX</center><br /><br /><center><img alt="Logic Diagram of 1:8 DEMUX" src="http://he-coep.vlabs.ac.in/Experiment5/images/Logic%20Diagram%20of%201-8%20DEMUX.JPG" /><br /> fig. 7:Logic Diagram of 1:8 DEMUX</center></div>
</div>
<p></p>