// Seed: 2595341285
module module_0;
  parameter id_1 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd40,
    parameter id_16 = 32'd34
) (
    output uwire id_0,
    input supply1 _id_1,
    output logic id_2,
    input tri0 id_3,
    output supply1 id_4,
    output wor id_5,
    input wand id_6,
    output logic id_7,
    output supply0 id_8,
    output logic id_9,
    input tri1 id_10,
    output wor id_11,
    input tri0 id_12,
    input supply0 id_13
);
  assign id_11 = 1;
  initial begin : LABEL_0
    id_2 = 1'b0;
    if (1'h0) begin : LABEL_1
      id_9 <= id_10;
      id_7 <= 1'h0;
    end
  end
  module_0 modCall_1 ();
  wire [1 : id_1] id_15 = id_13;
  logic [-1 'h0 : -1] _id_16;
  wire id_17;
  wire [id_16 : 1] id_18 = id_10;
  assign id_11 = -1;
  assign id_18 = id_18;
endmodule
