;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 630, 64
	SUB @121, 103
	SUB @121, 103
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 103
	CMP #270, <0
	CMP #270, <0
	CMP #270, <0
	SUB 12, @10
	JMN -207, @-120
	JMN -207, @-120
	ADD 270, 60
	MOV -1, <-20
	SUB #72, @260
	JMP 0, <2
	JMP <121, 106
	MOV -1, <-20
	SLT #270, <0
	MOV -1, <-20
	MOV @-127, 103
	ADD #270, <3
	MOV @-127, 103
	MOV @-127, 103
	MOV @-127, 103
	SUB 12, @10
	MOV -1, <-20
	ADD #270, <1
	SUB @127, 106
	SUB @121, 106
	SUB @127, 106
	SUB @121, 106
	ADD 30, 9
	ADD 210, 30
	SUB 20, @12
	SUB 12, @10
	DJN 101, @-201
	SUB @121, 103
	DJN 20, <12
	SUB 12, @10
	SPL 0, <402
	SPL 0, <402
	SLT 20, @12
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
