TimeQuest Timing Analyzer report for SVI328_MiST
Mon May 19 22:02:35 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Slow 1200mV 85C Model Metastability Report
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Slow 1200mV 0C Model Metastability Report
 42. Fast 1200mV 0C Model Setup Summary
 43. Fast 1200mV 0C Model Hold Summary
 44. Fast 1200mV 0C Model Recovery Summary
 45. Fast 1200mV 0C Model Removal Summary
 46. Fast 1200mV 0C Model Minimum Pulse Width Summary
 47. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 51. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Propagation Delay
 57. Minimum Propagation Delay
 58. Fast 1200mV 0C Model Metastability Report
 59. Multicorner Timing Analysis Summary
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Propagation Delay
 65. Minimum Propagation Delay
 66. Board Trace Model Assignments
 67. Input Transition Times
 68. Slow Corner Signal Integrity Metrics
 69. Fast Corner Signal Integrity Metrics
 70. Setup Transfers
 71. Hold Transfers
 72. Recovery Transfers
 73. Removal Transfers
 74. Report TCCS
 75. Report RSKM
 76. Unconstrained Paths
 77. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; SVI328_MiST                                        ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C25E144C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 94.55 MHz ; 94.55 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 44.712 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.455 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.800 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.410 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.401 ; 0.000              ;
+---------------------+--------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.712 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 5.534      ;
; 46.080 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 4.179      ;
; 46.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 4.066      ;
; 46.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.932      ;
; 46.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.836      ;
; 46.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 3.659      ;
; 46.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.557      ;
; 46.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.552      ;
; 46.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.445      ;
; 46.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.433      ;
; 46.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.238      ; 3.368      ;
; 46.957 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.303      ;
; 47.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.107      ;
; 47.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.013      ;
; 47.778 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.467      ;
; 48.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.029      ;
; 48.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.880      ;
; 92.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 7.536      ;
; 93.115 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 7.172      ;
; 93.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 7.144      ;
; 93.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 6.807      ;
; 93.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.224      ; 6.780      ;
; 93.572 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.402     ; 6.047      ;
; 93.616 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.410     ; 5.995      ;
; 93.630 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.401     ; 5.990      ;
; 93.674 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.411     ; 5.936      ;
; 93.686 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.411     ; 5.924      ;
; 93.707 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 6.573      ;
; 93.810 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.419     ; 5.792      ;
; 93.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.239      ; 6.493      ;
; 93.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 6.415      ;
; 93.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 6.397      ;
; 93.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 6.370      ;
; 93.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.211      ; 6.338      ;
; 94.041 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.409     ; 5.571      ;
; 94.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.224      ; 6.250      ;
; 94.077 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.402     ; 5.542      ;
; 94.080 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.221      ; 6.209      ;
; 94.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.205      ;
; 94.136 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a4~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.422     ; 5.463      ;
; 94.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 6.155      ;
; 94.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.244      ; 6.101      ;
; 94.221 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 5.406      ;
; 94.248 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.393     ; 5.380      ;
; 94.249 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.421     ; 5.351      ;
; 94.267 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.421     ; 5.333      ;
; 94.280 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 5.347      ;
; 94.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.223      ; 6.005      ;
; 94.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.214      ; 5.978      ;
; 94.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.220      ; 5.974      ;
; 94.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.219      ; 5.952      ;
; 94.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.558      ;
; 94.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.558      ;
; 94.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.558      ;
; 94.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.558      ;
; 94.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.558      ;
; 94.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.558      ;
; 94.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.558      ;
; 94.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.558      ;
; 94.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.218      ; 5.876      ;
; 94.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.233      ; 5.886      ;
; 94.436 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 5.844      ;
; 94.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.227      ; 5.795      ;
; 94.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.245      ; 5.813      ;
; 94.502 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.422     ; 5.097      ;
; 94.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.240      ; 5.793      ;
; 94.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.228      ; 5.761      ;
; 94.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.245      ; 5.763      ;
; 94.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.229      ; 5.740      ;
; 94.571 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.394     ; 5.056      ;
; 94.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.229      ; 5.726      ;
; 94.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.211      ; 5.609      ;
; 94.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.224      ; 5.560      ;
; 94.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.224      ; 5.521      ;
; 94.807 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.223      ; 5.484      ;
; 94.844 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.241      ; 5.465      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.092      ;
; 94.854 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.220      ; 5.434      ;
; 94.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.064      ;
; 94.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.064      ;
; 94.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.064      ;
; 94.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.064      ;
; 94.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.064      ;
; 94.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.064      ;
; 94.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.064      ;
; 94.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.064      ;
; 94.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.064      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.455 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.758      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.776      ;
; 0.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.779      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.784      ;
; 0.501 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.149      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.802      ;
; 0.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.513 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.804      ;
; 0.513 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.804      ;
; 0.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.805      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.806      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.806      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.806      ;
; 0.515 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.806      ;
; 0.516 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.807      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.818      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.820      ;
; 0.531 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.179      ;
; 0.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.828      ;
; 0.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.829      ;
; 0.540 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.188      ;
; 0.541 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.832      ;
; 0.541 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.832      ;
; 0.542 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.190      ;
; 0.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.834      ;
; 0.544 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.835      ;
; 0.544 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.835      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.836      ;
; 0.546 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.837      ;
; 0.547 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.838      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.838      ;
; 0.548 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.196      ;
; 0.551 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.207      ;
; 0.555 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.402      ; 1.211      ;
; 0.573 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.429      ; 1.256      ;
; 0.575 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.223      ;
; 0.585 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.429      ; 1.268      ;
; 0.587 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.394      ; 1.235      ;
; 0.614 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.401      ; 1.269      ;
; 0.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.929      ;
; 0.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.930      ;
; 0.641 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_address_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.423      ; 1.318      ;
; 0.643 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_address_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.423      ; 1.320      ;
; 0.646 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.295      ;
; 0.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.937      ;
; 0.648 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.297      ;
; 0.649 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.939      ;
; 0.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.945      ;
; 0.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.947      ;
; 0.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.951      ;
; 0.663 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.954      ;
; 0.665 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.314      ;
; 0.667 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.316      ;
; 0.670 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.961      ;
; 0.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.971      ;
; 0.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.982      ;
; 0.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.982      ;
; 0.693 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_address_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.342      ;
; 0.695 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_address_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.395      ; 1.344      ;
; 0.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.990      ;
; 0.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.991      ;
; 0.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.991      ;
; 0.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.995      ;
; 0.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.999      ;
; 0.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.000      ;
; 0.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.000      ;
; 0.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.000      ;
; 0.726 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.017      ;
; 0.726 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.017      ;
; 0.727 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.018      ;
; 0.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.018      ;
; 0.728 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.019      ;
; 0.732 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.023      ;
; 0.733 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.024      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 2.446      ;
; 97.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.823      ;
; 97.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.823      ;
; 97.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.823      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 2.738      ;
; 97.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.554      ;
; 97.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.554      ;
; 97.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.554      ;
; 97.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.554      ;
; 97.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.516      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.464      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.412      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.412      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.412      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.412      ;
; 97.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.412      ;
; 97.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.361      ;
; 97.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.102      ;
; 97.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.103      ;
; 97.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.103      ;
; 97.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.103      ;
; 97.839 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.103      ;
; 97.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.014      ;
; 97.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.014      ;
; 97.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.014      ;
; 97.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.014      ;
; 97.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 2.014      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.013      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.013      ;
; 97.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.013      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.816      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.816      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.816      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.816      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.816      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.816      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.816      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.816      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.816      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.816      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.816      ;
; 98.125 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.816      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.410  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.700      ;
; 1.410  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.700      ;
; 1.410  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.700      ;
; 1.410  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.700      ;
; 1.410  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.700      ;
; 1.410  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.700      ;
; 1.410  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.700      ;
; 1.410  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.700      ;
; 1.410  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.700      ;
; 1.410  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.700      ;
; 1.410  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.700      ;
; 1.410  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.700      ;
; 1.636  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.923      ;
; 1.636  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.923      ;
; 1.636  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.923      ;
; 1.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.931      ;
; 1.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.931      ;
; 1.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.931      ;
; 1.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.931      ;
; 1.645  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.931      ;
; 1.651  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.936      ;
; 1.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.010      ;
; 1.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.010      ;
; 1.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.010      ;
; 1.720  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.010      ;
; 1.957  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.235      ;
; 2.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.281      ;
; 2.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.281      ;
; 2.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.281      ;
; 2.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.281      ;
; 2.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.281      ;
; 2.054  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.332      ;
; 2.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.390      ;
; 2.150  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.440      ;
; 2.150  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.440      ;
; 2.150  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.440      ;
; 2.150  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.440      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.254  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.557      ;
; 2.357  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.661      ;
; 2.357  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.661      ;
; 2.357  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.661      ;
; 51.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.391      ; 2.299      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.405 ; 49.640       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.405 ; 49.640       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.405 ; 49.640       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_datain_reg0  ;
; 49.405 ; 49.640       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.405 ; 49.640       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.405 ; 49.640       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.405 ; 49.640       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.405 ; 49.640       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.467 ; 49.687       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                      ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                  ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                          ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                          ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                          ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                            ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                            ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                            ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                            ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                           ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                           ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                           ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                           ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                              ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                              ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                              ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                              ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                              ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                        ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                        ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                        ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                        ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                        ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                         ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                            ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                  ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                  ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                  ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                  ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                  ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                      ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                      ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                      ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                      ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                      ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                      ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                       ;
; 49.520 ; 49.708       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.059 ; 4.412  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.973 ; 10.127 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.053 ; -0.246 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -3.643 ; -3.976 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.512 ; 14.765 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.173 ; 12.439 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; CLOCK_27   ; SDRAM_CLK   ;        ; 1.315 ; 1.383 ;        ;
; UART_RX    ; LED         ; 12.806 ;       ;       ; 12.410 ;
+------------+-------------+--------+-------+-------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; CLOCK_27   ; SDRAM_CLK   ;        ; 0.894 ; 0.963 ;        ;
; UART_RX    ; LED         ; 12.502 ;       ;       ; 12.101 ;
+------------+-------------+--------+-------+-------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 102.5 MHz ; 102.5 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 45.122 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.403 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.102 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.261 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.246 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.122 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 5.267      ;
; 46.442 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.379      ; 3.959      ;
; 46.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.379      ; 3.834      ;
; 46.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.379      ; 3.708      ;
; 46.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.380      ; 3.627      ;
; 46.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 3.472      ;
; 47.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 3.372      ;
; 47.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.379      ; 3.329      ;
; 47.131 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 3.258      ;
; 47.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.378      ; 3.191      ;
; 47.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.371      ; 3.177      ;
; 47.248 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.380      ; 3.154      ;
; 47.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.371      ; 2.883      ;
; 47.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.371      ; 2.846      ;
; 48.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 2.334      ;
; 48.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.370      ; 1.934      ;
; 48.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.381      ; 1.705      ;
; 93.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 7.114      ;
; 93.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 6.858      ;
; 93.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 6.767      ;
; 93.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.199      ; 6.511      ;
; 93.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 6.403      ;
; 93.936 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 6.310      ;
; 94.049 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.352     ; 5.621      ;
; 94.092 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.351     ; 5.579      ;
; 94.102 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.360     ; 5.560      ;
; 94.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.190      ; 6.147      ;
; 94.147 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.361     ; 5.514      ;
; 94.151 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.361     ; 5.510      ;
; 94.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.210      ; 6.102      ;
; 94.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 6.070      ;
; 94.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 6.027      ;
; 94.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 5.997      ;
; 94.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 5.979      ;
; 94.287 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.369     ; 5.366      ;
; 94.292 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.196      ; 5.963      ;
; 94.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.215      ; 5.846      ;
; 94.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.211      ; 5.832      ;
; 94.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 5.771      ;
; 94.511 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.359     ; 5.152      ;
; 94.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.211      ; 5.749      ;
; 94.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 5.723      ;
; 94.527 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.352     ; 5.143      ;
; 94.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 5.723      ;
; 94.609 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a4~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.371     ; 5.042      ;
; 94.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 5.650      ;
; 94.647 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 5.599      ;
; 94.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.194      ; 5.582      ;
; 94.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.272      ;
; 94.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.272      ;
; 94.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.272      ;
; 94.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.272      ;
; 94.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.272      ;
; 94.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.272      ;
; 94.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.272      ;
; 94.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 5.272      ;
; 94.687 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 4.989      ;
; 94.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 5.576      ;
; 94.706 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.946      ;
; 94.712 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.345     ; 4.965      ;
; 94.720 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 4.956      ;
; 94.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.193      ; 5.519      ;
; 94.748 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.370     ; 4.904      ;
; 94.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 5.493      ;
; 94.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.202      ; 5.449      ;
; 94.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.211      ; 5.437      ;
; 94.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 5.396      ;
; 94.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 5.359      ;
; 94.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.203      ; 5.353      ;
; 94.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.204      ; 5.343      ;
; 94.931 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.371     ; 4.720      ;
; 94.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.199      ; 5.326      ;
; 94.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 5.286      ;
; 94.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.198      ; 5.263      ;
; 95.026 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.346     ; 4.650      ;
; 95.031 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.195      ; 5.223      ;
; 95.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.207      ; 5.193      ;
; 95.094 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.216      ; 5.181      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.828      ;
; 95.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 5.140      ;
; 95.162 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.212      ; 5.109      ;
; 95.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.208      ; 5.097      ;
; 95.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.209      ; 5.087      ;
; 95.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.211      ; 5.058      ;
; 95.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.736      ;
; 95.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.736      ;
; 95.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.736      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.714      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.717      ;
; 0.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.725      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.474 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.475 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.741      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.743      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.478 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.744      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.490 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.066      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.766      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.767      ;
; 0.503 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.769      ;
; 0.504 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.506 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.506 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.507 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.773      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.773      ;
; 0.508 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.774      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.775      ;
; 0.516 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.092      ;
; 0.521 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.104      ;
; 0.523 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.099      ;
; 0.523 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.099      ;
; 0.524 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.353      ; 1.107      ;
; 0.527 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.103      ;
; 0.551 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.158      ;
; 0.555 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.131      ;
; 0.559 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.346      ; 1.135      ;
; 0.561 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.377      ; 1.168      ;
; 0.584 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.352      ; 1.166      ;
; 0.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.857      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.858      ;
; 0.598 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.175      ;
; 0.599 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.176      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.868      ;
; 0.603 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.869      ;
; 0.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.877      ;
; 0.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.878      ;
; 0.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.880      ;
; 0.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.882      ;
; 0.618 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_address_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.372      ; 1.220      ;
; 0.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.887      ;
; 0.623 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_address_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.372      ; 1.225      ;
; 0.625 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.891      ;
; 0.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.898      ;
; 0.638 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.215      ;
; 0.643 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.220      ;
; 0.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.912      ;
; 0.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.913      ;
; 0.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.920      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.921      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.921      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.921      ;
; 0.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.921      ;
; 0.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.922      ;
; 0.660 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_address_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.237      ;
; 0.662 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_address_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.347      ; 1.239      ;
; 0.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.936      ;
; 0.668 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.934      ;
; 0.669 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.935      ;
; 0.670 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.936      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.936      ;
; 0.671 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.937      ;
; 0.676 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.942      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 2.287      ;
; 97.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.667      ;
; 97.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.667      ;
; 97.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.667      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.588      ;
; 97.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.382      ;
; 97.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.382      ;
; 97.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.382      ;
; 97.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.382      ;
; 97.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.350      ;
; 97.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.313      ;
; 97.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.263      ;
; 97.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.263      ;
; 97.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.263      ;
; 97.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.263      ;
; 97.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.263      ;
; 97.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.210      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.960      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.948      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.948      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.948      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.948      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.876      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.876      ;
; 98.072 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.876      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.872      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.872      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.872      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.872      ;
; 98.075 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.872      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
; 98.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.694      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.261  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.525      ;
; 1.261  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.525      ;
; 1.261  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.525      ;
; 1.261  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.525      ;
; 1.261  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.525      ;
; 1.261  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.525      ;
; 1.261  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.525      ;
; 1.261  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.525      ;
; 1.261  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.525      ;
; 1.261  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.525      ;
; 1.261  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.525      ;
; 1.261  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.525      ;
; 1.460  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.721      ;
; 1.469  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.731      ;
; 1.469  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.731      ;
; 1.469  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.731      ;
; 1.472  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.734      ;
; 1.472  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.734      ;
; 1.472  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.734      ;
; 1.472  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.734      ;
; 1.472  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.734      ;
; 1.557  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.822      ;
; 1.557  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.822      ;
; 1.557  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.822      ;
; 1.557  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.822      ;
; 1.766  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.021      ;
; 1.812  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.066      ;
; 1.812  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.066      ;
; 1.812  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.066      ;
; 1.812  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.066      ;
; 1.812  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.066      ;
; 1.850  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.104      ;
; 1.902  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.156      ;
; 1.938  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.203      ;
; 1.938  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.203      ;
; 1.938  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.203      ;
; 1.938  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.203      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.017  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.293      ;
; 2.128  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.405      ;
; 2.128  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.405      ;
; 2.128  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.405      ;
; 51.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.520      ; 2.057      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 49.246 ; 49.476       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.246 ; 49.476       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.246 ; 49.476       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.246 ; 49.476       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.247 ; 49.477       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.248 ; 49.478       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.248 ; 49.478       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.248 ; 49.478       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.248 ; 49.478       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.248 ; 49.478       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.248 ; 49.478       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.248 ; 49.478       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.248 ; 49.478       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.248 ; 49.478       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.248 ; 49.478       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.249 ; 49.479       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.249 ; 49.479       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.249 ; 49.479       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.249 ; 49.479       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_datain_reg0  ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.252 ; 49.482       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.253 ; 49.483       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.339 ; 49.555       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                      ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                  ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                          ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                            ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                            ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                            ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                            ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                           ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                           ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                           ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                           ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                              ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                        ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                        ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                        ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                        ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                        ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                         ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                            ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                      ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                      ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                      ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                      ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                      ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                      ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                       ;
; 49.383 ; 49.567       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                       ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                          ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                          ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                            ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                            ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                            ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                            ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                            ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                              ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                              ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                              ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                              ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                           ;
; 49.384 ; 49.568       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.894 ; 4.478 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.633 ; 9.891 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; -0.139 ; -0.526 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -3.555 ; -4.127 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.031 ; 14.093 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.750 ; 11.833 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; CLOCK_27   ; SDRAM_CLK   ;        ; 1.561 ; 1.643 ;        ;
; UART_RX    ; LED         ; 12.260 ;       ;       ; 11.517 ;
+------------+-------------+--------+-------+-------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; CLOCK_27   ; SDRAM_CLK   ;        ; 1.195 ; 1.274 ;        ;
; UART_RX    ; LED         ; 11.978 ;       ;       ; 11.247 ;
+------------+-------------+--------+-------+-------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.031 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.188 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.324 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.577 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.297 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.031 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 2.404      ;
; 48.626 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.818      ;
; 48.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.733      ;
; 48.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.661      ;
; 48.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.655      ;
; 48.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.563      ;
; 48.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.535      ;
; 48.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.505      ;
; 48.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.493      ;
; 48.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.452      ;
; 49.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.434      ;
; 49.049 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.397      ;
; 49.121 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.321      ;
; 49.126 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.316      ;
; 49.334 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.104      ;
; 49.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 0.917      ;
; 49.653 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.793      ;
; 96.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 3.305      ;
; 96.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 3.195      ;
; 96.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 3.144      ;
; 97.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 3.034      ;
; 97.131 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.991      ;
; 97.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 2.978      ;
; 97.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 2.877      ;
; 97.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 2.868      ;
; 97.298 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.099      ; 2.830      ;
; 97.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 2.815      ;
; 97.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 2.807      ;
; 97.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 2.798      ;
; 97.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 2.768      ;
; 97.404 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 2.420      ;
; 97.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 2.716      ;
; 97.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 2.705      ;
; 97.428 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.188     ; 2.391      ;
; 97.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 2.693      ;
; 97.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.113      ; 2.688      ;
; 97.458 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.093      ; 2.664      ;
; 97.464 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 2.361      ;
; 97.467 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 2.351      ;
; 97.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 2.658      ;
; 97.478 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 2.340      ;
; 97.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.490      ;
; 97.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.490      ;
; 97.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.490      ;
; 97.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.490      ;
; 97.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.490      ;
; 97.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.490      ;
; 97.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.490      ;
; 97.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.490      ;
; 97.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 2.646      ;
; 97.496 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.192     ; 2.319      ;
; 97.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 2.631      ;
; 97.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 2.611      ;
; 97.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.100      ; 2.585      ;
; 97.560 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.188     ; 2.259      ;
; 97.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.114      ; 2.583      ;
; 97.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.095      ; 2.550      ;
; 97.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.114      ; 2.521      ;
; 97.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 2.501      ;
; 97.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.111      ; 2.503      ;
; 97.641 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.104      ; 2.492      ;
; 97.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.101      ; 2.480      ;
; 97.653 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a4~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 2.160      ;
; 97.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.103      ; 2.475      ;
; 97.660 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.183     ; 2.164      ;
; 97.673 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.098      ; 2.454      ;
; 97.676 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.193     ; 2.138      ;
; 97.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 2.451      ;
; 97.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.105      ; 2.450      ;
; 97.691 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.176     ; 2.140      ;
; 97.700 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.193     ; 2.114      ;
; 97.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.106      ; 2.431      ;
; 97.705 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_we_reg                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 2.125      ;
; 97.712 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.092      ; 2.409      ;
; 97.714 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_we_reg                                   ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.177     ; 2.116      ;
; 97.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.094      ; 2.388      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.232      ;
; 97.745 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                          ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.108      ; 2.392      ;
; 97.750 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.114      ; 2.393      ;
; 97.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 2.382      ;
; 97.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.110      ; 2.371      ;
; 97.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.198      ;
; 97.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.198      ;
; 97.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.198      ;
; 97.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.198      ;
; 97.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.198      ;
; 97.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.198      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.188 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.191 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                               ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.472      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.314      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.480      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.317      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.318      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.205 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.486      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.489      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.329      ;
; 0.211 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.492      ;
; 0.212 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.496      ;
; 0.212 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.331      ;
; 0.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.332      ;
; 0.214 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.333      ;
; 0.215 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.334      ;
; 0.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.335      ;
; 0.217 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.501      ;
; 0.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.336      ;
; 0.221 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.196      ; 0.521      ;
; 0.222 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.503      ;
; 0.222 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.341      ;
; 0.223 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.342      ;
; 0.223 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.342      ;
; 0.223 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_datain_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.196      ; 0.523      ;
; 0.224 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.343      ;
; 0.224 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.343      ;
; 0.225 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.506      ;
; 0.228 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|address_reg_b[0]                                                 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.347      ;
; 0.239 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_datain_reg0                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.179      ; 0.522      ;
; 0.241 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.523      ;
; 0.242 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.524      ;
; 0.255 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_address_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.195      ; 0.554      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.257 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_address_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.195      ; 0.556      ;
; 0.257 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.375      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.377      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.379      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.380      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.381      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.383      ;
; 0.267 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.549      ;
; 0.268 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_address_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.550      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_address_reg0                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.551      ;
; 0.269 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_address_reg0                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.178      ; 0.551      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.390      ;
; 0.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.391      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.392      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.392      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.392      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.393      ;
; 0.276 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.395      ;
; 0.279 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.398      ;
; 0.280 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.399      ;
; 0.280 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.399      ;
; 0.282 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.401      ;
; 0.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.400      ;
; 0.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.401      ;
; 0.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.405      ;
; 0.284 ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.114      ;
; 98.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.321      ;
; 98.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.321      ;
; 98.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.321      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.266      ;
; 98.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.179      ;
; 98.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.139      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.126      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.126      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.126      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.126      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.113      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.113      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.113      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.113      ;
; 98.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.113      ;
; 98.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.093      ;
; 99.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.947      ;
; 99.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.916      ;
; 99.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.916      ;
; 99.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.916      ;
; 99.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.916      ;
; 99.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.916      ;
; 99.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.916      ;
; 99.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.916      ;
; 99.053 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.916      ;
; 99.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
; 99.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.816      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.577  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.695      ;
; 0.577  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.695      ;
; 0.577  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.695      ;
; 0.577  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.695      ;
; 0.577  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.695      ;
; 0.577  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.695      ;
; 0.577  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.695      ;
; 0.577  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.695      ;
; 0.577  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.695      ;
; 0.577  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.695      ;
; 0.577  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.695      ;
; 0.577  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.695      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.808      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.808      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.808      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.808      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.808      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.815      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.815      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.815      ;
; 0.702  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.816      ;
; 0.709  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.827      ;
; 0.709  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.827      ;
; 0.709  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.827      ;
; 0.709  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.827      ;
; 0.849  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.963      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.978      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.978      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.978      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.978      ;
; 0.865  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.978      ;
; 0.881  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.994      ;
; 0.881  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.999      ;
; 0.881  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.999      ;
; 0.881  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.999      ;
; 0.881  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.999      ;
; 0.914  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.026      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 0.977  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.104      ;
; 1.019  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.147      ;
; 1.019  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.147      ;
; 1.019  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.147      ;
; 50.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                  ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.507      ; 0.971      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_address_reg0  ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_we_reg        ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_address_reg0 ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_we_reg       ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_address_reg0 ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_we_reg       ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_address_reg0 ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_we_reg       ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_address_reg0  ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_we_reg        ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_address_reg0  ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_we_reg        ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_address_reg0  ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_we_reg        ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_address_reg0  ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_we_reg        ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_address_reg0 ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_we_reg       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_address_reg0 ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_we_reg       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_address_reg0 ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_we_reg       ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_address_reg0  ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_we_reg        ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_address_reg0  ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_we_reg        ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a4~portb_address_reg0  ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a4~portb_we_reg        ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_address_reg0  ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_we_reg        ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_address_reg0  ;
; 49.298 ; 49.528       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_we_reg        ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a0~portb_datain_reg0   ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a10~portb_datain_reg0  ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a12~portb_datain_reg0  ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a13~portb_datain_reg0  ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a2~portb_datain_reg0   ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a5~portb_datain_reg0   ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a8~portb_datain_reg0   ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a9~portb_datain_reg0   ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a11~portb_datain_reg0  ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a14~portb_datain_reg0  ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a15~portb_datain_reg0  ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a1~portb_datain_reg0   ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a3~portb_datain_reg0   ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a4~portb_datain_reg0   ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a6~portb_datain_reg0   ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; spram:vram|altsyncram:altsyncram_component|altsyncram_mvr3:auto_generated|altsyncram_uip2:altsyncram1|ram_block3a7~portb_datain_reg0   ;
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                         ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.655 ; 2.042 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.242 ; 4.565 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.123  ; -0.240 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.656 ; -1.887 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.009 ; 7.604 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.836 ; 6.425 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_27   ; SDRAM_CLK   ;       ; 0.683 ; 1.221 ;       ;
; UART_RX    ; LED         ; 6.417 ;       ;       ; 7.135 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_27   ; SDRAM_CLK   ;       ; 0.477 ; 1.015 ;       ;
; UART_RX    ; LED         ; 6.279 ;       ;       ; 6.981 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 44.712 ; 0.188 ; 47.800   ; 0.577   ; 49.246              ;
;  altera_reserved_tck ; 44.712 ; 0.188 ; 47.800   ; 0.577   ; 49.246              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.059 ; 4.478  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 9.973 ; 10.127 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.123  ; -0.240 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.656 ; -1.887 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.512 ; 14.765 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.836 ; 6.425 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+--------+-------+-------+--------+
; Input Port ; Output Port ; RR     ; RF    ; FR    ; FF     ;
+------------+-------------+--------+-------+-------+--------+
; CLOCK_27   ; SDRAM_CLK   ;        ; 1.561 ; 1.643 ;        ;
; UART_RX    ; LED         ; 12.806 ;       ;       ; 12.410 ;
+------------+-------------+--------+-------+-------+--------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; CLOCK_27   ; SDRAM_CLK   ;       ; 0.477 ; 0.963 ;       ;
; UART_RX    ; LED         ; 6.279 ;       ;       ; 6.981 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nWE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCAS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nRAS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_DO              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SPI_SS4             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_DO              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_27            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CONF_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SS2             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_DI              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SS3             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.08 V              ; -0.00545 V          ; 0.234 V                              ; 0.291 V                              ; 5.77e-09 s                  ; 4.44e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.01e-07 V                  ; 3.08 V             ; -0.00545 V         ; 0.234 V                             ; 0.291 V                             ; 5.77e-09 s                 ; 4.44e-09 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.08 V              ; -0.00526 V          ; 0.185 V                              ; 0.249 V                              ; 5.8e-09 s                   ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.47e-07 V                  ; 3.08 V             ; -0.00526 V         ; 0.185 V                             ; 0.249 V                             ; 5.8e-09 s                  ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.08 V              ; -0.00526 V          ; 0.185 V                              ; 0.249 V                              ; 5.8e-09 s                   ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.47e-07 V                  ; 3.08 V             ; -0.00526 V         ; 0.185 V                             ; 0.249 V                             ; 5.8e-09 s                  ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQMH          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.08 V              ; -0.00526 V          ; 0.185 V                              ; 0.249 V                              ; 5.8e-09 s                   ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.47e-07 V                  ; 3.08 V             ; -0.00526 V         ; 0.185 V                             ; 0.249 V                             ; 5.8e-09 s                  ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SPI_DO              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.97e-07 V                   ; 3.08 V              ; 8.97e-07 V          ; 0.149 V                              ; 0.164 V                              ; 1.21e-08 s                  ; 8e-09 s                     ; Yes                        ; Yes                        ; 3.08 V                      ; 8.97e-07 V                  ; 3.08 V             ; 8.97e-07 V         ; 0.149 V                             ; 0.164 V                             ; 1.21e-08 s                 ; 8e-09 s                    ; Yes                       ; Yes                       ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.47e-07 V                   ; 3.11 V              ; -0.0527 V           ; 0.256 V                              ; 0.175 V                              ; 7.07e-10 s                  ; 6.42e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 7.47e-07 V                  ; 3.11 V             ; -0.0527 V          ; 0.256 V                             ; 0.175 V                             ; 7.07e-10 s                 ; 6.42e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.97e-06 V                   ; 3.09 V              ; -0.00119 V          ; 0.064 V                              ; 0.098 V                              ; 8.92e-10 s                  ; 2.08e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.97e-06 V                  ; 3.09 V             ; -0.00119 V         ; 0.064 V                             ; 0.098 V                             ; 8.92e-10 s                 ; 2.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.48 V              ; -0.0164 V           ; 0.353 V                              ; 0.315 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.48 V             ; -0.0164 V          ; 0.353 V                             ; 0.315 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.48 V              ; -0.0176 V           ; 0.357 V                              ; 0.323 V                              ; 3.9e-09 s                   ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.48 V             ; -0.0176 V          ; 0.357 V                             ; 0.323 V                             ; 3.9e-09 s                  ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.48 V              ; -0.0176 V           ; 0.357 V                              ; 0.323 V                              ; 3.9e-09 s                   ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.48 V             ; -0.0176 V          ; 0.357 V                             ; 0.323 V                             ; 3.9e-09 s                  ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQMH          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_nWE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_nCAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_nRAS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_nCS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; UART_TX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.48 V              ; -0.0176 V           ; 0.357 V                              ; 0.323 V                              ; 3.9e-09 s                   ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.48 V             ; -0.0176 V          ; 0.357 V                             ; 0.323 V                             ; 3.9e-09 s                  ; 3.06e-09 s                 ; No                        ; No                        ;
; SPI_DO              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.22e-07 V                   ; 3.46 V              ; -0.00642 V          ; 0.334 V                              ; 0.306 V                              ; 7.87e-09 s                  ; 5.59e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.22e-07 V                  ; 3.46 V             ; -0.00642 V         ; 0.334 V                             ; 0.306 V                             ; 7.87e-09 s                 ; 5.59e-09 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.83e-07 V                   ; 3.58 V              ; -0.143 V            ; 0.305 V                              ; 0.24 V                               ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.83e-07 V                  ; 3.58 V             ; -0.143 V           ; 0.305 V                             ; 0.24 V                              ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.87e-07 V                   ; 3.53 V              ; -0.0233 V           ; 0.38 V                               ; 0.261 V                              ; 5.09e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.87e-07 V                  ; 3.53 V             ; -0.0233 V          ; 0.38 V                              ; 0.261 V                             ; 5.09e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1582     ; 0        ; 34       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1582     ; 0        ; 34       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 24    ; 24   ;
; Unconstrained Input Port Paths  ; 250   ; 250  ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 79    ; 79   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon May 19 22:02:30 2025
Info: Command: quartus_sta SVI328_MiST -c SVI328_MiST
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SVI328_MiST.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLOCK_27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: cv_console:console|cv_clock:clock_b|clk_cnt_q[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 44.712
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    44.712               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.455               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.800               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.410               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.401               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CLOCK_27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: cv_console:console|cv_clock:clock_b|clk_cnt_q[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 45.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    45.122               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.102
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.102               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.261               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.246               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: CLOCK_27 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SPI_SCK was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: cv_console:console|cv_clock:clock_b|clk_cnt_q[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 48.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.031               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.188               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.324               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.577
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.577               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.297               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4720 megabytes
    Info: Processing ended: Mon May 19 22:02:35 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


