{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423265096232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423265096232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 17:24:55 2015 " "Processing started: Fri Feb 06 17:24:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423265096232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423265096232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CylnII_DoubleClick_Btn_LED -c CylnII_DoubleClick_Btn_LED --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CylnII_DoubleClick_Btn_LED -c CylnII_DoubleClick_Btn_LED --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423265096232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1423265096758 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CylnII_DoubleClick_Btn_LED.v(18) " "Verilog HDL information at CylnII_DoubleClick_Btn_LED.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "CylnII_DoubleClick_Btn_LED.v" "" { Text "E:/Elamaran/MyProjects/Public/Altera/CylnII_DoubleClick_Btn_LED/CylnII_DoubleClick_Btn_LED.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1423265096836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cylnii_doubleclick_btn_led.v 1 1 " "Found 1 design units, including 1 entities, in source file cylnii_doubleclick_btn_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 CylnII_DoubleClick_Btn_LED " "Found entity 1: CylnII_DoubleClick_Btn_LED" {  } { { "CylnII_DoubleClick_Btn_LED.v" "" { Text "E:/Elamaran/MyProjects/Public/Altera/CylnII_DoubleClick_Btn_LED/CylnII_DoubleClick_Btn_LED.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423265096838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423265096838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbl_tap_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file dbl_tap_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbl_tap_monitor " "Found entity 1: dbl_tap_monitor" {  } { { "dbl_tap_monitor.v" "" { Text "E:/Elamaran/MyProjects/Public/Altera/CylnII_DoubleClick_Btn_LED/dbl_tap_monitor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423265096841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423265096841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1k CylnII_DoubleClick_Btn_LED.v(44) " "Verilog HDL Implicit Net warning at CylnII_DoubleClick_Btn_LED.v(44): created implicit net for \"clk_1k\"" {  } { { "CylnII_DoubleClick_Btn_LED.v" "" { Text "E:/Elamaran/MyProjects/Public/Altera/CylnII_DoubleClick_Btn_LED/CylnII_DoubleClick_Btn_LED.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423265096841 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "CylnII_DoubleClick_Btn_LED.v(49) " "Verilog HDL Instantiation warning at CylnII_DoubleClick_Btn_LED.v(49): instance has no name" {  } { { "CylnII_DoubleClick_Btn_LED.v" "" { Text "E:/Elamaran/MyProjects/Public/Altera/CylnII_DoubleClick_Btn_LED/CylnII_DoubleClick_Btn_LED.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1423265096841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CylnII_DoubleClick_Btn_LED " "Elaborating entity \"CylnII_DoubleClick_Btn_LED\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423265096877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_10k CylnII_DoubleClick_Btn_LED.v(16) " "Verilog HDL or VHDL warning at CylnII_DoubleClick_Btn_LED.v(16): object \"clk_10k\" assigned a value but never read" {  } { { "CylnII_DoubleClick_Btn_LED.v" "" { Text "E:/Elamaran/MyProjects/Public/Altera/CylnII_DoubleClick_Btn_LED/CylnII_DoubleClick_Btn_LED.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1423265096878 "|CylnII_DoubleClick_Btn_LED"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CylnII_DoubleClick_Btn_LED.v(38) " "Verilog HDL assignment warning at CylnII_DoubleClick_Btn_LED.v(38): truncated value with size 32 to match size of target (16)" {  } { { "CylnII_DoubleClick_Btn_LED.v" "" { Text "E:/Elamaran/MyProjects/Public/Altera/CylnII_DoubleClick_Btn_LED/CylnII_DoubleClick_Btn_LED.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1423265096878 "|CylnII_DoubleClick_Btn_LED"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[2..1\] CylnII_DoubleClick_Btn_LED.v(8) " "Output port \"led\[2..1\]\" at CylnII_DoubleClick_Btn_LED.v(8) has no driver" {  } { { "CylnII_DoubleClick_Btn_LED.v" "" { Text "E:/Elamaran/MyProjects/Public/Altera/CylnII_DoubleClick_Btn_LED/CylnII_DoubleClick_Btn_LED.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1423265096878 "|CylnII_DoubleClick_Btn_LED"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbl_tap_monitor dbl_tap_monitor:comb_87 " "Elaborating entity \"dbl_tap_monitor\" for hierarchy \"dbl_tap_monitor:comb_87\"" {  } { { "CylnII_DoubleClick_Btn_LED.v" "comb_87" { Text "E:/Elamaran/MyProjects/Public/Altera/CylnII_DoubleClick_Btn_LED/CylnII_DoubleClick_Btn_LED.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423265096880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dbl_tap_monitor.v(40) " "Verilog HDL assignment warning at dbl_tap_monitor.v(40): truncated value with size 32 to match size of target (16)" {  } { { "dbl_tap_monitor.v" "" { Text "E:/Elamaran/MyProjects/Public/Altera/CylnII_DoubleClick_Btn_LED/dbl_tap_monitor.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1423265096882 "|CylnII_DoubleClick_Btn_LED|dbl_tap_monitor:comb_87"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1423265096957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Elamaran/MyProjects/Public/Altera/CylnII_DoubleClick_Btn_LED/output_files/CylnII_DoubleClick_Btn_LED.map.smsg " "Generated suppressed messages file E:/Elamaran/MyProjects/Public/Altera/CylnII_DoubleClick_Btn_LED/output_files/CylnII_DoubleClick_Btn_LED.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1423265097016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423265097027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 17:24:57 2015 " "Processing ended: Fri Feb 06 17:24:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423265097027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423265097027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423265097027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423265097027 ""}
