

================================================================
== Vitis HLS Report for 'dpu_pack_Pipeline_VITIS_LOOP_433_2'
================================================================
* Date:           Thu Dec 29 16:06:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.334 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      194|      194|  1.940 us|  1.940 us|  194|  194|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_433_2  |      192|      192|         3|          3|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     8890|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      124|    -|
|Register             |        -|     -|       50|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       50|     9014|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln433_fu_159_p2    |         +|   0|  0|    14|           7|           1|
    |add_ln435_fu_250_p2    |         +|   0|  0|    18|          11|           1|
    |add_ln436_1_fu_320_p2  |         +|   0|  0|    18|          11|           2|
    |add_ln436_fu_288_p2    |         +|   0|  0|    20|          13|           6|
    |add_ln437_fu_373_p2    |         +|   0|  0|    18|          11|           2|
    |add_ln438_fu_393_p2    |         +|   0|  0|    18|          11|           3|
    |add_ln439_fu_271_p2    |         +|   0|  0|    39|          32|           3|
    |icmp_ln433_fu_153_p2   |      icmp|   0|  0|    11|           7|           8|
    |lshr_ln434_fu_181_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln435_fu_215_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln436_fu_297_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln437_fu_339_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln435_1_fu_243_p2   |        or|   0|  0|     8|           8|           8|
    |or_ln435_fu_205_p2     |        or|   0|  0|    13|          13|           6|
    |or_ln436_fu_314_p2     |        or|   0|  0|     8|           8|           8|
    |or_ln437_1_fu_366_p2   |        or|   0|  0|     8|           8|           8|
    |or_ln437_fu_330_p2     |        or|   0|  0|    13|          13|           7|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  8890|       32921|       32831|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_23  |   9|          2|    7|         14|
    |i_fu_86                |   9|          2|    7|         14|
    |pk_address0            |  20|          4|   11|         44|
    |pk_address1            |  14|          3|   11|         33|
    |pk_d0                  |  20|          4|    8|         32|
    |pk_d1                  |  14|          3|    8|         24|
    |ptr_o                  |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 124|         26|   86|        231|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   3|   0|    3|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |i_fu_86                |   7|   0|    7|          0|
    |or_ln435_reg_431       |   6|   0|   13|          7|
    |shl_ln_reg_419         |   6|   0|   13|          7|
    |trunc_ln434_2_reg_424  |  11|   0|   11|          0|
    |trunc_ln436_2_reg_436  |   8|   0|    8|          0|
    |trunc_ln_reg_441       |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  50|   0|   64|         14|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+------+------------+------------------------------------+--------------+
|    RTL Ports    | Dir | Bits |  Protocol  |            Source Object           |    C Type    |
+-----------------+-----+------+------------+------------------------------------+--------------+
|ap_clk           |   in|     1|  ap_ctrl_hs|  dpu_pack_Pipeline_VITIS_LOOP_433_2|  return value|
|ap_rst           |   in|     1|  ap_ctrl_hs|  dpu_pack_Pipeline_VITIS_LOOP_433_2|  return value|
|ap_start         |   in|     1|  ap_ctrl_hs|  dpu_pack_Pipeline_VITIS_LOOP_433_2|  return value|
|ap_done          |  out|     1|  ap_ctrl_hs|  dpu_pack_Pipeline_VITIS_LOOP_433_2|  return value|
|ap_idle          |  out|     1|  ap_ctrl_hs|  dpu_pack_Pipeline_VITIS_LOOP_433_2|  return value|
|ap_ready         |  out|     1|  ap_ctrl_hs|  dpu_pack_Pipeline_VITIS_LOOP_433_2|  return value|
|this_5_1_reload  |   in|  8192|     ap_none|                     this_5_1_reload|        scalar|
|pk_address0      |  out|    11|   ap_memory|                                  pk|         array|
|pk_ce0           |  out|     1|   ap_memory|                                  pk|         array|
|pk_we0           |  out|     1|   ap_memory|                                  pk|         array|
|pk_d0            |  out|     8|   ap_memory|                                  pk|         array|
|pk_address1      |  out|    11|   ap_memory|                                  pk|         array|
|pk_ce1           |  out|     1|   ap_memory|                                  pk|         array|
|pk_we1           |  out|     1|   ap_memory|                                  pk|         array|
|pk_d1            |  out|     8|   ap_memory|                                  pk|         array|
|ptr_i            |   in|    32|     ap_ovld|                                 ptr|       pointer|
|ptr_o            |  out|    32|     ap_ovld|                                 ptr|       pointer|
|ptr_o_ap_vld     |  out|     1|     ap_ovld|                                 ptr|       pointer|
+-----------------+-----+------+------------+------------------------------------+--------------+

