INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/pollux/software/xilinx/2020.2/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jpzhao' on host 'kinfolk.seas.upenn.edu' (Linux_x86_64 version 5.14.21-150400.24.28-default) on Thu Nov 17 13:54:04 EST 2022
INFO: [HLS 200-10] On os "openSUSE Leap 15.4"
INFO: [HLS 200-10] In directory '/mnt/castor/seas_home/j/jpzhao/532/sync3/sync532/vitis_ppp'
Sourcing Tcl script '/mnt/castor/seas_home/j/jpzhao/532/sync3/sync532/vitis_ppp/project_lzw/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project project_lzw 
INFO: [HLS 200-10] Opening project '/mnt/castor/seas_home/j/jpzhao/532/sync3/sync532/vitis_ppp/project_lzw'.
INFO: [HLS 200-1510] Running: set_top LZW 
INFO: [HLS 200-1510] Running: add_files ../Server/encode_parts.cpp 
INFO: [HLS 200-10] Adding design file '../Server/encode_parts.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../Server/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file '../Server/testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/mnt/castor/seas_home/j/jpzhao/532/sync3/sync532/vitis_ppp/project_lzw/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 150MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../Server/testbench.cpp in debug mode
   Compiling ../../../../../Server/encode_parts.cpp in debug mode
../../../../../Server/encode_parts.cpp:4:29: fatal error: wolfssl/options.h: No such file or directory
 #include <wolfssl/options.h>
                             ^
compilation terminated.
make: *** [csim.mk:78: obj/encode_parts.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.52 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.1 seconds; current allocated memory: 207.808 MB.
4
    while executing
"source /mnt/castor/seas_home/j/jpzhao/532/sync3/sync532/vitis_ppp/project_lzw/solution1/csim.tcl"
    invoked from within
"hls::main /mnt/castor/seas_home/j/jpzhao/532/sync3/sync532/vitis_ppp/project_lzw/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
