可重置彈性交流輸電系統之即時數位模擬控制器設計 
Design of a Real-Time Digital Simulator  
for a Reconfigurable FACTS  
計畫編號: 94-2213-E-007-108 
執行期限: 94 年 08 月 01 日至 95 年 07 月 31 日 
主持人：朱家齊 清華大學電機系 
計畫參與人員:    蔡泓錡 廖京桓  謝仕魁  長庚大學電機系 
一、中文摘要 
       本計劃設計FACTS非線性控制法則與建立小
功率實驗室規模之可重置FACTS 軟硬體系統平
台。首先將FACTS之VSC模型建構為尤拉-拉格朗
日（EL）系統，並基於被動性控制理論之設計控
制器，一是能量成型修正閉迴路系統之能量，達
到預設平衡點的最小位能，定誤差信號，得到新
的能量函數；二是阻尼注入為增加原系統消耗功
率，使系統更具被動特性，完成即時數位模擬控
制器。可重置FACTS硬體平台以DSP為核心控制
器，電路架構包含並聯耦合變壓器、串聯耦合變
壓器、兩組MOS為基礎的電壓源換流器、直流耦
合電容器組成。最後進行硬體之實作測試，並比
較電腦軟體模擬與嵌入式即時系統實作，評估系
統暫態響應之差異性 
關鍵詞：彈性交流傳輸系統，數位信號處理控
制，非線性控制器設計 
 
Abstract 
       A re-configurable FACTS system will be 
implemented in the university laboratory. We study a 
novel nonlinear control scheme for FACTS Voltage Source 
Converter (VSC) model. The VSC model will be 
represented by a Euler-Lagrange (EL) system 
corresponding to a set of EL parameters.  The controller  
design is based on passivity is with a feedback control law. 
Digital computer simulation for a large operation point 
variations have been studied the VSC controller design.  In 
hardware platform development, a PC-DSP based 
real-time embedded system will developed. 
Experiment results on the proposed prototype provide 
verifications of analytical results developed by 
control algorithms. 
Keywords:  FACTS 、 DSP control 、 Nonlinear 
Controller Design. 
二､計畫緣由與目的 
由於電力系統的發展相當迅速，規
模、複雜程度不斷增大。另外，電力系統
經營管理機制的市場化使得電力系統運轉
更加複雜多變，為儘可能滿足市場參與者
各方面的技術經濟要求，電力系統必須具
有更強的自身調控能力。彈性交流傳輸系
統(FACTS)因此應運而生，其的主要內容
是應用最新的電力電子技術以及現代控制
技術實現，對交流輸電系統參數以及網路
架構的靈活控制，以便合理地分發輸送功
率、降低功率損耗，並大幅度地提升電力
系統的穩定性、可靠性，是目前電力系統
中最引人注目的新技術之一。FACTS將
使現有的電力資源和輸電系統得到充分高
效的利用，因而可以在系統的暫態過程中
可依預先設計好的控制策略通過快速、連
續地調整自身的參數來控制系統的動態行
為，進而提高系統穩定度極限，增加系統
輸送能力。 
 
三、FACTS 模型 
        FACTS技術概念被提出以後，大量
的FACTS裝置先後被提出，FACTS 在系
統中的連接方式可分為串聯型、並聯型及
綜合型。FACTS裝置以下四種最具代表
性 : 並 聯 補 償 的 靜 態 同 步 調 相 器
(STATCOM)、串聯的靜態同步串聯補償
器(SSSC)、串並聯補償的強化電力潮流控
制器 (UPFC) 及閘流體控制的移相器
(TCPST)。本計畫發展可重置FACTS硬體
平台，進行電腦軟體模擬與嵌入式即時系
統實作相互驗證。 
3-1 STATCOM 等效模型 
  STATCOM主要架構包含控制元件及
直流耦合電容，其控制元件為全控型元
件，實際上即為一個自動換相的電壓型三
相全橋整流器。電容器上的電壓相當於理
想的直流電壓源，為整流器提供直流電壓
支撐，整流器在正常工作時通過開關電路
將直流電壓轉換為與交流電網同頻率的相
位與振幅都可控制的交流電壓。圖 1 的(a)
及(b)分別為STATCOM系統及等效電路，
STATCOM藉由控制VvR電壓可產生或吸
收虛功。 
STATCOM動態模型可表示為一組微
分方程式，首先定義系統的三相電壓首先
 1
 UPFC 靜態模型的 d-q 分量可表示為 
0 0 0
0 0 0
0 0 0
0 0 0
0
sh
dsh B
sh
shqsh
dshB
sh
qsh
serdser
B dser
ser
qser
qser ser
B dc
ser
dc qsh qserdsh dser
Rdi
Ldt
Rdi i
Ldt i
Rdi i
Ldt
idi R
Vdt L
dV u uu u
dt C C C C
ω
ω
ω
ω
−⎡ ⎤⎡ ⎤ ⎢ ⎥⎢ ⎥ ⎢ ⎥⎢ ⎥ −⎢ ⎥⎢ ⎥ − ⎡⎢ ⎥⎢ ⎥ ⎢⎢ ⎥⎢ ⎥ ⎢ ⎥−⎢ ⎥ = ⎢ ⎥⎢ ⎥ ⎢ ⎥⎢ ⎥ ⎢ ⎥−⎢ ⎥ −⎢ ⎥ ⎣⎢ ⎥ ⎢ ⎥⎢ ⎥ ⎢ ⎥⎢ ⎥ ⎢ ⎥⎢ ⎥⎣ ⎦ ⎢ ⎥⎣ ⎦
( )
( )
1
1
1
1
0
dc
dsh sd
sh sh
dc
qsh sq
sh sh
dc
dser sd rd
ser ser
dc
qser sq rq
ser ser
V u e
L L
V u e
L L
V u e e
L L
V u e e
L L
⎡ ⎤  
 3
− +⎢⎢⎤ ⎢ − +⎥ ⎢⎢ ⎥ ⎢⎢ ⎥ ⎢+ − + −⎢ ⎥ ⎢⎢ ⎥ ⎢⎢ ⎥ ⎢⎦ − + −⎢⎢⎢⎣
⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
其中下表sh為並聯端變數；ser為串聯端
變數，串並聯換流器端電壓分別表示為 
cosdsh sh dc sh dsh dce m V u Vϕ= =  
cosqsh sh dc sh qsh dce m V u Vϕ= =  
cosdser ser dc ser dser dce m V u Vϕ= =  
cosqser ser dc ser qser dce m V u Vϕ= =  
依串聯換流器的振幅調變指數及觸發角度
(mser , φser)與並聯換流器的振幅調變指數
及觸發角度(msh , φsh)。選擇適當之控制信
號 。
 
圖3  UPFC等效電路 
圖4  電壓源轉換器(VSC)等效電路 
 
四、FACTS 非線性控制器設計 
4-1 尤拉-拉格朗日(EL)模型 
         上述 FACTS 系統皆是以電壓源轉換
器(Voltage Source Converter，VSC)為基
礎所構成，因此本計劃使用尤拉-拉格朗
日(Euler-Lagrange ，EL)方程式來描述電
壓源轉換器 (Voltage Source Converter，
VSC)的動態行為，進而設計其非線性控
制器。  
    圖 4 為VSC的等效簡化電路，電阻R
等效為傳輸線損失及變壓器的漏阻抗；電
感L等效為變壓器的漏電抗； 、 、
、
aS bS
cS aS 、 bS 及 cS 六組IGBT開關代表並聯
轉換器；電容C等效為直流端的耦合電
容；電組Rdc代表IGBT開關切換的損失。
因此，VSC實際上即為一個自動換相的電
壓型三相全橋式整流器。電容器上的電壓
相當於理想的直流電壓源，為整流器提供
直流電壓支撐。VSC控制器將使用PWM
技術產生六組觸發訊號驅動VSC開關，將
直流電壓轉換為與交流電網同頻率的相位
與振幅都可控制的交流電壓Vs，以下定
義各開關的切換函數u：  
1, :
1, :
j
j
j
S closed
u
S closed
⎧⎪= ⎨−⎪⎩
  j=a,b,c         (4) 
使用派克轉換將三相 EL 系統轉換為直-交
軸座標為基礎的 EL 系統  
1
2
d
d q d dc
diL Ri i u V
dt
ω E+ + + =         (5) 
1 0
2
q
d q q dc
di
L i Ri u V
dt
ω− + + =          (6) 
( ) 22 1 0
3 2 3
dc dc
d d q q
dc
dV VC u i u i
dt R
− + + =   (7) 
其中E代表系統三相電壓值，控制器的設
計目標就是要產生適當的控製輸入信號ud 
及 uq ，進而產生PWM訊號驅動VSC。將
d-q軸的EL模型改寫為矩陣表示式： 
1 2[ ( )]x u x x ε+ + +&D J J R =        (8)   
Δ 為一個正定對角矩陣、ϑ 代表切換訊號
的互聯矩陣、x 微系統狀態變數的向量，
與 ε 是外在輸入信號-交流電壓。VSC 的
d-q 軸 EL 模型(8)必滿足下列的能量平衡
方程式； 
0 0
Stored  energy Dissipated  energy Supplied  energy
( ) (0)
T TT Tx Rxdt x dtε− + =∫ ∫1442443 14243 14243H T H    (9) 
其中 Η =Τ +ς =(1/2)xTΔx為VSC模型的能
量函數，(9)說明外在輸入的能量
0
T Tx dtε∫
相等於VSC內部儲能 Η(Τ )-Η(0) 及 消耗
儲能
0
T Tx dtε∫ 的總和。 
4-2 非線性控制器設計 
    以被動性控制理論為基礎設計 VSC 同
時考慮交流與直流端電壓之控制，使
VSC 電路的直-交軸電流可快速調節輸電
線實功、虛功及直流端電壓，增加系統穩
定度。設計流程分為兩部分能量成型跟阻
尼注入。 
0.25 0.3 0.35 0.4 0.45
60
70
80
90
100
110
120
D
C
 v
ol
ta
ge
(a) times
VDC
VDCref
0.25 0.3 0.35 0.4 0.45
0.9
0.95
1
1.05
1.1
A
c 
vo
lta
ge
(p
u)
(b) times
Vt
 
圖 7. 交直流電壓控制 
0.25 0.3 0.35 0.4 0.45
200
250
300
350
R
ea
l P
ow
er
(a) times
Ps
0.25 0.3 0.35 0.4 0.45
50
100
150
R
ea
ct
iv
e 
P
ow
er
(b) times
Qs
Power Factor=0.8 
Power Factor=0.6
Power Factor=0.8 
Power Factor=0.6
 
圖 8. 功率控制 
案例Ｂ：改變負載功率因數由 0.8 改變至
0.6，如第 9 圖所示．為負載端的實功率P
與虛功率Q，實功率隨著負載變化瞬間下
降，但是虛功率Q仍保持在原值附近，代
表VSC發揮作用，吸收多餘的虛功率。如
第 10 圖所示為電源的直交軸電流、直流
端電壓及負載端電壓。隨著負載改變交軸
電流瞬間改變調節虛功，直軸電流則保持
在原值附近。直流端電壓及負載端電壓隨
著負載變化只有些許改變，保持良好的電
壓調節及虛功補償特性。 
 
六、FACTS 硬體雛型建構 
         本計畫最後將建構一個單相簡單的
ACTS 系統雛型平台，將採用 TI 公司定
點 DSP TMS320F2407 控制晶片做為中心
處理單元。可重置 FACTS 系統可由開關
切換而實現 SSSC、STATCOM 及 UPFC
架構，進而分別或同時實現並聯補償、串
聯補償、移相等幾種不同的作用，可大幅
度地改變輸電線路的潮流，增強系統阻
尼，抑制次同步振蕩以及提升整個電力系
統的靜態穩定性和暫態穩定性。 
       圖 10 為可重置 FACTS 之系統架構
圖，電源由市電引入經過串聯變壓器與一
非線性負載連接，硬體架構主體包涵串並
聯變頻器、串聯變壓器、取樣電路、DSP
處理器及 PWM 驅動版。 
0.25 0.3 0.35 0.4 0.45
-1
0
1
2
S
ou
rc
e 
C
ur
re
nt
(a) times
isd
isq
0.25 0.3 0.35 0.4 0.45
78
79
80
81
82
D
C
 v
ol
ta
ge
(b) times
VDC
0.25 0.3 0.35 0.4 0.45
0.98
0.99
1
1.01
1.02
A
c 
vo
lta
ge
(p
u)
(c) times
Vt
Power Factor=0.8 Power Factor=0.6 
 
圖 9. 電流追蹤控制 
6-1 核心控制器及周邊電路設計 
        圖 11 為可重置 FACTS 系統的信號
擷取與核心控制單元流程圖，回授信號分
為電壓及電流資訊，回授電壓經降壓處理
後經由 AD210 隔離放大器輸入至以
TL084 所組成的偏移電路，將信號限制在
0~3.3V 之間，然後送至 DSP 內處理；回
授電流首先經由霍爾元件 LA 55-P 感應電
流信號，然後經偏移電路將信號限制在
0~3.3V 之間，最後連同電壓信號輸入至
DSP 的 ADC 單元處理。 
       控 制 器 為 TI 公 司 定 點 DSP 
TMS320F2407 控制晶片，該晶片有完善
的外部介面資源以及 PWM 控制設計，在
控制系統中主要用來實現下述功能：電源
電壓、負載電壓、直流端電壓、電源電
流、負載電流、並聯變頻器輸出電流、與
串聯變壓器端電壓等系統類比信號的採
樣；控制演算法的實現，完成串並聯變頻
器輸出的計算；產生串並聯變頻器 3.3 V 
的 PWM 開關控制信號，最後經由
TLP250 將信號放大至 15V 以上，輸入至
串並聯端的 MOS 開關。 
6-2 程式架構 
根據可重置 FACTS 控制系統的基本
工作原理，它的軟體設計主要針對 TI 定
點 2407 晶片的軟體設計，其程式流程如
圖所示。其中 2407 晶片主要完成信號擷
取、控制演算法時現，PWM 控制信號產
生。主程式首先是宣告變數、清除旗標、
暫存器的初始化及設定取樣頻率，之後引
 5
 
圖 10. 可重置 FACTS 系統硬體架構 
 
TL084
TL084
 
圖 11. 回授信號流程圖 
     
   
 7
圖 12. 程式流程圖 
 
 
圖 13. 可重置 FACTS 系統雛型平台 
 
電源端電壓 
負載端電壓 
圖 14. 串聯端電壓實測 
 
負載端電流 
電源端電流 
圖 15. 並聯端電流實測 
14. Power Systems and Power Electronic Circuits  
15. Sensory Systems  
16. Visual Signal Processing and Communications  
17. VLSI Systems and Applications 
 
學生由桃園國際機場出發直達新加坡樟宜國際機場。本次會議會場設於之Grand 
Copthorne Waterfront Hotel，該飯店位於市中心之河畔，風光明媚，景色宜人。會議於正式始
後舉辦兩場Keynote Speeches，第一場由美國Notre Dame大學教授 Liu Rueymen教授主講 多
輸入多輸出系統無線通訊系統之干擾: 干擾抑制及最佳傳輸之通道設計 (MIMO Wireless 
Communication with Interferences: Channel-Design for Interference-free and Optimal Capacity)，
Liu Rueymen教授亦為中研院院士及IEEE終生院士，他首先提到未來無線通訊會碰到的干擾及
通道傳輸容量限制，並提出最佳的通道設計法則(optimal strategy)，可達到快速傳輸及干擾雜
訊最小化，已因應未來 4G通訊傳輸。第二場由日本Toshiba研發中心:行動通信實驗室主任 
Tetsuro Itakura博士主講類比電路之發展趨勢及低電壓電路設計(Trend of Analog Circuits and 
Low-Voltage Design)，隨著無線通訊的普遍，在未來的無線通訊電路設計，高頻傳輸、低功率
消耗及傳輸失真度是很重要的考量因素，Tetsuro Itakura博士提出以共模回授技術設計低電壓
電路，並以 0.9-V delta-sigma modulator 及 0.9-V biquad filter實例說明其技術之優缺點。 
    本人研究群所發表的論文”Nonlinear STATCOM Controller using Passivity-Based Sliding 
Mode Control， 大會安排為口頭報告，為12月7日下午之Nonlinear circuits and systems 場次報
告。本研究提出一種結合無源及滑模控制的方法應用於靜態同步補償器 (Static Synchronous 
COMpensator: STATCOM) 之設計。該非線性控制器可使電力系統達到更佳的虛功補償及直
流電壓調節響應，並改善系統的暫態穩定度。設計方法分為內外迴路，內迴路以無源控制 
(Passivity-Based Control, PBC)為基礎，首先建立STATCOM的尤拉-拉格朗日模型，該模型保
有實際系統的非線性動態響應，並以能量成型(Energy Shaping)及阻尼注入(Damping Injection)
技術設計內迴路控制器，達到快速的電流調節性能。外迴路以滑模控制器(Sliding Mode Control)
為基礎，透過負載端電壓及直流端電壓控制，產生內迴路適當之參考電流信號。模擬結果證
明該控制器快速達到負載及直流端電壓控制，並擁有優越的電流追蹤特性。 
二、與會心得 
IEEE 亞太電路與系統研討會匯集了世界各國研究電路與系統領域之產業人才、學界學者
及研究生，透過多天的分組討論及中場休息，針對當前電路及系統技術及發展深入探討。會
議期間巧遇北科大宋國明教授，他提及目前台灣較少投入研究電力控制 IC 及相關系統發展，
建議整合 IC 產業環境、系統廠商及電力公司，投入於研發相關電力控制器，趕上國際競爭的
腳步。 
Nonlinear STATCOM Controller using
Passivity-Based Sliding Mode Control
Hung-Chi Tsai
Department of Electrical Engineering
Chang Gung University, Taiwan
Email: d9221002@stmail.cgu.edu.tw
Chia-Chi Chu
Department of Electrical Engineering
National Tsing Hua University, Taiwan
Email: ccchu@ee.nthu.edu.tw
Abstract—The Passivity-Based Sliding Mode (PBSM) ap-
proach has been used on designing Static Synchronous COM-
pensator (STATCOM) controller aimed at reactive power
compensation and voltage regulation. The energy-dissipative
properties of the proposed model derived in the synchronous
d-q rotating frame are fully retained. The proposed controller
design is separated into the inner loop and the outer loop
controller. In the inner loop, passivity-based control is employed
by using energy shaping and damping injection techniques
to produce the proper switching function for Voltage Source
Converter (VSC)-based STATOCM. The load terminal voltage
and the DC-side voltage dynamics are regulated via the outer
loop controller cascaded to the inner loop controller. The
outer loop control is employed by two sliding mode controllers
to determine the appropriate current command. Simulation
results are presented to show efﬁcacy of the resulting PBSM
controller with regard to voltage regulation and reactive power
compensation.
Keywords—Static Synchronous Compensator (STATCOM),
Passivity-based Control, Sliding Mode Control.
I. INTRODUCTION
In modern power systems, power electronics-based con-
trollers are frequently called Flexible Alternative Current
Transmission System (FACTS) devices. Two main objec-
tives of FACTS devices are to increase the power trans-
fer capability of the transmission network and to provide
direct control of power ﬂow over designed transmission
lines [1]. Among all FACTS devices, Static Synchronous
COMpensator (STATCOM) plays much more important role
in reactive power compensation and voltage regulation be-
cause of its attractive steady state performance and operating
characteristics.
The most widely used in the conventional control scheme
are PI controllers [2]. The PI controller with decoupled
control strategy carried out in synchronous d-q frame was
reported in [3]. However, since the complete model of
STATCOM is highly nonlinear, the linear approach obviously
dose not lead to better dynamic decoupling. To overcome
this limitation, several nonlinear control schemes have been
proposed to design STATCOM controller. The feedback
linearization approach is presented in [4]. Furthermore, the
sliding mode control was also presented in [5]–[7] whose
properties is that the discontinuous feedback control switches
on one or more sliding manifolds in the state space. [8] gives
the complete survey of passivity-based control (PBC) for
power converter design. PBC controller aimed at achieving
V
sa
Rs Ls
RdC
Rh Lhiha
ihb
ihc
Vc
+
-
Vsb
Vsc
iLa
iLb
iLc
i
sa
i
sb
isc
Vta
Vtb
Vtc
RL LL
Changeable Load
VSC-based STATCOM
AC grid
Coupling
Transdormer
Fig. 1. Equivalent circuit of studied system
the current and voltage regulation, is obtained by controlling
the suitable energy of the closed-loop system, and add
the require damping. The use of PBC approach to design
nonlinear controllers in power converter deigns have been
proposed in [9], [10].
A Passivity-Based Sliding Mode (PBSM) approach is
proposed in this paper for designing nonlinear STATCOM
controller. The energy-dissipative properties of the proposed
model derived in the synchronous d-q rotating frame are
fully retained. Furthermore, this model also considers the
operation condition under a changeable load model. The pro-
posed controller design is separated into the inner loop and
the outer loop controller. In the inner loop, passivity-based
control is employed by using energy shaping and damping
injection techniques to generate the proper switching func-
tion for Voltage Source Converter (VSC)-based STATOCM.
The load terminal voltage and the DC-side voltage dynamics
are regulated via the outer loop controller cascaded to the
inner loop controller. The outer loop control is employed by
two sliding mode controllers to determine the appropriate
current command. Simulation results are presented to show
efﬁcacy of the resulting PBSM controller with regard to
voltage regulation and reactive power compensation.
II. STATCOM MATHEMATICAL MODEL
The studied system, shown in Fig. 1, comprises of a bal-
anced three-phase voltage source as a inﬁnite bus connected
into a changeable load and a VSC-based STATCOM. The
basic STATCOM model consists of a coupling transformer,
a three phase GTO VSC, and a DC-side capacitor. The AC
voltage difference across this transformer produces the reac-
1–4244–0387–1/06/$20.00 c© 2006 IEEE APCCAS 20061998
The Lyapunov stability and convergence can be proven that
(7) is passive and input-output stable. The above method
then proceeds to restrict z = z∗ and solve from (8), which
yields the switching function as
uhd =
2
V ∗dc
[Lh
diLd
dt
−Rh(i∗sd − iLd)
− ωLh(i∗sq − iLq) + Rm1(isd − i∗sd) + Vtd] (11)
uhq =
2
V ∗dc
[Lh
diLq
dt
+ ωLh(i∗sd − iLd)
− Rh(i∗sq − iLq) + Rm2(isq − i∗sq) + Vtq]. (12)
Finally, the DC voltage Vc can be controlled indirectly via
the regulation of source current is,dq. The discussion of
generating the reference current i∗s,dq will be presented lately.
B. Sliding mode outer loop controlller
To improve the dynamic response and eliminate the steady
state error, sliding mode control is employed for the outer
loop to determine the appropriate reference currents i∗s,dq.
There are two sliding mode controllers, one for the DC-
side voltage control and another for the regulation of load
terminal voltage.
1) DC voltage control: The goal of the DC voltage
control is to generate the appropriate d-axis reference current
i∗sd, which is responsible for feeding active power by VSC-
based STATCOM. Thus, the DC voltage control loop ensures
that the DC voltage Vc approaches on the desired value
V ∗c . To fast track the DC voltage command V ∗c , the sliding
manifold is deﬁned as
Sdc = k1ed + k2e˙d = 0 (13)
where ed = V ∗c −Vc is the error of the DC voltage. To assure
that the system can be maintained on the sliding manifold ,
the equivalent control must satisﬁes
Sdc ˙Sdc ≤ 0 (14)
at all times. Then, the state is possible to remain on the
sliding manifold at all times and maintain perfect tracking.
The control signal of the DC voltage control can be obtained
as
u1d = sign(Sdced), u2d = sign(Sdce˙d). (15)
Finally, the output of the DC voltage control is taken as an
amplitude of the d-axis reference current and denoted as
i∗sd = k3edu1d + k4e˙du2d (16)
2) AC voltage control: The goal of the AC voltage
control is to produce the appropriate q-axis reference current
i∗sq , which represents the reactive power absorbed by VSC-
based STATOCM. The reference current i∗sq is responsible
for the regulation of load terminal voltage to ensure that load
terminal voltage Vt toward to the desired value V ∗t , that is
a sliding manifold
Sac = c1eq + c2e˙q = 0 (17)
where eq = V ∗t − Vt is the error of load termianl voltage
whose time derivative is e˙q. In order to move the state
trajectory toward a sliding manifold, the equivalent control
must satisﬁes
Sac ˙Sac ≤ 0 (18)
at all times. Then, the state is possible to remain on the
sliding manifold at all times and maintain perfect tracking.
The control signal of the AC voltage control can be obtained
as
u1q = sign(Saceq), u2q = sign(Sace˙q). (19)
Finally, the output of the AC voltage control is taken as an
amplitude of the q-axis reference current and is denoted as
i∗sq = c3equ1q + c4e˙qu2q (20)
IV. SIMULATION RESULTS
In this section, we present simulation results for the
proposed PBMC controller described in previous section.
The conﬁguration is shown in Fig 1. The simulation imple-
mented in MATLAB version 7.1, exhibits the behavior of the
controller with to step change in desired dc-side voltage and
step change power factors in a changeable load. We use the
following parameters: AC source voltage Vt = 161KV, line
resistance Rs = 0.001Ω, line inductor Ls=5 mH, STATCOM
resistance Rh = 0.001Ω, STATCOM inductor Lh=5mH ,
load resistance RL = 50Ω, load inductor LL =14.95mH,
DC-side capacitor C = 2200μF, DC-side resistance Rdc =
50Ω and line frequency ω=377rad/s.
The control block diagram is shown in Fig. 2. In the
outer loop, the reference voltage V ∗c and V ∗t are compared
with actual value Vt and Vc through sliding mode outer
loop controller to generate the reference current i∗s,dq. Under
various operating conditions, the parameters of the sliding
mode controller are determined by a repeated study of the
system responses. The controller settings, which give the best
responses under the various conditions are listed below
• dc voltage control:
k1 = 12, k2 = 12, k3 = 0.1, k4 = 0.1
• ac voltage control:
c1 = 12, c2 = 12, c3 = 2, c4 = 2
In the inner loop, the passivity-based controller is fed by the
error vector of current i∗s,dq, load current, and DC voltage
command V ∗c . Thus, the switching function ud,q will be
produced to drive the VSC-based STATCOM. The required
injection damping is chosen to be Rm1 = 8, Rm2 = 2.5, and
Rm3 = 1. These valuse gives the best compromise between
the asymptoic stability and steady state error. Two cases are
studied.
1) Case A: The DC voltage command V ∗c is changed from 80
KV to 100 KV at 0.3 sec, the power factor of a changeable
load is ﬁxed to 0.8. The Fig 3 (a) shows that the DC voltage
Vc approaches asymptotically the desired constant value V ∗c
with a slight steady-state error. The behavior of load termianl
voltage Vt are also shown in Fig 3 (b). It can be shown that
Vt close to the desired command 1 p.u..
2000
