

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>fetch.v &mdash; Raisin64 0.2 documentation</title>
  

  
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="ff_sync.v" href="ff_sync.html" />
    <link rel="prev" title="ex_memory.v" href="ex_memory.html" /> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> Raisin64
          

          
          </a>

          
            
            
              <div class="version">
                0.2
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../cpu.html">Raisin64 CPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../software.html">Code Snippets and Software</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools.html">Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../nexysddr.html">Nexys 4 DDR Reference Implementation</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../modules.html">Reference Index</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../isa.html">Raisin64 Instruction Set</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../modules.html">Verilog Module Index</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="commit.html">commit.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="de_badDetect.html">de_badDetect.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="de_canonicalize.html">de_canonicalize.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="debug_control.html">debug_control.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="decode.html">decode.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_advint.html">ex_advint.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_advint_s1.html">ex_advint_s1.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_alu.html">ex_alu.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_alu_s1.html">ex_alu_s1.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_branch.html">ex_branch.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_memory.html">ex_memory.v</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">fetch.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ff_sync.html">ff_sync.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="jtag_reg.html">schedule.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="jtag_state_machine.html">jtag_state_machine.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="jtaglet.html">jtaglet.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="memory_map.html">memory_map.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="pipeline.html">pipeline.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="raisin64.html">raisin64.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ram.html">ram.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="regfile.html">regfile.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="schedule.html">schedule.v</a></li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Raisin64</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
          <li><a href="../../modules.html">Reference Index</a> &raquo;</li>
        
          <li><a href="../modules.html">Verilog Module Index</a> &raquo;</li>
        
      <li>fetch.v</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/cpu/modules/fetch.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="fetch-v">
<h1>fetch.v<a class="headerlink" href="#fetch-v" title="Permalink to this headline">Â¶</a></h1>
<object data="../../_images/symbol-c025ccab5a9a195d2cf4675706cd1f5c0cb4e835.svg" type="image/svg+xml">
            <p class="warning">//Raisin64 - Fetch Module
module fetch(
    //# {{clocks|Clocking}}
    input clk,
    input rst_n,

    //# {{data|Memory Bus}}
    output[63:0] imem_addr,
    input[63:0] imem_data,

    //# {{control|Memory Bus Control}}
    input imem_data_valid,
    output imem_addr_valid,

    //# {{data|Pipeline Data}}
    output reg[63:0] inst_data,
    output[63:0] next_jump_pc,
    input[63:0] jump_pc,

    //# {{control|Pipeline Status}}
    input do_jump,
    input stall
    );

    reg[63:0] pc, next_pc, prev_pc;

    always &#64;(posedge clk or negedge rst_n)
    begin
        if(~rst_n) begin
            //pc &lt;= 64'h0;
            prev_pc &lt;= 64'h0;
        end else begin
            //pc &lt;= next_pc;
            prev_pc &lt;= pc;
        end
    end

    assign imem_addr = pc;

    //Becuase the PC is &quot;ahead&quot; by a cycle and the data leaving the fetch
    //module is &quot;behind&quot;, our prev_pc will actually point at the next PC
    //for any associated jumps.
    assign next_jump_pc = prev_pc;

    reg[63:0] next_seq_pc;
    always &#64;(*) begin
        casex(imem_data[63:62])
        2'b0x: next_seq_pc = prev_pc + 2;
        2'b10: next_seq_pc = prev_pc + 4;
        2'b11: next_seq_pc = prev_pc + 8;
        endcase
    end

    always &#64;(*) begin
        pc = prev_pc;
        if(do_jump) pc = jump_pc;
        else if(stall) pc = prev_pc;
        else if(imem_data_valid) begin
            pc = next_seq_pc;
        end
    end

    reg[63:0] next_data;
    always &#64;(*) begin
        next_data = inst_data;
        if(imem_data_valid) next_data = imem_data;
    end

    reg[63:0] prev_data;
    reg just_stalled;
    always &#64;(posedge clk or negedge rst_n)
    begin
        if(~rst_n) begin
            just_stalled &lt;= 0;
            inst_data &lt;= 64'h0;
        end else begin
            just_stalled &lt;= stall;
            if(~imem_data_valid | do_jump) inst_data &lt;= 64'h0;
            else if(~stall) inst_data &lt;= imem_data;
        end
    end

    //assign inst_data = ~imem_data_valid ? 64'h0 :  stall|just_stalled ? prev_data : imem_data;
    assign imem_addr_valid = 1;

endmodule</p></object>
<div class="highlight-verilog notranslate"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">//Raisin64 - Fetch Module</span>
<span class="k">module</span> <span class="n">fetch</span><span class="p">(</span>
    <span class="c1">//# {{clocks|Clocking}}</span>
    <span class="k">input</span> <span class="n">clk</span><span class="p">,</span>
    <span class="k">input</span> <span class="n">rst_n</span><span class="p">,</span>

    <span class="c1">//# {{data|Memory Bus}}</span>
    <span class="k">output</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">imem_addr</span><span class="p">,</span>
    <span class="k">input</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">imem_data</span><span class="p">,</span>

    <span class="c1">//# {{control|Memory Bus Control}}</span>
    <span class="k">input</span> <span class="n">imem_data_valid</span><span class="p">,</span>
    <span class="k">output</span> <span class="n">imem_addr_valid</span><span class="p">,</span>

    <span class="c1">//# {{data|Pipeline Data}}</span>
    <span class="k">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">inst_data</span><span class="p">,</span>
    <span class="k">output</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">next_jump_pc</span><span class="p">,</span>
    <span class="k">input</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">jump_pc</span><span class="p">,</span>

    <span class="c1">//# {{control|Pipeline Status}}</span>
    <span class="k">input</span> <span class="n">do_jump</span><span class="p">,</span>
    <span class="k">input</span> <span class="n">stall</span>
    <span class="p">);</span>

    <span class="kt">reg</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">pc</span><span class="p">,</span> <span class="n">next_pc</span><span class="p">,</span> <span class="n">prev_pc</span><span class="p">;</span>

    <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span>
    <span class="k">begin</span>
        <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">rst_n</span><span class="p">)</span> <span class="k">begin</span>
            <span class="c1">//pc &lt;= 64&#39;h0;</span>
            <span class="n">prev_pc</span> <span class="o">&lt;=</span> <span class="mh">64&#39;h0</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
            <span class="c1">//pc &lt;= next_pc;</span>
            <span class="n">prev_pc</span> <span class="o">&lt;=</span> <span class="n">pc</span><span class="p">;</span>
        <span class="k">end</span>
    <span class="k">end</span>

    <span class="k">assign</span> <span class="n">imem_addr</span> <span class="o">=</span> <span class="n">pc</span><span class="p">;</span>

    <span class="c1">//Becuase the PC is &quot;ahead&quot; by a cycle and the data leaving the fetch</span>
    <span class="c1">//module is &quot;behind&quot;, our prev_pc will actually point at the next PC</span>
    <span class="c1">//for any associated jumps.</span>
    <span class="k">assign</span> <span class="n">next_jump_pc</span> <span class="o">=</span> <span class="n">prev_pc</span><span class="p">;</span>

    <span class="kt">reg</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">next_seq_pc</span><span class="p">;</span>
    <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span> <span class="k">begin</span>
        <span class="k">casex</span><span class="p">(</span><span class="n">imem_data</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">62</span><span class="p">])</span>
        <span class="mh">2</span><span class="mb">&#39;b0</span><span class="nl">x:</span> <span class="n">next_seq_pc</span> <span class="o">=</span> <span class="n">prev_pc</span> <span class="o">+</span> <span class="mh">2</span><span class="p">;</span>
        <span class="mh">2</span><span class="mb">&#39;b10</span><span class="o">:</span> <span class="n">next_seq_pc</span> <span class="o">=</span> <span class="n">prev_pc</span> <span class="o">+</span> <span class="mh">4</span><span class="p">;</span>
        <span class="mh">2</span><span class="mb">&#39;b11</span><span class="o">:</span> <span class="n">next_seq_pc</span> <span class="o">=</span> <span class="n">prev_pc</span> <span class="o">+</span> <span class="mh">8</span><span class="p">;</span>
        <span class="k">endcase</span>
    <span class="k">end</span>

    <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">pc</span> <span class="o">=</span> <span class="n">prev_pc</span><span class="p">;</span>
        <span class="k">if</span><span class="p">(</span><span class="n">do_jump</span><span class="p">)</span> <span class="n">pc</span> <span class="o">=</span> <span class="n">jump_pc</span><span class="p">;</span>
        <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">stall</span><span class="p">)</span> <span class="n">pc</span> <span class="o">=</span> <span class="n">prev_pc</span><span class="p">;</span>
        <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">imem_data_valid</span><span class="p">)</span> <span class="k">begin</span>
            <span class="n">pc</span> <span class="o">=</span> <span class="n">next_seq_pc</span><span class="p">;</span>
        <span class="k">end</span>
    <span class="k">end</span>

    <span class="kt">reg</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">next_data</span><span class="p">;</span>
    <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span> <span class="k">begin</span>
        <span class="n">next_data</span> <span class="o">=</span> <span class="n">inst_data</span><span class="p">;</span>
        <span class="k">if</span><span class="p">(</span><span class="n">imem_data_valid</span><span class="p">)</span> <span class="n">next_data</span> <span class="o">=</span> <span class="n">imem_data</span><span class="p">;</span>
    <span class="k">end</span>

    <span class="kt">reg</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">prev_data</span><span class="p">;</span>
    <span class="kt">reg</span> <span class="n">just_stalled</span><span class="p">;</span>
    <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span>
    <span class="k">begin</span>
        <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">rst_n</span><span class="p">)</span> <span class="k">begin</span>
            <span class="n">just_stalled</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
            <span class="n">inst_data</span> <span class="o">&lt;=</span> <span class="mh">64&#39;h0</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
            <span class="n">just_stalled</span> <span class="o">&lt;=</span> <span class="n">stall</span><span class="p">;</span>
            <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">imem_data_valid</span> <span class="o">|</span> <span class="n">do_jump</span><span class="p">)</span> <span class="n">inst_data</span> <span class="o">&lt;=</span> <span class="mh">64&#39;h0</span><span class="p">;</span>
            <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">stall</span><span class="p">)</span> <span class="n">inst_data</span> <span class="o">&lt;=</span> <span class="n">imem_data</span><span class="p">;</span>
        <span class="k">end</span>
    <span class="k">end</span>

    <span class="c1">//assign inst_data = ~imem_data_valid ? 64&#39;h0 :  stall|just_stalled ? prev_data : imem_data;</span>
    <span class="k">assign</span> <span class="n">imem_addr_valid</span> <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>

<span class="k">endmodule</span>
</pre></div>
</td></tr></table></div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="ff_sync.html" class="btn btn-neutral float-right" title="ff_sync.v" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="ex_memory.html" class="btn btn-neutral" title="ex_memory.v" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, Christopher Parish

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
    

  

  <script type="text/javascript" src="../../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>