read_verilog ../top.v
proc
techmap -map +/techmap.v
synth

