                   SYNTHESIS REPORT
====================Information====================
commit date: Wed_Oct_27_15:56:36_2021_+0800
top_name: ysyx_210295
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
246388.9  246388.9  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
23535  23535  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210295
Date   : Wed Oct 27 16:03:31 2021
****************************************
    
Number of ports:                        13218
Number of nets:                         34338
Number of cells:                        23846
Number of combinational cells:          19613
Number of sequential cells:              3922
Number of macros/black boxes:               0
Number of buf/inv:                       4342
Number of references:                       7
Combinational area:             146171.690716
Buf/Inv area:                    19513.047935
Noncombinational area:          100217.188995
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                246388.879711
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black-
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------
ysyx_210295                       246388.8797    100.0     804.1904       0.0000  0.0000  ysyx_210295
ecnurvcore                        206711.9001     83.9       6.7240       0.0000  0.0000  ysyx_210295_core_0
ecnurvcore/U_reg_csr               33949.4766     13.8    7495.9152       0.0000  0.0000  ysyx_210295_reg_csr_0
ecnurvcore/U_reg_csr/dff_mcause     2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_25
ecnurvcore/U_reg_csr/dff_mcycle     2065.6129      0.8     430.3360    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_19
ecnurvcore/U_reg_csr/dff_mepc       2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_28
ecnurvcore/U_reg_csr/dff_mhartid    2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_33
ecnurvcore/U_reg_csr/dff_mie        2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_27
ecnurvcore/U_reg_csr/dff_mip        2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_21
ecnurvcore/U_reg_csr/dff_misa       2439.4673      1.0     804.1904    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_31
ecnurvcore/U_reg_csr/dff_mscratch   2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_32
ecnurvcore/U_reg_csr/dff_mstatus    2438.1225      1.0     802.8456    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_30
ecnurvcore/U_reg_csr/dff_mtval      2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_23
ecnurvcore/U_reg_csr/dff_mtvec      2439.4673      1.0     804.1904    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_18
ecnurvcore/U_reg_csr/diff_ex_we_ok_r
                                      32.2752      0.0       6.7240      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_10
ecnurvcore/core_clint               6246.5961      2.5    2669.4280    3577.1681  0.0000  ysyx_210295_clint_0
ecnurvcore/core_ctrl                6819.4808      2.8    6819.4808       0.0000  0.0000  ysyx_210295_ctrl_0
ecnurvcore/core_ex                 30759.6104     12.5      26.8960       0.0000  0.0000  ysyx_210295_ex_stage_0
ecnurvcore/core_ex/U_ex_csr         1916.3400      0.8    1916.3400       0.0000  0.0000  ysyx_210295_ex_csr_0
ecnurvcore/core_ex/core_pipeline_ex_mem
                                    3780.2329      1.5    1101.3912       0.0000  0.0000  ysyx_210295_ex_mem_0
ecnurvcore/core_ex/core_pipeline_ex_mem/dff_addr_reg_wr
                                     200.3752      0.1      72.6192     127.7560  0.0000  ysyx_210295_gnrl_dff_DW5_3
ecnurvcore/core_ex/core_pipeline_ex_mem/dff_data_alu
                                    2435.4329      1.0     800.1560    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_17
ecnurvcore/core_ex/core_pipeline_ex_mem/dff_reg_wr_en
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_5
ecnurvcore/core_ex/ex_alu          25036.1415     10.2   25036.1415       0.0000  0.0000  ysyx_210295_ex_0
ecnurvcore/core_id                 20923.7435      8.5      16.1376       0.0000  0.0000  ysyx_210295_id_stage_0
ecnurvcore/core_id/id_decoder       7583.3272      3.1    7583.3272       0.0000  0.0000  ysyx_210295_decoder_0
ecnurvcore/core_id/pipeline_id_ex  13324.2787      5.4       8.0688       0.0000  0.0000  ysyx_210295_id_ex_0
ecnurvcore/core_id/pipeline_id_ex/dff_add_sub
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_6
ecnurvcore/core_id/pipeline_id_ex/dff_addr_rd
                                     199.0304      0.1      71.2744     127.7560  0.0000  ysyx_210295_gnrl_dff_DW5_2
ecnurvcore/core_id/pipeline_id_ex/dff_alu_num1
                                    2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_24
ecnurvcore/core_id/pipeline_id_ex/dff_alu_num2
                                    2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_22
ecnurvcore/core_id/pipeline_id_ex/dff_alu_opcode
                                     125.0664      0.1      48.4128      76.6536  0.0000  ysyx_210295_gnrl_dff_DW3_4
ecnurvcore/core_id/pipeline_id_ex/dff_csr_data
                                    2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_20
ecnurvcore/core_id/pipeline_id_ex/dff_csr_instr
                                     125.0664      0.1      48.4128      76.6536  0.0000  ysyx_210295_gnrl_dff_DW3_6
ecnurvcore/core_id/pipeline_id_ex/dff_data_rs1
                                    2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_29
ecnurvcore/core_id/pipeline_id_ex/dff_data_rs2
                                    2434.0881      1.0     798.8112    1635.2769  0.0000  ysyx_210295_gnrl_dff_DW64_26
ecnurvcore/core_id/pipeline_id_ex/dff_load_code
                                     129.1008      0.1      52.4472      76.6536  0.0000  ysyx_210295_gnrl_dff_DW3_7
ecnurvcore/core_id/pipeline_id_ex/dff_opcode
                                     274.3392      0.1      95.4808     178.8584  0.0000  ysyx_210295_gnrl_dff_DW7_0
ecnurvcore/core_id/pipeline_id_ex/dff_shift_l_a
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_15
ecnurvcore/core_id/pipeline_id_ex/dff_store_code
                                     121.0320      0.0      44.3784      76.6536  0.0000  ysyx_210295_gnrl_dff_DW3_5
ecnurvcore/core_id/pipeline_id_ex/dff_word_intercept
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_12
ecnurvcore/core_id/pipeline_id_ex/dff_wr_en
                                      43.0336      0.0      17.4824      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_14
ecnurvcore/core_if                   357.7168      0.1     357.7168       0.0000  0.0000  ysyx_210295_if_stage_0
ecnurvcore/core_pc                  4630.1464      1.9    2963.9392    1666.2073  0.0000  ysyx_210295_pc_0
ecnurvcore/diff_except_async_r1       38.9992      0.0      13.4480      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_13
ecnurvcore/genral_regs            102979.4063     41.8   52285.8238   50693.5825  0.0000  ysyx_210295_regs_0
if_interface                        4620.7329      1.9    2040.0616    2580.6713  0.0000  ysyx_210295_if_axi_interface_0
mem_interface                      11511.4881      4.7    7978.6984    3500.5145  0.0000  ysyx_210295_mem_axi_interface_0
mem_interface/diff_wr_en_ok           32.2752      0.0       6.7240      25.5512  0.0000  ysyx_210295_gnrl_dff_DW1_11
u_interconnect                     10080.6209      4.1    6631.2088    3449.4121  0.0000  ysyx_210295_axi_interconnect_0
u_timer                            12659.9474      5.1    6655.4152    6004.5322  0.0000  ysyx_210295_timer_0
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------
Total                                                   146171.6907  100217.1890  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210295
Date   : Wed Oct 27 16:03:28 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: if_interface/r_state_if_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ecnurvcore/core_pc/addr_instr_reg_8_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  if_interface/r_state_if_reg_0_/CK (LVT_DQHDV2)        0.0000    0.0000 #   0.0000 r
  if_interface/r_state_if_reg_0_/Q (LVT_DQHDV2)         0.1055    0.2559     0.2559 f
  if_interface/r_state_if[0] (net)              4                 0.0000     0.2559 f
  if_interface/U3/I (LVT_INHDV2)                        0.1055    0.0000     0.2559 f
  if_interface/U3/ZN (LVT_INHDV2)                       0.1375    0.1032     0.3591 r
  if_interface/n138 (net)                       3                 0.0000     0.3591 r
  if_interface/U30/A2 (LVT_NAND3HDV8)                   0.1375    0.0000     0.3591 r
  if_interface/U30/ZN (LVT_NAND3HDV8)                   0.2902    0.2057     0.5648 f
  if_interface/n164 (net)                      23                 0.0000     0.5648 f
  if_interface/U36/I (LVT_INHDV12)                      0.2902    0.0000     0.5648 f
  if_interface/U36/ZN (LVT_INHDV12)                     0.1346    0.1137     0.6785 r
  if_interface/n176 (net)                      24                 0.0000     0.6785 r
  if_interface/U205/A2 (LVT_NAND2HDV1)                  0.1346    0.0000     0.6785 r
  if_interface/U205/ZN (LVT_NAND2HDV1)                  0.0821    0.0627     0.7412 f
  if_interface/n159 (net)                       1                 0.0000     0.7412 f
  if_interface/U206/B (LVT_OAI21HDV1)                   0.0821    0.0000     0.7412 f
  if_interface/U206/ZN (LVT_OAI21HDV1)                  0.1304    0.0505     0.7917 r
  if_interface/instr[5] (net)                   1                 0.0000     0.7917 r
  if_interface/instr[5] (ysyx_210295_if_axi_interface_0)          0.0000     0.7917 r
  instr[5] (net)                                                  0.0000     0.7917 r
  ecnurvcore/instr_i[5] (ysyx_210295_core_0)                      0.0000     0.7917 r
  ecnurvcore/instr_i[5] (net)                                     0.0000     0.7917 r
  ecnurvcore/core_if/instr_rd_i[5] (ysyx_210295_if_stage_0)       0.0000     0.7917 r
  ecnurvcore/core_if/instr_rd_i[5] (net)                          0.0000     0.7917 r
  ecnurvcore/core_if/U36/A1 (LVT_INOR2HDV2)             0.1304    0.0000     0.7917 r
  ecnurvcore/core_if/U36/ZN (LVT_INOR2HDV2)             0.1361    0.1383     0.9299 r
  ecnurvcore/core_if/instr_rd_o[5] (net)        1                 0.0000     0.9299 r
  ecnurvcore/core_if/instr_rd_o[5] (ysyx_210295_if_stage_0)       0.0000     0.9299 r
  ecnurvcore/instr_id_i[5] (net)                                  0.0000     0.9299 r
  ecnurvcore/core_id/instr_i[5] (ysyx_210295_id_stage_0)          0.0000     0.9299 r
  ecnurvcore/core_id/instr_i[5] (net)                             0.0000     0.9299 r
  ecnurvcore/core_id/id_decoder/instr[5] (ysyx_210295_decoder_0)
                                                                  0.0000     0.9299 r
  ecnurvcore/core_id/id_decoder/instr[5] (net)                    0.0000     0.9299 r
  ecnurvcore/core_id/id_decoder/U198/I (LVT_BUFHDV6)    0.1361    0.0000     0.9299 r
  ecnurvcore/core_id/id_decoder/U198/Z (LVT_BUFHDV6)    0.1010    0.1262     1.0561 r
  ecnurvcore/core_id/id_decoder/operation_code[5] (net)
                                               11                 0.0000     1.0561 r
  ecnurvcore/core_id/id_decoder/U200/A2 (LVT_NAND2HDV1)
                                                        0.1010    0.0000     1.0561 r
  ecnurvcore/core_id/id_decoder/U200/ZN (LVT_NAND2HDV1)
                                                        0.0644    0.0565     1.1126 f
  ecnurvcore/core_id/id_decoder/n9 (net)        1                 0.0000     1.1126 f
  ecnurvcore/core_id/id_decoder/U201/A1 (LVT_NOR2HDV1)
                                                        0.0644    0.0000     1.1126 f
  ecnurvcore/core_id/id_decoder/U201/ZN (LVT_NOR2HDV1)
                                                        0.2188    0.1359     1.2485 r
  ecnurvcore/core_id/id_decoder/n112 (net)      3                 0.0000     1.2485 r
  ecnurvcore/core_id/id_decoder/U226/I (LVT_INHDV1)     0.2188    0.0000     1.2485 r
  ecnurvcore/core_id/id_decoder/U226/ZN (LVT_INHDV1)    0.0625    0.0458     1.2943 f
  ecnurvcore/core_id/id_decoder/n20 (net)       1                 0.0000     1.2943 f
  ecnurvcore/core_id/id_decoder/U227/A1 (LVT_NOR2HDV1)
                                                        0.0625    0.0000     1.2943 f
  ecnurvcore/core_id/id_decoder/U227/ZN (LVT_NOR2HDV1)
                                                        0.1094    0.0749     1.3692 r
  ecnurvcore/core_id/id_decoder/n21 (net)       1                 0.0000     1.3692 r
  ecnurvcore/core_id/id_decoder/U228/A3 (LVT_NAND3HDV1)
                                                        0.1094    0.0000     1.3692 r
  ecnurvcore/core_id/id_decoder/U228/ZN (LVT_NAND3HDV1)
                                                        0.1487    0.1150     1.4842 f
  ecnurvcore/core_id/id_decoder/n45 (net)       2                 0.0000     1.4842 f
  ecnurvcore/core_id/id_decoder/U133/I (LVT_INHDV2)     0.1487    0.0000     1.4842 f
  ecnurvcore/core_id/id_decoder/U133/ZN (LVT_INHDV2)    0.0866    0.0728     1.5570 r
  ecnurvcore/core_id/id_decoder/n22 (net)       1                 0.0000     1.5570 r
  ecnurvcore/core_id/id_decoder/U132/A2 (LVT_NOR2HDV4)
                                                        0.0866    0.0000     1.5570 r
  ecnurvcore/core_id/id_decoder/U132/ZN (LVT_NOR2HDV4)
                                                        0.0756    0.0684     1.6254 f
  ecnurvcore/core_id/id_decoder/n329 (net)      8                 0.0000     1.6254 f
  ecnurvcore/core_id/id_decoder/U60/A2 (LVT_NAND3HDV4)
                                                        0.0756    0.0000     1.6254 f
  ecnurvcore/core_id/id_decoder/U60/ZN (LVT_NAND3HDV4)
                                                        0.1621    0.1003     1.7257 r
  ecnurvcore/core_id/id_decoder/n25 (net)       5                 0.0000     1.7257 r
  ecnurvcore/core_id/id_decoder/U233/A1 (LVT_NAND2HDV3)
                                                        0.1621    0.0000     1.7257 r
  ecnurvcore/core_id/id_decoder/U233/ZN (LVT_NAND2HDV3)
                                                        0.1296    0.0986     1.8243 f
  ecnurvcore/core_id/id_decoder/n70 (net)       3                 0.0000     1.8243 f
  ecnurvcore/core_id/id_decoder/U39/I (LVT_INHDV4)      0.1296    0.0000     1.8243 f
  ecnurvcore/core_id/id_decoder/U39/ZN (LVT_INHDV4)     0.1088    0.0874     1.9117 r
  ecnurvcore/core_id/id_decoder/reg_rs2_addr[2] (net)
                                                7                 0.0000     1.9117 r
  ecnurvcore/core_id/id_decoder/reg_rs2_addr[2] (ysyx_210295_decoder_0)
                                                                  0.0000     1.9117 r
  ecnurvcore/core_id/addr_rs2_o[2] (net)                          0.0000     1.9117 r
  ecnurvcore/core_id/addr_rs2_o[2] (ysyx_210295_id_stage_0)       0.0000     1.9117 r
  ecnurvcore/addr_rd2_reg_i[2] (net)                              0.0000     1.9117 r
  ecnurvcore/genral_regs/addr_rd2[2] (ysyx_210295_regs_0)         0.0000     1.9117 r
  ecnurvcore/genral_regs/addr_rd2[2] (net)                        0.0000     1.9117 r
  ecnurvcore/genral_regs/U635/I (LVT_INHDV4)            0.1088    0.0000     1.9117 r
  ecnurvcore/genral_regs/U635/ZN (LVT_INHDV4)           0.0531    0.0474     1.9592 f
  ecnurvcore/genral_regs/n375 (net)             5                 0.0000     1.9592 f
  ecnurvcore/genral_regs/U636/A2 (LVT_NAND2HDV1)        0.0531    0.0000     1.9592 f
  ecnurvcore/genral_regs/U636/ZN (LVT_NAND2HDV1)        0.1756    0.1128     2.0719 r
  ecnurvcore/genral_regs/n399 (net)             4                 0.0000     2.0719 r
  ecnurvcore/genral_regs/U700/A1 (LVT_NOR2HDV1)         0.1756    0.0000     2.0719 r
  ecnurvcore/genral_regs/U700/ZN (LVT_NOR2HDV1)         0.0923    0.0551     2.1270 f
  ecnurvcore/genral_regs/n452 (net)             1                 0.0000     2.1270 f
  ecnurvcore/genral_regs/U54/I (LVT_INHDV2)             0.0923    0.0000     2.1270 f
  ecnurvcore/genral_regs/U54/ZN (LVT_INHDV2)            0.1326    0.0977     2.2247 r
  ecnurvcore/genral_regs/n105 (net)             4                 0.0000     2.2247 r
  ecnurvcore/genral_regs/U23/I (LVT_INHDV2)             0.1326    0.0000     2.2247 r
  ecnurvcore/genral_regs/U23/ZN (LVT_INHDV2)            0.1573    0.1266     2.3513 f
  ecnurvcore/genral_regs/n106 (net)            13                 0.0000     2.3513 f
  ecnurvcore/genral_regs/U753/A1 (LVT_AOI22HDV1)        0.1573    0.0000     2.3513 f
  ecnurvcore/genral_regs/U753/ZN (LVT_AOI22HDV1)        0.1641    0.1393     2.4906 r
  ecnurvcore/genral_regs/n455 (net)             1                 0.0000     2.4906 r
  ecnurvcore/genral_regs/U756/A2 (LVT_NAND4HDV1)        0.1641    0.0000     2.4906 r
  ecnurvcore/genral_regs/U756/ZN (LVT_NAND4HDV1)        0.1410    0.1173     2.6079 f
  ecnurvcore/genral_regs/n457 (net)             1                 0.0000     2.6079 f
  ecnurvcore/genral_regs/U757/B1 (LVT_AOI22HDV1)        0.1410    0.0000     2.6079 f
  ecnurvcore/genral_regs/U757/ZN (LVT_AOI22HDV1)        0.1792    0.1131     2.7210 r
  ecnurvcore/genral_regs/n458 (net)             1                 0.0000     2.7210 r
  ecnurvcore/genral_regs/U758/C (LVT_OAI211HDV1)        0.1792    0.0000     2.7210 r
  ecnurvcore/genral_regs/U758/ZN (LVT_OAI211HDV1)       0.1278    0.1097     2.8307 f
  ecnurvcore/genral_regs/n460 (net)             1                 0.0000     2.8307 f
  ecnurvcore/genral_regs/U759/C (LVT_AOI211HDV1)        0.1278    0.0000     2.8307 f
  ecnurvcore/genral_regs/U759/ZN (LVT_AOI211HDV1)       0.2338    0.1487     2.9795 r
  ecnurvcore/genral_regs/n462 (net)             1                 0.0000     2.9795 r
  ecnurvcore/genral_regs/U760/B3 (LVT_INAND4HDV1)       0.2338    0.0000     2.9795 r
  ecnurvcore/genral_regs/U760/ZN (LVT_INAND4HDV1)       0.1533    0.1359     3.1154 f
  ecnurvcore/genral_regs/data_rd2[11] (net)     1                 0.0000     3.1154 f
  ecnurvcore/genral_regs/data_rd2[11] (ysyx_210295_regs_0)        0.0000     3.1154 f
  ecnurvcore/data_rs2_id_i[11] (net)                              0.0000     3.1154 f
  ecnurvcore/core_id/data_rs2_i[11] (ysyx_210295_id_stage_0)      0.0000     3.1154 f
  ecnurvcore/core_id/data_rs2_i[11] (net)                         0.0000     3.1154 f
  ecnurvcore/core_id/id_decoder/data_rs2_reg[11] (ysyx_210295_decoder_0)
                                                                  0.0000     3.1154 f
  ecnurvcore/core_id/id_decoder/data_rs2_reg[11] (net)            0.0000     3.1154 f
  ecnurvcore/core_id/id_decoder/U238/I1 (LVT_MUX2HDV4)
                                                        0.1533    0.0000     3.1154 f
  ecnurvcore/core_id/id_decoder/U238/Z (LVT_MUX2HDV4)   0.0749    0.1987     3.3141 f
  ecnurvcore/core_id/id_decoder/data_rs2[11] (net)
                                                4                 0.0000     3.3141 f
  ecnurvcore/core_id/id_decoder/data_rs2[11] (ysyx_210295_decoder_0)
                                                                  0.0000     3.3141 f
  ecnurvcore/core_id/jmpb_rs2_o[11] (net)                         0.0000     3.3141 f
  ecnurvcore/core_id/jmpb_rs2_o[11] (ysyx_210295_id_stage_0)      0.0000     3.3141 f
  ecnurvcore/data_rs2_ctrl_i[11] (net)                            0.0000     3.3141 f
  ecnurvcore/core_ctrl/data_rs2_i[11] (ysyx_210295_ctrl_0)        0.0000     3.3141 f
  ecnurvcore/core_ctrl/data_rs2_i[11] (net)                       0.0000     3.3141 f
  ecnurvcore/core_ctrl/U118/I (LVT_INHDV3)              0.0749    0.0000     3.3141 f
  ecnurvcore/core_ctrl/U118/ZN (LVT_INHDV3)             0.0680    0.0572     3.3713 r
  ecnurvcore/core_ctrl/n216 (net)               2                 0.0000     3.3713 r
  ecnurvcore/core_ctrl/U119/A1 (LVT_NAND2HDV4)          0.0680    0.0000     3.3713 r
  ecnurvcore/core_ctrl/U119/ZN (LVT_NAND2HDV4)          0.0560    0.0486     3.4198 f
  ecnurvcore/core_ctrl/n213 (net)               3                 0.0000     3.4198 f
  ecnurvcore/core_ctrl/U72/A2 (LVT_AND2HDV2)            0.0560    0.0000     3.4198 f
  ecnurvcore/core_ctrl/U72/Z (LVT_AND2HDV2)             0.0448    0.1138     3.5337 f
  ecnurvcore/core_ctrl/n210 (net)               1                 0.0000     3.5337 f
  ecnurvcore/core_ctrl/U146/A2 (LVT_NAND2HDV2)          0.0448    0.0000     3.5337 f
  ecnurvcore/core_ctrl/U146/ZN (LVT_NAND2HDV2)          0.0534    0.0454     3.5791 r
  ecnurvcore/core_ctrl/n215 (net)               1                 0.0000     3.5791 r
  ecnurvcore/core_ctrl/U149/B (LVT_OAI211HDV2)          0.0534    0.0000     3.5791 r
  ecnurvcore/core_ctrl/U149/ZN (LVT_OAI211HDV2)         0.1042    0.0769     3.6559 f
  ecnurvcore/core_ctrl/n227 (net)               1                 0.0000     3.6559 f
  ecnurvcore/core_ctrl/U156/A1 (LVT_AOI21HDV2)          0.1042    0.0000     3.6559 f
  ecnurvcore/core_ctrl/U156/ZN (LVT_AOI21HDV2)          0.1197    0.0939     3.7499 r
  ecnurvcore/core_ctrl/n228 (net)               1                 0.0000     3.7499 r
  ecnurvcore/core_ctrl/U157/C (LVT_OAI211HDV2)          0.1197    0.0000     3.7499 r
  ecnurvcore/core_ctrl/U157/ZN (LVT_OAI211HDV2)         0.1200    0.0951     3.8450 f
  ecnurvcore/core_ctrl/n239 (net)               1                 0.0000     3.8450 f
  ecnurvcore/core_ctrl/U162/B1 (LVT_INAND3HDV2)         0.1200    0.0000     3.8450 f
  ecnurvcore/core_ctrl/U162/ZN (LVT_INAND3HDV2)         0.0841    0.0692     3.9142 r
  ecnurvcore/core_ctrl/n257 (net)               1                 0.0000     3.9142 r
  ecnurvcore/core_ctrl/U176/A1 (LVT_NAND2HDV2)          0.0841    0.0000     3.9142 r
  ecnurvcore/core_ctrl/U176/ZN (LVT_NAND2HDV2)          0.0555    0.0506     3.9648 f
  ecnurvcore/core_ctrl/n269 (net)               1                 0.0000     3.9648 f
  ecnurvcore/core_ctrl/U192/A1 (LVT_NAND2HDV2)          0.0555    0.0000     3.9648 f
  ecnurvcore/core_ctrl/U192/ZN (LVT_NAND2HDV2)          0.0532    0.0425     4.0072 r
  ecnurvcore/core_ctrl/n293 (net)               1                 0.0000     4.0072 r
  ecnurvcore/core_ctrl/U209/A1 (LVT_NAND2HDV2)          0.0532    0.0000     4.0072 r
  ecnurvcore/core_ctrl/U209/ZN (LVT_NAND2HDV2)          0.0498    0.0448     4.0520 f
  ecnurvcore/core_ctrl/n299 (net)               1                 0.0000     4.0520 f
  ecnurvcore/core_ctrl/U219/A1 (LVT_NAND2HDV2)          0.0498    0.0000     4.0520 f
  ecnurvcore/core_ctrl/U219/ZN (LVT_NAND2HDV2)          0.0534    0.0406     4.0926 r
  ecnurvcore/core_ctrl/n319 (net)               1                 0.0000     4.0926 r
  ecnurvcore/core_ctrl/U235/A1 (LVT_NAND3HDV2)          0.0534    0.0000     4.0926 r
  ecnurvcore/core_ctrl/U235/ZN (LVT_NAND3HDV2)          0.0973    0.0642     4.1568 f
  ecnurvcore/core_ctrl/n326 (net)               1                 0.0000     4.1568 f
  ecnurvcore/core_ctrl/U249/A1 (LVT_NAND2HDV2)          0.0973    0.0000     4.1568 f
  ecnurvcore/core_ctrl/U249/ZN (LVT_NAND2HDV2)          0.0575    0.0505     4.2073 r
  ecnurvcore/core_ctrl/n347 (net)               1                 0.0000     4.2073 r
  ecnurvcore/core_ctrl/U263/A1 (LVT_NAND2HDV2)          0.0575    0.0000     4.2073 r
  ecnurvcore/core_ctrl/U263/ZN (LVT_NAND2HDV2)          0.0555    0.0458     4.2532 f
  ecnurvcore/core_ctrl/n351 (net)               1                 0.0000     4.2532 f
  ecnurvcore/core_ctrl/U270/A1 (LVT_NAND4HDV2)          0.0555    0.0000     4.2532 f
  ecnurvcore/core_ctrl/U270/ZN (LVT_NAND4HDV2)          0.0905    0.0518     4.3049 r
  ecnurvcore/core_ctrl/n360 (net)               1                 0.0000     4.3049 r
  ecnurvcore/core_ctrl/U276/B1 (LVT_AOI22HDV2)          0.0905    0.0000     4.3049 r
  ecnurvcore/core_ctrl/U276/ZN (LVT_AOI22HDV2)          0.1096    0.0564     4.3614 f
  ecnurvcore/core_ctrl/n364 (net)               1                 0.0000     4.3614 f
  ecnurvcore/core_ctrl/U278/A1 (LVT_OAI22HDV2)          0.1096    0.0000     4.3614 f
  ecnurvcore/core_ctrl/U278/ZN (LVT_OAI22HDV2)          0.1938    0.0884     4.4498 r
  ecnurvcore/core_ctrl/n366 (net)               1                 0.0000     4.4498 r
  ecnurvcore/core_ctrl/U279/B1 (LVT_AOI22HDV2)          0.1938    0.0000     4.4498 r
  ecnurvcore/core_ctrl/U279/ZN (LVT_AOI22HDV2)          0.1144    0.0716     4.5213 f
  ecnurvcore/core_ctrl/n370 (net)               1                 0.0000     4.5213 f
  ecnurvcore/core_ctrl/U281/B1 (LVT_IOA22HDV2)          0.1144    0.0000     4.5213 f
  ecnurvcore/core_ctrl/U281/ZN (LVT_IOA22HDV2)          0.1389    0.1061     4.6275 r
  ecnurvcore/core_ctrl/n372 (net)               1                 0.0000     4.6275 r
  ecnurvcore/core_ctrl/U282/B1 (LVT_AOI22HDV2)          0.1389    0.0000     4.6275 r
  ecnurvcore/core_ctrl/U282/ZN (LVT_AOI22HDV2)          0.1144    0.0639     4.6914 f
  ecnurvcore/core_ctrl/n376 (net)               1                 0.0000     4.6914 f
  ecnurvcore/core_ctrl/U283/B1 (LVT_IOA22HDV2)          0.1144    0.0000     4.6914 f
  ecnurvcore/core_ctrl/U283/ZN (LVT_IOA22HDV2)          0.1389    0.1061     4.7975 r
  ecnurvcore/core_ctrl/n378 (net)               1                 0.0000     4.7975 r
  ecnurvcore/core_ctrl/U284/B1 (LVT_AOI22HDV2)          0.1389    0.0000     4.7975 r
  ecnurvcore/core_ctrl/U284/ZN (LVT_AOI22HDV2)          0.1144    0.0639     4.8615 f
  ecnurvcore/core_ctrl/n382 (net)               1                 0.0000     4.8615 f
  ecnurvcore/core_ctrl/U285/A1 (LVT_OAI22HDV2)          0.1144    0.0000     4.8615 f
  ecnurvcore/core_ctrl/U285/ZN (LVT_OAI22HDV2)          0.1938    0.0895     4.9510 r
  ecnurvcore/core_ctrl/n384 (net)               1                 0.0000     4.9510 r
  ecnurvcore/core_ctrl/U286/B1 (LVT_AOI22HDV2)          0.1938    0.0000     4.9510 r
  ecnurvcore/core_ctrl/U286/ZN (LVT_AOI22HDV2)          0.1144    0.0716     5.0226 f
  ecnurvcore/core_ctrl/n388 (net)               1                 0.0000     5.0226 f
  ecnurvcore/core_ctrl/U287/B1 (LVT_IOA22HDV2)          0.1144    0.0000     5.0226 f
  ecnurvcore/core_ctrl/U287/ZN (LVT_IOA22HDV2)          0.1389    0.1061     5.1287 r
  ecnurvcore/core_ctrl/n390 (net)               1                 0.0000     5.1287 r
  ecnurvcore/core_ctrl/U288/B1 (LVT_AOI22HDV2)          0.1389    0.0000     5.1287 r
  ecnurvcore/core_ctrl/U288/ZN (LVT_AOI22HDV2)          0.1144    0.0639     5.1926 f
  ecnurvcore/core_ctrl/n394 (net)               1                 0.0000     5.1926 f
  ecnurvcore/core_ctrl/U289/B1 (LVT_IOA22HDV2)          0.1144    0.0000     5.1926 f
  ecnurvcore/core_ctrl/U289/ZN (LVT_IOA22HDV2)          0.1389    0.1061     5.2988 r
  ecnurvcore/core_ctrl/n396 (net)               1                 0.0000     5.2988 r
  ecnurvcore/core_ctrl/U290/B1 (LVT_AOI22HDV2)          0.1389    0.0000     5.2988 r
  ecnurvcore/core_ctrl/U290/ZN (LVT_AOI22HDV2)          0.1073    0.0639     5.3627 f
  ecnurvcore/core_ctrl/n399 (net)               1                 0.0000     5.3627 f
  ecnurvcore/core_ctrl/U291/A1 (LVT_OAI22HDV2)          0.1073    0.0000     5.3627 f
  ecnurvcore/core_ctrl/U291/ZN (LVT_OAI22HDV2)          0.2326    0.1102     5.4729 r
  ecnurvcore/core_ctrl/n401 (net)               1                 0.0000     5.4729 r
  ecnurvcore/core_ctrl/U292/A1 (LVT_NAND2HDV4)          0.2326    0.0000     5.4729 r
  ecnurvcore/core_ctrl/U292/ZN (LVT_NAND2HDV4)          0.0996    0.0840     5.5569 f
  ecnurvcore/core_ctrl/n508 (net)               2                 0.0000     5.5569 f
  ecnurvcore/core_ctrl/U376/A1 (LVT_NAND2HDV4)          0.0996    0.0000     5.5569 f
  ecnurvcore/core_ctrl/U376/ZN (LVT_NAND2HDV4)          0.0592    0.0498     5.6067 r
  ecnurvcore/core_ctrl/n506 (net)               1                 0.0000     5.6067 r
  ecnurvcore/core_ctrl/U377/B (LVT_OAI211HDV4)          0.0592    0.0000     5.6067 r
  ecnurvcore/core_ctrl/U377/ZN (LVT_OAI211HDV4)         0.1100    0.0736     5.6804 f
  ecnurvcore/core_ctrl/n510 (net)               1                 0.0000     5.6804 f
  ecnurvcore/core_ctrl/U378/A1 (LVT_NAND2HDV4)          0.1100    0.0000     5.6804 f
  ecnurvcore/core_ctrl/U378/ZN (LVT_NAND2HDV4)          0.0804    0.0675     5.7478 r
  ecnurvcore/core_ctrl/n606 (net)               2                 0.0000     5.7478 r
  ecnurvcore/core_ctrl/U379/A1 (LVT_OR2HDV8)            0.0804    0.0000     5.7478 r
  ecnurvcore/core_ctrl/U379/Z (LVT_OR2HDV8)             0.0992    0.1149     5.8628 r
  ecnurvcore/core_ctrl/n697 (net)               7                 0.0000     5.8628 r
  ecnurvcore/core_ctrl/U514/I (LVT_INHDV2)              0.0992    0.0000     5.8628 r
  ecnurvcore/core_ctrl/U514/ZN (LVT_INHDV2)             0.0720    0.0630     5.9258 f
  ecnurvcore/core_ctrl/n890 (net)               6                 0.0000     5.9258 f
  ecnurvcore/core_ctrl/U76/B1 (LVT_AO22HDV2)            0.0720    0.0000     5.9258 f
  ecnurvcore/core_ctrl/U76/Z (LVT_AO22HDV2)             0.0623    0.1685     6.0943 f
  ecnurvcore/core_ctrl/jmp_to_o[8] (net)        1                 0.0000     6.0943 f
  ecnurvcore/core_ctrl/jmp_to_o[8] (ysyx_210295_ctrl_0)           0.0000     6.0943 f
  ecnurvcore/jmp_to_pc_i[8] (net)                                 0.0000     6.0943 f
  ecnurvcore/core_pc/jmp_to[8] (ysyx_210295_pc_0)                 0.0000     6.0943 f
  ecnurvcore/core_pc/jmp_to[8] (net)                              0.0000     6.0943 f
  ecnurvcore/core_pc/U341/A1 (LVT_IOA21HDV2)            0.0623    0.0000     6.0943 f
  ecnurvcore/core_pc/U341/ZN (LVT_IOA21HDV2)            0.0629    0.1173     6.2116 f
  ecnurvcore/core_pc/N82 (net)                  1                 0.0000     6.2116 f
  ecnurvcore/core_pc/addr_instr_reg_8_/D (LVT_DQHDV2)   0.0629    0.0000     6.2116 f
  data arrival time                                                          6.2116
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ecnurvcore/core_pc/addr_instr_reg_8_/CK (LVT_DQHDV2)            0.0000     6.3500 r
  library setup time                                             -0.1377     6.2123
  data required time                                                         6.2123
  ------------------------------------------------------------------------------------
  data required time                                                         6.2123
  data arrival time                                                         -6.2116
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0007
  Startpoint: mem_interface/r_state_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ecnurvcore/core_pc/addr_instr_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  mem_interface/r_state_reg_1_/CK (LVT_DQHDV1)          0.0000    0.0000 #   0.0000 r
  mem_interface/r_state_reg_1_/Q (LVT_DQHDV1)           0.1025    0.2516     0.2516 f
  mem_interface/rready_mem (net)                3                 0.0000     0.2516 f
  mem_interface/rready_mem (ysyx_210295_mem_axi_interface_0)      0.0000     0.2516 f
  rready_mem (net)                                                0.0000     0.2516 f
  u_interconnect/rready_mem (ysyx_210295_axi_interconnect_0)      0.0000     0.2516 f
  u_interconnect/rready_mem (net)                                 0.0000     0.2516 f
  u_interconnect/U3/I (LVT_INHDV1)                      0.1025    0.0000     0.2516 f
  u_interconnect/U3/ZN (LVT_INHDV1)                     0.0953    0.0766     0.3283 r
  u_interconnect/n508 (net)                     1                 0.0000     0.3283 r
  u_interconnect/U228/A3 (LVT_AND3HDV8)                 0.0953    0.0000     0.3283 r
  u_interconnect/U228/Z (LVT_AND3HDV8)                  0.0739    0.1469     0.4751 r
  u_interconnect/n843 (net)                     3                 0.0000     0.4751 r
  u_interconnect/U5/I (LVT_INHDV4)                      0.0739    0.0000     0.4751 r
  u_interconnect/U5/ZN (LVT_INHDV4)                     0.0731    0.0630     0.5382 f
  u_interconnect/n305 (net)                     8                 0.0000     0.5382 f
  u_interconnect/U539/S (LVT_MUX2HDV2)                  0.0731    0.0000     0.5382 f
  u_interconnect/U539/Z (LVT_MUX2HDV2)                  0.0834    0.1726     0.7107 r
  u_interconnect/rdata_if[1] (net)              3                 0.0000     0.7107 r
  u_interconnect/rdata_if[1] (ysyx_210295_axi_interconnect_0)     0.0000     0.7107 r
  rdata_if[1] (net)                                               0.0000     0.7107 r
  if_interface/rdata_if[1] (ysyx_210295_if_axi_interface_0)       0.0000     0.7107 r
  if_interface/rdata_if[1] (net)                                  0.0000     0.7107 r
  if_interface/U196/A1 (LVT_NAND2HDV2)                  0.0834    0.0000     0.7107 r
  if_interface/U196/ZN (LVT_NAND2HDV2)                  0.0567    0.0471     0.7579 f
  if_interface/n152 (net)                       1                 0.0000     0.7579 f
  if_interface/U197/B (LVT_OAI21HDV1)                   0.0567    0.0000     0.7579 f
  if_interface/U197/ZN (LVT_OAI21HDV1)                  0.1597    0.0526     0.8105 r
  if_interface/instr[1] (net)                   1                 0.0000     0.8105 r
  if_interface/instr[1] (ysyx_210295_if_axi_interface_0)          0.0000     0.8105 r
  instr[1] (net)                                                  0.0000     0.8105 r
  ecnurvcore/instr_i[1] (ysyx_210295_core_0)                      0.0000     0.8105 r
  ecnurvcore/instr_i[1] (net)                                     0.0000     0.8105 r
  ecnurvcore/core_if/instr_rd_i[1] (ysyx_210295_if_stage_0)       0.0000     0.8105 r
  ecnurvcore/core_if/instr_rd_i[1] (net)                          0.0000     0.8105 r
  ecnurvcore/core_if/U33/A1 (LVT_INOR2HDV4)             0.1597    0.0000     0.8105 r
  ecnurvcore/core_if/U33/ZN (LVT_INOR2HDV4)             0.1368    0.1294     0.9399 r
  ecnurvcore/core_if/instr_rd_o[1] (net)        3                 0.0000     0.9399 r
  ecnurvcore/core_if/instr_rd_o[1] (ysyx_210295_if_stage_0)       0.0000     0.9399 r
  ecnurvcore/instr_id_i[1] (net)                                  0.0000     0.9399 r
  ecnurvcore/core_id/instr_i[1] (ysyx_210295_id_stage_0)          0.0000     0.9399 r
  ecnurvcore/core_id/instr_i[1] (net)                             0.0000     0.9399 r
  ecnurvcore/core_id/id_decoder/instr[1] (ysyx_210295_decoder_0)
                                                                  0.0000     0.9399 r
  ecnurvcore/core_id/id_decoder/instr[1] (net)                    0.0000     0.9399 r
  ecnurvcore/core_id/id_decoder/U192/A1 (LVT_NAND2HDV4)
                                                        0.1368    0.0000     0.9399 r
  ecnurvcore/core_id/id_decoder/U192/ZN (LVT_NAND2HDV4)
                                                        0.1684    0.1334     1.0733 f
  ecnurvcore/core_id/id_decoder/n16 (net)      12                 0.0000     1.0733 f
  ecnurvcore/core_id/id_decoder/U220/I (LVT_INHDV4)     0.1684    0.0000     1.0733 f
  ecnurvcore/core_id/id_decoder/U220/ZN (LVT_INHDV4)    0.1286    0.1069     1.1802 r
  ecnurvcore/core_id/id_decoder/n240 (net)     11                 0.0000     1.1802 r
  ecnurvcore/core_id/id_decoder/U248/A1 (LVT_NAND2HDV1)
                                                        0.1286    0.0000     1.1802 r
  ecnurvcore/core_id/id_decoder/U248/ZN (LVT_NAND2HDV1)
                                                        0.0747    0.0652     1.2454 f
  ecnurvcore/core_id/id_decoder/n40 (net)       1                 0.0000     1.2454 f
  ecnurvcore/core_id/id_decoder/U249/A1 (LVT_NOR2HDV2)
                                                        0.0747    0.0000     1.2454 f
  ecnurvcore/core_id/id_decoder/U249/ZN (LVT_NOR2HDV2)
                                                        0.1924    0.1231     1.3685 r
  ecnurvcore/core_id/id_decoder/n228 (net)      4                 0.0000     1.3685 r
  ecnurvcore/core_id/id_decoder/U252/A1 (LVT_NAND4HDV1)
                                                        0.1924    0.0000     1.3685 r
  ecnurvcore/core_id/id_decoder/U252/ZN (LVT_NAND4HDV1)
                                                        0.1448    0.1155     1.4840 f
  ecnurvcore/core_id/id_decoder/n44 (net)       1                 0.0000     1.4840 f
  ecnurvcore/core_id/id_decoder/U257/A2 (LVT_NAND3HDV1)
                                                        0.1448    0.0000     1.4840 f
  ecnurvcore/core_id/id_decoder/U257/ZN (LVT_NAND3HDV1)
                                                        0.1705    0.1055     1.5896 r
  ecnurvcore/core_id/id_decoder/n46 (net)       1                 0.0000     1.5896 r
  ecnurvcore/core_id/id_decoder/U258/A2 (LVT_NOR2HDV4)
                                                        0.1705    0.0000     1.5896 r
  ecnurvcore/core_id/id_decoder/U258/ZN (LVT_NOR2HDV4)
                                                        0.0746    0.0657     1.6553 f
  ecnurvcore/core_id/id_decoder/n52 (net)       2                 0.0000     1.6553 f
  ecnurvcore/core_id/id_decoder/U265/A1 (LVT_AOI21HDV4)
                                                        0.0746    0.0000     1.6553 f
  ecnurvcore/core_id/id_decoder/U265/ZN (LVT_AOI21HDV4)
                                                        0.2191    0.1446     1.7999 r
  ecnurvcore/core_id/id_decoder/reg_rs1_addr[1] (net)
                                                7                 0.0000     1.7999 r
  ecnurvcore/core_id/id_decoder/reg_rs1_addr[1] (ysyx_210295_decoder_0)
                                                                  0.0000     1.7999 r
  ecnurvcore/core_id/addr_rs1_o[1] (net)                          0.0000     1.7999 r
  ecnurvcore/core_id/addr_rs1_o[1] (ysyx_210295_id_stage_0)       0.0000     1.7999 r
  ecnurvcore/addr_rd1_reg_i[1] (net)                              0.0000     1.7999 r
  ecnurvcore/genral_regs/addr_rd1[1] (ysyx_210295_regs_0)         0.0000     1.7999 r
  ecnurvcore/genral_regs/addr_rd1[1] (net)                        0.0000     1.7999 r
  ecnurvcore/genral_regs/U389/A1 (LVT_XOR2HDV2)         0.2191    0.0000     1.7999 r
  ecnurvcore/genral_regs/U389/Z (LVT_XOR2HDV2)          0.0675    0.1677     1.9676 f
  ecnurvcore/genral_regs/n145 (net)             1                 0.0000     1.9676 f
  ecnurvcore/genral_regs/U402/A1 (LVT_NOR2HDV2)         0.0675    0.0000     1.9676 f
  ecnurvcore/genral_regs/U402/ZN (LVT_NOR2HDV2)         0.1050    0.0710     2.0386 r
  ecnurvcore/genral_regs/n147 (net)             1                 0.0000     2.0386 r
  ecnurvcore/genral_regs/U404/A1 (LVT_INOR2HDV4)        0.1050    0.0000     2.0386 r
  ecnurvcore/genral_regs/U404/ZN (LVT_INOR2HDV4)        0.1281    0.1248     2.1634 r
  ecnurvcore/genral_regs/n152 (net)             1                 0.0000     2.1634 r
  ecnurvcore/genral_regs/U406/A1 (LVT_NAND3HDV8)        0.1281    0.0000     2.1634 r
  ecnurvcore/genral_regs/U406/ZN (LVT_NAND3HDV8)        0.1615    0.1225     2.2859 f
  ecnurvcore/genral_regs/n169 (net)             5                 0.0000     2.2859 f
  ecnurvcore/genral_regs/U415/A1 (LVT_NAND2HDV8)        0.1615    0.0000     2.2859 f
  ecnurvcore/genral_regs/U415/ZN (LVT_NAND2HDV8)        0.0924    0.0777     2.3636 r
  ecnurvcore/genral_regs/n187 (net)             8                 0.0000     2.3636 r
  ecnurvcore/genral_regs/U268/A1 (LVT_NOR2HDV2)         0.0924    0.0000     2.3636 r
  ecnurvcore/genral_regs/U268/ZN (LVT_NOR2HDV2)         0.0731    0.0493     2.4129 f
  ecnurvcore/genral_regs/n6994 (net)            1                 0.0000     2.4129 f
  ecnurvcore/genral_regs/U56/I (LVT_INHDV4)             0.0731    0.0000     2.4129 f
  ecnurvcore/genral_regs/U56/ZN (LVT_INHDV4)            0.0790    0.0628     2.4756 r
  ecnurvcore/genral_regs/n14 (net)              5                 0.0000     2.4756 r
  ecnurvcore/genral_regs/U265/I (LVT_INHDV1)            0.0790    0.0000     2.4756 r
  ecnurvcore/genral_regs/U265/ZN (LVT_INHDV1)           0.1818    0.1301     2.6058 f
  ecnurvcore/genral_regs/n134 (net)            11                 0.0000     2.6058 f
  ecnurvcore/genral_regs/U561/A1 (LVT_AOI22HDV1)        0.1818    0.0000     2.6058 f
  ecnurvcore/genral_regs/U561/ZN (LVT_AOI22HDV1)        0.1652    0.1450     2.7508 r
  ecnurvcore/genral_regs/n298 (net)             1                 0.0000     2.7508 r
  ecnurvcore/genral_regs/U568/B (LVT_OAI211HDV1)        0.1652    0.0000     2.7508 r
  ecnurvcore/genral_regs/U568/ZN (LVT_OAI211HDV1)       0.1133    0.0998     2.8506 f
  ecnurvcore/genral_regs/n301 (net)             1                 0.0000     2.8506 f
  ecnurvcore/genral_regs/U571/A1 (LVT_INAND3HDV1)       0.1133    0.0000     2.8506 f
  ecnurvcore/genral_regs/U571/ZN (LVT_INAND3HDV1)       0.0941    0.1470     2.9976 f
  ecnurvcore/genral_regs/n313 (net)             1                 0.0000     2.9976 f
  ecnurvcore/genral_regs/U581/A1 (LVT_OR3HDV1)          0.0941    0.0000     2.9976 f
  ecnurvcore/genral_regs/U581/Z (LVT_OR3HDV1)           0.0903    0.2425     3.2401 f
  ecnurvcore/genral_regs/data_rd1[9] (net)      1                 0.0000     3.2401 f
  ecnurvcore/genral_regs/data_rd1[9] (ysyx_210295_regs_0)         0.0000     3.2401 f
  ecnurvcore/data_rs1_id_i[9] (net)                               0.0000     3.2401 f
  ecnurvcore/core_id/data_rs1_i[9] (ysyx_210295_id_stage_0)       0.0000     3.2401 f
  ecnurvcore/core_id/data_rs1_i[9] (net)                          0.0000     3.2401 f
  ecnurvcore/core_id/id_decoder/data_rs1_reg[9] (ysyx_210295_decoder_0)
                                                                  0.0000     3.2401 f
  ecnurvcore/core_id/id_decoder/data_rs1_reg[9] (net)             0.0000     3.2401 f
  ecnurvcore/core_id/id_decoder/U284/A1 (LVT_NAND2HDV1)
                                                        0.0903    0.0000     3.2401 f
  ecnurvcore/core_id/id_decoder/U284/ZN (LVT_NAND2HDV1)
                                                        0.1600    0.0880     3.3281 r
  ecnurvcore/core_id/id_decoder/n616 (net)      2                 0.0000     3.3281 r
  ecnurvcore/core_id/id_decoder/U286/A1 (LVT_NAND2HDV4)
                                                        0.1600    0.0000     3.3281 r
  ecnurvcore/core_id/id_decoder/U286/ZN (LVT_NAND2HDV4)
                                                        0.0977    0.0840     3.4121 f
  ecnurvcore/core_id/id_decoder/data_rs1[9] (net)
                                                5                 0.0000     3.4121 f
  ecnurvcore/core_id/id_decoder/data_rs1[9] (ysyx_210295_decoder_0)
                                                                  0.0000     3.4121 f
  ecnurvcore/core_id/jmpb_rs1_o[9] (net)                          0.0000     3.4121 f
  ecnurvcore/core_id/jmpb_rs1_o[9] (ysyx_210295_id_stage_0)       0.0000     3.4121 f
  ecnurvcore/data_rs1_ctrl_i[9] (net)                             0.0000     3.4121 f
  ecnurvcore/core_ctrl/data_rs1_i[9] (ysyx_210295_ctrl_0)         0.0000     3.4121 f
  ecnurvcore/core_ctrl/data_rs1_i[9] (net)                        0.0000     3.4121 f
  ecnurvcore/core_ctrl/U50/A1 (LVT_OR2HDV1)             0.0977    0.0000     3.4121 f
  ecnurvcore/core_ctrl/U50/Z (LVT_OR2HDV1)              0.0641    0.1693     3.5814 f
  ecnurvcore/core_ctrl/n208 (net)               1                 0.0000     3.5814 f
  ecnurvcore/core_ctrl/U145/A1 (LVT_NAND2HDV1)          0.0641    0.0000     3.5814 f
  ecnurvcore/core_ctrl/U145/ZN (LVT_NAND2HDV1)          0.0759    0.0528     3.6342 r
  ecnurvcore/core_ctrl/n211 (net)               1                 0.0000     3.6342 r
  ecnurvcore/core_ctrl/U146/A1 (LVT_NAND2HDV2)          0.0759    0.0000     3.6342 r
  ecnurvcore/core_ctrl/U146/ZN (LVT_NAND2HDV2)          0.0537    0.0499     3.6841 f
  ecnurvcore/core_ctrl/n215 (net)               1                 0.0000     3.6841 f
  ecnurvcore/core_ctrl/U149/B (LVT_OAI211HDV2)          0.0537    0.0000     3.6841 f
  ecnurvcore/core_ctrl/U149/ZN (LVT_OAI211HDV2)         0.1629    0.0494     3.7335 r
  ecnurvcore/core_ctrl/n227 (net)               1                 0.0000     3.7335 r
  ecnurvcore/core_ctrl/U156/A1 (LVT_AOI21HDV2)          0.1629    0.0000     3.7335 r
  ecnurvcore/core_ctrl/U156/ZN (LVT_AOI21HDV2)          0.0885    0.0796     3.8130 f
  ecnurvcore/core_ctrl/n228 (net)               1                 0.0000     3.8130 f
  ecnurvcore/core_ctrl/U157/C (LVT_OAI211HDV2)          0.0885    0.0000     3.8130 f
  ecnurvcore/core_ctrl/U157/ZN (LVT_OAI211HDV2)         0.1681    0.0644     3.8774 r
  ecnurvcore/core_ctrl/n239 (net)               1                 0.0000     3.8774 r
  ecnurvcore/core_ctrl/U162/B1 (LVT_INAND3HDV2)         0.1681    0.0000     3.8774 r
  ecnurvcore/core_ctrl/U162/ZN (LVT_INAND3HDV2)         0.1083    0.0906     3.9680 f
  ecnurvcore/core_ctrl/n257 (net)               1                 0.0000     3.9680 f
  ecnurvcore/core_ctrl/U176/A1 (LVT_NAND2HDV2)          0.1083    0.0000     3.9680 f
  ecnurvcore/core_ctrl/U176/ZN (LVT_NAND2HDV2)          0.0601    0.0522     4.0202 r
  ecnurvcore/core_ctrl/n269 (net)               1                 0.0000     4.0202 r
  ecnurvcore/core_ctrl/U192/A1 (LVT_NAND2HDV2)          0.0601    0.0000     4.0202 r
  ecnurvcore/core_ctrl/U192/ZN (LVT_NAND2HDV2)          0.0507    0.0463     4.0665 f
  ecnurvcore/core_ctrl/n293 (net)               1                 0.0000     4.0665 f
  ecnurvcore/core_ctrl/U209/A1 (LVT_NAND2HDV2)          0.0507    0.0000     4.0665 f
  ecnurvcore/core_ctrl/U209/ZN (LVT_NAND2HDV2)          0.0551    0.0412     4.1077 r
  ecnurvcore/core_ctrl/n299 (net)               1                 0.0000     4.1077 r
  ecnurvcore/core_ctrl/U219/A1 (LVT_NAND2HDV2)          0.0551    0.0000     4.1077 r
  ecnurvcore/core_ctrl/U219/ZN (LVT_NAND2HDV2)          0.0504    0.0452     4.1529 f
  ecnurvcore/core_ctrl/n319 (net)               1                 0.0000     4.1529 f
  ecnurvcore/core_ctrl/U235/A1 (LVT_NAND3HDV2)          0.0504    0.0000     4.1529 f
  ecnurvcore/core_ctrl/U235/ZN (LVT_NAND3HDV2)          0.0865    0.0474     4.2003 r
  ecnurvcore/core_ctrl/n326 (net)               1                 0.0000     4.2003 r
  ecnurvcore/core_ctrl/U249/A1 (LVT_NAND2HDV2)          0.0865    0.0000     4.2003 r
  ecnurvcore/core_ctrl/U249/ZN (LVT_NAND2HDV2)          0.0603    0.0510     4.2512 f
  ecnurvcore/core_ctrl/n347 (net)               1                 0.0000     4.2512 f
  ecnurvcore/core_ctrl/U263/A1 (LVT_NAND2HDV2)          0.0603    0.0000     4.2512 f
  ecnurvcore/core_ctrl/U263/ZN (LVT_NAND2HDV2)          0.0549    0.0430     4.2943 r
  ecnurvcore/core_ctrl/n351 (net)               1                 0.0000     4.2943 r
  ecnurvcore/core_ctrl/U270/A1 (LVT_NAND4HDV2)          0.0549    0.0000     4.2943 r
  ecnurvcore/core_ctrl/U270/ZN (LVT_NAND4HDV2)          0.1312    0.0800     4.3743 f
  ecnurvcore/core_ctrl/n360 (net)               1                 0.0000     4.3743 f
  ecnurvcore/core_ctrl/U276/B1 (LVT_AOI22HDV2)          0.1312    0.0000     4.3743 f
  ecnurvcore/core_ctrl/U276/ZN (LVT_AOI22HDV2)          0.1523    0.1016     4.4758 r
  ecnurvcore/core_ctrl/n364 (net)               1                 0.0000     4.4758 r
  ecnurvcore/core_ctrl/U278/A1 (LVT_OAI22HDV2)          0.1523    0.0000     4.4758 r
  ecnurvcore/core_ctrl/U278/ZN (LVT_OAI22HDV2)          0.0884    0.0758     4.5516 f
  ecnurvcore/core_ctrl/n366 (net)               1                 0.0000     4.5516 f
  ecnurvcore/core_ctrl/U279/B1 (LVT_AOI22HDV2)          0.0884    0.0000     4.5516 f
  ecnurvcore/core_ctrl/U279/ZN (LVT_AOI22HDV2)          0.1501    0.0915     4.6431 r
  ecnurvcore/core_ctrl/n370 (net)               1                 0.0000     4.6431 r
  ecnurvcore/core_ctrl/U281/B1 (LVT_IOA22HDV2)          0.1501    0.0000     4.6431 r
  ecnurvcore/core_ctrl/U281/ZN (LVT_IOA22HDV2)          0.0758    0.0689     4.7121 f
  ecnurvcore/core_ctrl/n372 (net)               1                 0.0000     4.7121 f
  ecnurvcore/core_ctrl/U282/B1 (LVT_AOI22HDV2)          0.0758    0.0000     4.7121 f
  ecnurvcore/core_ctrl/U282/ZN (LVT_AOI22HDV2)          0.1501    0.0883     4.8004 r
  ecnurvcore/core_ctrl/n376 (net)               1                 0.0000     4.8004 r
  ecnurvcore/core_ctrl/U283/B1 (LVT_IOA22HDV2)          0.1501    0.0000     4.8004 r
  ecnurvcore/core_ctrl/U283/ZN (LVT_IOA22HDV2)          0.0758    0.0689     4.8693 f
  ecnurvcore/core_ctrl/n378 (net)               1                 0.0000     4.8693 f
  ecnurvcore/core_ctrl/U284/B1 (LVT_AOI22HDV2)          0.0758    0.0000     4.8693 f
  ecnurvcore/core_ctrl/U284/ZN (LVT_AOI22HDV2)          0.1484    0.0874     4.9567 r
  ecnurvcore/core_ctrl/n382 (net)               1                 0.0000     4.9567 r
  ecnurvcore/core_ctrl/U285/A1 (LVT_OAI22HDV2)          0.1484    0.0000     4.9567 r
  ecnurvcore/core_ctrl/U285/ZN (LVT_OAI22HDV2)          0.0884    0.0751     5.0317 f
  ecnurvcore/core_ctrl/n384 (net)               1                 0.0000     5.0317 f
  ecnurvcore/core_ctrl/U286/B1 (LVT_AOI22HDV2)          0.0884    0.0000     5.0317 f
  ecnurvcore/core_ctrl/U286/ZN (LVT_AOI22HDV2)          0.1501    0.0915     5.1233 r
  ecnurvcore/core_ctrl/n388 (net)               1                 0.0000     5.1233 r
  ecnurvcore/core_ctrl/U287/B1 (LVT_IOA22HDV2)          0.1501    0.0000     5.1233 r
  ecnurvcore/core_ctrl/U287/ZN (LVT_IOA22HDV2)          0.0758    0.0689     5.1922 f
  ecnurvcore/core_ctrl/n390 (net)               1                 0.0000     5.1922 f
  ecnurvcore/core_ctrl/U288/B1 (LVT_AOI22HDV2)          0.0758    0.0000     5.1922 f
  ecnurvcore/core_ctrl/U288/ZN (LVT_AOI22HDV2)          0.1501    0.0883     5.2805 r
  ecnurvcore/core_ctrl/n394 (net)               1                 0.0000     5.2805 r
  ecnurvcore/core_ctrl/U289/B1 (LVT_IOA22HDV2)          0.1501    0.0000     5.2805 r
  ecnurvcore/core_ctrl/U289/ZN (LVT_IOA22HDV2)          0.0758    0.0689     5.3494 f
  ecnurvcore/core_ctrl/n396 (net)               1                 0.0000     5.3494 f
  ecnurvcore/core_ctrl/U290/B1 (LVT_AOI22HDV2)          0.0758    0.0000     5.3494 f
  ecnurvcore/core_ctrl/U290/ZN (LVT_AOI22HDV2)          0.1484    0.0874     5.4368 r
  ecnurvcore/core_ctrl/n399 (net)               1                 0.0000     5.4368 r
  ecnurvcore/core_ctrl/U291/A1 (LVT_OAI22HDV2)          0.1484    0.0000     5.4368 r
  ecnurvcore/core_ctrl/U291/ZN (LVT_OAI22HDV2)          0.1086    0.0902     5.5270 f
  ecnurvcore/core_ctrl/n401 (net)               1                 0.0000     5.5270 f
  ecnurvcore/core_ctrl/U292/A1 (LVT_NAND2HDV4)          0.1086    0.0000     5.5270 f
  ecnurvcore/core_ctrl/U292/ZN (LVT_NAND2HDV4)          0.0843    0.0656     5.5927 r
  ecnurvcore/core_ctrl/n508 (net)               2                 0.0000     5.5927 r
  ecnurvcore/core_ctrl/U376/A1 (LVT_NAND2HDV4)          0.0843    0.0000     5.5927 r
  ecnurvcore/core_ctrl/U376/ZN (LVT_NAND2HDV4)          0.0539    0.0500     5.6426 f
  ecnurvcore/core_ctrl/n506 (net)               1                 0.0000     5.6426 f
  ecnurvcore/core_ctrl/U377/B (LVT_OAI211HDV4)          0.0539    0.0000     5.6426 f
  ecnurvcore/core_ctrl/U377/ZN (LVT_OAI211HDV4)         0.1719    0.0469     5.6895 r
  ecnurvcore/core_ctrl/n510 (net)               1                 0.0000     5.6895 r
  ecnurvcore/core_ctrl/U378/A1 (LVT_NAND2HDV4)          0.1719    0.0000     5.6895 r
  ecnurvcore/core_ctrl/U378/ZN (LVT_NAND2HDV4)          0.0898    0.0781     5.7676 f
  ecnurvcore/core_ctrl/n606 (net)               2                 0.0000     5.7676 f
  ecnurvcore/core_ctrl/U644/B1 (LVT_INAND2HDV4)         0.0898    0.0000     5.7676 f
  ecnurvcore/core_ctrl/U644/ZN (LVT_INAND2HDV4)         0.0814    0.0679     5.8355 r
  ecnurvcore/core_ctrl/jmp_en_o (net)           2                 0.0000     5.8355 r
  ecnurvcore/core_ctrl/jmp_en_o (ysyx_210295_ctrl_0)              0.0000     5.8355 r
  ecnurvcore/jmp_en_pc_i (net)                                    0.0000     5.8355 r
  ecnurvcore/core_pc/jmp_en (ysyx_210295_pc_0)                    0.0000     5.8355 r
  ecnurvcore/core_pc/jmp_en (net)                                 0.0000     5.8355 r
  ecnurvcore/core_pc/U43/I (LVT_INHDV4)                 0.0814    0.0000     5.8355 r
  ecnurvcore/core_pc/U43/ZN (LVT_INHDV4)                0.0468    0.0434     5.8789 f
  ecnurvcore/core_pc/n51 (net)                  1                 0.0000     5.8789 f
  ecnurvcore/core_pc/U89/A1 (LVT_NAND2HDV8)             0.0468    0.0000     5.8789 f
  ecnurvcore/core_pc/U89/ZN (LVT_NAND2HDV8)             0.0965    0.0526     5.9315 r
  ecnurvcore/core_pc/n304 (net)                 4                 0.0000     5.9315 r
  ecnurvcore/core_pc/U90/I (LVT_INHDV8)                 0.0965    0.0000     5.9315 r
  ecnurvcore/core_pc/U90/ZN (LVT_INHDV8)                0.1118    0.0926     6.0242 f
  ecnurvcore/core_pc/n311 (net)                33                 0.0000     6.0242 f
  ecnurvcore/core_pc/U117/A1 (LVT_AOI211HDV4)           0.1118    0.0000     6.0242 f
  ecnurvcore/core_pc/U117/ZN (LVT_AOI211HDV4)           0.1718    0.1336     6.1577 r
  ecnurvcore/core_pc/n69 (net)                  1                 0.0000     6.1577 r
  ecnurvcore/core_pc/U15/B (LVT_IOA21HDV2)              0.1718    0.0000     6.1577 r
  ecnurvcore/core_pc/U15/ZN (LVT_IOA21HDV2)             0.0586    0.0542     6.2119 f
  ecnurvcore/core_pc/N102 (net)                 1                 0.0000     6.2119 f
  ecnurvcore/core_pc/addr_instr_reg_28_/D (LVT_DQHDV2)
                                                        0.0586    0.0000     6.2119 f
  data arrival time                                                          6.2119
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ecnurvcore/core_pc/addr_instr_reg_28_/CK (LVT_DQHDV2)           0.0000     6.3500 r
  library setup time                                             -0.1370     6.2130
  data required time                                                         6.2130
  ------------------------------------------------------------------------------------
  data required time                                                         6.2130
  data arrival time                                                         -6.2119
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0011
  Startpoint: mem_interface/r_state_reg_1_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: ecnurvcore/core_pc/addr_instr_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  mem_interface/r_state_reg_1_/CK (LVT_DQHDV1)          0.0000    0.0000 #   0.0000 r
  mem_interface/r_state_reg_1_/Q (LVT_DQHDV1)           0.1025    0.2516     0.2516 f
  mem_interface/rready_mem (net)                3                 0.0000     0.2516 f
  mem_interface/rready_mem (ysyx_210295_mem_axi_interface_0)      0.0000     0.2516 f
  rready_mem (net)                                                0.0000     0.2516 f
  u_interconnect/rready_mem (ysyx_210295_axi_interconnect_0)      0.0000     0.2516 f
  u_interconnect/rready_mem (net)                                 0.0000     0.2516 f
  u_interconnect/U3/I (LVT_INHDV1)                      0.1025    0.0000     0.2516 f
  u_interconnect/U3/ZN (LVT_INHDV1)                     0.0953    0.0766     0.3283 r
  u_interconnect/n508 (net)                     1                 0.0000     0.3283 r
  u_interconnect/U228/A3 (LVT_AND3HDV8)                 0.0953    0.0000     0.3283 r
  u_interconnect/U228/Z (LVT_AND3HDV8)                  0.0739    0.1469     0.4751 r
  u_interconnect/n843 (net)                     3                 0.0000     0.4751 r
  u_interconnect/U5/I (LVT_INHDV4)                      0.0739    0.0000     0.4751 r
  u_interconnect/U5/ZN (LVT_INHDV4)                     0.0731    0.0630     0.5382 f
  u_interconnect/n305 (net)                     8                 0.0000     0.5382 f
  u_interconnect/U539/S (LVT_MUX2HDV2)                  0.0731    0.0000     0.5382 f
  u_interconnect/U539/Z (LVT_MUX2HDV2)                  0.0834    0.1726     0.7107 r
  u_interconnect/rdata_if[1] (net)              3                 0.0000     0.7107 r
  u_interconnect/rdata_if[1] (ysyx_210295_axi_interconnect_0)     0.0000     0.7107 r
  rdata_if[1] (net)                                               0.0000     0.7107 r
  if_interface/rdata_if[1] (ysyx_210295_if_axi_interface_0)       0.0000     0.7107 r
  if_interface/rdata_if[1] (net)                                  0.0000     0.7107 r
  if_interface/U196/A1 (LVT_NAND2HDV2)                  0.0834    0.0000     0.7107 r
  if_interface/U196/ZN (LVT_NAND2HDV2)                  0.0567    0.0471     0.7579 f
  if_interface/n152 (net)                       1                 0.0000     0.7579 f
  if_interface/U197/B (LVT_OAI21HDV1)                   0.0567    0.0000     0.7579 f
  if_interface/U197/ZN (LVT_OAI21HDV1)                  0.1597    0.0526     0.8105 r
  if_interface/instr[1] (net)                   1                 0.0000     0.8105 r
  if_interface/instr[1] (ysyx_210295_if_axi_interface_0)          0.0000     0.8105 r
  instr[1] (net)                                                  0.0000     0.8105 r
  ecnurvcore/instr_i[1] (ysyx_210295_core_0)                      0.0000     0.8105 r
  ecnurvcore/instr_i[1] (net)                                     0.0000     0.8105 r
  ecnurvcore/core_if/instr_rd_i[1] (ysyx_210295_if_stage_0)       0.0000     0.8105 r
  ecnurvcore/core_if/instr_rd_i[1] (net)                          0.0000     0.8105 r
  ecnurvcore/core_if/U33/A1 (LVT_INOR2HDV4)             0.1597    0.0000     0.8105 r
  ecnurvcore/core_if/U33/ZN (LVT_INOR2HDV4)             0.1368    0.1294     0.9399 r
  ecnurvcore/core_if/instr_rd_o[1] (net)        3                 0.0000     0.9399 r
  ecnurvcore/core_if/instr_rd_o[1] (ysyx_210295_if_stage_0)       0.0000     0.9399 r
  ecnurvcore/instr_id_i[1] (net)                                  0.0000     0.9399 r
  ecnurvcore/core_id/instr_i[1] (ysyx_210295_id_stage_0)          0.0000     0.9399 r
  ecnurvcore/core_id/instr_i[1] (net)                             0.0000     0.9399 r
  ecnurvcore/core_id/id_decoder/instr[1] (ysyx_210295_decoder_0)
                                                                  0.0000     0.9399 r
  ecnurvcore/core_id/id_decoder/instr[1] (net)                    0.0000     0.9399 r
  ecnurvcore/core_id/id_decoder/U192/A1 (LVT_NAND2HDV4)
                                                        0.1368    0.0000     0.9399 r
  ecnurvcore/core_id/id_decoder/U192/ZN (LVT_NAND2HDV4)
                                                        0.1684    0.1334     1.0733 f
  ecnurvcore/core_id/id_decoder/n16 (net)      12                 0.0000     1.0733 f
  ecnurvcore/core_id/id_decoder/U220/I (LVT_INHDV4)     0.1684    0.0000     1.0733 f
  ecnurvcore/core_id/id_decoder/U220/ZN (LVT_INHDV4)    0.1286    0.1069     1.1802 r
  ecnurvcore/core_id/id_decoder/n240 (net)     11                 0.0000     1.1802 r
  ecnurvcore/core_id/id_decoder/U248/A1 (LVT_NAND2HDV1)
                                                        0.1286    0.0000     1.1802 r
  ecnurvcore/core_id/id_decoder/U248/ZN (LVT_NAND2HDV1)
                                                        0.0747    0.0652     1.2454 f
  ecnurvcore/core_id/id_decoder/n40 (net)       1                 0.0000     1.2454 f
  ecnurvcore/core_id/id_decoder/U249/A1 (LVT_NOR2HDV2)
                                                        0.0747    0.0000     1.2454 f
  ecnurvcore/core_id/id_decoder/U249/ZN (LVT_NOR2HDV2)
                                                        0.1924    0.1231     1.3685 r
  ecnurvcore/core_id/id_decoder/n228 (net)      4                 0.0000     1.3685 r
  ecnurvcore/core_id/id_decoder/U252/A1 (LVT_NAND4HDV1)
                                                        0.1924    0.0000     1.3685 r
  ecnurvcore/core_id/id_decoder/U252/ZN (LVT_NAND4HDV1)
                                                        0.1448    0.1155     1.4840 f
  ecnurvcore/core_id/id_decoder/n44 (net)       1                 0.0000     1.4840 f
  ecnurvcore/core_id/id_decoder/U257/A2 (LVT_NAND3HDV1)
                                                        0.1448    0.0000     1.4840 f
  ecnurvcore/core_id/id_decoder/U257/ZN (LVT_NAND3HDV1)
                                                        0.1705    0.1055     1.5896 r
  ecnurvcore/core_id/id_decoder/n46 (net)       1                 0.0000     1.5896 r
  ecnurvcore/core_id/id_decoder/U258/A2 (LVT_NOR2HDV4)
                                                        0.1705    0.0000     1.5896 r
  ecnurvcore/core_id/id_decoder/U258/ZN (LVT_NOR2HDV4)
                                                        0.0746    0.0657     1.6553 f
  ecnurvcore/core_id/id_decoder/n52 (net)       2                 0.0000     1.6553 f
  ecnurvcore/core_id/id_decoder/U265/A1 (LVT_AOI21HDV4)
                                                        0.0746    0.0000     1.6553 f
  ecnurvcore/core_id/id_decoder/U265/ZN (LVT_AOI21HDV4)
                                                        0.2191    0.1446     1.7999 r
  ecnurvcore/core_id/id_decoder/reg_rs1_addr[1] (net)
                                                7                 0.0000     1.7999 r
  ecnurvcore/core_id/id_decoder/reg_rs1_addr[1] (ysyx_210295_decoder_0)
                                                                  0.0000     1.7999 r
  ecnurvcore/core_id/addr_rs1_o[1] (net)                          0.0000     1.7999 r
  ecnurvcore/core_id/addr_rs1_o[1] (ysyx_210295_id_stage_0)       0.0000     1.7999 r
  ecnurvcore/addr_rd1_reg_i[1] (net)                              0.0000     1.7999 r
  ecnurvcore/genral_regs/addr_rd1[1] (ysyx_210295_regs_0)         0.0000     1.7999 r
  ecnurvcore/genral_regs/addr_rd1[1] (net)                        0.0000     1.7999 r
  ecnurvcore/genral_regs/U389/A1 (LVT_XOR2HDV2)         0.2191    0.0000     1.7999 r
  ecnurvcore/genral_regs/U389/Z (LVT_XOR2HDV2)          0.0675    0.1677     1.9676 f
  ecnurvcore/genral_regs/n145 (net)             1                 0.0000     1.9676 f
  ecnurvcore/genral_regs/U402/A1 (LVT_NOR2HDV2)         0.0675    0.0000     1.9676 f
  ecnurvcore/genral_regs/U402/ZN (LVT_NOR2HDV2)         0.1050    0.0710     2.0386 r
  ecnurvcore/genral_regs/n147 (net)             1                 0.0000     2.0386 r
  ecnurvcore/genral_regs/U404/A1 (LVT_INOR2HDV4)        0.1050    0.0000     2.0386 r
  ecnurvcore/genral_regs/U404/ZN (LVT_INOR2HDV4)        0.1281    0.1248     2.1634 r
  ecnurvcore/genral_regs/n152 (net)             1                 0.0000     2.1634 r
  ecnurvcore/genral_regs/U406/A1 (LVT_NAND3HDV8)        0.1281    0.0000     2.1634 r
  ecnurvcore/genral_regs/U406/ZN (LVT_NAND3HDV8)        0.1615    0.1225     2.2859 f
  ecnurvcore/genral_regs/n169 (net)             5                 0.0000     2.2859 f
  ecnurvcore/genral_regs/U415/A1 (LVT_NAND2HDV8)        0.1615    0.0000     2.2859 f
  ecnurvcore/genral_regs/U415/ZN (LVT_NAND2HDV8)        0.0924    0.0777     2.3636 r
  ecnurvcore/genral_regs/n187 (net)             8                 0.0000     2.3636 r
  ecnurvcore/genral_regs/U268/A1 (LVT_NOR2HDV2)         0.0924    0.0000     2.3636 r
  ecnurvcore/genral_regs/U268/ZN (LVT_NOR2HDV2)         0.0731    0.0493     2.4129 f
  ecnurvcore/genral_regs/n6994 (net)            1                 0.0000     2.4129 f
  ecnurvcore/genral_regs/U56/I (LVT_INHDV4)             0.0731    0.0000     2.4129 f
  ecnurvcore/genral_regs/U56/ZN (LVT_INHDV4)            0.0790    0.0628     2.4756 r
  ecnurvcore/genral_regs/n14 (net)              5                 0.0000     2.4756 r
  ecnurvcore/genral_regs/U265/I (LVT_INHDV1)            0.0790    0.0000     2.4756 r
  ecnurvcore/genral_regs/U265/ZN (LVT_INHDV1)           0.1818    0.1301     2.6058 f
  ecnurvcore/genral_regs/n134 (net)            11                 0.0000     2.6058 f
  ecnurvcore/genral_regs/U561/A1 (LVT_AOI22HDV1)        0.1818    0.0000     2.6058 f
  ecnurvcore/genral_regs/U561/ZN (LVT_AOI22HDV1)        0.1652    0.1450     2.7508 r
  ecnurvcore/genral_regs/n298 (net)             1                 0.0000     2.7508 r
  ecnurvcore/genral_regs/U568/B (LVT_OAI211HDV1)        0.1652    0.0000     2.7508 r
  ecnurvcore/genral_regs/U568/ZN (LVT_OAI211HDV1)       0.1133    0.0998     2.8506 f
  ecnurvcore/genral_regs/n301 (net)             1                 0.0000     2.8506 f
  ecnurvcore/genral_regs/U571/A1 (LVT_INAND3HDV1)       0.1133    0.0000     2.8506 f
  ecnurvcore/genral_regs/U571/ZN (LVT_INAND3HDV1)       0.0941    0.1470     2.9976 f
  ecnurvcore/genral_regs/n313 (net)             1                 0.0000     2.9976 f
  ecnurvcore/genral_regs/U581/A1 (LVT_OR3HDV1)          0.0941    0.0000     2.9976 f
  ecnurvcore/genral_regs/U581/Z (LVT_OR3HDV1)           0.0903    0.2425     3.2401 f
  ecnurvcore/genral_regs/data_rd1[9] (net)      1                 0.0000     3.2401 f
  ecnurvcore/genral_regs/data_rd1[9] (ysyx_210295_regs_0)         0.0000     3.2401 f
  ecnurvcore/data_rs1_id_i[9] (net)                               0.0000     3.2401 f
  ecnurvcore/core_id/data_rs1_i[9] (ysyx_210295_id_stage_0)       0.0000     3.2401 f
  ecnurvcore/core_id/data_rs1_i[9] (net)                          0.0000     3.2401 f
  ecnurvcore/core_id/id_decoder/data_rs1_reg[9] (ysyx_210295_decoder_0)
                                                                  0.0000     3.2401 f
  ecnurvcore/core_id/id_decoder/data_rs1_reg[9] (net)             0.0000     3.2401 f
  ecnurvcore/core_id/id_decoder/U284/A1 (LVT_NAND2HDV1)
                                                        0.0903    0.0000     3.2401 f
  ecnurvcore/core_id/id_decoder/U284/ZN (LVT_NAND2HDV1)
                                                        0.1600    0.0880     3.3281 r
  ecnurvcore/core_id/id_decoder/n616 (net)      2                 0.0000     3.3281 r
  ecnurvcore/core_id/id_decoder/U286/A1 (LVT_NAND2HDV4)
                                                        0.1600    0.0000     3.3281 r
  ecnurvcore/core_id/id_decoder/U286/ZN (LVT_NAND2HDV4)
                                                        0.0977    0.0840     3.4121 f
  ecnurvcore/core_id/id_decoder/data_rs1[9] (net)
                                                5                 0.0000     3.4121 f
  ecnurvcore/core_id/id_decoder/data_rs1[9] (ysyx_210295_decoder_0)
                                                                  0.0000     3.4121 f
  ecnurvcore/core_id/jmpb_rs1_o[9] (net)                          0.0000     3.4121 f
  ecnurvcore/core_id/jmpb_rs1_o[9] (ysyx_210295_id_stage_0)       0.0000     3.4121 f
  ecnurvcore/data_rs1_ctrl_i[9] (net)                             0.0000     3.4121 f
  ecnurvcore/core_ctrl/data_rs1_i[9] (ysyx_210295_ctrl_0)         0.0000     3.4121 f
  ecnurvcore/core_ctrl/data_rs1_i[9] (net)                        0.0000     3.4121 f
  ecnurvcore/core_ctrl/U50/A1 (LVT_OR2HDV1)             0.0977    0.0000     3.4121 f
  ecnurvcore/core_ctrl/U50/Z (LVT_OR2HDV1)              0.0641    0.1693     3.5814 f
  ecnurvcore/core_ctrl/n208 (net)               1                 0.0000     3.5814 f
  ecnurvcore/core_ctrl/U145/A1 (LVT_NAND2HDV1)          0.0641    0.0000     3.5814 f
  ecnurvcore/core_ctrl/U145/ZN (LVT_NAND2HDV1)          0.0759    0.0528     3.6342 r
  ecnurvcore/core_ctrl/n211 (net)               1                 0.0000     3.6342 r
  ecnurvcore/core_ctrl/U146/A1 (LVT_NAND2HDV2)          0.0759    0.0000     3.6342 r
  ecnurvcore/core_ctrl/U146/ZN (LVT_NAND2HDV2)          0.0537    0.0499     3.6841 f
  ecnurvcore/core_ctrl/n215 (net)               1                 0.0000     3.6841 f
  ecnurvcore/core_ctrl/U149/B (LVT_OAI211HDV2)          0.0537    0.0000     3.6841 f
  ecnurvcore/core_ctrl/U149/ZN (LVT_OAI211HDV2)         0.1629    0.0494     3.7335 r
  ecnurvcore/core_ctrl/n227 (net)               1                 0.0000     3.7335 r
  ecnurvcore/core_ctrl/U156/A1 (LVT_AOI21HDV2)          0.1629    0.0000     3.7335 r
  ecnurvcore/core_ctrl/U156/ZN (LVT_AOI21HDV2)          0.0885    0.0796     3.8130 f
  ecnurvcore/core_ctrl/n228 (net)               1                 0.0000     3.8130 f
  ecnurvcore/core_ctrl/U157/C (LVT_OAI211HDV2)          0.0885    0.0000     3.8130 f
  ecnurvcore/core_ctrl/U157/ZN (LVT_OAI211HDV2)         0.1681    0.0644     3.8774 r
  ecnurvcore/core_ctrl/n239 (net)               1                 0.0000     3.8774 r
  ecnurvcore/core_ctrl/U162/B1 (LVT_INAND3HDV2)         0.1681    0.0000     3.8774 r
  ecnurvcore/core_ctrl/U162/ZN (LVT_INAND3HDV2)         0.1083    0.0906     3.9680 f
  ecnurvcore/core_ctrl/n257 (net)               1                 0.0000     3.9680 f
  ecnurvcore/core_ctrl/U176/A1 (LVT_NAND2HDV2)          0.1083    0.0000     3.9680 f
  ecnurvcore/core_ctrl/U176/ZN (LVT_NAND2HDV2)          0.0601    0.0522     4.0202 r
  ecnurvcore/core_ctrl/n269 (net)               1                 0.0000     4.0202 r
  ecnurvcore/core_ctrl/U192/A1 (LVT_NAND2HDV2)          0.0601    0.0000     4.0202 r
  ecnurvcore/core_ctrl/U192/ZN (LVT_NAND2HDV2)          0.0507    0.0463     4.0665 f
  ecnurvcore/core_ctrl/n293 (net)               1                 0.0000     4.0665 f
  ecnurvcore/core_ctrl/U209/A1 (LVT_NAND2HDV2)          0.0507    0.0000     4.0665 f
  ecnurvcore/core_ctrl/U209/ZN (LVT_NAND2HDV2)          0.0551    0.0412     4.1077 r
  ecnurvcore/core_ctrl/n299 (net)               1                 0.0000     4.1077 r
  ecnurvcore/core_ctrl/U219/A1 (LVT_NAND2HDV2)          0.0551    0.0000     4.1077 r
  ecnurvcore/core_ctrl/U219/ZN (LVT_NAND2HDV2)          0.0504    0.0452     4.1529 f
  ecnurvcore/core_ctrl/n319 (net)               1                 0.0000     4.1529 f
  ecnurvcore/core_ctrl/U235/A1 (LVT_NAND3HDV2)          0.0504    0.0000     4.1529 f
  ecnurvcore/core_ctrl/U235/ZN (LVT_NAND3HDV2)          0.0865    0.0474     4.2003 r
  ecnurvcore/core_ctrl/n326 (net)               1                 0.0000     4.2003 r
  ecnurvcore/core_ctrl/U249/A1 (LVT_NAND2HDV2)          0.0865    0.0000     4.2003 r
  ecnurvcore/core_ctrl/U249/ZN (LVT_NAND2HDV2)          0.0603    0.0510     4.2512 f
  ecnurvcore/core_ctrl/n347 (net)               1                 0.0000     4.2512 f
  ecnurvcore/core_ctrl/U263/A1 (LVT_NAND2HDV2)          0.0603    0.0000     4.2512 f
  ecnurvcore/core_ctrl/U263/ZN (LVT_NAND2HDV2)          0.0549    0.0430     4.2943 r
  ecnurvcore/core_ctrl/n351 (net)               1                 0.0000     4.2943 r
  ecnurvcore/core_ctrl/U270/A1 (LVT_NAND4HDV2)          0.0549    0.0000     4.2943 r
  ecnurvcore/core_ctrl/U270/ZN (LVT_NAND4HDV2)          0.1312    0.0800     4.3743 f
  ecnurvcore/core_ctrl/n360 (net)               1                 0.0000     4.3743 f
  ecnurvcore/core_ctrl/U276/B1 (LVT_AOI22HDV2)          0.1312    0.0000     4.3743 f
  ecnurvcore/core_ctrl/U276/ZN (LVT_AOI22HDV2)          0.1523    0.1016     4.4758 r
  ecnurvcore/core_ctrl/n364 (net)               1                 0.0000     4.4758 r
  ecnurvcore/core_ctrl/U278/A1 (LVT_OAI22HDV2)          0.1523    0.0000     4.4758 r
  ecnurvcore/core_ctrl/U278/ZN (LVT_OAI22HDV2)          0.0884    0.0758     4.5516 f
  ecnurvcore/core_ctrl/n366 (net)               1                 0.0000     4.5516 f
  ecnurvcore/core_ctrl/U279/B1 (LVT_AOI22HDV2)          0.0884    0.0000     4.5516 f
  ecnurvcore/core_ctrl/U279/ZN (LVT_AOI22HDV2)          0.1501    0.0915     4.6431 r
  ecnurvcore/core_ctrl/n370 (net)               1                 0.0000     4.6431 r
  ecnurvcore/core_ctrl/U281/B1 (LVT_IOA22HDV2)          0.1501    0.0000     4.6431 r
  ecnurvcore/core_ctrl/U281/ZN (LVT_IOA22HDV2)          0.0758    0.0689     4.7121 f
  ecnurvcore/core_ctrl/n372 (net)               1                 0.0000     4.7121 f
  ecnurvcore/core_ctrl/U282/B1 (LVT_AOI22HDV2)          0.0758    0.0000     4.7121 f
  ecnurvcore/core_ctrl/U282/ZN (LVT_AOI22HDV2)          0.1501    0.0883     4.8004 r
  ecnurvcore/core_ctrl/n376 (net)               1                 0.0000     4.8004 r
  ecnurvcore/core_ctrl/U283/B1 (LVT_IOA22HDV2)          0.1501    0.0000     4.8004 r
  ecnurvcore/core_ctrl/U283/ZN (LVT_IOA22HDV2)          0.0758    0.0689     4.8693 f
  ecnurvcore/core_ctrl/n378 (net)               1                 0.0000     4.8693 f
  ecnurvcore/core_ctrl/U284/B1 (LVT_AOI22HDV2)          0.0758    0.0000     4.8693 f
  ecnurvcore/core_ctrl/U284/ZN (LVT_AOI22HDV2)          0.1484    0.0874     4.9567 r
  ecnurvcore/core_ctrl/n382 (net)               1                 0.0000     4.9567 r
  ecnurvcore/core_ctrl/U285/A1 (LVT_OAI22HDV2)          0.1484    0.0000     4.9567 r
  ecnurvcore/core_ctrl/U285/ZN (LVT_OAI22HDV2)          0.0884    0.0751     5.0317 f
  ecnurvcore/core_ctrl/n384 (net)               1                 0.0000     5.0317 f
  ecnurvcore/core_ctrl/U286/B1 (LVT_AOI22HDV2)          0.0884    0.0000     5.0317 f
  ecnurvcore/core_ctrl/U286/ZN (LVT_AOI22HDV2)          0.1501    0.0915     5.1233 r
  ecnurvcore/core_ctrl/n388 (net)               1                 0.0000     5.1233 r
  ecnurvcore/core_ctrl/U287/B1 (LVT_IOA22HDV2)          0.1501    0.0000     5.1233 r
  ecnurvcore/core_ctrl/U287/ZN (LVT_IOA22HDV2)          0.0758    0.0689     5.1922 f
  ecnurvcore/core_ctrl/n390 (net)               1                 0.0000     5.1922 f
  ecnurvcore/core_ctrl/U288/B1 (LVT_AOI22HDV2)          0.0758    0.0000     5.1922 f
  ecnurvcore/core_ctrl/U288/ZN (LVT_AOI22HDV2)          0.1501    0.0883     5.2805 r
  ecnurvcore/core_ctrl/n394 (net)               1                 0.0000     5.2805 r
  ecnurvcore/core_ctrl/U289/B1 (LVT_IOA22HDV2)          0.1501    0.0000     5.2805 r
  ecnurvcore/core_ctrl/U289/ZN (LVT_IOA22HDV2)          0.0758    0.0689     5.3494 f
  ecnurvcore/core_ctrl/n396 (net)               1                 0.0000     5.3494 f
  ecnurvcore/core_ctrl/U290/B1 (LVT_AOI22HDV2)          0.0758    0.0000     5.3494 f
  ecnurvcore/core_ctrl/U290/ZN (LVT_AOI22HDV2)          0.1484    0.0874     5.4368 r
  ecnurvcore/core_ctrl/n399 (net)               1                 0.0000     5.4368 r
  ecnurvcore/core_ctrl/U291/A1 (LVT_OAI22HDV2)          0.1484    0.0000     5.4368 r
  ecnurvcore/core_ctrl/U291/ZN (LVT_OAI22HDV2)          0.1086    0.0902     5.5270 f
  ecnurvcore/core_ctrl/n401 (net)               1                 0.0000     5.5270 f
  ecnurvcore/core_ctrl/U292/A1 (LVT_NAND2HDV4)          0.1086    0.0000     5.5270 f
  ecnurvcore/core_ctrl/U292/ZN (LVT_NAND2HDV4)          0.0843    0.0656     5.5927 r
  ecnurvcore/core_ctrl/n508 (net)               2                 0.0000     5.5927 r
  ecnurvcore/core_ctrl/U376/A1 (LVT_NAND2HDV4)          0.0843    0.0000     5.5927 r
  ecnurvcore/core_ctrl/U376/ZN (LVT_NAND2HDV4)          0.0539    0.0500     5.6426 f
  ecnurvcore/core_ctrl/n506 (net)               1                 0.0000     5.6426 f
  ecnurvcore/core_ctrl/U377/B (LVT_OAI211HDV4)          0.0539    0.0000     5.6426 f
  ecnurvcore/core_ctrl/U377/ZN (LVT_OAI211HDV4)         0.1719    0.0469     5.6895 r
  ecnurvcore/core_ctrl/n510 (net)               1                 0.0000     5.6895 r
  ecnurvcore/core_ctrl/U378/A1 (LVT_NAND2HDV4)          0.1719    0.0000     5.6895 r
  ecnurvcore/core_ctrl/U378/ZN (LVT_NAND2HDV4)          0.0898    0.0781     5.7676 f
  ecnurvcore/core_ctrl/n606 (net)               2                 0.0000     5.7676 f
  ecnurvcore/core_ctrl/U644/B1 (LVT_INAND2HDV4)         0.0898    0.0000     5.7676 f
  ecnurvcore/core_ctrl/U644/ZN (LVT_INAND2HDV4)         0.0814    0.0679     5.8355 r
  ecnurvcore/core_ctrl/jmp_en_o (net)           2                 0.0000     5.8355 r
  ecnurvcore/core_ctrl/jmp_en_o (ysyx_210295_ctrl_0)              0.0000     5.8355 r
  ecnurvcore/jmp_en_pc_i (net)                                    0.0000     5.8355 r
  ecnurvcore/core_pc/jmp_en (ysyx_210295_pc_0)                    0.0000     5.8355 r
  ecnurvcore/core_pc/jmp_en (net)                                 0.0000     5.8355 r
  ecnurvcore/core_pc/U43/I (LVT_INHDV4)                 0.0814    0.0000     5.8355 r
  ecnurvcore/core_pc/U43/ZN (LVT_INHDV4)                0.0468    0.0434     5.8789 f
  ecnurvcore/core_pc/n51 (net)                  1                 0.0000     5.8789 f
  ecnurvcore/core_pc/U89/A1 (LVT_NAND2HDV8)             0.0468    0.0000     5.8789 f
  ecnurvcore/core_pc/U89/ZN (LVT_NAND2HDV8)             0.0965    0.0526     5.9315 r
  ecnurvcore/core_pc/n304 (net)                 4                 0.0000     5.9315 r
  ecnurvcore/core_pc/U90/I (LVT_INHDV8)                 0.0965    0.0000     5.9315 r
  ecnurvcore/core_pc/U90/ZN (LVT_INHDV8)                0.1118    0.0926     6.0242 f
  ecnurvcore/core_pc/n311 (net)                33                 0.0000     6.0242 f
  ecnurvcore/core_pc/U202/A1 (LVT_AOI211HDV4)           0.1118    0.0000     6.0242 f
  ecnurvcore/core_pc/U202/ZN (LVT_AOI211HDV4)           0.1718    0.1336     6.1577 r
  ecnurvcore/core_pc/n159 (net)                 1                 0.0000     6.1577 r
  ecnurvcore/core_pc/U203/B (LVT_IOA21HDV2)             0.1718    0.0000     6.1577 r
  ecnurvcore/core_pc/U203/ZN (LVT_IOA21HDV2)            0.0586    0.0542     6.2119 f
  ecnurvcore/core_pc/N103 (net)                 1                 0.0000     6.2119 f
  ecnurvcore/core_pc/addr_instr_reg_29_/D (LVT_DQHDV2)
                                                        0.0586    0.0000     6.2119 f
  data arrival time                                                          6.2119
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  ecnurvcore/core_pc/addr_instr_reg_29_/CK (LVT_DQHDV2)           0.0000     6.3500 r
  library setup time                                             -0.1370     6.2130
  data required time                                                         6.2130
  ------------------------------------------------------------------------------------
  data required time                                                         6.2130
  data arrival time                                                         -6.2119
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0011
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    698
    Unconnected ports (LINT-28)                                   289
    Feedthrough (LINT-29)                                         230
    Shorted outputs (LINT-31)                                      89
    Constant outputs (LINT-52)                                     90
Cells                                                            1268
    Cells do not drive (LINT-1)                                    10
    Connected to power or ground (LINT-32)                       1197
    Nets connected to multiple pins on same cell (LINT-33)         61
Nets                                                              227
    Unloaded nets (LINT-2)                                        227
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210295_timer', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_pc', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_reg_csr', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_ctrl', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_ctrl', cell 'B_20' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_ctrl', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_ctrl', cell 'B_23' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_ex', cell 'B_33' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_btb_ctrl', cell 'C1637' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295_btb_ctrl', cell 'C1646' does not drive any nets. (LINT-1)
Warning: In design 'ysyx_210295', net 'araddr[32]' driven by pin 'u_interconnect/araddr_axi[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[33]' driven by pin 'u_interconnect/araddr_axi[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[34]' driven by pin 'u_interconnect/araddr_axi[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[35]' driven by pin 'u_interconnect/araddr_axi[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[36]' driven by pin 'u_interconnect/araddr_axi[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[37]' driven by pin 'u_interconnect/araddr_axi[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[38]' driven by pin 'u_interconnect/araddr_axi[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[39]' driven by pin 'u_interconnect/araddr_axi[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[40]' driven by pin 'u_interconnect/araddr_axi[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[41]' driven by pin 'u_interconnect/araddr_axi[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[42]' driven by pin 'u_interconnect/araddr_axi[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[43]' driven by pin 'u_interconnect/araddr_axi[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[44]' driven by pin 'u_interconnect/araddr_axi[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[45]' driven by pin 'u_interconnect/araddr_axi[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[46]' driven by pin 'u_interconnect/araddr_axi[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[47]' driven by pin 'u_interconnect/araddr_axi[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[48]' driven by pin 'u_interconnect/araddr_axi[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[49]' driven by pin 'u_interconnect/araddr_axi[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[50]' driven by pin 'u_interconnect/araddr_axi[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[51]' driven by pin 'u_interconnect/araddr_axi[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[52]' driven by pin 'u_interconnect/araddr_axi[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[53]' driven by pin 'u_interconnect/araddr_axi[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[54]' driven by pin 'u_interconnect/araddr_axi[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[55]' driven by pin 'u_interconnect/araddr_axi[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[56]' driven by pin 'u_interconnect/araddr_axi[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[57]' driven by pin 'u_interconnect/araddr_axi[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[58]' driven by pin 'u_interconnect/araddr_axi[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[59]' driven by pin 'u_interconnect/araddr_axi[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[60]' driven by pin 'u_interconnect/araddr_axi[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[61]' driven by pin 'u_interconnect/araddr_axi[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[62]' driven by pin 'u_interconnect/araddr_axi[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'araddr[63]' driven by pin 'u_interconnect/araddr_axi[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[32]' driven by pin 'u_interconnect/awaddr_axi[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[33]' driven by pin 'u_interconnect/awaddr_axi[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[34]' driven by pin 'u_interconnect/awaddr_axi[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[35]' driven by pin 'u_interconnect/awaddr_axi[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[36]' driven by pin 'u_interconnect/awaddr_axi[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[37]' driven by pin 'u_interconnect/awaddr_axi[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[38]' driven by pin 'u_interconnect/awaddr_axi[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[39]' driven by pin 'u_interconnect/awaddr_axi[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[40]' driven by pin 'u_interconnect/awaddr_axi[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[41]' driven by pin 'u_interconnect/awaddr_axi[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[42]' driven by pin 'u_interconnect/awaddr_axi[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[43]' driven by pin 'u_interconnect/awaddr_axi[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[44]' driven by pin 'u_interconnect/awaddr_axi[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[45]' driven by pin 'u_interconnect/awaddr_axi[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[46]' driven by pin 'u_interconnect/awaddr_axi[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[47]' driven by pin 'u_interconnect/awaddr_axi[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[48]' driven by pin 'u_interconnect/awaddr_axi[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[49]' driven by pin 'u_interconnect/awaddr_axi[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[50]' driven by pin 'u_interconnect/awaddr_axi[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[51]' driven by pin 'u_interconnect/awaddr_axi[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[52]' driven by pin 'u_interconnect/awaddr_axi[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[53]' driven by pin 'u_interconnect/awaddr_axi[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[54]' driven by pin 'u_interconnect/awaddr_axi[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[55]' driven by pin 'u_interconnect/awaddr_axi[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[56]' driven by pin 'u_interconnect/awaddr_axi[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[57]' driven by pin 'u_interconnect/awaddr_axi[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[58]' driven by pin 'u_interconnect/awaddr_axi[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[59]' driven by pin 'u_interconnect/awaddr_axi[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[60]' driven by pin 'u_interconnect/awaddr_axi[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[61]' driven by pin 'u_interconnect/awaddr_axi[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[62]' driven by pin 'u_interconnect/awaddr_axi[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'awaddr[63]' driven by pin 'u_interconnect/awaddr_axi[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[32]' driven by pin 'u_interconnect/araddr_timer[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[33]' driven by pin 'u_interconnect/araddr_timer[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[34]' driven by pin 'u_interconnect/araddr_timer[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[35]' driven by pin 'u_interconnect/araddr_timer[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[36]' driven by pin 'u_interconnect/araddr_timer[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[37]' driven by pin 'u_interconnect/araddr_timer[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[38]' driven by pin 'u_interconnect/araddr_timer[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[39]' driven by pin 'u_interconnect/araddr_timer[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[40]' driven by pin 'u_interconnect/araddr_timer[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[41]' driven by pin 'u_interconnect/araddr_timer[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[42]' driven by pin 'u_interconnect/araddr_timer[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[43]' driven by pin 'u_interconnect/araddr_timer[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[44]' driven by pin 'u_interconnect/araddr_timer[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[45]' driven by pin 'u_interconnect/araddr_timer[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[46]' driven by pin 'u_interconnect/araddr_timer[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[47]' driven by pin 'u_interconnect/araddr_timer[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[48]' driven by pin 'u_interconnect/araddr_timer[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[49]' driven by pin 'u_interconnect/araddr_timer[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[50]' driven by pin 'u_interconnect/araddr_timer[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[51]' driven by pin 'u_interconnect/araddr_timer[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[52]' driven by pin 'u_interconnect/araddr_timer[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[53]' driven by pin 'u_interconnect/araddr_timer[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[54]' driven by pin 'u_interconnect/araddr_timer[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[55]' driven by pin 'u_interconnect/araddr_timer[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[56]' driven by pin 'u_interconnect/araddr_timer[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[57]' driven by pin 'u_interconnect/araddr_timer[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[58]' driven by pin 'u_interconnect/araddr_timer[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[59]' driven by pin 'u_interconnect/araddr_timer[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[60]' driven by pin 'u_interconnect/araddr_timer[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[61]' driven by pin 'u_interconnect/araddr_timer[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[62]' driven by pin 'u_interconnect/araddr_timer[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_araddr_64[63]' driven by pin 'u_interconnect/araddr_timer[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[32]' driven by pin 'u_interconnect/awaddr_timer[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[33]' driven by pin 'u_interconnect/awaddr_timer[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[34]' driven by pin 'u_interconnect/awaddr_timer[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[35]' driven by pin 'u_interconnect/awaddr_timer[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[36]' driven by pin 'u_interconnect/awaddr_timer[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[37]' driven by pin 'u_interconnect/awaddr_timer[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[38]' driven by pin 'u_interconnect/awaddr_timer[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[39]' driven by pin 'u_interconnect/awaddr_timer[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[40]' driven by pin 'u_interconnect/awaddr_timer[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[41]' driven by pin 'u_interconnect/awaddr_timer[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[42]' driven by pin 'u_interconnect/awaddr_timer[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[43]' driven by pin 'u_interconnect/awaddr_timer[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[44]' driven by pin 'u_interconnect/awaddr_timer[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[45]' driven by pin 'u_interconnect/awaddr_timer[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[46]' driven by pin 'u_interconnect/awaddr_timer[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[47]' driven by pin 'u_interconnect/awaddr_timer[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[48]' driven by pin 'u_interconnect/awaddr_timer[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[49]' driven by pin 'u_interconnect/awaddr_timer[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[50]' driven by pin 'u_interconnect/awaddr_timer[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[51]' driven by pin 'u_interconnect/awaddr_timer[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[52]' driven by pin 'u_interconnect/awaddr_timer[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[53]' driven by pin 'u_interconnect/awaddr_timer[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[54]' driven by pin 'u_interconnect/awaddr_timer[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[55]' driven by pin 'u_interconnect/awaddr_timer[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[56]' driven by pin 'u_interconnect/awaddr_timer[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[57]' driven by pin 'u_interconnect/awaddr_timer[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[58]' driven by pin 'u_interconnect/awaddr_timer[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[59]' driven by pin 'u_interconnect/awaddr_timer[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[60]' driven by pin 'u_interconnect/awaddr_timer[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[61]' driven by pin 'u_interconnect/awaddr_timer[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[62]' driven by pin 'u_interconnect/awaddr_timer[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'timer_saxi_awaddr_64[63]' driven by pin 'u_interconnect/awaddr_timer[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/mem_except' driven by pin 'ecnurvcore/core_ex/mem_except_o' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[0]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[1]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[2]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[3]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[3]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[4]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[4]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[5]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[5]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[6]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[6]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[7]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[7]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[8]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[8]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[9]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[9]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[10]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[10]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[11]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[11]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[12]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[12]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[13]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[13]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[14]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[14]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[15]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[15]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[16]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[16]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[17]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[17]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[18]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[18]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[19]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[19]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[20]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[20]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[21]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[21]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[22]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[22]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[23]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[23]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[24]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[24]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[25]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[25]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[26]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[26]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[27]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[27]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[28]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[28]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[29]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[29]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[30]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[30]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/diff_instr_ex_o[31]' driven by pin 'ecnurvcore/core_ex/diff_instr_o[31]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/prediction_result_t' driven by pin 'ecnurvcore/core_ctrl/prediction_reg/data_out[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[0]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[0]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[1]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[1]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[2]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[2]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[3]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[3]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[4]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[4]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[5]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[5]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[6]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[6]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[7]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[7]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[8]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[8]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[9]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[9]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[10]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[10]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[11]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[11]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[12]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[12]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[13]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[13]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[14]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[14]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[15]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[15]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[16]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[16]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[17]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[17]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[18]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[18]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[19]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[19]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[20]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[20]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[21]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[21]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[22]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[22]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[23]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[23]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[24]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[24]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[25]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[25]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[26]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[26]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[27]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[27]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[28]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[28]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[29]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[29]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[30]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[30]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[31]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[31]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[32]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[32]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[33]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[33]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[34]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[34]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[35]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[35]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[36]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[36]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[37]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[37]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[38]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[38]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[39]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[39]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[40]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[40]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[41]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[41]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[42]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[42]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[43]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[43]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[44]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[44]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[45]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[45]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[46]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[46]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[47]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[47]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[48]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[48]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[49]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[49]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[50]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[50]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[51]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[51]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[52]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[52]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[53]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[53]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[54]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[54]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[55]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[55]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[56]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[56]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[57]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[57]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[58]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[58]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[59]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[59]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[60]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[60]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[61]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[61]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[62]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[62]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_to_prediction[63]' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/target_pc_o[63]' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', net 'ecnurvcore/core_ctrl/jmp_en_prediction' driven by pin 'ecnurvcore/core_ctrl/ctrl_prediction/jmp_prediction_o' has no loads. (LINT-2)
Warning: In design 'ysyx_210295', port 'io_master_bid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_bid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_bid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_bid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_bresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_bresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_rid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_rid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_rid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_rid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_rresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_master_rresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'instr_rd_en' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_axi_interface', port 'rdata_if[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_stage', port 'hold_code[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_if_stage', port 'instr_mask_i' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_ex_stage', port 'hold_code[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_ex_stage', port 'hold_code[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mstatus[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mstatus[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_clint', port 'csr_mie[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[7]' is connected directly to output port 'awlen_axi[7]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[6]' is connected directly to output port 'awlen_axi[6]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[5]' is connected directly to output port 'awlen_axi[5]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[4]' is connected directly to output port 'awlen_axi[4]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[3]' is connected directly to output port 'awlen_axi[3]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[2]' is connected directly to output port 'awlen_axi[2]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[1]' is connected directly to output port 'awlen_axi[1]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awlen_mem[0]' is connected directly to output port 'awlen_axi[0]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awsize_mem[2]' is connected directly to output port 'awsize_axi[2]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awsize_mem[1]' is connected directly to output port 'awsize_axi[1]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awsize_mem[0]' is connected directly to output port 'awsize_axi[0]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awburst_mem[1]' is connected directly to output port 'awburst_axi[1]'. (LINT-29)
Warning: In design 'ysyx_210295_axi_interconnect', input port 'awburst_mem[0]' is connected directly to output port 'awburst_axi[0]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[63]' is connected directly to output port 'araddr_if[63]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[62]' is connected directly to output port 'araddr_if[62]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[61]' is connected directly to output port 'araddr_if[61]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[60]' is connected directly to output port 'araddr_if[60]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[59]' is connected directly to output port 'araddr_if[59]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[58]' is connected directly to output port 'araddr_if[58]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[57]' is connected directly to output port 'araddr_if[57]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[56]' is connected directly to output port 'araddr_if[56]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[55]' is connected directly to output port 'araddr_if[55]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[54]' is connected directly to output port 'araddr_if[54]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[53]' is connected directly to output port 'araddr_if[53]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[52]' is connected directly to output port 'araddr_if[52]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[51]' is connected directly to output port 'araddr_if[51]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[50]' is connected directly to output port 'araddr_if[50]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[49]' is connected directly to output port 'araddr_if[49]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[48]' is connected directly to output port 'araddr_if[48]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[47]' is connected directly to output port 'araddr_if[47]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[46]' is connected directly to output port 'araddr_if[46]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[45]' is connected directly to output port 'araddr_if[45]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[44]' is connected directly to output port 'araddr_if[44]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[43]' is connected directly to output port 'araddr_if[43]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[42]' is connected directly to output port 'araddr_if[42]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[41]' is connected directly to output port 'araddr_if[41]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[40]' is connected directly to output port 'araddr_if[40]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[39]' is connected directly to output port 'araddr_if[39]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[38]' is connected directly to output port 'araddr_if[38]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[37]' is connected directly to output port 'araddr_if[37]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[36]' is connected directly to output port 'araddr_if[36]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[35]' is connected directly to output port 'araddr_if[35]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[34]' is connected directly to output port 'araddr_if[34]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[33]' is connected directly to output port 'araddr_if[33]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[32]' is connected directly to output port 'araddr_if[32]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[31]' is connected directly to output port 'araddr_if[31]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[30]' is connected directly to output port 'araddr_if[30]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[29]' is connected directly to output port 'araddr_if[29]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[28]' is connected directly to output port 'araddr_if[28]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[27]' is connected directly to output port 'araddr_if[27]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[26]' is connected directly to output port 'araddr_if[26]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[25]' is connected directly to output port 'araddr_if[25]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[24]' is connected directly to output port 'araddr_if[24]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[23]' is connected directly to output port 'araddr_if[23]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[22]' is connected directly to output port 'araddr_if[22]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[21]' is connected directly to output port 'araddr_if[21]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[20]' is connected directly to output port 'araddr_if[20]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[19]' is connected directly to output port 'araddr_if[19]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[18]' is connected directly to output port 'araddr_if[18]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[17]' is connected directly to output port 'araddr_if[17]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[16]' is connected directly to output port 'araddr_if[16]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[15]' is connected directly to output port 'araddr_if[15]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[14]' is connected directly to output port 'araddr_if[14]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[13]' is connected directly to output port 'araddr_if[13]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[12]' is connected directly to output port 'araddr_if[12]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[11]' is connected directly to output port 'araddr_if[11]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[10]' is connected directly to output port 'araddr_if[10]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[9]' is connected directly to output port 'araddr_if[9]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[8]' is connected directly to output port 'araddr_if[8]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[7]' is connected directly to output port 'araddr_if[7]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[6]' is connected directly to output port 'araddr_if[6]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[5]' is connected directly to output port 'araddr_if[5]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[4]' is connected directly to output port 'araddr_if[4]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[3]' is connected directly to output port 'araddr_if[3]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[2]' is connected directly to output port 'araddr_if[2]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[1]' is connected directly to output port 'araddr_if[1]'. (LINT-29)
Warning: In design 'ysyx_210295_if_axi_interface', input port 'pc[0]' is connected directly to output port 'araddr_if[0]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[63]' is connected directly to output port 'awaddr_mem[63]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[62]' is connected directly to output port 'awaddr_mem[62]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[61]' is connected directly to output port 'awaddr_mem[61]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[60]' is connected directly to output port 'awaddr_mem[60]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[59]' is connected directly to output port 'awaddr_mem[59]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[58]' is connected directly to output port 'awaddr_mem[58]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[57]' is connected directly to output port 'awaddr_mem[57]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[56]' is connected directly to output port 'awaddr_mem[56]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[55]' is connected directly to output port 'awaddr_mem[55]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[54]' is connected directly to output port 'awaddr_mem[54]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[53]' is connected directly to output port 'awaddr_mem[53]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[52]' is connected directly to output port 'awaddr_mem[52]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[51]' is connected directly to output port 'awaddr_mem[51]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[50]' is connected directly to output port 'awaddr_mem[50]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[49]' is connected directly to output port 'awaddr_mem[49]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[48]' is connected directly to output port 'awaddr_mem[48]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[47]' is connected directly to output port 'awaddr_mem[47]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[46]' is connected directly to output port 'awaddr_mem[46]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[45]' is connected directly to output port 'awaddr_mem[45]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[44]' is connected directly to output port 'awaddr_mem[44]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[43]' is connected directly to output port 'awaddr_mem[43]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[42]' is connected directly to output port 'awaddr_mem[42]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[41]' is connected directly to output port 'awaddr_mem[41]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[40]' is connected directly to output port 'awaddr_mem[40]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[39]' is connected directly to output port 'awaddr_mem[39]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[38]' is connected directly to output port 'awaddr_mem[38]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[37]' is connected directly to output port 'awaddr_mem[37]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[36]' is connected directly to output port 'awaddr_mem[36]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[35]' is connected directly to output port 'awaddr_mem[35]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[34]' is connected directly to output port 'awaddr_mem[34]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[33]' is connected directly to output port 'awaddr_mem[33]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[32]' is connected directly to output port 'awaddr_mem[32]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[31]' is connected directly to output port 'awaddr_mem[31]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[30]' is connected directly to output port 'awaddr_mem[30]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[29]' is connected directly to output port 'awaddr_mem[29]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[28]' is connected directly to output port 'awaddr_mem[28]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[27]' is connected directly to output port 'awaddr_mem[27]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[26]' is connected directly to output port 'awaddr_mem[26]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[25]' is connected directly to output port 'awaddr_mem[25]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[24]' is connected directly to output port 'awaddr_mem[24]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[23]' is connected directly to output port 'awaddr_mem[23]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[22]' is connected directly to output port 'awaddr_mem[22]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[21]' is connected directly to output port 'awaddr_mem[21]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[20]' is connected directly to output port 'awaddr_mem[20]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[19]' is connected directly to output port 'awaddr_mem[19]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[18]' is connected directly to output port 'awaddr_mem[18]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[17]' is connected directly to output port 'awaddr_mem[17]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[16]' is connected directly to output port 'awaddr_mem[16]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[15]' is connected directly to output port 'awaddr_mem[15]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[14]' is connected directly to output port 'awaddr_mem[14]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[13]' is connected directly to output port 'awaddr_mem[13]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[12]' is connected directly to output port 'awaddr_mem[12]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[11]' is connected directly to output port 'awaddr_mem[11]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[10]' is connected directly to output port 'awaddr_mem[10]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[9]' is connected directly to output port 'awaddr_mem[9]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[8]' is connected directly to output port 'awaddr_mem[8]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[7]' is connected directly to output port 'awaddr_mem[7]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[6]' is connected directly to output port 'awaddr_mem[6]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[5]' is connected directly to output port 'awaddr_mem[5]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[4]' is connected directly to output port 'awaddr_mem[4]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[3]' is connected directly to output port 'awaddr_mem[3]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[2]' is connected directly to output port 'awaddr_mem[2]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[1]' is connected directly to output port 'awaddr_mem[1]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_wr[0]' is connected directly to output port 'awaddr_mem[0]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[63]' is connected directly to output port 'araddr_mem[63]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[62]' is connected directly to output port 'araddr_mem[62]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[61]' is connected directly to output port 'araddr_mem[61]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[60]' is connected directly to output port 'araddr_mem[60]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[59]' is connected directly to output port 'araddr_mem[59]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[58]' is connected directly to output port 'araddr_mem[58]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[57]' is connected directly to output port 'araddr_mem[57]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[56]' is connected directly to output port 'araddr_mem[56]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[55]' is connected directly to output port 'araddr_mem[55]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[54]' is connected directly to output port 'araddr_mem[54]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[53]' is connected directly to output port 'araddr_mem[53]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[52]' is connected directly to output port 'araddr_mem[52]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[51]' is connected directly to output port 'araddr_mem[51]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[50]' is connected directly to output port 'araddr_mem[50]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[49]' is connected directly to output port 'araddr_mem[49]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[48]' is connected directly to output port 'araddr_mem[48]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[47]' is connected directly to output port 'araddr_mem[47]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[46]' is connected directly to output port 'araddr_mem[46]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[45]' is connected directly to output port 'araddr_mem[45]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[44]' is connected directly to output port 'araddr_mem[44]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[43]' is connected directly to output port 'araddr_mem[43]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[42]' is connected directly to output port 'araddr_mem[42]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[41]' is connected directly to output port 'araddr_mem[41]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[40]' is connected directly to output port 'araddr_mem[40]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[39]' is connected directly to output port 'araddr_mem[39]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[38]' is connected directly to output port 'araddr_mem[38]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[37]' is connected directly to output port 'araddr_mem[37]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[36]' is connected directly to output port 'araddr_mem[36]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[35]' is connected directly to output port 'araddr_mem[35]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[34]' is connected directly to output port 'araddr_mem[34]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[33]' is connected directly to output port 'araddr_mem[33]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[32]' is connected directly to output port 'araddr_mem[32]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[31]' is connected directly to output port 'araddr_mem[31]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[30]' is connected directly to output port 'araddr_mem[30]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[29]' is connected directly to output port 'araddr_mem[29]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[28]' is connected directly to output port 'araddr_mem[28]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[27]' is connected directly to output port 'araddr_mem[27]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[26]' is connected directly to output port 'araddr_mem[26]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[25]' is connected directly to output port 'araddr_mem[25]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[24]' is connected directly to output port 'araddr_mem[24]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[23]' is connected directly to output port 'araddr_mem[23]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[22]' is connected directly to output port 'araddr_mem[22]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[21]' is connected directly to output port 'araddr_mem[21]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[20]' is connected directly to output port 'araddr_mem[20]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[19]' is connected directly to output port 'araddr_mem[19]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[18]' is connected directly to output port 'araddr_mem[18]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[17]' is connected directly to output port 'araddr_mem[17]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[16]' is connected directly to output port 'araddr_mem[16]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[15]' is connected directly to output port 'araddr_mem[15]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[14]' is connected directly to output port 'araddr_mem[14]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[13]' is connected directly to output port 'araddr_mem[13]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[12]' is connected directly to output port 'araddr_mem[12]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[11]' is connected directly to output port 'araddr_mem[11]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[10]' is connected directly to output port 'araddr_mem[10]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[9]' is connected directly to output port 'araddr_mem[9]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[8]' is connected directly to output port 'araddr_mem[8]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[7]' is connected directly to output port 'araddr_mem[7]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[6]' is connected directly to output port 'araddr_mem[6]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[5]' is connected directly to output port 'araddr_mem[5]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[4]' is connected directly to output port 'araddr_mem[4]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[3]' is connected directly to output port 'araddr_mem[3]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[2]' is connected directly to output port 'araddr_mem[2]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[1]' is connected directly to output port 'araddr_mem[1]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'addr_mem_rd[0]' is connected directly to output port 'araddr_mem[0]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'size_mem_wr[2]' is connected directly to output port 'awsize_mem[2]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'size_mem_wr[1]' is connected directly to output port 'awsize_mem[1]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'size_mem_wr[0]' is connected directly to output port 'awsize_mem[0]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'size_mem_rd[2]' is connected directly to output port 'arsize_mem[2]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'size_mem_rd[1]' is connected directly to output port 'arsize_mem[1]'. (LINT-29)
Warning: In design 'ysyx_210295_mem_axi_interface', input port 'size_mem_rd[0]' is connected directly to output port 'arsize_mem[0]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[6]' is connected directly to output port 'operation_code[6]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[5]' is connected directly to output port 'operation_code[5]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[4]' is connected directly to output port 'operation_code[4]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[3]' is connected directly to output port 'operation_code[3]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[2]' is connected directly to output port 'operation_code[2]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[1]' is connected directly to output port 'operation_code[1]'. (LINT-29)
Warning: In design 'ysyx_210295_decoder', input port 'instr[0]' is connected directly to output port 'operation_code[0]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[11]' is connected directly to output port 'csr_addr_o[11]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[10]' is connected directly to output port 'csr_addr_o[10]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[9]' is connected directly to output port 'csr_addr_o[9]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[8]' is connected directly to output port 'csr_addr_o[8]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[7]' is connected directly to output port 'csr_addr_o[7]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[6]' is connected directly to output port 'csr_addr_o[6]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[5]' is connected directly to output port 'csr_addr_o[5]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[4]' is connected directly to output port 'csr_addr_o[4]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[3]' is connected directly to output port 'csr_addr_o[3]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[2]' is connected directly to output port 'csr_addr_o[2]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[1]' is connected directly to output port 'csr_addr_o[1]'. (LINT-29)
Warning: In design 'ysyx_210295_ex_csr', input port 'csr_addr_i[0]' is connected directly to output port 'csr_addr_o[0]'. (LINT-29)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210295_mem_axi_interface', output port 'wvalid_mem' is connected directly to output port 'wlast_mem'. (LINT-31)
Warning: In design 'ysyx_210295_if_stage', output port 'fetch_except_o' is connected directly to output port 'except_cause_o[0]'. (LINT-31)
Warning: In design 'ysyx_210295_if_stage', output port 'except_cause_o[3]' is connected directly to output port 'except_cause_o[1]'. (LINT-31)
Warning: In design 'ysyx_210295_if_stage', output port 'except_cause_o[3]' is connected directly to output port 'except_cause_o[2]'. (LINT-31)
Warning: In design 'ysyx_210295_ctrl', output port 'hold_code_o[1]' is connected directly to output port 'hold_code_o[0]'. (LINT-31)
Warning: In design 'ysyx_210295_ex', output port 'strb_mem_wr[0]' is connected directly to output port 'mem_wr_en'. (LINT-31)
Warning: In design 'ysyx_210295_ex', output port 'size_mem_wr[2]' is connected directly to output port 'size_mem_rd[2]'. (LINT-31)
Warning: In design 'ysyx_210295_ex', output port 'size_mem_wr[2]' is connected directly to output port 'except_cause[3]'. (LINT-31)
Warning: In design 'ysyx_210295_core', a pin on submodule 'core_clint' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'except_src_ex' is connected to logic 0. 
Warning: In design 'ysyx_210295_core', a pin on submodule 'diff_except_async_r1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_mem_axi_interface', a pin on submodule 'diff_wr_en_ok' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_en' is connected to logic 1. 
Warning: In design 'ysyx_210295_mem_axi_interface', a pin on submodule 'diff_wr_en_ok' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'diff_ex_we_ok_r' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_en' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'diff_ex_we_ok_r' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mstatus' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_misa' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mie' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtvec' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mscratch' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mepc' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcause' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mtval' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mip' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'wr_en' is connected to logic 1. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mcycle' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_reg_csr', a pin on submodule 'dff_mhartid' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ctrl', a pin on submodule 'diff_irq_jmp_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ctrl', a pin on submodule 'prediction_reg' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ctrl', a pin on submodule 'ctrl_prediction' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hold_code[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ctrl', a pin on submodule 'ctrl_prediction' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'hold_code[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'diff_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_data_rs2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_addr_rd' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_addr_rd' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_addr_rd' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_addr_rd' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_addr_rd' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_wr_en' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_store_code' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 1. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_store_code' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 1. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_store_code' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 1. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_load_code' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 1. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_load_code' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 1. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_load_code' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 1. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_add_sub' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_shift_l_a' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_word_intercept' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_alu_num2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_instr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_csr_data' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_id_ex', a pin on submodule 'dff_opcode' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'diff_ex_instr_i' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_addr_reg_wr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_addr_reg_wr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_addr_reg_wr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_addr_reg_wr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_addr_reg_wr' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[63]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[62]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[61]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[60]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[59]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[58]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[57]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[56]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[55]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[54]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[53]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[52]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[51]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[50]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[49]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[48]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[47]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[46]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[45]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[44]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[43]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[42]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[41]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[40]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[39]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[38]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[37]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[36]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[35]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[34]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[33]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[32]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[31]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[30]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[29]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[28]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[27]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[26]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[25]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[24]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[23]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[22]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[21]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[20]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[19]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[18]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[17]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[16]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[15]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[14]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[13]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[12]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[11]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[10]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[9]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[8]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[7]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[6]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[5]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[4]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[3]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[2]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[1]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_data_alu' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_ex_mem', a pin on submodule 'dff_reg_wr_en' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'data_r_ini[0]' is connected to logic 0. 
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[31]' is connected to pins 'instr_i[31]', 'diff_instr_i[31]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[30]' is connected to pins 'instr_i[30]', 'diff_instr_i[30]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[29]' is connected to pins 'instr_i[29]', 'diff_instr_i[29]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[28]' is connected to pins 'instr_i[28]', 'diff_instr_i[28]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[27]' is connected to pins 'instr_i[27]', 'diff_instr_i[27]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[26]' is connected to pins 'instr_i[26]', 'diff_instr_i[26]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[25]' is connected to pins 'instr_i[25]', 'diff_instr_i[25]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[24]' is connected to pins 'instr_i[24]', 'diff_instr_i[24]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[23]' is connected to pins 'instr_i[23]', 'diff_instr_i[23]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[22]' is connected to pins 'instr_i[22]', 'diff_instr_i[22]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[21]' is connected to pins 'instr_i[21]', 'diff_instr_i[21]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[20]' is connected to pins 'instr_i[20]', 'diff_instr_i[20]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[19]' is connected to pins 'instr_i[19]', 'diff_instr_i[19]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[18]' is connected to pins 'instr_i[18]', 'diff_instr_i[18]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[17]' is connected to pins 'instr_i[17]', 'diff_instr_i[17]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[16]' is connected to pins 'instr_i[16]', 'diff_instr_i[16]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[15]' is connected to pins 'instr_i[15]', 'diff_instr_i[15]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[14]' is connected to pins 'instr_i[14]', 'diff_instr_i[14]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[13]' is connected to pins 'instr_i[13]', 'diff_instr_i[13]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[12]' is connected to pins 'instr_i[12]', 'diff_instr_i[12]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[11]' is connected to pins 'instr_i[11]', 'diff_instr_i[11]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[10]' is connected to pins 'instr_i[10]', 'diff_instr_i[10]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[9]' is connected to pins 'instr_i[9]', 'diff_instr_i[9]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[8]' is connected to pins 'instr_i[8]', 'diff_instr_i[8]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[7]' is connected to pins 'instr_i[7]', 'diff_instr_i[7]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[6]' is connected to pins 'instr_i[6]', 'diff_instr_i[6]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[5]' is connected to pins 'instr_i[5]', 'diff_instr_i[5]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[4]' is connected to pins 'instr_i[4]', 'diff_instr_i[4]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[3]' is connected to pins 'instr_i[3]', 'diff_instr_i[3]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[2]' is connected to pins 'instr_i[2]', 'diff_instr_i[2]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[1]' is connected to pins 'instr_i[1]', 'diff_instr_i[1]''.
Warning: In design 'ysyx_210295_core', the same net is connected to more than one pin on submodule 'core_id'. (LINT-33)
   Net 'instr_id_i[0]' is connected to pins 'instr_i[0]', 'diff_instr_i[0]''.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mstatus'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_misa'. (LINT-33)
   Net '*Logic1*' is connected to pins 'data_r_ini[63]', 'data_r_ini[8]''.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_misa'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[62]', 'data_r_ini[61]'', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mie'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mtvec'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mtvec'. (LINT-33)
   Net '*Logic1*' is connected to pins 'data_r_ini[29]', 'data_r_ini[28]''.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mscratch'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mepc'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mcause'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mtval'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mip'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mcycle'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_reg_csr', the same net is connected to more than one pin on submodule 'dff_mhartid'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_ctrl', the same net is connected to more than one pin on submodule 'ctrl_prediction'. (LINT-33)
   Net '*Logic0*' is connected to pins 'hold_code[1]', 'hold_code[0]''.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'diff_instr'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[31]', 'data_r_ini[30]'', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_data_rs1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_data_rs2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_addr_rd'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[4]', 'data_r_ini[3]'', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_store_code'. (LINT-33)
   Net '*Logic1*' is connected to pins 'data_r_ini[2]', 'data_r_ini[1]'', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_load_code'. (LINT-33)
   Net '*Logic1*' is connected to pins 'data_r_ini[2]', 'data_r_ini[1]'', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_alu_opcode'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[2]', 'data_r_ini[1]'', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_alu_num1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_alu_num2'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_csr_instr'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[2]', 'data_r_ini[1]'', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_csr_data'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_id_ex', the same net is connected to more than one pin on submodule 'dff_opcode'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[6]', 'data_r_ini[5]'', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_ex_mem', the same net is connected to more than one pin on submodule 'diff_ex_instr_i'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[31]', 'data_r_ini[30]'', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_ex_mem', the same net is connected to more than one pin on submodule 'dff_addr_reg_wr'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[4]', 'data_r_ini[3]'', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295_ex_mem', the same net is connected to more than one pin on submodule 'dff_data_alu'. (LINT-33)
   Net '*Logic0*' is connected to pins 'data_r_ini[63]', 'data_r_ini[62]'', 'data_r_ini[61]', 'data_r_ini[60]', 'data_r_ini[59]', 'data_r_ini[58]', 'data_r_ini[57]', 'data_r_ini[56]', 'data_r_ini[55]', 'data_r_ini[54]', 'data_r_ini[53]', 'data_r_ini[52]', 'data_r_ini[51]', 'data_r_ini[50]', 'data_r_ini[49]', 'data_r_ini[48]', 'data_r_ini[47]', 'data_r_ini[46]', 'data_r_ini[45]', 'data_r_ini[44]', 'data_r_ini[43]', 'data_r_ini[42]', 'data_r_ini[41]', 'data_r_ini[40]', 'data_r_ini[39]', 'data_r_ini[38]', 'data_r_ini[37]', 'data_r_ini[36]', 'data_r_ini[35]', 'data_r_ini[34]', 'data_r_ini[33]', 'data_r_ini[32]', 'data_r_ini[31]', 'data_r_ini[30]', 'data_r_ini[29]', 'data_r_ini[28]', 'data_r_ini[27]', 'data_r_ini[26]', 'data_r_ini[25]', 'data_r_ini[24]', 'data_r_ini[23]', 'data_r_ini[22]', 'data_r_ini[21]', 'data_r_ini[20]', 'data_r_ini[19]', 'data_r_ini[18]', 'data_r_ini[17]', 'data_r_ini[16]', 'data_r_ini[15]', 'data_r_ini[14]', 'data_r_ini[13]', 'data_r_ini[12]', 'data_r_ini[11]', 'data_r_ini[10]', 'data_r_ini[9]', 'data_r_ini[8]', 'data_r_ini[7]', 'data_r_ini[6]', 'data_r_ini[5]', 'data_r_ini[4]', 'data_r_ini[3]', 'data_r_ini[2]', 'data_r_ini[1]', 'data_r_ini[0]'.
Warning: In design 'ysyx_210295', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_stage', output port 'except_cause_o[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_stage', output port 'except_cause_o[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_if_stage', output port 'except_cause_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_ctrl', output port 'hold_code_o[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_ctrl', output port 'hold_code_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_ex', output port 'size_mem_wr[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_ex', output port 'size_mem_rd[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210295_ex', output port 'except_cause[3]' is connected directly to 'logic 0'. (LINT-52)
1
