// Seed: 2847456111
module module_0 #(
    parameter id_5 = 32'd50
) (
    output uwire id_0#(
        ._id_5(-1 * 1),
        .id_6 (-1),
        .id_7 (-1)
    ),
    output supply0 id_1,
    output tri id_2,
    input tri1 id_3
);
  int id_8[1 : id_5];
  ;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    output wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    inout uwire id_6,
    input tri id_7,
    input wand id_8,
    input supply1 id_9,
    output wor id_10#(
        .id_41(-1),
        .id_42(1),
        .id_43(1)
    )
    , id_44,
    output supply1 id_11,
    input tri0 id_12,
    input wor id_13
    , id_45,
    output tri0 id_14,
    input wire id_15,
    input wor id_16,
    input wor id_17,
    input uwire id_18,
    input wire id_19,
    output tri id_20,
    input tri id_21,
    input wand id_22,
    input wire id_23,
    input tri1 id_24,
    output tri0 id_25,
    output wire id_26
    , id_46,
    input tri id_27,
    input tri0 id_28,
    output tri id_29,
    input uwire id_30,
    input tri1 id_31,
    input supply1 id_32
    , id_47,
    input tri0 id_33,
    input wor id_34,
    input tri1 id_35,
    output wire id_36,
    input wand id_37,
    input wire id_38,
    output wire id_39
);
  generate
    wire id_48;
  endgenerate
  nor primCall (
      id_20,
      id_42,
      id_44,
      id_45,
      id_23,
      id_8,
      id_19,
      id_1,
      id_27,
      id_13,
      id_2,
      id_35,
      id_38,
      id_7,
      id_15,
      id_21,
      id_46,
      id_0,
      id_31,
      id_47,
      id_48,
      id_43,
      id_24,
      id_28,
      id_6,
      id_17,
      id_30,
      id_9,
      id_33,
      id_34,
      id_41,
      id_16,
      id_18,
      id_37
  );
  module_0 modCall_1 (
      id_4,
      id_11,
      id_29,
      id_12
  );
  assign modCall_1.id_5 = 0;
endmodule
