OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1552.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4380 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4380.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 50400  dbu (25 um).
[INFO CTS-0021]  Distance between buffers: 1 units (100 um).
[INFO CTS-0019]  Total number of sinks after clustering: 657.
[INFO CTS-0024]  Normalized sink region: [(0.403968, 0.707407), (85.0421, 84.856)].
[INFO CTS-0025]     Width:  84.6381.
[INFO CTS-0026]     Height: 84.1486.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 329
    Sub-region size: 42.3190 X 84.1486
[INFO CTS-0034]     Segment length (rounded): 22.
    Key: 168 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 5
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 168 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 5
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 72 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 6 delay: 5
      location: 0.333333 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Level 2
    Direction: Vertical
    Sinks per sub-region: 165
    Sub-region size: 42.3190 X 42.0743
[INFO CTS-0034]     Segment length (rounded): 22.
    Key: 168 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 5
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 168 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 5
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 72 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 6 delay: 5
      location: 0.333333 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 83
    Sub-region size: 21.1595 X 42.0743
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 168 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 5
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 0 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 2 delay: 5
      location: 1.0 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Level 4
    Direction: Vertical
    Sinks per sub-region: 42
    Sub-region size: 21.1595 X 21.0372
[INFO CTS-0034]     Segment length (rounded): 10.
    Key: 168 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 5
      location: 0.25 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
    Key: 0 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 2 delay: 5
      location: 1.0 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Level 5
    Direction: Horizontal
    Sinks per sub-region: 21
    Sub-region size: 10.5798 X 21.0372
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 72 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 6 delay: 5
      location: 0.333333 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Out of 38 sinks, 1 sinks closer to other cluster.
 Level 6
    Direction: Vertical
    Sinks per sub-region: 11
    Sub-region size: 10.5798 X 10.5186
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 72 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 6 delay: 5
      location: 0.333333 buffer: gf180mcu_fd_sc_mcu9t5v0__clkbuf_8
 Out of 26 sinks, 1 sinks closer to other cluster.
 Out of 20 sinks, 2 sinks closer to other cluster.
 Out of 13 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 657.
[INFO CTS-0018]     Created 779 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 13.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 14.
[INFO CTS-0015]     Created 779 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:35, 3:51, 4:52, 5:63, 6:79, 7:83, 8:80, 9:64, 10:70, 11:42, 12:22, 13:16, 14:11, 15:5, 16:4, 17:2, 18:1..
[INFO CTS-0017]     Max level of the clock tree: 6.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 4380
[INFO CTS-0100]  Leaf buffers 616
[INFO CTS-0101]  Average sink wire length 4322.04 um
[INFO CTS-0102]  Path depth 13 - 14

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -0.09

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -0.05

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -0.05

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_098040_/CLK ^
   1.65
_098111_/CLK ^
   1.94      0.00      -0.28


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _097311_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    0.65    0.12    0.12    1.72 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.14    0.02    1.74 ^ _097311_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.74   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    0.50 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.61 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.05    0.00    0.61 ^ clkbuf_2_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.73 ^ clkbuf_2_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_1_clk (net)
                  0.05    0.00    0.73 ^ clkbuf_2_2_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.85 ^ clkbuf_2_2_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_2_clk (net)
                  0.07    0.00    0.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.97 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.97 ^ clkbuf_3_5_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.10 ^ clkbuf_3_5_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_1_clk (net)
                  0.07    0.00    1.10 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.21 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.05    0.00    1.21 ^ clkbuf_4_11_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.34 ^ clkbuf_4_11_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_1_clk (net)
                  0.07    0.00    1.34 ^ clkbuf_5_23_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.47 ^ clkbuf_5_23_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_23_0_clk (net)
                  0.07    0.00    1.47 ^ clkbuf_6_46_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    14    0.30    0.28    0.26    1.73 ^ clkbuf_6_46_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_46_0_clk (net)
                  0.28    0.01    1.73 ^ clkbuf_leaf_475_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.04    0.07    0.16    1.90 ^ clkbuf_leaf_475_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_475_clk (net)
                  0.07    0.00    1.90 ^ _097311_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    1.90   clock reconvergence pessimism
                          0.24    2.14   library removal time
                                  2.14   data required time
-----------------------------------------------------------------------------
                                  2.14   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)


Startpoint: dstrb (input port clocked by clk)
Endpoint: _097579_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.01    0.00    0.00    1.60 ^ dstrb (in)
                                         dstrb (net)
                  0.00    0.00    1.60 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     6    0.08    0.20    0.19    1.79 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net9 (net)
                  0.20    0.02    1.81 ^ _074674_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.06    0.08    1.89 v _074674_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _001117_ (net)
                  0.06    0.00    1.89 v _097579_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    0.50 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.61 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.05    0.00    0.61 ^ clkbuf_2_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.73 ^ clkbuf_2_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_1_clk (net)
                  0.05    0.00    0.73 ^ clkbuf_2_2_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.85 ^ clkbuf_2_2_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_2_clk (net)
                  0.07    0.00    0.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.97 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.97 ^ clkbuf_3_5_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.10 ^ clkbuf_3_5_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_1_clk (net)
                  0.07    0.00    1.10 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.21 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.05    0.00    1.21 ^ clkbuf_4_11_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.34 ^ clkbuf_4_11_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_1_clk (net)
                  0.07    0.00    1.34 ^ clkbuf_5_22_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.47 ^ clkbuf_5_22_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_22_0_clk (net)
                  0.07    0.00    1.47 ^ clkbuf_6_45_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.29    0.28    0.26    1.72 ^ clkbuf_6_45_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_45_0_clk (net)
                  0.28    0.01    1.73 ^ clkbuf_leaf_456_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.03    0.06    0.16    1.89 ^ clkbuf_leaf_456_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_456_clk (net)
                  0.06    0.00    1.89 ^ _097579_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    1.89   clock reconvergence pessimism
                          0.05    1.94   library hold time
                                  1.94   data required time
-----------------------------------------------------------------------------
                                  1.94   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _100707_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    0.65    0.12    0.12    1.72 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.54    0.21    1.92 ^ _100707_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.92   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.05    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    8.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    8.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    8.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    8.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    8.50 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.61 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.05    0.00    8.61 ^ clkbuf_2_3_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.73 ^ clkbuf_2_3_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_1_clk (net)
                  0.05    0.00    8.73 ^ clkbuf_2_3_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.85 ^ clkbuf_2_3_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_2_clk (net)
                  0.07    0.00    8.85 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.97 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    8.97 ^ clkbuf_3_7_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.10 ^ clkbuf_3_7_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_1_clk (net)
                  0.07    0.00    9.10 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    9.21 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.05    0.00    9.21 ^ clkbuf_4_15_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    9.34 ^ clkbuf_4_15_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_15_1_clk (net)
                  0.07    0.00    9.34 ^ clkbuf_5_30_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    9.47 ^ clkbuf_5_30_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_30_0_clk (net)
                  0.07    0.00    9.47 ^ clkbuf_6_61_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.21    0.20    0.21    9.68 ^ clkbuf_6_61_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_61_0_clk (net)
                  0.21    0.00    9.68 ^ clkbuf_leaf_323_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.02    0.05    0.14    9.83 ^ clkbuf_leaf_323_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_323_clk (net)
                  0.05    0.00    9.83 ^ _100707_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    9.83   clock reconvergence pessimism
                         -0.02    9.80   library recovery time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  7.88   slack (MET)


Startpoint: _097322_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _098013_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    0.50 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.61 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.05    0.00    0.61 ^ clkbuf_2_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.73 ^ clkbuf_2_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_1_clk (net)
                  0.05    0.00    0.73 ^ clkbuf_2_2_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.85 ^ clkbuf_2_2_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_2_clk (net)
                  0.07    0.00    0.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.97 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.97 ^ clkbuf_3_5_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.10 ^ clkbuf_3_5_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_1_clk (net)
                  0.07    0.00    1.10 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.21 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.05    0.00    1.21 ^ clkbuf_4_11_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.34 ^ clkbuf_4_11_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_1_clk (net)
                  0.07    0.00    1.34 ^ clkbuf_5_23_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.47 ^ clkbuf_5_23_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_23_0_clk (net)
                  0.07    0.00    1.47 ^ clkbuf_6_47_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.23    0.22    0.22    1.69 ^ clkbuf_6_47_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_47_0_clk (net)
                  0.22    0.01    1.70 ^ clkbuf_leaf_468_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.03    0.06    0.15    1.84 ^ clkbuf_leaf_468_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_468_clk (net)
                  0.06    0.00    1.84 ^ _097322_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    51    0.61    1.10    1.13    2.97 ^ _097322_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.10    0.02    2.99 ^ load_slew78/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    58    0.62    0.16    0.18    3.17 ^ load_slew78/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net78 (net)
                  0.28    0.08    3.25 ^ load_slew77/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    62    0.63    0.20    0.19    3.44 ^ load_slew77/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net77 (net)
                  0.29    0.08    3.52 ^ load_slew75/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    51    0.60    0.19    0.18    3.70 ^ load_slew75/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net75 (net)
                  0.42    0.14    3.84 ^ _056707_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    13    0.19    0.34    0.26    4.11 v _056707_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _030551_ (net)
                  0.34    0.00    4.11 v _056708_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    12    0.13    0.28    0.26    4.37 ^ _056708_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _030444_ (net)
                  0.28    0.00    4.37 ^ _066064_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.10    0.28    4.65 v _066064_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _049974_ (net)
                  0.10    0.00    4.65 v _094395_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.37    5.02 ^ _094395_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _049976_ (net)
                  0.12    0.00    5.02 ^ _071478_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    5.09 v _071478_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _030411_ (net)
                  0.08    0.00    5.09 v _087839_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.52    5.61 ^ _087839_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030414_ (net)
                  0.16    0.00    5.61 ^ _087841_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.46    6.07 v _087841_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030423_ (net)
                  0.17    0.00    6.07 v _087842_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.54    6.61 ^ _087842_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030425_ (net)
                  0.16    0.00    6.61 ^ _087844_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.18    0.46    7.06 v _087844_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030434_ (net)
                  0.18    0.00    7.06 v _087845_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.11    0.50    7.57 ^ _087845_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030438_ (net)
                  0.11    0.00    7.57 ^ _094399_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.21    0.42    7.98 v _094399_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _049981_ (net)
                  0.21    0.00    7.99 v _066070_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.17    0.16    8.14 ^ _066070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _006775_ (net)
                  0.17    0.00    8.14 ^ _066075_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     2    0.02    0.17    0.10    8.25 v _066075_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _006780_ (net)
                  0.17    0.00    8.25 v _066076_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.24    0.19    8.43 ^ _066076_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _006781_ (net)
                  0.24    0.00    8.43 ^ _066081_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     2    0.01    0.16    0.09    8.52 v _066081_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _006786_ (net)
                  0.16    0.00    8.52 v _075956_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.06    0.20    8.73 v _075956_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _011070_ (net)
                  0.06    0.00    8.73 v _075959_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.29    9.02 v _075959_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _011073_ (net)
                  0.11    0.00    9.02 v _075970_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.07    0.65    9.67 ^ _075970_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _011084_ (net)
                  0.07    0.00    9.67 ^ _075971_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.15    9.82 ^ _075971_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001551_ (net)
                  0.07    0.00    9.82 ^ _098013_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  9.82   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.05    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    8.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    8.14 ^ clkbuf_1_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.25 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_clk (net)
                  0.05    0.00    8.26 ^ clkbuf_1_0_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.37 ^ clkbuf_1_0_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_clk (net)
                  0.05    0.00    8.37 ^ clkbuf_1_0_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.50 ^ clkbuf_1_0_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_2_clk (net)
                  0.07    0.00    8.50 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.61 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_0_clk (net)
                  0.05    0.00    8.61 ^ clkbuf_2_0_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.73 ^ clkbuf_2_0_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_1_clk (net)
                  0.05    0.00    8.73 ^ clkbuf_2_0_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.85 ^ clkbuf_2_0_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_2_clk (net)
                  0.07    0.00    8.85 ^ clkbuf_3_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.97 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    8.97 ^ clkbuf_3_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.10 ^ clkbuf_3_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_1_1_clk (net)
                  0.07    0.00    9.10 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    9.21 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.05    0.00    9.21 ^ clkbuf_4_3_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.34 ^ clkbuf_4_3_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_3_1_clk (net)
                  0.07    0.00    9.34 ^ clkbuf_5_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    9.47 ^ clkbuf_5_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_7_0_clk (net)
                  0.07    0.00    9.47 ^ clkbuf_6_14_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    12    0.27    0.26    0.24    9.71 ^ clkbuf_6_14_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_14_0_clk (net)
                  0.26    0.00    9.72 ^ clkbuf_leaf_602_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.04    0.07    0.16    9.88 ^ clkbuf_leaf_602_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_602_clk (net)
                  0.07    0.00    9.88 ^ _098013_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    9.88   clock reconvergence pessimism
                         -0.11    9.77   library setup time
                                  9.77   data required time
-----------------------------------------------------------------------------
                                  9.77   data required time
                                 -9.82   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _100707_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    0.65    0.12    0.12    1.72 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.54    0.21    1.92 ^ _100707_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.92   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.05    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    8.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    8.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    8.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    8.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    8.50 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.61 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.05    0.00    8.61 ^ clkbuf_2_3_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.73 ^ clkbuf_2_3_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_1_clk (net)
                  0.05    0.00    8.73 ^ clkbuf_2_3_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.85 ^ clkbuf_2_3_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_2_clk (net)
                  0.07    0.00    8.85 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.97 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    8.97 ^ clkbuf_3_7_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.10 ^ clkbuf_3_7_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_1_clk (net)
                  0.07    0.00    9.10 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    9.21 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.05    0.00    9.21 ^ clkbuf_4_15_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    9.34 ^ clkbuf_4_15_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_15_1_clk (net)
                  0.07    0.00    9.34 ^ clkbuf_5_30_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    9.47 ^ clkbuf_5_30_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_30_0_clk (net)
                  0.07    0.00    9.47 ^ clkbuf_6_61_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.21    0.20    0.21    9.68 ^ clkbuf_6_61_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_61_0_clk (net)
                  0.21    0.00    9.68 ^ clkbuf_leaf_323_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.02    0.05    0.14    9.83 ^ clkbuf_leaf_323_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_323_clk (net)
                  0.05    0.00    9.83 ^ _100707_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    9.83   clock reconvergence pessimism
                         -0.02    9.80   library recovery time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  7.88   slack (MET)


Startpoint: _097322_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _098013_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    0.50 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.61 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.05    0.00    0.61 ^ clkbuf_2_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.73 ^ clkbuf_2_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_1_clk (net)
                  0.05    0.00    0.73 ^ clkbuf_2_2_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.85 ^ clkbuf_2_2_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_2_clk (net)
                  0.07    0.00    0.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.97 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.97 ^ clkbuf_3_5_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.10 ^ clkbuf_3_5_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_1_clk (net)
                  0.07    0.00    1.10 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.21 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.05    0.00    1.21 ^ clkbuf_4_11_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.34 ^ clkbuf_4_11_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_1_clk (net)
                  0.07    0.00    1.34 ^ clkbuf_5_23_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.47 ^ clkbuf_5_23_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_23_0_clk (net)
                  0.07    0.00    1.47 ^ clkbuf_6_47_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.23    0.22    0.22    1.69 ^ clkbuf_6_47_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_47_0_clk (net)
                  0.22    0.01    1.70 ^ clkbuf_leaf_468_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.03    0.06    0.15    1.84 ^ clkbuf_leaf_468_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_468_clk (net)
                  0.06    0.00    1.84 ^ _097322_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    51    0.61    1.10    1.13    2.97 ^ _097322_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.10    0.02    2.99 ^ load_slew78/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    58    0.62    0.16    0.18    3.17 ^ load_slew78/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net78 (net)
                  0.28    0.08    3.25 ^ load_slew77/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    62    0.63    0.20    0.19    3.44 ^ load_slew77/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net77 (net)
                  0.29    0.08    3.52 ^ load_slew75/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    51    0.60    0.19    0.18    3.70 ^ load_slew75/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net75 (net)
                  0.42    0.14    3.84 ^ _056707_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    13    0.19    0.34    0.26    4.11 v _056707_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _030551_ (net)
                  0.34    0.00    4.11 v _056708_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    12    0.13    0.28    0.26    4.37 ^ _056708_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _030444_ (net)
                  0.28    0.00    4.37 ^ _066064_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.10    0.28    4.65 v _066064_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _049974_ (net)
                  0.10    0.00    4.65 v _094395_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.37    5.02 ^ _094395_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _049976_ (net)
                  0.12    0.00    5.02 ^ _071478_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    5.09 v _071478_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _030411_ (net)
                  0.08    0.00    5.09 v _087839_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.52    5.61 ^ _087839_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030414_ (net)
                  0.16    0.00    5.61 ^ _087841_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.46    6.07 v _087841_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030423_ (net)
                  0.17    0.00    6.07 v _087842_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.54    6.61 ^ _087842_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030425_ (net)
                  0.16    0.00    6.61 ^ _087844_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.18    0.46    7.06 v _087844_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030434_ (net)
                  0.18    0.00    7.06 v _087845_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.11    0.50    7.57 ^ _087845_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030438_ (net)
                  0.11    0.00    7.57 ^ _094399_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.21    0.42    7.98 v _094399_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _049981_ (net)
                  0.21    0.00    7.99 v _066070_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.17    0.16    8.14 ^ _066070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _006775_ (net)
                  0.17    0.00    8.14 ^ _066075_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     2    0.02    0.17    0.10    8.25 v _066075_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _006780_ (net)
                  0.17    0.00    8.25 v _066076_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.24    0.19    8.43 ^ _066076_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _006781_ (net)
                  0.24    0.00    8.43 ^ _066081_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     2    0.01    0.16    0.09    8.52 v _066081_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _006786_ (net)
                  0.16    0.00    8.52 v _075956_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.06    0.20    8.73 v _075956_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _011070_ (net)
                  0.06    0.00    8.73 v _075959_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.29    9.02 v _075959_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _011073_ (net)
                  0.11    0.00    9.02 v _075970_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.07    0.65    9.67 ^ _075970_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _011084_ (net)
                  0.07    0.00    9.67 ^ _075971_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.15    9.82 ^ _075971_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001551_ (net)
                  0.07    0.00    9.82 ^ _098013_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  9.82   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.05    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    8.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    8.14 ^ clkbuf_1_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.25 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_clk (net)
                  0.05    0.00    8.26 ^ clkbuf_1_0_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.37 ^ clkbuf_1_0_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_clk (net)
                  0.05    0.00    8.37 ^ clkbuf_1_0_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.50 ^ clkbuf_1_0_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_2_clk (net)
                  0.07    0.00    8.50 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.61 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_0_clk (net)
                  0.05    0.00    8.61 ^ clkbuf_2_0_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.73 ^ clkbuf_2_0_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_1_clk (net)
                  0.05    0.00    8.73 ^ clkbuf_2_0_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.85 ^ clkbuf_2_0_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_2_clk (net)
                  0.07    0.00    8.85 ^ clkbuf_3_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.97 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    8.97 ^ clkbuf_3_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.10 ^ clkbuf_3_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_1_1_clk (net)
                  0.07    0.00    9.10 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    9.21 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.05    0.00    9.21 ^ clkbuf_4_3_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.34 ^ clkbuf_4_3_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_3_1_clk (net)
                  0.07    0.00    9.34 ^ clkbuf_5_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    9.47 ^ clkbuf_5_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_7_0_clk (net)
                  0.07    0.00    9.47 ^ clkbuf_6_14_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    12    0.27    0.26    0.24    9.71 ^ clkbuf_6_14_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_14_0_clk (net)
                  0.26    0.00    9.72 ^ clkbuf_leaf_602_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.04    0.07    0.16    9.88 ^ clkbuf_leaf_602_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_602_clk (net)
                  0.07    0.00    9.88 ^ _098013_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    9.88   clock reconvergence pessimism
                         -0.11    9.77   library setup time
                                  9.77   data required time
-----------------------------------------------------------------------------
                                  9.77   data required time
                                 -9.82   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
1.302815318107605

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4653

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.20256702601909637

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9080

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 2

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 66

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
9.8213

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-0.0549

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-0.558989

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.75e-01   2.03e-01   1.29e-06   1.18e+00   8.2%
Combinational          9.14e+00   4.03e+00   1.01e-05   1.32e+01  91.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.01e+01   4.23e+00   1.14e-05   1.44e+01 100.0%
                          70.5%      29.5%       0.0%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 2203256 u^2 47% utilization.

[INFO RSZ-0058] Using max wire length 15009um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -0.09

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -0.05

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -0.05

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_098040_/CLK ^
   1.65
_098111_/CLK ^
   1.94      0.00      -0.28


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _097311_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    0.65    0.12    0.12    1.72 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.14    0.02    1.74 ^ _097311_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.74   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    0.50 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.61 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.05    0.00    0.61 ^ clkbuf_2_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.73 ^ clkbuf_2_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_1_clk (net)
                  0.05    0.00    0.73 ^ clkbuf_2_2_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.85 ^ clkbuf_2_2_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_2_clk (net)
                  0.07    0.00    0.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.97 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.97 ^ clkbuf_3_5_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.10 ^ clkbuf_3_5_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_1_clk (net)
                  0.07    0.00    1.10 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.21 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.05    0.00    1.21 ^ clkbuf_4_11_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.34 ^ clkbuf_4_11_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_1_clk (net)
                  0.07    0.00    1.34 ^ clkbuf_5_23_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.47 ^ clkbuf_5_23_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_23_0_clk (net)
                  0.07    0.00    1.47 ^ clkbuf_6_46_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    14    0.30    0.28    0.26    1.73 ^ clkbuf_6_46_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_46_0_clk (net)
                  0.28    0.01    1.73 ^ clkbuf_leaf_475_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.04    0.07    0.16    1.90 ^ clkbuf_leaf_475_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_475_clk (net)
                  0.07    0.00    1.90 ^ _097311_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    1.90   clock reconvergence pessimism
                          0.24    2.14   library removal time
                                  2.14   data required time
-----------------------------------------------------------------------------
                                  2.14   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                 -0.39   slack (VIOLATED)


Startpoint: dstrb (input port clocked by clk)
Endpoint: _097579_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.01    0.00    0.00    1.60 ^ dstrb (in)
                                         dstrb (net)
                  0.00    0.00    1.60 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     6    0.08    0.20    0.19    1.79 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net9 (net)
                  0.20    0.02    1.81 ^ _074674_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.06    0.08    1.89 v _074674_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _001117_ (net)
                  0.06    0.00    1.89 v _097579_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    0.50 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.61 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.05    0.00    0.61 ^ clkbuf_2_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.73 ^ clkbuf_2_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_1_clk (net)
                  0.05    0.00    0.73 ^ clkbuf_2_2_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.85 ^ clkbuf_2_2_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_2_clk (net)
                  0.07    0.00    0.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.97 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.97 ^ clkbuf_3_5_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.10 ^ clkbuf_3_5_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_1_clk (net)
                  0.07    0.00    1.10 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.21 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.05    0.00    1.21 ^ clkbuf_4_11_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.34 ^ clkbuf_4_11_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_1_clk (net)
                  0.07    0.00    1.34 ^ clkbuf_5_22_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.47 ^ clkbuf_5_22_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_22_0_clk (net)
                  0.07    0.00    1.47 ^ clkbuf_6_45_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.29    0.28    0.26    1.72 ^ clkbuf_6_45_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_45_0_clk (net)
                  0.28    0.01    1.73 ^ clkbuf_leaf_456_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.03    0.06    0.16    1.89 ^ clkbuf_leaf_456_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_456_clk (net)
                  0.06    0.00    1.89 ^ _097579_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    1.89   clock reconvergence pessimism
                          0.05    1.94   library hold time
                                  1.94   data required time
-----------------------------------------------------------------------------
                                  1.94   data required time
                                 -1.89   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _100707_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    0.65    0.12    0.12    1.72 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.54    0.21    1.92 ^ _100707_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.92   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.05    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    8.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    8.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    8.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    8.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    8.50 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.61 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.05    0.00    8.61 ^ clkbuf_2_3_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.73 ^ clkbuf_2_3_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_1_clk (net)
                  0.05    0.00    8.73 ^ clkbuf_2_3_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.85 ^ clkbuf_2_3_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_2_clk (net)
                  0.07    0.00    8.85 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.97 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    8.97 ^ clkbuf_3_7_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.10 ^ clkbuf_3_7_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_1_clk (net)
                  0.07    0.00    9.10 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    9.21 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.05    0.00    9.21 ^ clkbuf_4_15_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    9.34 ^ clkbuf_4_15_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_15_1_clk (net)
                  0.07    0.00    9.34 ^ clkbuf_5_30_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    9.47 ^ clkbuf_5_30_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_30_0_clk (net)
                  0.07    0.00    9.47 ^ clkbuf_6_61_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.21    0.20    0.21    9.68 ^ clkbuf_6_61_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_61_0_clk (net)
                  0.21    0.00    9.68 ^ clkbuf_leaf_323_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.02    0.05    0.14    9.83 ^ clkbuf_leaf_323_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_323_clk (net)
                  0.05    0.00    9.83 ^ _100707_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    9.83   clock reconvergence pessimism
                         -0.02    9.80   library recovery time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  7.88   slack (MET)


Startpoint: _097322_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _098013_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    0.50 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.61 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.05    0.00    0.61 ^ clkbuf_2_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.73 ^ clkbuf_2_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_1_clk (net)
                  0.05    0.00    0.73 ^ clkbuf_2_2_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.85 ^ clkbuf_2_2_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_2_clk (net)
                  0.07    0.00    0.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.97 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.97 ^ clkbuf_3_5_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.10 ^ clkbuf_3_5_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_1_clk (net)
                  0.07    0.00    1.10 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.21 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.05    0.00    1.21 ^ clkbuf_4_11_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.34 ^ clkbuf_4_11_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_1_clk (net)
                  0.07    0.00    1.34 ^ clkbuf_5_23_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.47 ^ clkbuf_5_23_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_23_0_clk (net)
                  0.07    0.00    1.47 ^ clkbuf_6_47_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.23    0.22    0.22    1.69 ^ clkbuf_6_47_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_47_0_clk (net)
                  0.22    0.01    1.70 ^ clkbuf_leaf_468_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.03    0.06    0.15    1.84 ^ clkbuf_leaf_468_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_468_clk (net)
                  0.06    0.00    1.84 ^ _097322_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    51    0.61    1.10    1.13    2.97 ^ _097322_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.10    0.02    2.99 ^ load_slew78/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    58    0.62    0.16    0.18    3.17 ^ load_slew78/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net78 (net)
                  0.28    0.08    3.25 ^ load_slew77/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    62    0.63    0.20    0.19    3.44 ^ load_slew77/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net77 (net)
                  0.29    0.08    3.52 ^ load_slew75/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    51    0.60    0.19    0.18    3.70 ^ load_slew75/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net75 (net)
                  0.42    0.14    3.84 ^ _056707_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    13    0.19    0.34    0.26    4.11 v _056707_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _030551_ (net)
                  0.34    0.00    4.11 v _056708_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    12    0.13    0.28    0.26    4.37 ^ _056708_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _030444_ (net)
                  0.28    0.00    4.37 ^ _066064_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.10    0.28    4.65 v _066064_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _049974_ (net)
                  0.10    0.00    4.65 v _094395_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.37    5.02 ^ _094395_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _049976_ (net)
                  0.12    0.00    5.02 ^ _071478_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    5.09 v _071478_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _030411_ (net)
                  0.08    0.00    5.09 v _087839_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.52    5.61 ^ _087839_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030414_ (net)
                  0.16    0.00    5.61 ^ _087841_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.46    6.07 v _087841_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030423_ (net)
                  0.17    0.00    6.07 v _087842_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.54    6.61 ^ _087842_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030425_ (net)
                  0.16    0.00    6.61 ^ _087844_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.18    0.46    7.06 v _087844_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030434_ (net)
                  0.18    0.00    7.06 v _087845_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.11    0.50    7.57 ^ _087845_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030438_ (net)
                  0.11    0.00    7.57 ^ _094399_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.21    0.42    7.98 v _094399_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _049981_ (net)
                  0.21    0.00    7.99 v _066070_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.17    0.16    8.14 ^ _066070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _006775_ (net)
                  0.17    0.00    8.14 ^ _066075_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     2    0.02    0.17    0.10    8.25 v _066075_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _006780_ (net)
                  0.17    0.00    8.25 v _066076_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.24    0.19    8.43 ^ _066076_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _006781_ (net)
                  0.24    0.00    8.43 ^ _066081_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     2    0.01    0.16    0.09    8.52 v _066081_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _006786_ (net)
                  0.16    0.00    8.52 v _075956_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.06    0.20    8.73 v _075956_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _011070_ (net)
                  0.06    0.00    8.73 v _075959_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.29    9.02 v _075959_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _011073_ (net)
                  0.11    0.00    9.02 v _075970_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.07    0.65    9.67 ^ _075970_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _011084_ (net)
                  0.07    0.00    9.67 ^ _075971_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.15    9.82 ^ _075971_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001551_ (net)
                  0.07    0.00    9.82 ^ _098013_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  9.82   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.05    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    8.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    8.14 ^ clkbuf_1_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.25 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_clk (net)
                  0.05    0.00    8.26 ^ clkbuf_1_0_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.37 ^ clkbuf_1_0_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_clk (net)
                  0.05    0.00    8.37 ^ clkbuf_1_0_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.50 ^ clkbuf_1_0_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_2_clk (net)
                  0.07    0.00    8.50 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.61 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_0_clk (net)
                  0.05    0.00    8.61 ^ clkbuf_2_0_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.73 ^ clkbuf_2_0_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_1_clk (net)
                  0.05    0.00    8.73 ^ clkbuf_2_0_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.85 ^ clkbuf_2_0_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_2_clk (net)
                  0.07    0.00    8.85 ^ clkbuf_3_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.97 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    8.97 ^ clkbuf_3_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.10 ^ clkbuf_3_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_1_1_clk (net)
                  0.07    0.00    9.10 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    9.21 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.05    0.00    9.21 ^ clkbuf_4_3_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.34 ^ clkbuf_4_3_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_3_1_clk (net)
                  0.07    0.00    9.34 ^ clkbuf_5_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    9.47 ^ clkbuf_5_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_7_0_clk (net)
                  0.07    0.00    9.47 ^ clkbuf_6_14_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    12    0.27    0.26    0.24    9.71 ^ clkbuf_6_14_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_14_0_clk (net)
                  0.26    0.00    9.72 ^ clkbuf_leaf_602_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.04    0.07    0.16    9.88 ^ clkbuf_leaf_602_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_602_clk (net)
                  0.07    0.00    9.88 ^ _098013_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    9.88   clock reconvergence pessimism
                         -0.11    9.77   library setup time
                                  9.77   data required time
-----------------------------------------------------------------------------
                                  9.77   data required time
                                 -9.82   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _100707_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    0.65    0.12    0.12    1.72 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.54    0.21    1.92 ^ _100707_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.92   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.05    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    8.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    8.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    8.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    8.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    8.50 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.61 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.05    0.00    8.61 ^ clkbuf_2_3_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.73 ^ clkbuf_2_3_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_1_clk (net)
                  0.05    0.00    8.73 ^ clkbuf_2_3_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.85 ^ clkbuf_2_3_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_2_clk (net)
                  0.07    0.00    8.85 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.97 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    8.97 ^ clkbuf_3_7_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.10 ^ clkbuf_3_7_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_1_clk (net)
                  0.07    0.00    9.10 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    9.21 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.05    0.00    9.21 ^ clkbuf_4_15_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    9.34 ^ clkbuf_4_15_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_15_1_clk (net)
                  0.07    0.00    9.34 ^ clkbuf_5_30_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    9.47 ^ clkbuf_5_30_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_30_0_clk (net)
                  0.07    0.00    9.47 ^ clkbuf_6_61_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.21    0.20    0.21    9.68 ^ clkbuf_6_61_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_61_0_clk (net)
                  0.21    0.00    9.68 ^ clkbuf_leaf_323_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.02    0.05    0.14    9.83 ^ clkbuf_leaf_323_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_323_clk (net)
                  0.05    0.00    9.83 ^ _100707_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    9.83   clock reconvergence pessimism
                         -0.02    9.80   library recovery time
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  7.88   slack (MET)


Startpoint: _097322_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _098013_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    0.50 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.61 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.05    0.00    0.61 ^ clkbuf_2_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.73 ^ clkbuf_2_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_1_clk (net)
                  0.05    0.00    0.73 ^ clkbuf_2_2_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.85 ^ clkbuf_2_2_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_2_clk (net)
                  0.07    0.00    0.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.97 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.97 ^ clkbuf_3_5_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.10 ^ clkbuf_3_5_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_1_clk (net)
                  0.07    0.00    1.10 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.21 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.05    0.00    1.21 ^ clkbuf_4_11_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.34 ^ clkbuf_4_11_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_1_clk (net)
                  0.07    0.00    1.34 ^ clkbuf_5_23_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.47 ^ clkbuf_5_23_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_23_0_clk (net)
                  0.07    0.00    1.47 ^ clkbuf_6_47_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.23    0.22    0.22    1.69 ^ clkbuf_6_47_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_47_0_clk (net)
                  0.22    0.01    1.70 ^ clkbuf_leaf_468_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.03    0.06    0.15    1.84 ^ clkbuf_leaf_468_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_468_clk (net)
                  0.06    0.00    1.84 ^ _097322_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    51    0.61    1.10    1.13    2.97 ^ _097322_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  1.10    0.02    2.99 ^ load_slew78/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    58    0.62    0.16    0.18    3.17 ^ load_slew78/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net78 (net)
                  0.28    0.08    3.25 ^ load_slew77/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    62    0.63    0.20    0.19    3.44 ^ load_slew77/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net77 (net)
                  0.29    0.08    3.52 ^ load_slew75/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    51    0.60    0.19    0.18    3.70 ^ load_slew75/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net75 (net)
                  0.42    0.14    3.84 ^ _056707_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
    13    0.19    0.34    0.26    4.11 v _056707_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _030551_ (net)
                  0.34    0.00    4.11 v _056708_/I (gf180mcu_fd_sc_mcu9t5v0__inv_4)
    12    0.13    0.28    0.26    4.37 ^ _056708_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_4)
                                         _030444_ (net)
                  0.28    0.00    4.37 ^ _066064_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.10    0.28    4.65 v _066064_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _049974_ (net)
                  0.10    0.00    4.65 v _094395_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.12    0.37    5.02 ^ _094395_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _049976_ (net)
                  0.12    0.00    5.02 ^ _071478_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    5.09 v _071478_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _030411_ (net)
                  0.08    0.00    5.09 v _087839_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.52    5.61 ^ _087839_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030414_ (net)
                  0.16    0.00    5.61 ^ _087841_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.17    0.46    6.07 v _087841_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030423_ (net)
                  0.17    0.00    6.07 v _087842_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.54    6.61 ^ _087842_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030425_ (net)
                  0.16    0.00    6.61 ^ _087844_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.18    0.46    7.06 v _087844_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030434_ (net)
                  0.18    0.00    7.06 v _087845_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.11    0.50    7.57 ^ _087845_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _030438_ (net)
                  0.11    0.00    7.57 ^ _094399_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.21    0.42    7.98 v _094399_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _049981_ (net)
                  0.21    0.00    7.99 v _066070_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.17    0.16    8.14 ^ _066070_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _006775_ (net)
                  0.17    0.00    8.14 ^ _066075_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     2    0.02    0.17    0.10    8.25 v _066075_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _006780_ (net)
                  0.17    0.00    8.25 v _066076_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.24    0.19    8.43 ^ _066076_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _006781_ (net)
                  0.24    0.00    8.43 ^ _066081_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     2    0.01    0.16    0.09    8.52 v _066081_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _006786_ (net)
                  0.16    0.00    8.52 v _075956_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.06    0.20    8.73 v _075956_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _011070_ (net)
                  0.06    0.00    8.73 v _075959_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.11    0.29    9.02 v _075959_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _011073_ (net)
                  0.11    0.00    9.02 v _075970_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.07    0.65    9.67 ^ _075970_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _011084_ (net)
                  0.07    0.00    9.67 ^ _075971_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.15    9.82 ^ _075971_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001551_ (net)
                  0.07    0.00    9.82 ^ _098013_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  9.82   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.05    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    8.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    8.14 ^ clkbuf_1_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.25 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_clk (net)
                  0.05    0.00    8.26 ^ clkbuf_1_0_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.37 ^ clkbuf_1_0_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_clk (net)
                  0.05    0.00    8.37 ^ clkbuf_1_0_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.50 ^ clkbuf_1_0_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_2_clk (net)
                  0.07    0.00    8.50 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.61 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_0_clk (net)
                  0.05    0.00    8.61 ^ clkbuf_2_0_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.73 ^ clkbuf_2_0_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_1_clk (net)
                  0.05    0.00    8.73 ^ clkbuf_2_0_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.85 ^ clkbuf_2_0_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_0_2_clk (net)
                  0.07    0.00    8.85 ^ clkbuf_3_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.97 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_1_0_clk (net)
                  0.05    0.00    8.97 ^ clkbuf_3_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.10 ^ clkbuf_3_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_1_1_clk (net)
                  0.07    0.00    9.10 ^ clkbuf_4_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    9.21 ^ clkbuf_4_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_3_0_clk (net)
                  0.05    0.00    9.21 ^ clkbuf_4_3_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.34 ^ clkbuf_4_3_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_3_1_clk (net)
                  0.07    0.00    9.34 ^ clkbuf_5_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    9.47 ^ clkbuf_5_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_7_0_clk (net)
                  0.07    0.00    9.47 ^ clkbuf_6_14_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    12    0.27    0.26    0.24    9.71 ^ clkbuf_6_14_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_14_0_clk (net)
                  0.26    0.00    9.72 ^ clkbuf_leaf_602_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.04    0.07    0.16    9.88 ^ clkbuf_leaf_602_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_602_clk (net)
                  0.07    0.00    9.88 ^ _098013_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    9.88   clock reconvergence pessimism
                         -0.11    9.77   library setup time
                                  9.77   data required time
-----------------------------------------------------------------------------
                                  9.77   data required time
                                 -9.82   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
1.302815318107605

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4653

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
0.20256702601909637

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9080

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 2

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 66

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
9.8213

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-0.0549

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-0.558989

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.75e-01   2.03e-01   1.29e-06   1.18e+00   8.2%
Combinational          9.14e+00   4.03e+00   1.01e-05   1.32e+01  91.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.01e+01   4.23e+00   1.14e-05   1.44e+01 100.0%
                          70.5%      29.5%       0.0%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 2203256 u^2 47% utilization.

Placement Analysis
---------------------------------
total displacement      12612.9 u
average displacement        0.2 u
max displacement           20.2 u
original HPWL         2210667.4 u
legalized HPWL        2264136.9 u
delta HPWL                    2 %

Repair setup and hold violations...
TNS end percent 5
[INFO RSZ-0094] Found 2 endpoints with setup violations.
[INFO RSZ-0045] Inserted 1 buffers, 1 to split loads.
[INFO RSZ-0046] Found 66 endpoints with hold violations.
[INFO RSZ-0032] Inserted 2 hold buffers.
Placement Analysis
---------------------------------
total displacement         31.7 u
average displacement        0.0 u
max displacement           10.1 u
original HPWL         2265097.5 u
legalized HPWL        2265116.2 u
delta HPWL                    0 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.10

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_098040_/CLK ^
   1.65
_098110_/CLK ^
   1.94      0.00      -0.29


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _097311_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.00    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    2.63 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net169 (net)
                  0.29    0.00    2.63 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    0.65    0.12    0.16    2.78 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.15    0.03    2.81 ^ _097311_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.81   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    0.50 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.61 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.05    0.00    0.61 ^ clkbuf_2_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.73 ^ clkbuf_2_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_1_clk (net)
                  0.05    0.00    0.73 ^ clkbuf_2_2_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.85 ^ clkbuf_2_2_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_2_clk (net)
                  0.07    0.00    0.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.97 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.97 ^ clkbuf_3_5_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.10 ^ clkbuf_3_5_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_1_clk (net)
                  0.07    0.00    1.10 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.21 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.05    0.00    1.21 ^ clkbuf_4_11_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.34 ^ clkbuf_4_11_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_1_clk (net)
                  0.07    0.00    1.34 ^ clkbuf_5_23_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.47 ^ clkbuf_5_23_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_23_0_clk (net)
                  0.07    0.00    1.47 ^ clkbuf_6_46_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    14    0.30    0.28    0.26    1.73 ^ clkbuf_6_46_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_46_0_clk (net)
                  0.28    0.01    1.73 ^ clkbuf_leaf_475_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.04    0.07    0.16    1.90 ^ clkbuf_leaf_475_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_475_clk (net)
                  0.07    0.00    1.90 ^ _097311_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    1.90   clock reconvergence pessimism
                          0.24    2.14   library removal time
                                  2.14   data required time
-----------------------------------------------------------------------------
                                  2.14   data required time
                                 -2.81   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _100318_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 v input external delay
     1    0.07    0.00    0.00    1.60 v ena (in)
                                         ena (net)
                  0.00    0.00    1.60 v input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    61    1.02    0.11    0.14    1.74 v input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net10 (net)
                  0.16    0.03    1.77 v _083185_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    1.96 v _083185_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _003856_ (net)
                  0.06    0.00    1.96 v _100318_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.96   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.25 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_1_0_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.37 ^ clkbuf_1_0_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_0_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.50 ^ clkbuf_1_0_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_2_clk (net)
                  0.07    0.00    0.50 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.61 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_clk (net)
                  0.05    0.00    0.61 ^ clkbuf_2_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.73 ^ clkbuf_2_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_1_clk (net)
                  0.05    0.00    0.73 ^ clkbuf_2_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.85 ^ clkbuf_2_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_2_clk (net)
                  0.07    0.00    0.85 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.97 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    0.97 ^ clkbuf_3_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.10 ^ clkbuf_3_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_1_clk (net)
                  0.07    0.00    1.10 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.21 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_5_0_clk (net)
                  0.05    0.00    1.22 ^ clkbuf_4_5_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.34 ^ clkbuf_4_5_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_5_1_clk (net)
                  0.07    0.00    1.34 ^ clkbuf_5_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.47 ^ clkbuf_5_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_10_0_clk (net)
                  0.07    0.00    1.47 ^ clkbuf_6_21_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.21    0.20    0.21    1.68 ^ clkbuf_6_21_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_21_0_clk (net)
                  0.20    0.01    1.69 ^ clkbuf_leaf_144_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.01    0.04    0.13    1.82 ^ clkbuf_leaf_144_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_144_clk (net)
                  0.04    0.00    1.82 ^ _100318_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.82   clock reconvergence pessimism
                          0.08    1.90   library hold time
                                  1.90   data required time
-----------------------------------------------------------------------------
                                  1.90   data required time
                                 -1.96   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _100707_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.00    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    2.63 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net169 (net)
                  0.29    0.00    2.63 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    0.65    0.12    0.16    2.78 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.53    0.20    2.99 ^ _100707_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.99   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.05    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    8.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    8.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    8.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    8.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    8.50 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.61 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.05    0.00    8.61 ^ clkbuf_2_3_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.73 ^ clkbuf_2_3_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_1_clk (net)
                  0.05    0.00    8.73 ^ clkbuf_2_3_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.85 ^ clkbuf_2_3_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_2_clk (net)
                  0.07    0.00    8.85 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.97 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    8.97 ^ clkbuf_3_7_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    9.10 ^ clkbuf_3_7_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_1_clk (net)
                  0.07    0.00    9.10 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    9.21 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.05    0.00    9.21 ^ clkbuf_4_15_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    9.34 ^ clkbuf_4_15_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_15_1_clk (net)
                  0.07    0.00    9.34 ^ clkbuf_5_30_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    9.47 ^ clkbuf_5_30_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_30_0_clk (net)
                  0.07    0.00    9.47 ^ clkbuf_6_61_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.21    0.21    0.21    9.68 ^ clkbuf_6_61_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_61_0_clk (net)
                  0.21    0.00    9.68 ^ clkbuf_leaf_323_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.02    0.05    0.14    9.83 ^ clkbuf_leaf_323_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_323_clk (net)
                  0.05    0.00    9.83 ^ _100707_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    9.83   clock reconvergence pessimism
                         -0.02    9.81   library recovery time
                                  9.81   data required time
-----------------------------------------------------------------------------
                                  9.81   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                  6.82   slack (MET)


Startpoint: _097322_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _099994_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    0.50 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.61 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.05    0.00    0.61 ^ clkbuf_2_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.73 ^ clkbuf_2_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_1_clk (net)
                  0.05    0.00    0.73 ^ clkbuf_2_2_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.85 ^ clkbuf_2_2_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_2_clk (net)
                  0.07    0.00    0.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.97 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.97 ^ clkbuf_3_5_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.10 ^ clkbuf_3_5_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_1_clk (net)
                  0.07    0.00    1.10 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.21 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.05    0.00    1.21 ^ clkbuf_4_11_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.34 ^ clkbuf_4_11_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_1_clk (net)
                  0.07    0.00    1.34 ^ clkbuf_5_23_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.47 ^ clkbuf_5_23_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_23_0_clk (net)
                  0.07    0.00    1.47 ^ clkbuf_6_47_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.23    0.22    0.22    1.69 ^ clkbuf_6_47_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_47_0_clk (net)
                  0.22    0.01    1.70 ^ clkbuf_leaf_468_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.03    0.06    0.15    1.84 ^ clkbuf_leaf_468_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_468_clk (net)
                  0.06    0.00    1.84 ^ _097322_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    27    0.44    0.47    0.71    2.55 v _097322_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.47    0.02    2.57 v load_slew78/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    58    0.62    0.10    0.26    2.82 v load_slew78/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net78 (net)
                  0.24    0.08    2.91 v load_slew77/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    62    0.63    0.11    0.20    3.11 v load_slew77/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net77 (net)
                  0.24    0.08    3.19 v load_slew75/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    51    0.60    0.10    0.20    3.39 v load_slew75/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net75 (net)
                  0.28    0.09    3.48 v load_slew74/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    0.65    0.10    0.21    3.69 v load_slew74/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net74 (net)
                  0.30    0.11    3.80 v _057376_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.18    3.98 ^ _057376_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _034629_ (net)
                  0.19    0.00    3.98 ^ _057377_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     7    0.07    0.19    0.16    4.14 v _057377_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _034663_ (net)
                  0.19    0.00    4.15 v _089029_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.03    0.24    0.58    4.73 ^ _089029_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034732_ (net)
                  0.24    0.00    4.73 ^ _060893_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.14    0.12    4.85 v _060893_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _034733_ (net)
                  0.14    0.00    4.85 v _089030_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.50    5.35 ^ _089030_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034735_ (net)
                  0.14    0.00    5.35 ^ _066484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.08    5.43 v _066484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _034736_ (net)
                  0.08    0.00    5.43 v _089031_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.52    5.94 ^ _089031_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034739_ (net)
                  0.16    0.00    5.94 ^ _089032_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.44    6.38 v _089032_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034744_ (net)
                  0.16    0.00    6.38 v _062124_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    6.47 ^ _062124_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _034757_ (net)
                  0.09    0.00    6.47 ^ _089036_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.43    6.89 v _089036_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034760_ (net)
                  0.16    0.00    6.89 v _089037_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.12    0.49    7.39 ^ _089037_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034764_ (net)
                  0.12    0.00    7.39 ^ _095061_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.23    0.43    7.82 v _095061_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _051307_ (net)
                  0.23    0.00    7.82 v _066491_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.12    0.25    8.07 v _066491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _006907_ (net)
                  0.12    0.00    8.07 v _066492_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.04    0.43    0.28    8.35 ^ _066492_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _006908_ (net)
                  0.43    0.00    8.35 ^ _066506_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.19    0.12    8.47 v _066506_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _006917_ (net)
                  0.19    0.00    8.47 v _066507_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.09    0.24    8.71 v _066507_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _006918_ (net)
                  0.09    0.00    8.71 v _066508_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.20    8.91 v _066508_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _034932_ (net)
                  0.08    0.00    8.91 v _089091_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.33    9.24 v _089091_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034934_ (net)
                  0.14    0.00    9.24 v _082215_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.06    0.30    9.53 ^ _082215_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _015348_ (net)
                  0.06    0.00    9.53 ^ _082216_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    9.69 ^ _082216_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _003532_ (net)
                  0.06    0.00    9.69 ^ _099994_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  9.69   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.05    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    8.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    8.14 ^ clkbuf_1_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.25 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_clk (net)
                  0.05    0.00    8.26 ^ clkbuf_1_0_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.37 ^ clkbuf_1_0_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_clk (net)
                  0.05    0.00    8.37 ^ clkbuf_1_0_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.50 ^ clkbuf_1_0_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_2_clk (net)
                  0.07    0.00    8.50 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.61 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_clk (net)
                  0.05    0.00    8.61 ^ clkbuf_2_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.73 ^ clkbuf_2_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_1_clk (net)
                  0.05    0.00    8.73 ^ clkbuf_2_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.85 ^ clkbuf_2_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_2_clk (net)
                  0.07    0.00    8.85 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.97 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    8.97 ^ clkbuf_3_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.10 ^ clkbuf_3_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_1_clk (net)
                  0.07    0.00    9.10 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    9.21 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.05    0.00    9.22 ^ clkbuf_4_4_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    9.34 ^ clkbuf_4_4_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_4_1_clk (net)
                  0.07    0.00    9.34 ^ clkbuf_5_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    9.47 ^ clkbuf_5_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_9_0_clk (net)
                  0.07    0.00    9.47 ^ clkbuf_6_18_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.29    0.28    0.25    9.72 ^ clkbuf_6_18_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_18_0_clk (net)
                  0.28    0.01    9.73 ^ clkbuf_leaf_82_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.03    0.06    0.16    9.89 ^ clkbuf_leaf_82_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_82_clk (net)
                  0.06    0.00    9.89 ^ _099994_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    9.89   clock reconvergence pessimism
                         -0.11    9.78   library setup time
                                  9.78   data required time
-----------------------------------------------------------------------------
                                  9.78   data required time
                                 -9.69   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _100707_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.00    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.07    0.29    1.03    2.63 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net169 (net)
                  0.29    0.00    2.63 ^ input19/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    0.65    0.12    0.16    2.78 ^ input19/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net19 (net)
                  0.53    0.20    2.99 ^ _100707_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.99   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.05    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    8.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    8.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    8.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    8.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    8.50 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.61 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_0_clk (net)
                  0.05    0.00    8.61 ^ clkbuf_2_3_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.73 ^ clkbuf_2_3_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_1_clk (net)
                  0.05    0.00    8.73 ^ clkbuf_2_3_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.85 ^ clkbuf_2_3_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_3_2_clk (net)
                  0.07    0.00    8.85 ^ clkbuf_3_7_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.97 ^ clkbuf_3_7_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_0_clk (net)
                  0.05    0.00    8.97 ^ clkbuf_3_7_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    9.10 ^ clkbuf_3_7_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_7_1_clk (net)
                  0.07    0.00    9.10 ^ clkbuf_4_15_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    9.21 ^ clkbuf_4_15_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_15_0_clk (net)
                  0.05    0.00    9.21 ^ clkbuf_4_15_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    9.34 ^ clkbuf_4_15_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_15_1_clk (net)
                  0.07    0.00    9.34 ^ clkbuf_5_30_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    9.47 ^ clkbuf_5_30_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_30_0_clk (net)
                  0.07    0.00    9.47 ^ clkbuf_6_61_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.21    0.21    0.21    9.68 ^ clkbuf_6_61_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_61_0_clk (net)
                  0.21    0.00    9.68 ^ clkbuf_leaf_323_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.02    0.05    0.14    9.83 ^ clkbuf_leaf_323_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_323_clk (net)
                  0.05    0.00    9.83 ^ _100707_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    9.83   clock reconvergence pessimism
                         -0.02    9.81   library recovery time
                                  9.81   data required time
-----------------------------------------------------------------------------
                                  9.81   data required time
                                 -2.99   data arrival time
-----------------------------------------------------------------------------
                                  6.82   slack (MET)


Startpoint: _097322_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _099994_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.14 ^ clkbuf_1_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.25 ^ clkbuf_1_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_0_clk (net)
                  0.05    0.00    0.26 ^ clkbuf_1_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.37 ^ clkbuf_1_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_1_clk (net)
                  0.05    0.00    0.37 ^ clkbuf_1_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.50 ^ clkbuf_1_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_1_2_clk (net)
                  0.07    0.00    0.50 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.61 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.05    0.00    0.61 ^ clkbuf_2_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    0.73 ^ clkbuf_2_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_1_clk (net)
                  0.05    0.00    0.73 ^ clkbuf_2_2_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    0.85 ^ clkbuf_2_2_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_2_clk (net)
                  0.07    0.00    0.85 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    0.97 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_0_clk (net)
                  0.05    0.00    0.97 ^ clkbuf_3_5_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    1.10 ^ clkbuf_3_5_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_5_1_clk (net)
                  0.07    0.00    1.10 ^ clkbuf_4_11_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    1.21 ^ clkbuf_4_11_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_0_clk (net)
                  0.05    0.00    1.21 ^ clkbuf_4_11_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    1.34 ^ clkbuf_4_11_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_11_1_clk (net)
                  0.07    0.00    1.34 ^ clkbuf_5_23_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    1.47 ^ clkbuf_5_23_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_23_0_clk (net)
                  0.07    0.00    1.47 ^ clkbuf_6_47_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.23    0.22    0.22    1.69 ^ clkbuf_6_47_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_47_0_clk (net)
                  0.22    0.01    1.70 ^ clkbuf_leaf_468_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     5    0.03    0.06    0.15    1.84 ^ clkbuf_leaf_468_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_468_clk (net)
                  0.06    0.00    1.84 ^ _097322_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    27    0.44    0.47    0.71    2.55 v _097322_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.47    0.02    2.57 v load_slew78/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    58    0.62    0.10    0.26    2.82 v load_slew78/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net78 (net)
                  0.24    0.08    2.91 v load_slew77/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    62    0.63    0.11    0.20    3.11 v load_slew77/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net77 (net)
                  0.24    0.08    3.19 v load_slew75/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    51    0.60    0.10    0.20    3.39 v load_slew75/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net75 (net)
                  0.28    0.09    3.48 v load_slew74/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    79    0.65    0.10    0.21    3.69 v load_slew74/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net74 (net)
                  0.30    0.11    3.80 v _057376_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.19    0.18    3.98 ^ _057376_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _034629_ (net)
                  0.19    0.00    3.98 ^ _057377_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     7    0.07    0.19    0.16    4.14 v _057377_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _034663_ (net)
                  0.19    0.00    4.15 v _089029_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.03    0.24    0.58    4.73 ^ _089029_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034732_ (net)
                  0.24    0.00    4.73 ^ _060893_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.14    0.12    4.85 v _060893_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _034733_ (net)
                  0.14    0.00    4.85 v _089030_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.50    5.35 ^ _089030_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034735_ (net)
                  0.14    0.00    5.35 ^ _066484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.08    0.08    5.43 v _066484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _034736_ (net)
                  0.08    0.00    5.43 v _089031_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.52    5.94 ^ _089031_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034739_ (net)
                  0.16    0.00    5.94 ^ _089032_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.44    6.38 v _089032_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034744_ (net)
                  0.16    0.00    6.38 v _062124_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    6.47 ^ _062124_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _034757_ (net)
                  0.09    0.00    6.47 ^ _089036_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.43    6.89 v _089036_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034760_ (net)
                  0.16    0.00    6.89 v _089037_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.12    0.49    7.39 ^ _089037_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034764_ (net)
                  0.12    0.00    7.39 ^ _095061_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.23    0.43    7.82 v _095061_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _051307_ (net)
                  0.23    0.00    7.82 v _066491_/A1 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.03    0.12    0.25    8.07 v _066491_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _006907_ (net)
                  0.12    0.00    8.07 v _066492_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     3    0.04    0.43    0.28    8.35 ^ _066492_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _006908_ (net)
                  0.43    0.00    8.35 ^ _066506_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.19    0.12    8.47 v _066506_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _006917_ (net)
                  0.19    0.00    8.47 v _066507_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.09    0.24    8.71 v _066507_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _006918_ (net)
                  0.09    0.00    8.71 v _066508_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.20    8.91 v _066508_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _034932_ (net)
                  0.08    0.00    8.91 v _089091_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.14    0.33    9.24 v _089091_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _034934_ (net)
                  0.14    0.00    9.24 v _082215_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.06    0.30    9.53 ^ _082215_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _015348_ (net)
                  0.06    0.00    9.53 ^ _082216_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    9.69 ^ _082216_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _003532_ (net)
                  0.06    0.00    9.69 ^ _099994_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  9.69   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.05    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.04    0.02    8.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.14 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    8.14 ^ clkbuf_1_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.25 ^ clkbuf_1_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_0_clk (net)
                  0.05    0.00    8.26 ^ clkbuf_1_0_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.37 ^ clkbuf_1_0_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_1_clk (net)
                  0.05    0.00    8.37 ^ clkbuf_1_0_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.50 ^ clkbuf_1_0_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_1_0_2_clk (net)
                  0.07    0.00    8.50 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.61 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_clk (net)
                  0.05    0.00    8.61 ^ clkbuf_2_1_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.11    8.73 ^ clkbuf_2_1_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_1_clk (net)
                  0.05    0.00    8.73 ^ clkbuf_2_1_2_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    8.85 ^ clkbuf_2_1_2_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_2_clk (net)
                  0.07    0.00    8.85 ^ clkbuf_3_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    8.97 ^ clkbuf_3_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_0_clk (net)
                  0.05    0.00    8.97 ^ clkbuf_3_2_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.04    0.07    0.12    9.10 ^ clkbuf_3_2_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_3_2_1_clk (net)
                  0.07    0.00    9.10 ^ clkbuf_4_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     1    0.02    0.05    0.12    9.21 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_4_0_clk (net)
                  0.05    0.00    9.22 ^ clkbuf_4_4_1_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.12    9.34 ^ clkbuf_4_4_1_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_4_4_1_clk (net)
                  0.07    0.00    9.34 ^ clkbuf_5_9_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     2    0.05    0.07    0.13    9.47 ^ clkbuf_5_9_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_5_9_0_clk (net)
                  0.07    0.00    9.47 ^ clkbuf_6_18_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    13    0.29    0.28    0.25    9.72 ^ clkbuf_6_18_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_6_18_0_clk (net)
                  0.28    0.01    9.73 ^ clkbuf_leaf_82_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.03    0.06    0.16    9.89 ^ clkbuf_leaf_82_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_leaf_82_clk (net)
                  0.06    0.00    9.89 ^ _099994_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    9.89   clock reconvergence pessimism
                         -0.11    9.78   library setup time
                                  9.78   data required time
-----------------------------------------------------------------------------
                                  9.78   data required time
                                 -9.69   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.3031368255615234

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4654

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2026483118534088

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9083

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
9.6862

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0956

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.986971

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.75e-01   2.04e-01   1.29e-06   1.18e+00   8.2%
Combinational          9.14e+00   4.03e+00   1.01e-05   1.32e+01  91.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.01e+01   4.24e+00   1.14e-05   1.44e+01 100.0%
                          70.5%      29.5%       0.0%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 2203453 u^2 47% utilization.

Elapsed time: 0:22.04[h:]min:sec. CPU time: user 21.91 sys 0.13 (100%). Peak memory: 456916KB.
