#Build: Fabric Compiler 2021.1-SP7.3, Build 94852, May 25 15:09 2022
#Install: D:\Softwares\PDS_2021.1-SP7.3-ads\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: thesame
Generated by Fabric Compiler (version 2021.1-SP7.3 build 94852) at Mon Nov 21 20:31:03 2022
# pvf -action compile

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[7] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[6] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[5] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[7] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[6] 0

pvf_reg_constant u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_rst_cnt[5] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_top_white_block_mean/u_gamma_fix_2_2_top/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/cs_bit0_ff 0

pvf_reg_constant u_top_white_block_mean/u_gamma_fix_2_2_top/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/cs_bit1_bus_ff[0] 0

pvf_reg_constant u_top_white_block_mean/u_gamma_fix_2_2_top/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/cs_bit2_bus_ff[0] 0

pvf_reg_constant u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/wr_cs_bit2_bus_ff[0] 0

pvf_reg_constant u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/wr_cs_bit0_ff 0

pvf_reg_constant u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/wr_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/rd_cs_bit0_ff 0

pvf_reg_constant u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/rd_cs_bit1_bus_ff[0] 0

pvf_reg_constant u_top_fifo_to_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/rd_cs_bit2_bus_ff[0] 0

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_dqs_rstn -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_ioclkdiv_rstn

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0 -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_ddrc_rst

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0 -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset1

pvf_reg_merging  -survived u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset0 -deleted u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_axi_reset2

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[1]

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[2]

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[3]

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[4]

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[5]

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[6]

pvf_reg_merging  -survived rgb_b_reg[0] -deleted rgb_b_reg[7]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[1]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[2]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[3]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[4]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[5]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[6]

pvf_reg_merging  -survived rgb_g_reg[0] -deleted rgb_g_reg[7]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[1]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[2]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[3]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[4]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[5]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[6]

pvf_reg_merging  -survived rgb_r_reg[0] -deleted rgb_r_reg[7]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[1]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[2]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[3]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[4]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[5]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[7]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[8]

pvf_reg_merging  -survived rd_burst_len[0] -deleted rd_burst_len[9]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[1]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[2]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[3]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[4]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[5]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[7]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[8]

pvf_reg_merging  -survived wr_burst_len[0] -deleted wr_burst_len[9]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[10]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[11]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[12]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[13]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[14]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[15]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[16]

pvf_reg_merging  -survived block_mean_temp[9] -deleted block_mean_temp[17]

pvf_reg_merging  -survived r_bps_cnt[10] -deleted r_bps_cnt[11]

pvf_reg_merging  -survived r_bps_cnt[10] -deleted r_bps_cnt[12]

pvf_reg_merging  -survived r_bps_cnt[10] -deleted r_bps_cnt[13]

pvf_reg_merging  -survived r_bps_cnt[10] -deleted r_bps_cnt[14]

pvf_reg_merging  -survived r_bps_cnt[10] -deleted r_bps_cnt[15]

pvf_reg_merging  -survived b_temp[13] -deleted b_temp[14]

pvf_reg_merging  -survived b_temp[13] -deleted b_temp[15]
