
Nucleo-32-patched.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004758  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08004818  08004818  00014818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048b4  080048b4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080048b4  080048b4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080048b4  080048b4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048b4  080048b4  000148b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080048b8  080048b8  000148b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080048bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001e0  20000070  0800492c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000250  0800492c  00020250  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c377  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c2d  00000000  00000000  0002c40f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c98  00000000  00000000  0002e040  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bb0  00000000  00000000  0002ecd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016f87  00000000  00000000  0002f888  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009189  00000000  00000000  0004680f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007bcd7  00000000  00000000  0004f998  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cb66f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000301c  00000000  00000000  000cb6ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004800 	.word	0x08004800

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004800 	.word	0x08004800

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <_ZN6BumperC1EP17TIM_HandleTypeDefPVm>:
 * via method calls, such as turn_signal_routine.
 */

#include "Bumper.h"

Bumper::Bumper( TIM_HandleTypeDef *hardware_timer, volatile uint32_t *timer ) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
	/* Initialize all states to low/false */
	// Hardware timer reference
	hrtc_ref = hardware_timer;
 800022c:	68fb      	ldr	r3, [r7, #12]
 800022e:	68ba      	ldr	r2, [r7, #8]
 8000230:	601a      	str	r2, [r3, #0]
	total_time = timer;
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	687a      	ldr	r2, [r7, #4]
 8000236:	605a      	str	r2, [r3, #4]
	// Bumper LED States
	outer_left = inner_left = inner_right = outer_right = LOW;
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	2200      	movs	r2, #0
 800023c:	72da      	strb	r2, [r3, #11]
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	7ada      	ldrb	r2, [r3, #11]
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	729a      	strb	r2, [r3, #10]
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	7a9a      	ldrb	r2, [r3, #10]
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	725a      	strb	r2, [r3, #9]
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	7a5a      	ldrb	r2, [r3, #9]
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	721a      	strb	r2, [r3, #8]
	// Brake related vars
	prev_brake_state = false;
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	2200      	movs	r2, #0
 800025a:	731a      	strb	r2, [r3, #12]
	brake_state = false;
 800025c:	68fb      	ldr	r3, [r7, #12]
 800025e:	2200      	movs	r2, #0
 8000260:	735a      	strb	r2, [r3, #13]
	flash_lock = false;
 8000262:	68fb      	ldr	r3, [r7, #12]
 8000264:	2200      	movs	r2, #0
 8000266:	739a      	strb	r2, [r3, #14]
	num_flashes = 0;
 8000268:	68fb      	ldr	r3, [r7, #12]
 800026a:	2200      	movs	r2, #0
 800026c:	615a      	str	r2, [r3, #20]
	flash_timer = 0;
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	2200      	movs	r2, #0
 8000272:	611a      	str	r2, [r3, #16]
	// Turn signal vars
	need_to_signal = false;
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	2200      	movs	r2, #0
 8000278:	761a      	strb	r2, [r3, #24]
	left_lock = right_lock = false;
 800027a:	68fb      	ldr	r3, [r7, #12]
 800027c:	2200      	movs	r2, #0
 800027e:	769a      	strb	r2, [r3, #26]
 8000280:	68fb      	ldr	r3, [r7, #12]
 8000282:	7e9a      	ldrb	r2, [r3, #26]
 8000284:	68fb      	ldr	r3, [r7, #12]
 8000286:	765a      	strb	r2, [r3, #25]
	signal_timer = 0;
 8000288:	68fb      	ldr	r3, [r7, #12]
 800028a:	2200      	movs	r2, #0
 800028c:	61da      	str	r2, [r3, #28]
	signal = 0;
 800028e:	68fb      	ldr	r3, [r7, #12]
 8000290:	2220      	movs	r2, #32
 8000292:	2100      	movs	r1, #0
 8000294:	5499      	strb	r1, [r3, r2]
}
 8000296:	68fb      	ldr	r3, [r7, #12]
 8000298:	0018      	movs	r0, r3
 800029a:	46bd      	mov	sp, r7
 800029c:	b004      	add	sp, #16
 800029e:	bd80      	pop	{r7, pc}

080002a0 <_ZN6Bumper8get_timeEv>:

inline uint32_t Bumper::get_time() {
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
	return *total_time + __HAL_TIM_GET_COUNTER(hrtc_ref);
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	685b      	ldr	r3, [r3, #4]
 80002ac:	681a      	ldr	r2, [r3, #0]
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	681b      	ldr	r3, [r3, #0]
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002b6:	18d3      	adds	r3, r2, r3
}
 80002b8:	0018      	movs	r0, r3
 80002ba:	46bd      	mov	sp, r7
 80002bc:	b002      	add	sp, #8
 80002be:	bd80      	pop	{r7, pc}

080002c0 <_ZN6Bumper5brakeEv>:


void Bumper::brake(void) {
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
	if (brake_state) {
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	7b5b      	ldrb	r3, [r3, #13]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d022      	beq.n	8000316 <_ZN6Bumper5brakeEv+0x56>
		if (!flash_lock){ inner_left  = inner_right = HIGH; }
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	7b9b      	ldrb	r3, [r3, #14]
 80002d4:	2201      	movs	r2, #1
 80002d6:	4053      	eors	r3, r2
 80002d8:	b2db      	uxtb	r3, r3
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d006      	beq.n	80002ec <_ZN6Bumper5brakeEv+0x2c>
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	2201      	movs	r2, #1
 80002e2:	729a      	strb	r2, [r3, #10]
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	7a9a      	ldrb	r2, [r3, #10]
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	725a      	strb	r2, [r3, #9]
		if (!left_lock)    { outer_left  = HIGH; }
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	7e5b      	ldrb	r3, [r3, #25]
 80002f0:	2201      	movs	r2, #1
 80002f2:	4053      	eors	r3, r2
 80002f4:	b2db      	uxtb	r3, r3
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d002      	beq.n	8000300 <_ZN6Bumper5brakeEv+0x40>
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	2201      	movs	r2, #1
 80002fe:	721a      	strb	r2, [r3, #8]
		if (!right_lock)   { outer_right = HIGH; }
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	7e9b      	ldrb	r3, [r3, #26]
 8000304:	2201      	movs	r2, #1
 8000306:	4053      	eors	r3, r2
 8000308:	b2db      	uxtb	r3, r3
 800030a:	2b00      	cmp	r3, #0
 800030c:	d021      	beq.n	8000352 <_ZN6Bumper5brakeEv+0x92>
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	2201      	movs	r2, #1
 8000312:	72da      	strb	r2, [r3, #11]
		inner_left = inner_right = LOW;
		if (!left_lock)  { outer_left = LOW; }
		if (!right_lock) { outer_right = LOW; }
		num_flashes = 0;
	}
}
 8000314:	e01d      	b.n	8000352 <_ZN6Bumper5brakeEv+0x92>
		inner_left = inner_right = LOW;
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	2200      	movs	r2, #0
 800031a:	729a      	strb	r2, [r3, #10]
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	7a9a      	ldrb	r2, [r3, #10]
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	725a      	strb	r2, [r3, #9]
		if (!left_lock)  { outer_left = LOW; }
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	7e5b      	ldrb	r3, [r3, #25]
 8000328:	2201      	movs	r2, #1
 800032a:	4053      	eors	r3, r2
 800032c:	b2db      	uxtb	r3, r3
 800032e:	2b00      	cmp	r3, #0
 8000330:	d002      	beq.n	8000338 <_ZN6Bumper5brakeEv+0x78>
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	2200      	movs	r2, #0
 8000336:	721a      	strb	r2, [r3, #8]
		if (!right_lock) { outer_right = LOW; }
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	7e9b      	ldrb	r3, [r3, #26]
 800033c:	2201      	movs	r2, #1
 800033e:	4053      	eors	r3, r2
 8000340:	b2db      	uxtb	r3, r3
 8000342:	2b00      	cmp	r3, #0
 8000344:	d002      	beq.n	800034c <_ZN6Bumper5brakeEv+0x8c>
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	2200      	movs	r2, #0
 800034a:	72da      	strb	r2, [r3, #11]
		num_flashes = 0;
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	2200      	movs	r2, #0
 8000350:	615a      	str	r2, [r3, #20]
}
 8000352:	46c0      	nop			; (mov r8, r8)
 8000354:	46bd      	mov	sp, r7
 8000356:	b002      	add	sp, #8
 8000358:	bd80      	pop	{r7, pc}

0800035a <_ZN6Bumper11brake_flashEv>:

void Bumper::brake_flash(void) {
 800035a:	b580      	push	{r7, lr}
 800035c:	b082      	sub	sp, #8
 800035e:	af00      	add	r7, sp, #0
 8000360:	6078      	str	r0, [r7, #4]
    if ((get_time() - flash_timer) > (TicksPerSecond/4)){
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	0018      	movs	r0, r3
 8000366:	f7ff ff9b 	bl	80002a0 <_ZN6Bumper8get_timeEv>
 800036a:	0002      	movs	r2, r0
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	691b      	ldr	r3, [r3, #16]
 8000370:	1ad3      	subs	r3, r2, r3
 8000372:	22f9      	movs	r2, #249	; 0xf9
 8000374:	429a      	cmp	r2, r3
 8000376:	419b      	sbcs	r3, r3
 8000378:	425b      	negs	r3, r3
 800037a:	b2db      	uxtb	r3, r3
 800037c:	2b00      	cmp	r3, #0
 800037e:	d023      	beq.n	80003c8 <_ZN6Bumper11brake_flashEv+0x6e>
        flash_timer = get_time();
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	0018      	movs	r0, r3
 8000384:	f7ff ff8c 	bl	80002a0 <_ZN6Bumper8get_timeEv>
 8000388:	0002      	movs	r2, r0
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	611a      	str	r2, [r3, #16]
        inner_left = inner_right = !inner_left;
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	7a5b      	ldrb	r3, [r3, #9]
 8000392:	2201      	movs	r2, #1
 8000394:	4053      	eors	r3, r2
 8000396:	b2da      	uxtb	r2, r3
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	729a      	strb	r2, [r3, #10]
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	7a9a      	ldrb	r2, [r3, #10]
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	725a      	strb	r2, [r3, #9]
        num_flashes++;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	695b      	ldr	r3, [r3, #20]
 80003a8:	1c5a      	adds	r2, r3, #1
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	615a      	str	r2, [r3, #20]
        if (num_flashes > 4) {
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	2b04      	cmp	r3, #4
 80003b4:	dd08      	ble.n	80003c8 <_ZN6Bumper11brake_flashEv+0x6e>
            //inner_left = inner_right = LOW;
            num_flashes = 0;
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	2200      	movs	r2, #0
 80003ba:	615a      	str	r2, [r3, #20]
            flash_lock = false;
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	2200      	movs	r2, #0
 80003c0:	739a      	strb	r2, [r3, #14]
            flash_timer = 0;  // in case brakes need to flash again in < flash_timer
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	2200      	movs	r2, #0
 80003c6:	611a      	str	r2, [r3, #16]
        }
    }
}
 80003c8:	46c0      	nop			; (mov r8, r8)
 80003ca:	46bd      	mov	sp, r7
 80003cc:	b002      	add	sp, #8
 80003ce:	bd80      	pop	{r7, pc}

080003d0 <_ZN6Bumper19turn_signal_routineEv>:
 * 0010b = Right turn to be Flashing
 * 0011b to 1101b = Reserved
 * 1110b = Error (to include both left and right selected simultaneously)
 * 1111b = Not available (do not change)
 */
void Bumper::turn_signal_routine() {
 80003d0:	b580      	push	{r7, lr}
 80003d2:	b082      	sub	sp, #8
 80003d4:	af00      	add	r7, sp, #0
 80003d6:	6078      	str	r0, [r7, #4]
    if (get_time() - signal_timer > (TicksPerSecond/2)){
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	0018      	movs	r0, r3
 80003dc:	f7ff ff60 	bl	80002a0 <_ZN6Bumper8get_timeEv>
 80003e0:	0002      	movs	r2, r0
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	69db      	ldr	r3, [r3, #28]
 80003e6:	1ad3      	subs	r3, r2, r3
 80003e8:	22f4      	movs	r2, #244	; 0xf4
 80003ea:	32ff      	adds	r2, #255	; 0xff
 80003ec:	429a      	cmp	r2, r3
 80003ee:	419b      	sbcs	r3, r3
 80003f0:	425b      	negs	r3, r3
 80003f2:	b2db      	uxtb	r3, r3
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d050      	beq.n	800049a <_ZN6Bumper19turn_signal_routineEv+0xca>
        if (signal == 0b1110){
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	2220      	movs	r2, #32
 80003fc:	5c9b      	ldrb	r3, [r3, r2]
 80003fe:	2b0e      	cmp	r3, #14
 8000400:	d112      	bne.n	8000428 <_ZN6Bumper19turn_signal_routineEv+0x58>
            left_lock = right_lock = true;
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	2201      	movs	r2, #1
 8000406:	769a      	strb	r2, [r3, #26]
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	7e9a      	ldrb	r2, [r3, #26]
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	765a      	strb	r2, [r3, #25]
            outer_left = outer_right = !(outer_left);  // Sync turn signals (left and right on reflect hazards)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	7a1b      	ldrb	r3, [r3, #8]
 8000414:	2201      	movs	r2, #1
 8000416:	4053      	eors	r3, r2
 8000418:	b2da      	uxtb	r2, r3
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	72da      	strb	r2, [r3, #11]
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	7ada      	ldrb	r2, [r3, #11]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	721a      	strb	r2, [r3, #8]
 8000426:	e031      	b.n	800048c <_ZN6Bumper19turn_signal_routineEv+0xbc>
            // This can unfortunately induce a 1 cycle delay on the left signal in the event
            // the right signal is already on, then left signal is turned on
        }
        else if (signal == 0b0001 ){
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	2220      	movs	r2, #32
 800042c:	5c9b      	ldrb	r3, [r3, r2]
 800042e:	2b01      	cmp	r3, #1
 8000430:	d10d      	bne.n	800044e <_ZN6Bumper19turn_signal_routineEv+0x7e>
            left_lock = true;
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	2201      	movs	r2, #1
 8000436:	765a      	strb	r2, [r3, #25]
            right_lock = false;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	2200      	movs	r2, #0
 800043c:	769a      	strb	r2, [r3, #26]
            outer_left = ! outer_left;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	7a1b      	ldrb	r3, [r3, #8]
 8000442:	2201      	movs	r2, #1
 8000444:	4053      	eors	r3, r2
 8000446:	b2da      	uxtb	r2, r3
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	721a      	strb	r2, [r3, #8]
 800044c:	e01e      	b.n	800048c <_ZN6Bumper19turn_signal_routineEv+0xbc>
        }
        else if (signal == 0b0010){
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	2220      	movs	r2, #32
 8000452:	5c9b      	ldrb	r3, [r3, r2]
 8000454:	2b02      	cmp	r3, #2
 8000456:	d10d      	bne.n	8000474 <_ZN6Bumper19turn_signal_routineEv+0xa4>
            right_lock = true;
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	2201      	movs	r2, #1
 800045c:	769a      	strb	r2, [r3, #26]
            left_lock = false;
 800045e:	687b      	ldr	r3, [r7, #4]
 8000460:	2200      	movs	r2, #0
 8000462:	765a      	strb	r2, [r3, #25]
            outer_right = ! outer_right;
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	7adb      	ldrb	r3, [r3, #11]
 8000468:	2201      	movs	r2, #1
 800046a:	4053      	eors	r3, r2
 800046c:	b2da      	uxtb	r2, r3
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	72da      	strb	r2, [r3, #11]
 8000472:	e00b      	b.n	800048c <_ZN6Bumper19turn_signal_routineEv+0xbc>
        }
        else if (signal == 0b1111) {  }  // do nothing/continue behavior, node may be down
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	2220      	movs	r2, #32
 8000478:	5c9b      	ldrb	r3, [r3, r2]
 800047a:	2b0f      	cmp	r3, #15
 800047c:	d006      	beq.n	800048c <_ZN6Bumper19turn_signal_routineEv+0xbc>
        else {
        	right_lock = left_lock = false;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	2200      	movs	r2, #0
 8000482:	765a      	strb	r2, [r3, #25]
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	7e5a      	ldrb	r2, [r3, #25]
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	769a      	strb	r2, [r3, #26]
        }
        signal_timer = get_time();
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	0018      	movs	r0, r3
 8000490:	f7ff ff06 	bl	80002a0 <_ZN6Bumper8get_timeEv>
 8000494:	0002      	movs	r2, r0
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	61da      	str	r2, [r3, #28]
	}
}
 800049a:	46c0      	nop			; (mov r8, r8)
 800049c:	46bd      	mov	sp, r7
 800049e:	b002      	add	sp, #8
 80004a0:	bd80      	pop	{r7, pc}

080004a2 <_ZN6Bumper13brake_routineEv>:

void Bumper::brake_routine(void) {
 80004a2:	b580      	push	{r7, lr}
 80004a4:	b082      	sub	sp, #8
 80004a6:	af00      	add	r7, sp, #0
 80004a8:	6078      	str	r0, [r7, #4]
	if (flash_lock) {
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	7b9b      	ldrb	r3, [r3, #14]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d003      	beq.n	80004ba <_ZN6Bumper13brake_routineEv+0x18>
		brake_flash();
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	0018      	movs	r0, r3
 80004b6:	f7ff ff50 	bl	800035a <_ZN6Bumper11brake_flashEv>
	}
	brake();  // applies brakes based on state
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	0018      	movs	r0, r3
 80004be:	f7ff feff 	bl	80002c0 <_ZN6Bumper5brakeEv>
}
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	46bd      	mov	sp, r7
 80004c6:	b002      	add	sp, #8
 80004c8:	bd80      	pop	{r7, pc}
	...

080004cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004cc:	b590      	push	{r4, r7, lr}
 80004ce:	b0ad      	sub	sp, #180	; 0xb4
 80004d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d2:	f000 ff13 	bl	80012fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d6:	f000 f90f 	bl	80006f8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004da:	f000 fbd5 	bl	8000c88 <_ZL12MX_GPIO_Initv>
  MX_TIM1_Init();
 80004de:	f000 f9cd 	bl	800087c <_ZL12MX_TIM1_Initv>
  MX_TIM2_Init();
 80004e2:	f000 fa33 	bl	800094c <_ZL12MX_TIM2_Initv>
  MX_TIM14_Init();
 80004e6:	f000 fb41 	bl	8000b6c <_ZL13MX_TIM14_Initv>
  MX_CAN_Init();
 80004ea:	f000 f949 	bl	8000780 <_ZL11MX_CAN_Initv>
  MX_TIM3_Init();
 80004ee:	f000 fadb 	bl	8000aa8 <_ZL12MX_TIM3_Initv>
  MX_USART2_UART_Init();
 80004f2:	f000 fb95 	bl	8000c20 <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */

  // Start up PWM Channels for bumper LEDS
  HAL_TIM_PWM_Start( &htim2, TIM_CHANNEL_1);
 80004f6:	4b74      	ldr	r3, [pc, #464]	; (80006c8 <main+0x1fc>)
 80004f8:	2100      	movs	r1, #0
 80004fa:	0018      	movs	r0, r3
 80004fc:	f002 fade 	bl	8002abc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start( &htim2, TIM_CHANNEL_2);
 8000500:	4b71      	ldr	r3, [pc, #452]	; (80006c8 <main+0x1fc>)
 8000502:	2104      	movs	r1, #4
 8000504:	0018      	movs	r0, r3
 8000506:	f002 fad9 	bl	8002abc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start( &htim14, TIM_CHANNEL_1);
 800050a:	4b70      	ldr	r3, [pc, #448]	; (80006cc <main+0x200>)
 800050c:	2100      	movs	r1, #0
 800050e:	0018      	movs	r0, r3
 8000510:	f002 fad4 	bl	8002abc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start( &htim2, TIM_CHANNEL_4);
 8000514:	4b6c      	ldr	r3, [pc, #432]	; (80006c8 <main+0x1fc>)
 8000516:	210c      	movs	r1, #12
 8000518:	0018      	movs	r0, r3
 800051a:	f002 facf 	bl	8002abc <HAL_TIM_PWM_Start>

  // Start hardware timers
  HAL_TIM_Base_Start_IT(&htim1);
 800051e:	4b6c      	ldr	r3, [pc, #432]	; (80006d0 <main+0x204>)
 8000520:	0018      	movs	r0, r3
 8000522:	f002 fa75 	bl	8002a10 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000526:	4b68      	ldr	r3, [pc, #416]	; (80006c8 <main+0x1fc>)
 8000528:	0018      	movs	r0, r3
 800052a:	f002 fa71 	bl	8002a10 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 800052e:	4b69      	ldr	r3, [pc, #420]	; (80006d4 <main+0x208>)
 8000530:	0018      	movs	r0, r3
 8000532:	f002 fa6d 	bl	8002a10 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim14);
 8000536:	4b65      	ldr	r3, [pc, #404]	; (80006cc <main+0x200>)
 8000538:	0018      	movs	r0, r3
 800053a:	f002 fa69 	bl	8002a10 <HAL_TIM_Base_Start_IT>

  // Initialize bumper
  Bumper bumper( &htim3, &second_timer ); // htim3; 1 second timer with TicksPerSecond as the counter period (manually updated localdefs.h)
 800053e:	4a66      	ldr	r2, [pc, #408]	; (80006d8 <main+0x20c>)
 8000540:	4964      	ldr	r1, [pc, #400]	; (80006d4 <main+0x208>)
 8000542:	2388      	movs	r3, #136	; 0x88
 8000544:	18fb      	adds	r3, r7, r3
 8000546:	0018      	movs	r0, r3
 8000548:	f7ff fe6a 	bl	8000220 <_ZN6BumperC1EP17TIM_HandleTypeDefPVm>
  uint8_t RxData[8];
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t perf_local_time = 0;  // variable to keep track of relative time (performance)
 800054c:	2300      	movs	r3, #0
 800054e:	22ac      	movs	r2, #172	; 0xac
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	6013      	str	r3, [r2, #0]
  char text[100] = "";           // Used in serial printing of time elapsed
 8000554:	003b      	movs	r3, r7
 8000556:	2200      	movs	r2, #0
 8000558:	601a      	str	r2, [r3, #0]
 800055a:	3304      	adds	r3, #4
 800055c:	2260      	movs	r2, #96	; 0x60
 800055e:	2100      	movs	r1, #0
 8000560:	0018      	movs	r0, r3
 8000562:	f003 fd3d 	bl	8003fe0 <memset>
  // depending on configuration (minus 1 micro second for GPIO toggle). This was measured
  // by toggling a pin High and then low before and after function execution. A timer
  // was later used for ease of use in case an oscilloscope was not available.
  while (1)
  {
	if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0){  // Check CAN FiFo mailbox
 8000566:	4b5d      	ldr	r3, [pc, #372]	; (80006dc <main+0x210>)
 8000568:	2100      	movs	r1, #0
 800056a:	0018      	movs	r0, r3
 800056c:	f001 fa7c 	bl	8001a68 <HAL_CAN_GetRxFifoFillLevel>
 8000570:	0003      	movs	r3, r0
 8000572:	1e5a      	subs	r2, r3, #1
 8000574:	4193      	sbcs	r3, r2
 8000576:	b2db      	uxtb	r3, r3
 8000578:	2b00      	cmp	r3, #0
 800057a:	d070      	beq.n	800065e <main+0x192>
		// get the first frame in the queue
		HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 800057c:	2364      	movs	r3, #100	; 0x64
 800057e:	18fb      	adds	r3, r7, r3
 8000580:	246c      	movs	r4, #108	; 0x6c
 8000582:	193a      	adds	r2, r7, r4
 8000584:	4855      	ldr	r0, [pc, #340]	; (80006dc <main+0x210>)
 8000586:	2100      	movs	r1, #0
 8000588:	f001 f952 	bl	8001830 <HAL_CAN_GetRxMessage>
		// Toggle RED LED on board
		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_7);
 800058c:	2390      	movs	r3, #144	; 0x90
 800058e:	05db      	lsls	r3, r3, #23
 8000590:	2180      	movs	r1, #128	; 0x80
 8000592:	0018      	movs	r0, r3
 8000594:	f001 fcf7 	bl	8001f86 <HAL_GPIO_TogglePin>

		// Check PGN value in EXT ID portion of header
		if (((RxHeader.ExtId >> 8) & 0x7FFFF) == PGN_CruiseControlVehicleSpeed1 ){
 8000598:	193b      	adds	r3, r7, r4
 800059a:	685b      	ldr	r3, [r3, #4]
 800059c:	0a1b      	lsrs	r3, r3, #8
 800059e:	035b      	lsls	r3, r3, #13
 80005a0:	0b5b      	lsrs	r3, r3, #13
 80005a2:	4a4f      	ldr	r2, [pc, #316]	; (80006e0 <main+0x214>)
 80005a4:	4293      	cmp	r3, r2
 80005a6:	d128      	bne.n	80005fa <main+0x12e>
			perf_local_time = perf_time + __HAL_TIM_GET_COUNTER(&htim1);
 80005a8:	4b49      	ldr	r3, [pc, #292]	; (80006d0 <main+0x204>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005ae:	4b4d      	ldr	r3, [pc, #308]	; (80006e4 <main+0x218>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	18d3      	adds	r3, r2, r3
 80005b4:	24ac      	movs	r4, #172	; 0xac
 80005b6:	193a      	adds	r2, r7, r4
 80005b8:	6013      	str	r3, [r2, #0]

			rx_brake_routine(RxData, &bumper);
 80005ba:	2388      	movs	r3, #136	; 0x88
 80005bc:	18fa      	adds	r2, r7, r3
 80005be:	2364      	movs	r3, #100	; 0x64
 80005c0:	18fb      	adds	r3, r7, r3
 80005c2:	0011      	movs	r1, r2
 80005c4:	0018      	movs	r0, r3
 80005c6:	f000 fbcf 	bl	8000d68 <_Z16rx_brake_routinePhP6Bumper>

			perf_local_time = (perf_time + __HAL_TIM_GET_COUNTER(&htim1)) - perf_local_time;
 80005ca:	4b41      	ldr	r3, [pc, #260]	; (80006d0 <main+0x204>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80005d0:	4b44      	ldr	r3, [pc, #272]	; (80006e4 <main+0x218>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	18d2      	adds	r2, r2, r3
 80005d6:	193b      	adds	r3, r7, r4
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	1ad3      	subs	r3, r2, r3
 80005dc:	193a      	adds	r2, r7, r4
 80005de:	6013      	str	r3, [r2, #0]
			sprintf(text, "rx_brake_routine=%lu\r\n", (unsigned long)perf_local_time);
 80005e0:	193b      	adds	r3, r7, r4
 80005e2:	681a      	ldr	r2, [r3, #0]
 80005e4:	4940      	ldr	r1, [pc, #256]	; (80006e8 <main+0x21c>)
 80005e6:	003b      	movs	r3, r7
 80005e8:	0018      	movs	r0, r3
 80005ea:	f003 fd01 	bl	8003ff0 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)text, sizeof(text), 20);
 80005ee:	0039      	movs	r1, r7
 80005f0:	483e      	ldr	r0, [pc, #248]	; (80006ec <main+0x220>)
 80005f2:	2314      	movs	r3, #20
 80005f4:	2264      	movs	r2, #100	; 0x64
 80005f6:	f003 f923 	bl	8003840 <HAL_UART_Transmit>
		}

		if (((RxHeader.ExtId >> 8) & 0x7FFFF) == PGN_OperatorsExternalLightControls){
 80005fa:	236c      	movs	r3, #108	; 0x6c
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	685b      	ldr	r3, [r3, #4]
 8000600:	0a1b      	lsrs	r3, r3, #8
 8000602:	035b      	lsls	r3, r3, #13
 8000604:	0b5b      	lsrs	r3, r3, #13
 8000606:	4a3a      	ldr	r2, [pc, #232]	; (80006f0 <main+0x224>)
 8000608:	4293      	cmp	r3, r2
 800060a:	d128      	bne.n	800065e <main+0x192>
			perf_local_time = perf_time + __HAL_TIM_GET_COUNTER(&htim1);
 800060c:	4b30      	ldr	r3, [pc, #192]	; (80006d0 <main+0x204>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000612:	4b34      	ldr	r3, [pc, #208]	; (80006e4 <main+0x218>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	18d3      	adds	r3, r2, r3
 8000618:	24ac      	movs	r4, #172	; 0xac
 800061a:	193a      	adds	r2, r7, r4
 800061c:	6013      	str	r3, [r2, #0]

			rx_signal_routine(RxData, &bumper);
 800061e:	2388      	movs	r3, #136	; 0x88
 8000620:	18fa      	adds	r2, r7, r3
 8000622:	2364      	movs	r3, #100	; 0x64
 8000624:	18fb      	adds	r3, r7, r3
 8000626:	0011      	movs	r1, r2
 8000628:	0018      	movs	r0, r3
 800062a:	f000 fbe3 	bl	8000df4 <_Z17rx_signal_routinePhP6Bumper>

			perf_local_time = (perf_time + __HAL_TIM_GET_COUNTER(&htim1)) - perf_local_time;
 800062e:	4b28      	ldr	r3, [pc, #160]	; (80006d0 <main+0x204>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000634:	4b2b      	ldr	r3, [pc, #172]	; (80006e4 <main+0x218>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	18d2      	adds	r2, r2, r3
 800063a:	193b      	adds	r3, r7, r4
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	1ad3      	subs	r3, r2, r3
 8000640:	193a      	adds	r2, r7, r4
 8000642:	6013      	str	r3, [r2, #0]
			sprintf(text, "rx_signal_routine=%lu\r\n", (unsigned long)perf_local_time);
 8000644:	193b      	adds	r3, r7, r4
 8000646:	681a      	ldr	r2, [r3, #0]
 8000648:	492a      	ldr	r1, [pc, #168]	; (80006f4 <main+0x228>)
 800064a:	003b      	movs	r3, r7
 800064c:	0018      	movs	r0, r3
 800064e:	f003 fccf 	bl	8003ff0 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*)text, sizeof(text), 20);
 8000652:	0039      	movs	r1, r7
 8000654:	4825      	ldr	r0, [pc, #148]	; (80006ec <main+0x220>)
 8000656:	2314      	movs	r3, #20
 8000658:	2264      	movs	r2, #100	; 0x64
 800065a:	f003 f8f1 	bl	8003840 <HAL_UART_Transmit>
	}
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // run bumper update routines. These update LED states based on bumper state.
	  bumper.turn_signal_routine();
 800065e:	2488      	movs	r4, #136	; 0x88
 8000660:	193b      	adds	r3, r7, r4
 8000662:	0018      	movs	r0, r3
 8000664:	f7ff feb4 	bl	80003d0 <_ZN6Bumper19turn_signal_routineEv>
	  bumper.brake_routine();
 8000668:	193b      	adds	r3, r7, r4
 800066a:	0018      	movs	r0, r3
 800066c:	f7ff ff19 	bl	80004a2 <_ZN6Bumper13brake_routineEv>

	  // Change PWM compare registers in relation to bumper state
	  htim2.Instance->CCR1 = (bumper.outer_left) ? PWM_HIGH : PWM_LOW;
 8000670:	193b      	adds	r3, r7, r4
 8000672:	7a1b      	ldrb	r3, [r3, #8]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <main+0x1b0>
 8000678:	2214      	movs	r2, #20
 800067a:	e000      	b.n	800067e <main+0x1b2>
 800067c:	2201      	movs	r2, #1
 800067e:	4b12      	ldr	r3, [pc, #72]	; (80006c8 <main+0x1fc>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	635a      	str	r2, [r3, #52]	; 0x34
	  htim2.Instance->CCR2 = (bumper.inner_left) ? PWM_HIGH : PWM_LOW;
 8000684:	2388      	movs	r3, #136	; 0x88
 8000686:	18fb      	adds	r3, r7, r3
 8000688:	7a5b      	ldrb	r3, [r3, #9]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <main+0x1c6>
 800068e:	2214      	movs	r2, #20
 8000690:	e000      	b.n	8000694 <main+0x1c8>
 8000692:	2201      	movs	r2, #1
 8000694:	4b0c      	ldr	r3, [pc, #48]	; (80006c8 <main+0x1fc>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	639a      	str	r2, [r3, #56]	; 0x38
	  htim2.Instance->CCR4 = (bumper.inner_right) ? PWM_HIGH : PWM_LOW;
 800069a:	2388      	movs	r3, #136	; 0x88
 800069c:	18fb      	adds	r3, r7, r3
 800069e:	7a9b      	ldrb	r3, [r3, #10]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d001      	beq.n	80006a8 <main+0x1dc>
 80006a4:	2214      	movs	r2, #20
 80006a6:	e000      	b.n	80006aa <main+0x1de>
 80006a8:	2201      	movs	r2, #1
 80006aa:	4b07      	ldr	r3, [pc, #28]	; (80006c8 <main+0x1fc>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	641a      	str	r2, [r3, #64]	; 0x40
	  htim14.Instance->CCR1 = (bumper.outer_right) ? PWM_HIGH : PWM_LOW;
 80006b0:	2388      	movs	r3, #136	; 0x88
 80006b2:	18fb      	adds	r3, r7, r3
 80006b4:	7adb      	ldrb	r3, [r3, #11]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <main+0x1f2>
 80006ba:	2214      	movs	r2, #20
 80006bc:	e000      	b.n	80006c0 <main+0x1f4>
 80006be:	2201      	movs	r2, #1
 80006c0:	4b02      	ldr	r3, [pc, #8]	; (80006cc <main+0x200>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_CAN_GetRxFifoFillLevel(&hcan, CAN_RX_FIFO0) > 0){  // Check CAN FiFo mailbox
 80006c6:	e74e      	b.n	8000566 <main+0x9a>
 80006c8:	200000f4 	.word	0x200000f4
 80006cc:	20000174 	.word	0x20000174
 80006d0:	200000b4 	.word	0x200000b4
 80006d4:	20000134 	.word	0x20000134
 80006d8:	20000234 	.word	0x20000234
 80006dc:	2000008c 	.word	0x2000008c
 80006e0:	0000fef1 	.word	0x0000fef1
 80006e4:	20000238 	.word	0x20000238
 80006e8:	08004818 	.word	0x08004818
 80006ec:	200001b4 	.word	0x200001b4
 80006f0:	0000fdcc 	.word	0x0000fdcc
 80006f4:	08004830 	.word	0x08004830

080006f8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006f8:	b590      	push	{r4, r7, lr}
 80006fa:	b093      	sub	sp, #76	; 0x4c
 80006fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fe:	2414      	movs	r4, #20
 8000700:	193b      	adds	r3, r7, r4
 8000702:	0018      	movs	r0, r3
 8000704:	2334      	movs	r3, #52	; 0x34
 8000706:	001a      	movs	r2, r3
 8000708:	2100      	movs	r1, #0
 800070a:	f003 fc69 	bl	8003fe0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	0018      	movs	r0, r3
 8000712:	2310      	movs	r3, #16
 8000714:	001a      	movs	r2, r3
 8000716:	2100      	movs	r1, #0
 8000718:	f003 fc62 	bl	8003fe0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 800071c:	193b      	adds	r3, r7, r4
 800071e:	2220      	movs	r2, #32
 8000720:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000722:	193b      	adds	r3, r7, r4
 8000724:	2201      	movs	r2, #1
 8000726:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000728:	193b      	adds	r3, r7, r4
 800072a:	2200      	movs	r2, #0
 800072c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072e:	193b      	adds	r3, r7, r4
 8000730:	0018      	movs	r0, r3
 8000732:	f001 fc43 	bl	8001fbc <HAL_RCC_OscConfig>
 8000736:	0003      	movs	r3, r0
 8000738:	1e5a      	subs	r2, r3, #1
 800073a:	4193      	sbcs	r3, r2
 800073c:	b2db      	uxtb	r3, r3
 800073e:	2b00      	cmp	r3, #0
 8000740:	d001      	beq.n	8000746 <_Z18SystemClock_Configv+0x4e>
  {
    Error_Handler();
 8000742:	f000 fb99 	bl	8000e78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	2207      	movs	r2, #7
 800074a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 800074c:	1d3b      	adds	r3, r7, #4
 800074e:	2203      	movs	r2, #3
 8000750:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000752:	1d3b      	adds	r3, r7, #4
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000758:	1d3b      	adds	r3, r7, #4
 800075a:	2200      	movs	r2, #0
 800075c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800075e:	1d3b      	adds	r3, r7, #4
 8000760:	2101      	movs	r1, #1
 8000762:	0018      	movs	r0, r3
 8000764:	f001 ffb0 	bl	80026c8 <HAL_RCC_ClockConfig>
 8000768:	0003      	movs	r3, r0
 800076a:	1e5a      	subs	r2, r3, #1
 800076c:	4193      	sbcs	r3, r2
 800076e:	b2db      	uxtb	r3, r3
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <_Z18SystemClock_Configv+0x80>
  {
    Error_Handler();
 8000774:	f000 fb80 	bl	8000e78 <Error_Handler>
  }
}
 8000778:	46c0      	nop			; (mov r8, r8)
 800077a:	46bd      	mov	sp, r7
 800077c:	b013      	add	sp, #76	; 0x4c
 800077e:	bd90      	pop	{r4, r7, pc}

08000780 <_ZL11MX_CAN_Initv>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b08a      	sub	sp, #40	; 0x28
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000786:	4b3b      	ldr	r3, [pc, #236]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 8000788:	4a3b      	ldr	r2, [pc, #236]	; (8000878 <_ZL11MX_CAN_Initv+0xf8>)
 800078a:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 12;
 800078c:	4b39      	ldr	r3, [pc, #228]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 800078e:	220c      	movs	r2, #12
 8000790:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000792:	4b38      	ldr	r3, [pc, #224]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8000798:	4b36      	ldr	r3, [pc, #216]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 800079a:	2280      	movs	r2, #128	; 0x80
 800079c:	0452      	lsls	r2, r2, #17
 800079e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 80007a0:	4b34      	ldr	r3, [pc, #208]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 80007a2:	22c0      	movs	r2, #192	; 0xc0
 80007a4:	0312      	lsls	r2, r2, #12
 80007a6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80007a8:	4b32      	ldr	r3, [pc, #200]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 80007aa:	2280      	movs	r2, #128	; 0x80
 80007ac:	0352      	lsls	r2, r2, #13
 80007ae:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80007b0:	4b30      	ldr	r3, [pc, #192]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80007b6:	4b2f      	ldr	r3, [pc, #188]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80007bc:	4b2d      	ldr	r3, [pc, #180]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 80007be:	2200      	movs	r2, #0
 80007c0:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80007c2:	4b2c      	ldr	r3, [pc, #176]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80007c8:	4b2a      	ldr	r3, [pc, #168]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80007ce:	4b29      	ldr	r3, [pc, #164]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80007d4:	4b27      	ldr	r3, [pc, #156]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 80007d6:	0018      	movs	r0, r3
 80007d8:	f000 fdf4 	bl	80013c4 <HAL_CAN_Init>
 80007dc:	0003      	movs	r3, r0
 80007de:	1e5a      	subs	r2, r3, #1
 80007e0:	4193      	sbcs	r3, r2
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <_ZL11MX_CAN_Initv+0x6c>
  {
    Error_Handler();
 80007e8:	f000 fb46 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  // Create and start CAN filter, start up CAN
  CAN_FilterTypeDef sFilterConfig = {0};
 80007ec:	003b      	movs	r3, r7
 80007ee:	0018      	movs	r0, r3
 80007f0:	2328      	movs	r3, #40	; 0x28
 80007f2:	001a      	movs	r2, r3
 80007f4:	2100      	movs	r1, #0
 80007f6:	f003 fbf3 	bl	8003fe0 <memset>
  sFilterConfig.FilterBank = 0;
 80007fa:	003b      	movs	r3, r7
 80007fc:	2200      	movs	r2, #0
 80007fe:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000800:	003b      	movs	r3, r7
 8000802:	2200      	movs	r2, #0
 8000804:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000806:	003b      	movs	r3, r7
 8000808:	2201      	movs	r2, #1
 800080a:	61da      	str	r2, [r3, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 800080c:	003b      	movs	r3, r7
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8000812:	003b      	movs	r3, r7
 8000814:	2200      	movs	r2, #0
 8000816:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8000818:	003b      	movs	r3, r7
 800081a:	2200      	movs	r2, #0
 800081c:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 800081e:	003b      	movs	r3, r7
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000824:	003b      	movs	r3, r7
 8000826:	2200      	movs	r2, #0
 8000828:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterActivation = ENABLE;
 800082a:	003b      	movs	r3, r7
 800082c:	2201      	movs	r2, #1
 800082e:	621a      	str	r2, [r3, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 8000830:	003b      	movs	r3, r7
 8000832:	220e      	movs	r2, #14
 8000834:	625a      	str	r2, [r3, #36]	; 0x24

  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK){
 8000836:	003a      	movs	r2, r7
 8000838:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 800083a:	0011      	movs	r1, r2
 800083c:	0018      	movs	r0, r3
 800083e:	f000 febf 	bl	80015c0 <HAL_CAN_ConfigFilter>
 8000842:	0003      	movs	r3, r0
 8000844:	1e5a      	subs	r2, r3, #1
 8000846:	4193      	sbcs	r3, r2
 8000848:	b2db      	uxtb	r3, r3
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <_ZL11MX_CAN_Initv+0xd2>
	  Error_Handler();
 800084e:	f000 fb13 	bl	8000e78 <Error_Handler>
  }

  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000852:	4b08      	ldr	r3, [pc, #32]	; (8000874 <_ZL11MX_CAN_Initv+0xf4>)
 8000854:	0018      	movs	r0, r3
 8000856:	f000 ffa5 	bl	80017a4 <HAL_CAN_Start>
 800085a:	0003      	movs	r3, r0
 800085c:	1e5a      	subs	r2, r3, #1
 800085e:	4193      	sbcs	r3, r2
 8000860:	b2db      	uxtb	r3, r3
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <_ZL11MX_CAN_Initv+0xea>
	  Error_Handler();
 8000866:	f000 fb07 	bl	8000e78 <Error_Handler>
  }

  /* USER CODE END CAN_Init 2 */

}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	46bd      	mov	sp, r7
 800086e:	b00a      	add	sp, #40	; 0x28
 8000870:	bd80      	pop	{r7, pc}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	2000008c 	.word	0x2000008c
 8000878:	40006400 	.word	0x40006400

0800087c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b086      	sub	sp, #24
 8000880:	af00      	add	r7, sp, #0
	 * This timer is used for the high precision performance metrics
	 * There is no prescaling done, and the period is the max allowed
	 */
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000882:	2308      	movs	r3, #8
 8000884:	18fb      	adds	r3, r7, r3
 8000886:	0018      	movs	r0, r3
 8000888:	2310      	movs	r3, #16
 800088a:	001a      	movs	r2, r3
 800088c:	2100      	movs	r1, #0
 800088e:	f003 fba7 	bl	8003fe0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000892:	003b      	movs	r3, r7
 8000894:	0018      	movs	r0, r3
 8000896:	2308      	movs	r3, #8
 8000898:	001a      	movs	r2, r3
 800089a:	2100      	movs	r1, #0
 800089c:	f003 fba0 	bl	8003fe0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80008a0:	4b27      	ldr	r3, [pc, #156]	; (8000940 <_ZL12MX_TIM1_Initv+0xc4>)
 80008a2:	4a28      	ldr	r2, [pc, #160]	; (8000944 <_ZL12MX_TIM1_Initv+0xc8>)
 80008a4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80008a6:	4b26      	ldr	r3, [pc, #152]	; (8000940 <_ZL12MX_TIM1_Initv+0xc4>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ac:	4b24      	ldr	r3, [pc, #144]	; (8000940 <_ZL12MX_TIM1_Initv+0xc4>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80008b2:	4b23      	ldr	r3, [pc, #140]	; (8000940 <_ZL12MX_TIM1_Initv+0xc4>)
 80008b4:	4a24      	ldr	r2, [pc, #144]	; (8000948 <_ZL12MX_TIM1_Initv+0xcc>)
 80008b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008b8:	4b21      	ldr	r3, [pc, #132]	; (8000940 <_ZL12MX_TIM1_Initv+0xc4>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80008be:	4b20      	ldr	r3, [pc, #128]	; (8000940 <_ZL12MX_TIM1_Initv+0xc4>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c4:	4b1e      	ldr	r3, [pc, #120]	; (8000940 <_ZL12MX_TIM1_Initv+0xc4>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80008ca:	4b1d      	ldr	r3, [pc, #116]	; (8000940 <_ZL12MX_TIM1_Initv+0xc4>)
 80008cc:	0018      	movs	r0, r3
 80008ce:	f002 f873 	bl	80029b8 <HAL_TIM_Base_Init>
 80008d2:	0003      	movs	r3, r0
 80008d4:	1e5a      	subs	r2, r3, #1
 80008d6:	4193      	sbcs	r3, r2
 80008d8:	b2db      	uxtb	r3, r3
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <_ZL12MX_TIM1_Initv+0x66>
  {
    Error_Handler();
 80008de:	f000 facb 	bl	8000e78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008e2:	2108      	movs	r1, #8
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2280      	movs	r2, #128	; 0x80
 80008e8:	0152      	lsls	r2, r2, #5
 80008ea:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008ec:	187a      	adds	r2, r7, r1
 80008ee:	4b14      	ldr	r3, [pc, #80]	; (8000940 <_ZL12MX_TIM1_Initv+0xc4>)
 80008f0:	0011      	movs	r1, r2
 80008f2:	0018      	movs	r0, r3
 80008f4:	f002 faf6 	bl	8002ee4 <HAL_TIM_ConfigClockSource>
 80008f8:	0003      	movs	r3, r0
 80008fa:	1e5a      	subs	r2, r3, #1
 80008fc:	4193      	sbcs	r3, r2
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <_ZL12MX_TIM1_Initv+0x8c>
  {
    Error_Handler();
 8000904:	f000 fab8 	bl	8000e78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000908:	003b      	movs	r3, r7
 800090a:	2220      	movs	r2, #32
 800090c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800090e:	003b      	movs	r3, r7
 8000910:	2200      	movs	r2, #0
 8000912:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000914:	003a      	movs	r2, r7
 8000916:	4b0a      	ldr	r3, [pc, #40]	; (8000940 <_ZL12MX_TIM1_Initv+0xc4>)
 8000918:	0011      	movs	r1, r2
 800091a:	0018      	movs	r0, r3
 800091c:	f002 fed4 	bl	80036c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000920:	0003      	movs	r3, r0
 8000922:	1e5a      	subs	r2, r3, #1
 8000924:	4193      	sbcs	r3, r2
 8000926:	b2db      	uxtb	r3, r3
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <_ZL12MX_TIM1_Initv+0xb4>
  {
    Error_Handler();
 800092c:	f000 faa4 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000930:	4b03      	ldr	r3, [pc, #12]	; (8000940 <_ZL12MX_TIM1_Initv+0xc4>)
 8000932:	0018      	movs	r0, r3
 8000934:	f000 fb84 	bl	8001040 <HAL_TIM_MspPostInit>

  /* USER CODE END TIM1_Init 2 */

}
 8000938:	46c0      	nop			; (mov r8, r8)
 800093a:	46bd      	mov	sp, r7
 800093c:	b006      	add	sp, #24
 800093e:	bd80      	pop	{r7, pc}
 8000940:	200000b4 	.word	0x200000b4
 8000944:	40012c00 	.word	0x40012c00
 8000948:	0000ffff 	.word	0x0000ffff

0800094c <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b08e      	sub	sp, #56	; 0x38
 8000950:	af00      	add	r7, sp, #0
	/*
	 * PWM Channel timer for the first 3 LEDs
	 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000952:	2328      	movs	r3, #40	; 0x28
 8000954:	18fb      	adds	r3, r7, r3
 8000956:	0018      	movs	r0, r3
 8000958:	2310      	movs	r3, #16
 800095a:	001a      	movs	r2, r3
 800095c:	2100      	movs	r1, #0
 800095e:	f003 fb3f 	bl	8003fe0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000962:	2320      	movs	r3, #32
 8000964:	18fb      	adds	r3, r7, r3
 8000966:	0018      	movs	r0, r3
 8000968:	2308      	movs	r3, #8
 800096a:	001a      	movs	r2, r3
 800096c:	2100      	movs	r1, #0
 800096e:	f003 fb37 	bl	8003fe0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000972:	1d3b      	adds	r3, r7, #4
 8000974:	0018      	movs	r0, r3
 8000976:	231c      	movs	r3, #28
 8000978:	001a      	movs	r2, r3
 800097a:	2100      	movs	r1, #0
 800097c:	f003 fb30 	bl	8003fe0 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000980:	4b48      	ldr	r3, [pc, #288]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 8000982:	2280      	movs	r2, #128	; 0x80
 8000984:	05d2      	lsls	r2, r2, #23
 8000986:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000988:	4b46      	ldr	r3, [pc, #280]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 800098a:	2200      	movs	r2, #0
 800098c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800098e:	4b45      	ldr	r3, [pc, #276]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8000994:	4b43      	ldr	r3, [pc, #268]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 8000996:	2264      	movs	r2, #100	; 0x64
 8000998:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800099a:	4b42      	ldr	r3, [pc, #264]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 800099c:	2200      	movs	r2, #0
 800099e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a0:	4b40      	ldr	r3, [pc, #256]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009a6:	4b3f      	ldr	r3, [pc, #252]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 80009a8:	0018      	movs	r0, r3
 80009aa:	f002 f805 	bl	80029b8 <HAL_TIM_Base_Init>
 80009ae:	0003      	movs	r3, r0
 80009b0:	1e5a      	subs	r2, r3, #1
 80009b2:	4193      	sbcs	r3, r2
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <_ZL12MX_TIM2_Initv+0x72>
  {
    Error_Handler();
 80009ba:	f000 fa5d 	bl	8000e78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009be:	2128      	movs	r1, #40	; 0x28
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2280      	movs	r2, #128	; 0x80
 80009c4:	0152      	lsls	r2, r2, #5
 80009c6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009c8:	187a      	adds	r2, r7, r1
 80009ca:	4b36      	ldr	r3, [pc, #216]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 80009cc:	0011      	movs	r1, r2
 80009ce:	0018      	movs	r0, r3
 80009d0:	f002 fa88 	bl	8002ee4 <HAL_TIM_ConfigClockSource>
 80009d4:	0003      	movs	r3, r0
 80009d6:	1e5a      	subs	r2, r3, #1
 80009d8:	4193      	sbcs	r3, r2
 80009da:	b2db      	uxtb	r3, r3
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <_ZL12MX_TIM2_Initv+0x98>
  {
    Error_Handler();
 80009e0:	f000 fa4a 	bl	8000e78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80009e4:	4b2f      	ldr	r3, [pc, #188]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 80009e6:	0018      	movs	r0, r3
 80009e8:	f002 f834 	bl	8002a54 <HAL_TIM_PWM_Init>
 80009ec:	0003      	movs	r3, r0
 80009ee:	1e5a      	subs	r2, r3, #1
 80009f0:	4193      	sbcs	r3, r2
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <_ZL12MX_TIM2_Initv+0xb0>
  {
    Error_Handler();
 80009f8:	f000 fa3e 	bl	8000e78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009fc:	2120      	movs	r1, #32
 80009fe:	187b      	adds	r3, r7, r1
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	2200      	movs	r2, #0
 8000a08:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a0a:	187a      	adds	r2, r7, r1
 8000a0c:	4b25      	ldr	r3, [pc, #148]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 8000a0e:	0011      	movs	r1, r2
 8000a10:	0018      	movs	r0, r3
 8000a12:	f002 fe59 	bl	80036c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a16:	0003      	movs	r3, r0
 8000a18:	1e5a      	subs	r2, r3, #1
 8000a1a:	4193      	sbcs	r3, r2
 8000a1c:	b2db      	uxtb	r3, r3
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <_ZL12MX_TIM2_Initv+0xda>
  {
    Error_Handler();
 8000a22:	f000 fa29 	bl	8000e78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a26:	1d3b      	adds	r3, r7, #4
 8000a28:	2260      	movs	r2, #96	; 0x60
 8000a2a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000a2c:	1d3b      	adds	r3, r7, #4
 8000a2e:	2200      	movs	r2, #0
 8000a30:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a32:	1d3b      	adds	r3, r7, #4
 8000a34:	2200      	movs	r2, #0
 8000a36:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a38:	1d3b      	adds	r3, r7, #4
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a3e:	1d39      	adds	r1, r7, #4
 8000a40:	4b18      	ldr	r3, [pc, #96]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	0018      	movs	r0, r3
 8000a46:	f002 f995 	bl	8002d74 <HAL_TIM_PWM_ConfigChannel>
 8000a4a:	0003      	movs	r3, r0
 8000a4c:	1e5a      	subs	r2, r3, #1
 8000a4e:	4193      	sbcs	r3, r2
 8000a50:	b2db      	uxtb	r3, r3
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <_ZL12MX_TIM2_Initv+0x10e>
  {
    Error_Handler();
 8000a56:	f000 fa0f 	bl	8000e78 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a5a:	1d39      	adds	r1, r7, #4
 8000a5c:	4b11      	ldr	r3, [pc, #68]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 8000a5e:	2204      	movs	r2, #4
 8000a60:	0018      	movs	r0, r3
 8000a62:	f002 f987 	bl	8002d74 <HAL_TIM_PWM_ConfigChannel>
 8000a66:	0003      	movs	r3, r0
 8000a68:	1e5a      	subs	r2, r3, #1
 8000a6a:	4193      	sbcs	r3, r2
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d001      	beq.n	8000a76 <_ZL12MX_TIM2_Initv+0x12a>
  {
    Error_Handler();
 8000a72:	f000 fa01 	bl	8000e78 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a76:	1d39      	adds	r1, r7, #4
 8000a78:	4b0a      	ldr	r3, [pc, #40]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 8000a7a:	220c      	movs	r2, #12
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f002 f979 	bl	8002d74 <HAL_TIM_PWM_ConfigChannel>
 8000a82:	0003      	movs	r3, r0
 8000a84:	1e5a      	subs	r2, r3, #1
 8000a86:	4193      	sbcs	r3, r2
 8000a88:	b2db      	uxtb	r3, r3
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <_ZL12MX_TIM2_Initv+0x146>
  {
    Error_Handler();
 8000a8e:	f000 f9f3 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000a92:	4b04      	ldr	r3, [pc, #16]	; (8000aa4 <_ZL12MX_TIM2_Initv+0x158>)
 8000a94:	0018      	movs	r0, r3
 8000a96:	f000 fad3 	bl	8001040 <HAL_TIM_MspPostInit>

}
 8000a9a:	46c0      	nop			; (mov r8, r8)
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	b00e      	add	sp, #56	; 0x38
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	46c0      	nop			; (mov r8, r8)
 8000aa4:	200000f4 	.word	0x200000f4

08000aa8 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b086      	sub	sp, #24
 8000aac:	af00      	add	r7, sp, #0
	 * This timer is used so brake and turn signal flashing flash
	 * at and for the appropriate length of time.
	 */
  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aae:	2308      	movs	r3, #8
 8000ab0:	18fb      	adds	r3, r7, r3
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	2310      	movs	r3, #16
 8000ab6:	001a      	movs	r2, r3
 8000ab8:	2100      	movs	r1, #0
 8000aba:	f003 fa91 	bl	8003fe0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000abe:	003b      	movs	r3, r7
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	2308      	movs	r3, #8
 8000ac4:	001a      	movs	r2, r3
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	f003 fa8a 	bl	8003fe0 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000acc:	4b24      	ldr	r3, [pc, #144]	; (8000b60 <_ZL12MX_TIM3_Initv+0xb8>)
 8000ace:	4a25      	ldr	r2, [pc, #148]	; (8000b64 <_ZL12MX_TIM3_Initv+0xbc>)
 8000ad0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48000;
 8000ad2:	4b23      	ldr	r3, [pc, #140]	; (8000b60 <_ZL12MX_TIM3_Initv+0xb8>)
 8000ad4:	4a24      	ldr	r2, [pc, #144]	; (8000b68 <_ZL12MX_TIM3_Initv+0xc0>)
 8000ad6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad8:	4b21      	ldr	r3, [pc, #132]	; (8000b60 <_ZL12MX_TIM3_Initv+0xb8>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8000ade:	4b20      	ldr	r3, [pc, #128]	; (8000b60 <_ZL12MX_TIM3_Initv+0xb8>)
 8000ae0:	22fa      	movs	r2, #250	; 0xfa
 8000ae2:	0092      	lsls	r2, r2, #2
 8000ae4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae6:	4b1e      	ldr	r3, [pc, #120]	; (8000b60 <_ZL12MX_TIM3_Initv+0xb8>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aec:	4b1c      	ldr	r3, [pc, #112]	; (8000b60 <_ZL12MX_TIM3_Initv+0xb8>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000af2:	4b1b      	ldr	r3, [pc, #108]	; (8000b60 <_ZL12MX_TIM3_Initv+0xb8>)
 8000af4:	0018      	movs	r0, r3
 8000af6:	f001 ff5f 	bl	80029b8 <HAL_TIM_Base_Init>
 8000afa:	0003      	movs	r3, r0
 8000afc:	1e5a      	subs	r2, r3, #1
 8000afe:	4193      	sbcs	r3, r2
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <_ZL12MX_TIM3_Initv+0x62>
  {
    Error_Handler();
 8000b06:	f000 f9b7 	bl	8000e78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b0a:	2108      	movs	r1, #8
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	2280      	movs	r2, #128	; 0x80
 8000b10:	0152      	lsls	r2, r2, #5
 8000b12:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b14:	187a      	adds	r2, r7, r1
 8000b16:	4b12      	ldr	r3, [pc, #72]	; (8000b60 <_ZL12MX_TIM3_Initv+0xb8>)
 8000b18:	0011      	movs	r1, r2
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f002 f9e2 	bl	8002ee4 <HAL_TIM_ConfigClockSource>
 8000b20:	0003      	movs	r3, r0
 8000b22:	1e5a      	subs	r2, r3, #1
 8000b24:	4193      	sbcs	r3, r2
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d001      	beq.n	8000b30 <_ZL12MX_TIM3_Initv+0x88>
  {
    Error_Handler();
 8000b2c:	f000 f9a4 	bl	8000e78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b30:	003b      	movs	r3, r7
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b36:	003b      	movs	r3, r7
 8000b38:	2200      	movs	r2, #0
 8000b3a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b3c:	003a      	movs	r2, r7
 8000b3e:	4b08      	ldr	r3, [pc, #32]	; (8000b60 <_ZL12MX_TIM3_Initv+0xb8>)
 8000b40:	0011      	movs	r1, r2
 8000b42:	0018      	movs	r0, r3
 8000b44:	f002 fdc0 	bl	80036c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b48:	0003      	movs	r3, r0
 8000b4a:	1e5a      	subs	r2, r3, #1
 8000b4c:	4193      	sbcs	r3, r2
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <_ZL12MX_TIM3_Initv+0xb0>
  {
    Error_Handler();
 8000b54:	f000 f990 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000b58:	46c0      	nop			; (mov r8, r8)
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	b006      	add	sp, #24
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20000134 	.word	0x20000134
 8000b64:	40000400 	.word	0x40000400
 8000b68:	0000bb80 	.word	0x0000bb80

08000b6c <_ZL13MX_TIM14_Initv>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b088      	sub	sp, #32
 8000b70:	af00      	add	r7, sp, #0
	 * Timer channel used for the 4th LED,
	 * configured the same as TIM2.
	 */
  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	0018      	movs	r0, r3
 8000b76:	231c      	movs	r3, #28
 8000b78:	001a      	movs	r2, r3
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	f003 fa30 	bl	8003fe0 <memset>

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000b80:	4b25      	ldr	r3, [pc, #148]	; (8000c18 <_ZL13MX_TIM14_Initv+0xac>)
 8000b82:	4a26      	ldr	r2, [pc, #152]	; (8000c1c <_ZL13MX_TIM14_Initv+0xb0>)
 8000b84:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 8000b86:	4b24      	ldr	r3, [pc, #144]	; (8000c18 <_ZL13MX_TIM14_Initv+0xac>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b8c:	4b22      	ldr	r3, [pc, #136]	; (8000c18 <_ZL13MX_TIM14_Initv+0xac>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 100;
 8000b92:	4b21      	ldr	r3, [pc, #132]	; (8000c18 <_ZL13MX_TIM14_Initv+0xac>)
 8000b94:	2264      	movs	r2, #100	; 0x64
 8000b96:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b98:	4b1f      	ldr	r3, [pc, #124]	; (8000c18 <_ZL13MX_TIM14_Initv+0xac>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b9e:	4b1e      	ldr	r3, [pc, #120]	; (8000c18 <_ZL13MX_TIM14_Initv+0xac>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000ba4:	4b1c      	ldr	r3, [pc, #112]	; (8000c18 <_ZL13MX_TIM14_Initv+0xac>)
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f001 ff06 	bl	80029b8 <HAL_TIM_Base_Init>
 8000bac:	0003      	movs	r3, r0
 8000bae:	1e5a      	subs	r2, r3, #1
 8000bb0:	4193      	sbcs	r3, r2
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <_ZL13MX_TIM14_Initv+0x50>
  {
    Error_Handler();
 8000bb8:	f000 f95e 	bl	8000e78 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8000bbc:	4b16      	ldr	r3, [pc, #88]	; (8000c18 <_ZL13MX_TIM14_Initv+0xac>)
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f001 ff48 	bl	8002a54 <HAL_TIM_PWM_Init>
 8000bc4:	0003      	movs	r3, r0
 8000bc6:	1e5a      	subs	r2, r3, #1
 8000bc8:	4193      	sbcs	r3, r2
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <_ZL13MX_TIM14_Initv+0x68>
  {
    Error_Handler();
 8000bd0:	f000 f952 	bl	8000e78 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	2260      	movs	r2, #96	; 0x60
 8000bd8:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	2200      	movs	r2, #0
 8000bde:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000be6:	1d3b      	adds	r3, r7, #4
 8000be8:	2200      	movs	r2, #0
 8000bea:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bec:	1d39      	adds	r1, r7, #4
 8000bee:	4b0a      	ldr	r3, [pc, #40]	; (8000c18 <_ZL13MX_TIM14_Initv+0xac>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	0018      	movs	r0, r3
 8000bf4:	f002 f8be 	bl	8002d74 <HAL_TIM_PWM_ConfigChannel>
 8000bf8:	0003      	movs	r3, r0
 8000bfa:	1e5a      	subs	r2, r3, #1
 8000bfc:	4193      	sbcs	r3, r2
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <_ZL13MX_TIM14_Initv+0x9c>
  {
    Error_Handler();
 8000c04:	f000 f938 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8000c08:	4b03      	ldr	r3, [pc, #12]	; (8000c18 <_ZL13MX_TIM14_Initv+0xac>)
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f000 fa18 	bl	8001040 <HAL_TIM_MspPostInit>

}
 8000c10:	46c0      	nop			; (mov r8, r8)
 8000c12:	46bd      	mov	sp, r7
 8000c14:	b008      	add	sp, #32
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20000174 	.word	0x20000174
 8000c1c:	40002000 	.word	0x40002000

08000c20 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c24:	4b16      	ldr	r3, [pc, #88]	; (8000c80 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000c26:	4a17      	ldr	r2, [pc, #92]	; (8000c84 <_ZL19MX_USART2_UART_Initv+0x64>)
 8000c28:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000c2a:	4b15      	ldr	r3, [pc, #84]	; (8000c80 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000c2c:	2296      	movs	r2, #150	; 0x96
 8000c2e:	0212      	lsls	r2, r2, #8
 8000c30:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c32:	4b13      	ldr	r3, [pc, #76]	; (8000c80 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c38:	4b11      	ldr	r3, [pc, #68]	; (8000c80 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c3e:	4b10      	ldr	r3, [pc, #64]	; (8000c80 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c44:	4b0e      	ldr	r3, [pc, #56]	; (8000c80 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000c46:	220c      	movs	r2, #12
 8000c48:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c4a:	4b0d      	ldr	r3, [pc, #52]	; (8000c80 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c50:	4b0b      	ldr	r3, [pc, #44]	; (8000c80 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c56:	4b0a      	ldr	r3, [pc, #40]	; (8000c80 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c5c:	4b08      	ldr	r3, [pc, #32]	; (8000c80 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c62:	4b07      	ldr	r3, [pc, #28]	; (8000c80 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000c64:	0018      	movs	r0, r3
 8000c66:	f002 fd97 	bl	8003798 <HAL_UART_Init>
 8000c6a:	0003      	movs	r3, r0
 8000c6c:	1e5a      	subs	r2, r3, #1
 8000c6e:	4193      	sbcs	r3, r2
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d001      	beq.n	8000c7a <_ZL19MX_USART2_UART_Initv+0x5a>
  {
    Error_Handler();
 8000c76:	f000 f8ff 	bl	8000e78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c7a:	46c0      	nop			; (mov r8, r8)
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	200001b4 	.word	0x200001b4
 8000c84:	40004400 	.word	0x40004400

08000c88 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c88:	b590      	push	{r4, r7, lr}
 8000c8a:	b089      	sub	sp, #36	; 0x24
 8000c8c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8e:	240c      	movs	r4, #12
 8000c90:	193b      	adds	r3, r7, r4
 8000c92:	0018      	movs	r0, r3
 8000c94:	2314      	movs	r3, #20
 8000c96:	001a      	movs	r2, r3
 8000c98:	2100      	movs	r1, #0
 8000c9a:	f003 f9a1 	bl	8003fe0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c9e:	4b30      	ldr	r3, [pc, #192]	; (8000d60 <_ZL12MX_GPIO_Initv+0xd8>)
 8000ca0:	695a      	ldr	r2, [r3, #20]
 8000ca2:	4b2f      	ldr	r3, [pc, #188]	; (8000d60 <_ZL12MX_GPIO_Initv+0xd8>)
 8000ca4:	2180      	movs	r1, #128	; 0x80
 8000ca6:	03c9      	lsls	r1, r1, #15
 8000ca8:	430a      	orrs	r2, r1
 8000caa:	615a      	str	r2, [r3, #20]
 8000cac:	4b2c      	ldr	r3, [pc, #176]	; (8000d60 <_ZL12MX_GPIO_Initv+0xd8>)
 8000cae:	695a      	ldr	r2, [r3, #20]
 8000cb0:	2380      	movs	r3, #128	; 0x80
 8000cb2:	03db      	lsls	r3, r3, #15
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	60bb      	str	r3, [r7, #8]
 8000cb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cba:	4b29      	ldr	r3, [pc, #164]	; (8000d60 <_ZL12MX_GPIO_Initv+0xd8>)
 8000cbc:	695a      	ldr	r2, [r3, #20]
 8000cbe:	4b28      	ldr	r3, [pc, #160]	; (8000d60 <_ZL12MX_GPIO_Initv+0xd8>)
 8000cc0:	2180      	movs	r1, #128	; 0x80
 8000cc2:	0289      	lsls	r1, r1, #10
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	615a      	str	r2, [r3, #20]
 8000cc8:	4b25      	ldr	r3, [pc, #148]	; (8000d60 <_ZL12MX_GPIO_Initv+0xd8>)
 8000cca:	695a      	ldr	r2, [r3, #20]
 8000ccc:	2380      	movs	r3, #128	; 0x80
 8000cce:	029b      	lsls	r3, r3, #10
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	607b      	str	r3, [r7, #4]
 8000cd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd6:	4b22      	ldr	r3, [pc, #136]	; (8000d60 <_ZL12MX_GPIO_Initv+0xd8>)
 8000cd8:	695a      	ldr	r2, [r3, #20]
 8000cda:	4b21      	ldr	r3, [pc, #132]	; (8000d60 <_ZL12MX_GPIO_Initv+0xd8>)
 8000cdc:	2180      	movs	r1, #128	; 0x80
 8000cde:	02c9      	lsls	r1, r1, #11
 8000ce0:	430a      	orrs	r2, r1
 8000ce2:	615a      	str	r2, [r3, #20]
 8000ce4:	4b1e      	ldr	r3, [pc, #120]	; (8000d60 <_ZL12MX_GPIO_Initv+0xd8>)
 8000ce6:	695a      	ldr	r2, [r3, #20]
 8000ce8:	2380      	movs	r3, #128	; 0x80
 8000cea:	02db      	lsls	r3, r3, #11
 8000cec:	4013      	ands	r3, r2
 8000cee:	603b      	str	r3, [r7, #0]
 8000cf0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000cf2:	2390      	movs	r3, #144	; 0x90
 8000cf4:	05db      	lsls	r3, r3, #23
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	21c0      	movs	r1, #192	; 0xc0
 8000cfa:	0018      	movs	r0, r3
 8000cfc:	f001 f926 	bl	8001f4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000d00:	4b18      	ldr	r3, [pc, #96]	; (8000d64 <_ZL12MX_GPIO_Initv+0xdc>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	2108      	movs	r1, #8
 8000d06:	0018      	movs	r0, r3
 8000d08:	f001 f920 	bl	8001f4c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d0c:	193b      	adds	r3, r7, r4
 8000d0e:	22c0      	movs	r2, #192	; 0xc0
 8000d10:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d12:	193b      	adds	r3, r7, r4
 8000d14:	2201      	movs	r2, #1
 8000d16:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d18:	193b      	adds	r3, r7, r4
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1e:	193b      	adds	r3, r7, r4
 8000d20:	2200      	movs	r2, #0
 8000d22:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d24:	193a      	adds	r2, r7, r4
 8000d26:	2390      	movs	r3, #144	; 0x90
 8000d28:	05db      	lsls	r3, r3, #23
 8000d2a:	0011      	movs	r1, r2
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f000 ffa5 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000d32:	0021      	movs	r1, r4
 8000d34:	187b      	adds	r3, r7, r1
 8000d36:	2208      	movs	r2, #8
 8000d38:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3a:	187b      	adds	r3, r7, r1
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	187b      	adds	r3, r7, r1
 8000d42:	2200      	movs	r2, #0
 8000d44:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d46:	187b      	adds	r3, r7, r1
 8000d48:	2200      	movs	r2, #0
 8000d4a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4c:	187b      	adds	r3, r7, r1
 8000d4e:	4a05      	ldr	r2, [pc, #20]	; (8000d64 <_ZL12MX_GPIO_Initv+0xdc>)
 8000d50:	0019      	movs	r1, r3
 8000d52:	0010      	movs	r0, r2
 8000d54:	f000 ff92 	bl	8001c7c <HAL_GPIO_Init>

}
 8000d58:	46c0      	nop			; (mov r8, r8)
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	b009      	add	sp, #36	; 0x24
 8000d5e:	bd90      	pop	{r4, r7, pc}
 8000d60:	40021000 	.word	0x40021000
 8000d64:	48000400 	.word	0x48000400

08000d68 <_Z16rx_brake_routinePhP6Bumper>:
  *
  * @param  buff: The buffer containing the CAN data
  * @param  bumper: The bumper class to be updated
  * @retval None
  */
void rx_brake_routine( unsigned char buff[], Bumper *bumper ){
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b084      	sub	sp, #16
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
 8000d70:	6039      	str	r1, [r7, #0]
	uint16_t speed_value;  // vulnerability here
	uint8_t brake_switch;
	// Extract Speed and brake switch from frame
	speed_value  = (buff[3] << 8) + buff[2];  // buf[3] = speed integer, buf[2] = speed decimal
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	3303      	adds	r3, #3
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	021b      	lsls	r3, r3, #8
 8000d7c:	b299      	uxth	r1, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	3302      	adds	r3, #2
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	b29a      	uxth	r2, r3
 8000d86:	230e      	movs	r3, #14
 8000d88:	18fb      	adds	r3, r7, r3
 8000d8a:	188a      	adds	r2, r1, r2
 8000d8c:	801a      	strh	r2, [r3, #0]
	brake_switch = (buff[4] & 0b00001100) >> 2;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	3304      	adds	r3, #4
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	109b      	asrs	r3, r3, #2
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	2203      	movs	r2, #3
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	210d      	movs	r1, #13
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	701a      	strb	r2, [r3, #0]
	// update related bumper members
	bumper->brake_state = (brake_switch) ? true : false;
 8000da4:	187b      	adds	r3, r7, r1
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	1e5a      	subs	r2, r3, #1
 8000daa:	4193      	sbcs	r3, r2
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	735a      	strb	r2, [r3, #13]

	// This segment would ideally be moved to bumper method
	if (bumper->brake_state) {
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	7b5b      	ldrb	r3, [r3, #13]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d011      	beq.n	8000dde <_Z16rx_brake_routinePhP6Bumper+0x76>
		if ((speed_value > 0) && (bumper->prev_brake_state != bumper->brake_state)){  // speed > 0 and brakes were off last
 8000dba:	230e      	movs	r3, #14
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	881b      	ldrh	r3, [r3, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d00f      	beq.n	8000de4 <_Z16rx_brake_routinePhP6Bumper+0x7c>
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	7b1a      	ldrb	r2, [r3, #12]
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	7b5b      	ldrb	r3, [r3, #13]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d009      	beq.n	8000de4 <_Z16rx_brake_routinePhP6Bumper+0x7c>
			bumper->flash_lock = true;
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	739a      	strb	r2, [r3, #14]
			bumper->flash_timer = 0;
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	2200      	movs	r2, #0
 8000dda:	611a      	str	r2, [r3, #16]
 8000ddc:	e002      	b.n	8000de4 <_Z16rx_brake_routinePhP6Bumper+0x7c>
		}
	}
	else {
		bumper->flash_lock = false;
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	2200      	movs	r2, #0
 8000de2:	739a      	strb	r2, [r3, #14]
	}
	bumper->prev_brake_state = bumper->brake_state;
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	7b5a      	ldrb	r2, [r3, #13]
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	731a      	strb	r2, [r3, #12]
}
 8000dec:	46c0      	nop			; (mov r8, r8)
 8000dee:	46bd      	mov	sp, r7
 8000df0:	b004      	add	sp, #16
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <_Z17rx_signal_routinePhP6Bumper>:
  *
  * @param  buff: The buffer containing the CAN data
  * @param  bumper: The bumper class to be updated
  * @retval None
  */
inline void rx_signal_routine( unsigned char buff[], Bumper *bumper ) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	6039      	str	r1, [r7, #0]
	bumper->signal = (buff[1] >>4);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	3301      	adds	r3, #1
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	111b      	asrs	r3, r3, #4
 8000e06:	b2d9      	uxtb	r1, r3
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	2220      	movs	r2, #32
 8000e0c:	5499      	strb	r1, [r3, r2]
}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	46bd      	mov	sp, r7
 8000e12:	b002      	add	sp, #8
 8000e14:	bd80      	pop	{r7, pc}
	...

08000e18 <HAL_TIM_PeriodElapsedCallback>:
  *
  * @param  *htim: The hardware timer responsible for calling this interrupt
  * @retval None
  *
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
	if (htim == &htim3){
 8000e20:	687a      	ldr	r2, [r7, #4]
 8000e22:	4b0e      	ldr	r3, [pc, #56]	; (8000e5c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d10b      	bne.n	8000e40 <HAL_TIM_PeriodElapsedCallback+0x28>
		second_timer += TicksPerSecond;  // Current timer (prescale 480, period of 100,000 gives ~12 hours before int overflow)
 8000e28:	4b0d      	ldr	r3, [pc, #52]	; (8000e60 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a0d      	ldr	r2, [pc, #52]	; (8000e64 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000e2e:	189a      	adds	r2, r3, r2
 8000e30:	4b0b      	ldr	r3, [pc, #44]	; (8000e60 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000e32:	601a      	str	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8000e34:	4b0c      	ldr	r3, [pc, #48]	; (8000e68 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000e36:	2108      	movs	r1, #8
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f001 f8a4 	bl	8001f86 <HAL_GPIO_TogglePin>
	}
	else if (htim == &htim1){  // Performance timer, used for high precision
		perf_time += 65535;  // will overflow after the 2^16 interrupt, ~6 minutes until overflow
	}
}
 8000e3e:	e009      	b.n	8000e54 <HAL_TIM_PeriodElapsedCallback+0x3c>
	else if (htim == &htim1){  // Performance timer, used for high precision
 8000e40:	687a      	ldr	r2, [r7, #4]
 8000e42:	4b0a      	ldr	r3, [pc, #40]	; (8000e6c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d105      	bne.n	8000e54 <HAL_TIM_PeriodElapsedCallback+0x3c>
		perf_time += 65535;  // will overflow after the 2^16 interrupt, ~6 minutes until overflow
 8000e48:	4b09      	ldr	r3, [pc, #36]	; (8000e70 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a09      	ldr	r2, [pc, #36]	; (8000e74 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000e4e:	189a      	adds	r2, r3, r2
 8000e50:	4b07      	ldr	r3, [pc, #28]	; (8000e70 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000e52:	601a      	str	r2, [r3, #0]
}
 8000e54:	46c0      	nop			; (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	b002      	add	sp, #8
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000134 	.word	0x20000134
 8000e60:	20000234 	.word	0x20000234
 8000e64:	000003e7 	.word	0x000003e7
 8000e68:	48000400 	.word	0x48000400
 8000e6c:	200000b4 	.word	0x200000b4
 8000e70:	20000238 	.word	0x20000238
 8000e74:	0000ffff 	.word	0x0000ffff

08000e78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000e7c:	46c0      	nop			; (mov r8, r8)
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
	...

08000e84 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e8a:	4b0f      	ldr	r3, [pc, #60]	; (8000ec8 <HAL_MspInit+0x44>)
 8000e8c:	699a      	ldr	r2, [r3, #24]
 8000e8e:	4b0e      	ldr	r3, [pc, #56]	; (8000ec8 <HAL_MspInit+0x44>)
 8000e90:	2101      	movs	r1, #1
 8000e92:	430a      	orrs	r2, r1
 8000e94:	619a      	str	r2, [r3, #24]
 8000e96:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <HAL_MspInit+0x44>)
 8000e98:	699b      	ldr	r3, [r3, #24]
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ea2:	4b09      	ldr	r3, [pc, #36]	; (8000ec8 <HAL_MspInit+0x44>)
 8000ea4:	69da      	ldr	r2, [r3, #28]
 8000ea6:	4b08      	ldr	r3, [pc, #32]	; (8000ec8 <HAL_MspInit+0x44>)
 8000ea8:	2180      	movs	r1, #128	; 0x80
 8000eaa:	0549      	lsls	r1, r1, #21
 8000eac:	430a      	orrs	r2, r1
 8000eae:	61da      	str	r2, [r3, #28]
 8000eb0:	4b05      	ldr	r3, [pc, #20]	; (8000ec8 <HAL_MspInit+0x44>)
 8000eb2:	69da      	ldr	r2, [r3, #28]
 8000eb4:	2380      	movs	r3, #128	; 0x80
 8000eb6:	055b      	lsls	r3, r3, #21
 8000eb8:	4013      	ands	r3, r2
 8000eba:	603b      	str	r3, [r7, #0]
 8000ebc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ebe:	46c0      	nop			; (mov r8, r8)
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	b002      	add	sp, #8
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	46c0      	nop			; (mov r8, r8)
 8000ec8:	40021000 	.word	0x40021000

08000ecc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08a      	sub	sp, #40	; 0x28
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ed4:	2314      	movs	r3, #20
 8000ed6:	18fb      	adds	r3, r7, r3
 8000ed8:	0018      	movs	r0, r3
 8000eda:	2314      	movs	r3, #20
 8000edc:	001a      	movs	r2, r3
 8000ede:	2100      	movs	r1, #0
 8000ee0:	f003 f87e 	bl	8003fe0 <memset>
  if(hcan->Instance==CAN)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a1d      	ldr	r2, [pc, #116]	; (8000f60 <HAL_CAN_MspInit+0x94>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d133      	bne.n	8000f56 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000eee:	4b1d      	ldr	r3, [pc, #116]	; (8000f64 <HAL_CAN_MspInit+0x98>)
 8000ef0:	69da      	ldr	r2, [r3, #28]
 8000ef2:	4b1c      	ldr	r3, [pc, #112]	; (8000f64 <HAL_CAN_MspInit+0x98>)
 8000ef4:	2180      	movs	r1, #128	; 0x80
 8000ef6:	0489      	lsls	r1, r1, #18
 8000ef8:	430a      	orrs	r2, r1
 8000efa:	61da      	str	r2, [r3, #28]
 8000efc:	4b19      	ldr	r3, [pc, #100]	; (8000f64 <HAL_CAN_MspInit+0x98>)
 8000efe:	69da      	ldr	r2, [r3, #28]
 8000f00:	2380      	movs	r3, #128	; 0x80
 8000f02:	049b      	lsls	r3, r3, #18
 8000f04:	4013      	ands	r3, r2
 8000f06:	613b      	str	r3, [r7, #16]
 8000f08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0a:	4b16      	ldr	r3, [pc, #88]	; (8000f64 <HAL_CAN_MspInit+0x98>)
 8000f0c:	695a      	ldr	r2, [r3, #20]
 8000f0e:	4b15      	ldr	r3, [pc, #84]	; (8000f64 <HAL_CAN_MspInit+0x98>)
 8000f10:	2180      	movs	r1, #128	; 0x80
 8000f12:	0289      	lsls	r1, r1, #10
 8000f14:	430a      	orrs	r2, r1
 8000f16:	615a      	str	r2, [r3, #20]
 8000f18:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <HAL_CAN_MspInit+0x98>)
 8000f1a:	695a      	ldr	r2, [r3, #20]
 8000f1c:	2380      	movs	r3, #128	; 0x80
 8000f1e:	029b      	lsls	r3, r3, #10
 8000f20:	4013      	ands	r3, r2
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000f26:	2114      	movs	r1, #20
 8000f28:	187b      	adds	r3, r7, r1
 8000f2a:	22c0      	movs	r2, #192	; 0xc0
 8000f2c:	0152      	lsls	r2, r2, #5
 8000f2e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f30:	187b      	adds	r3, r7, r1
 8000f32:	2202      	movs	r2, #2
 8000f34:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	187b      	adds	r3, r7, r1
 8000f38:	2200      	movs	r2, #0
 8000f3a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f3c:	187b      	adds	r3, r7, r1
 8000f3e:	2203      	movs	r2, #3
 8000f40:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000f42:	187b      	adds	r3, r7, r1
 8000f44:	2204      	movs	r2, #4
 8000f46:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f48:	187a      	adds	r2, r7, r1
 8000f4a:	2390      	movs	r3, #144	; 0x90
 8000f4c:	05db      	lsls	r3, r3, #23
 8000f4e:	0011      	movs	r1, r2
 8000f50:	0018      	movs	r0, r3
 8000f52:	f000 fe93 	bl	8001c7c <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000f56:	46c0      	nop			; (mov r8, r8)
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	b00a      	add	sp, #40	; 0x28
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	40006400 	.word	0x40006400
 8000f64:	40021000 	.word	0x40021000

08000f68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4a2e      	ldr	r2, [pc, #184]	; (8001030 <HAL_TIM_Base_MspInit+0xc8>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d116      	bne.n	8000fa8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f7a:	4b2e      	ldr	r3, [pc, #184]	; (8001034 <HAL_TIM_Base_MspInit+0xcc>)
 8000f7c:	699a      	ldr	r2, [r3, #24]
 8000f7e:	4b2d      	ldr	r3, [pc, #180]	; (8001034 <HAL_TIM_Base_MspInit+0xcc>)
 8000f80:	2180      	movs	r1, #128	; 0x80
 8000f82:	0109      	lsls	r1, r1, #4
 8000f84:	430a      	orrs	r2, r1
 8000f86:	619a      	str	r2, [r3, #24]
 8000f88:	4b2a      	ldr	r3, [pc, #168]	; (8001034 <HAL_TIM_Base_MspInit+0xcc>)
 8000f8a:	699a      	ldr	r2, [r3, #24]
 8000f8c:	2380      	movs	r3, #128	; 0x80
 8000f8e:	011b      	lsls	r3, r3, #4
 8000f90:	4013      	ands	r3, r2
 8000f92:	617b      	str	r3, [r7, #20]
 8000f94:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2100      	movs	r1, #0
 8000f9a:	200d      	movs	r0, #13
 8000f9c:	f000 fe3c 	bl	8001c18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000fa0:	200d      	movs	r0, #13
 8000fa2:	f000 fe4e 	bl	8001c42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8000fa6:	e03f      	b.n	8001028 <HAL_TIM_Base_MspInit+0xc0>
  else if(htim_base->Instance==TIM2)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	2380      	movs	r3, #128	; 0x80
 8000fae:	05db      	lsls	r3, r3, #23
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d10c      	bne.n	8000fce <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fb4:	4b1f      	ldr	r3, [pc, #124]	; (8001034 <HAL_TIM_Base_MspInit+0xcc>)
 8000fb6:	69da      	ldr	r2, [r3, #28]
 8000fb8:	4b1e      	ldr	r3, [pc, #120]	; (8001034 <HAL_TIM_Base_MspInit+0xcc>)
 8000fba:	2101      	movs	r1, #1
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	61da      	str	r2, [r3, #28]
 8000fc0:	4b1c      	ldr	r3, [pc, #112]	; (8001034 <HAL_TIM_Base_MspInit+0xcc>)
 8000fc2:	69db      	ldr	r3, [r3, #28]
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	613b      	str	r3, [r7, #16]
 8000fca:	693b      	ldr	r3, [r7, #16]
}
 8000fcc:	e02c      	b.n	8001028 <HAL_TIM_Base_MspInit+0xc0>
  else if(htim_base->Instance==TIM3)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a19      	ldr	r2, [pc, #100]	; (8001038 <HAL_TIM_Base_MspInit+0xd0>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d114      	bne.n	8001002 <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fd8:	4b16      	ldr	r3, [pc, #88]	; (8001034 <HAL_TIM_Base_MspInit+0xcc>)
 8000fda:	69da      	ldr	r2, [r3, #28]
 8000fdc:	4b15      	ldr	r3, [pc, #84]	; (8001034 <HAL_TIM_Base_MspInit+0xcc>)
 8000fde:	2102      	movs	r1, #2
 8000fe0:	430a      	orrs	r2, r1
 8000fe2:	61da      	str	r2, [r3, #28]
 8000fe4:	4b13      	ldr	r3, [pc, #76]	; (8001034 <HAL_TIM_Base_MspInit+0xcc>)
 8000fe6:	69db      	ldr	r3, [r3, #28]
 8000fe8:	2202      	movs	r2, #2
 8000fea:	4013      	ands	r3, r2
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	2010      	movs	r0, #16
 8000ff6:	f000 fe0f 	bl	8001c18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000ffa:	2010      	movs	r0, #16
 8000ffc:	f000 fe21 	bl	8001c42 <HAL_NVIC_EnableIRQ>
}
 8001000:	e012      	b.n	8001028 <HAL_TIM_Base_MspInit+0xc0>
  else if(htim_base->Instance==TIM14)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a0d      	ldr	r2, [pc, #52]	; (800103c <HAL_TIM_Base_MspInit+0xd4>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d10d      	bne.n	8001028 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800100c:	4b09      	ldr	r3, [pc, #36]	; (8001034 <HAL_TIM_Base_MspInit+0xcc>)
 800100e:	69da      	ldr	r2, [r3, #28]
 8001010:	4b08      	ldr	r3, [pc, #32]	; (8001034 <HAL_TIM_Base_MspInit+0xcc>)
 8001012:	2180      	movs	r1, #128	; 0x80
 8001014:	0049      	lsls	r1, r1, #1
 8001016:	430a      	orrs	r2, r1
 8001018:	61da      	str	r2, [r3, #28]
 800101a:	4b06      	ldr	r3, [pc, #24]	; (8001034 <HAL_TIM_Base_MspInit+0xcc>)
 800101c:	69da      	ldr	r2, [r3, #28]
 800101e:	2380      	movs	r3, #128	; 0x80
 8001020:	005b      	lsls	r3, r3, #1
 8001022:	4013      	ands	r3, r2
 8001024:	60bb      	str	r3, [r7, #8]
 8001026:	68bb      	ldr	r3, [r7, #8]
}
 8001028:	46c0      	nop			; (mov r8, r8)
 800102a:	46bd      	mov	sp, r7
 800102c:	b006      	add	sp, #24
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40012c00 	.word	0x40012c00
 8001034:	40021000 	.word	0x40021000
 8001038:	40000400 	.word	0x40000400
 800103c:	40002000 	.word	0x40002000

08001040 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b08a      	sub	sp, #40	; 0x28
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	2314      	movs	r3, #20
 800104a:	18fb      	adds	r3, r7, r3
 800104c:	0018      	movs	r0, r3
 800104e:	2314      	movs	r3, #20
 8001050:	001a      	movs	r2, r3
 8001052:	2100      	movs	r1, #0
 8001054:	f002 ffc4 	bl	8003fe0 <memset>
  if(htim->Instance==TIM2)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	2380      	movs	r3, #128	; 0x80
 800105e:	05db      	lsls	r3, r3, #23
 8001060:	429a      	cmp	r2, r3
 8001062:	d125      	bne.n	80010b0 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001064:	4b29      	ldr	r3, [pc, #164]	; (800110c <HAL_TIM_MspPostInit+0xcc>)
 8001066:	695a      	ldr	r2, [r3, #20]
 8001068:	4b28      	ldr	r3, [pc, #160]	; (800110c <HAL_TIM_MspPostInit+0xcc>)
 800106a:	2180      	movs	r1, #128	; 0x80
 800106c:	0289      	lsls	r1, r1, #10
 800106e:	430a      	orrs	r2, r1
 8001070:	615a      	str	r2, [r3, #20]
 8001072:	4b26      	ldr	r3, [pc, #152]	; (800110c <HAL_TIM_MspPostInit+0xcc>)
 8001074:	695a      	ldr	r2, [r3, #20]
 8001076:	2380      	movs	r3, #128	; 0x80
 8001078:	029b      	lsls	r3, r3, #10
 800107a:	4013      	ands	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8001080:	2114      	movs	r1, #20
 8001082:	187b      	adds	r3, r7, r1
 8001084:	220b      	movs	r2, #11
 8001086:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001088:	187b      	adds	r3, r7, r1
 800108a:	2202      	movs	r2, #2
 800108c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	187b      	adds	r3, r7, r1
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001094:	187b      	adds	r3, r7, r1
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800109a:	187b      	adds	r3, r7, r1
 800109c:	2202      	movs	r2, #2
 800109e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010a0:	187a      	adds	r2, r7, r1
 80010a2:	2390      	movs	r3, #144	; 0x90
 80010a4:	05db      	lsls	r3, r3, #23
 80010a6:	0011      	movs	r1, r2
 80010a8:	0018      	movs	r0, r3
 80010aa:	f000 fde7 	bl	8001c7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 80010ae:	e029      	b.n	8001104 <HAL_TIM_MspPostInit+0xc4>
  else if(htim->Instance==TIM14)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a16      	ldr	r2, [pc, #88]	; (8001110 <HAL_TIM_MspPostInit+0xd0>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d124      	bne.n	8001104 <HAL_TIM_MspPostInit+0xc4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ba:	4b14      	ldr	r3, [pc, #80]	; (800110c <HAL_TIM_MspPostInit+0xcc>)
 80010bc:	695a      	ldr	r2, [r3, #20]
 80010be:	4b13      	ldr	r3, [pc, #76]	; (800110c <HAL_TIM_MspPostInit+0xcc>)
 80010c0:	2180      	movs	r1, #128	; 0x80
 80010c2:	0289      	lsls	r1, r1, #10
 80010c4:	430a      	orrs	r2, r1
 80010c6:	615a      	str	r2, [r3, #20]
 80010c8:	4b10      	ldr	r3, [pc, #64]	; (800110c <HAL_TIM_MspPostInit+0xcc>)
 80010ca:	695a      	ldr	r2, [r3, #20]
 80010cc:	2380      	movs	r3, #128	; 0x80
 80010ce:	029b      	lsls	r3, r3, #10
 80010d0:	4013      	ands	r3, r2
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80010d6:	2114      	movs	r1, #20
 80010d8:	187b      	adds	r3, r7, r1
 80010da:	2210      	movs	r2, #16
 80010dc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010de:	187b      	adds	r3, r7, r1
 80010e0:	2202      	movs	r2, #2
 80010e2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	187b      	adds	r3, r7, r1
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ea:	187b      	adds	r3, r7, r1
 80010ec:	2200      	movs	r2, #0
 80010ee:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM14;
 80010f0:	187b      	adds	r3, r7, r1
 80010f2:	2204      	movs	r2, #4
 80010f4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f6:	187a      	adds	r2, r7, r1
 80010f8:	2390      	movs	r3, #144	; 0x90
 80010fa:	05db      	lsls	r3, r3, #23
 80010fc:	0011      	movs	r1, r2
 80010fe:	0018      	movs	r0, r3
 8001100:	f000 fdbc 	bl	8001c7c <HAL_GPIO_Init>
}
 8001104:	46c0      	nop			; (mov r8, r8)
 8001106:	46bd      	mov	sp, r7
 8001108:	b00a      	add	sp, #40	; 0x28
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40021000 	.word	0x40021000
 8001110:	40002000 	.word	0x40002000

08001114 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b08a      	sub	sp, #40	; 0x28
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111c:	2314      	movs	r3, #20
 800111e:	18fb      	adds	r3, r7, r3
 8001120:	0018      	movs	r0, r3
 8001122:	2314      	movs	r3, #20
 8001124:	001a      	movs	r2, r3
 8001126:	2100      	movs	r1, #0
 8001128:	f002 ff5a 	bl	8003fe0 <memset>
  if(huart->Instance==USART2)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a1c      	ldr	r2, [pc, #112]	; (80011a4 <HAL_UART_MspInit+0x90>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d132      	bne.n	800119c <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001136:	4b1c      	ldr	r3, [pc, #112]	; (80011a8 <HAL_UART_MspInit+0x94>)
 8001138:	69da      	ldr	r2, [r3, #28]
 800113a:	4b1b      	ldr	r3, [pc, #108]	; (80011a8 <HAL_UART_MspInit+0x94>)
 800113c:	2180      	movs	r1, #128	; 0x80
 800113e:	0289      	lsls	r1, r1, #10
 8001140:	430a      	orrs	r2, r1
 8001142:	61da      	str	r2, [r3, #28]
 8001144:	4b18      	ldr	r3, [pc, #96]	; (80011a8 <HAL_UART_MspInit+0x94>)
 8001146:	69da      	ldr	r2, [r3, #28]
 8001148:	2380      	movs	r3, #128	; 0x80
 800114a:	029b      	lsls	r3, r3, #10
 800114c:	4013      	ands	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
 8001150:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001152:	4b15      	ldr	r3, [pc, #84]	; (80011a8 <HAL_UART_MspInit+0x94>)
 8001154:	695a      	ldr	r2, [r3, #20]
 8001156:	4b14      	ldr	r3, [pc, #80]	; (80011a8 <HAL_UART_MspInit+0x94>)
 8001158:	2180      	movs	r1, #128	; 0x80
 800115a:	0289      	lsls	r1, r1, #10
 800115c:	430a      	orrs	r2, r1
 800115e:	615a      	str	r2, [r3, #20]
 8001160:	4b11      	ldr	r3, [pc, #68]	; (80011a8 <HAL_UART_MspInit+0x94>)
 8001162:	695a      	ldr	r2, [r3, #20]
 8001164:	2380      	movs	r3, #128	; 0x80
 8001166:	029b      	lsls	r3, r3, #10
 8001168:	4013      	ands	r3, r2
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 800116e:	2114      	movs	r1, #20
 8001170:	187b      	adds	r3, r7, r1
 8001172:	4a0e      	ldr	r2, [pc, #56]	; (80011ac <HAL_UART_MspInit+0x98>)
 8001174:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001176:	187b      	adds	r3, r7, r1
 8001178:	2202      	movs	r2, #2
 800117a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	187b      	adds	r3, r7, r1
 800117e:	2200      	movs	r2, #0
 8001180:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001182:	187b      	adds	r3, r7, r1
 8001184:	2203      	movs	r2, #3
 8001186:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001188:	187b      	adds	r3, r7, r1
 800118a:	2201      	movs	r2, #1
 800118c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118e:	187a      	adds	r2, r7, r1
 8001190:	2390      	movs	r3, #144	; 0x90
 8001192:	05db      	lsls	r3, r3, #23
 8001194:	0011      	movs	r1, r2
 8001196:	0018      	movs	r0, r3
 8001198:	f000 fd70 	bl	8001c7c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800119c:	46c0      	nop			; (mov r8, r8)
 800119e:	46bd      	mov	sp, r7
 80011a0:	b00a      	add	sp, #40	; 0x28
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	40004400 	.word	0x40004400
 80011a8:	40021000 	.word	0x40021000
 80011ac:	00008004 	.word	0x00008004

080011b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80011b4:	46c0      	nop			; (mov r8, r8)
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011be:	e7fe      	b.n	80011be <HardFault_Handler+0x4>

080011c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80011c4:	46c0      	nop			; (mov r8, r8)
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011ce:	46c0      	nop			; (mov r8, r8)
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011d8:	f000 f8d8 	bl	800138c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011dc:	46c0      	nop			; (mov r8, r8)
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80011e8:	4b03      	ldr	r3, [pc, #12]	; (80011f8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 80011ea:	0018      	movs	r0, r3
 80011ec:	f001 fcac 	bl	8002b48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80011f0:	46c0      	nop			; (mov r8, r8)
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	200000b4 	.word	0x200000b4

080011fc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001200:	4b03      	ldr	r3, [pc, #12]	; (8001210 <TIM3_IRQHandler+0x14>)
 8001202:	0018      	movs	r0, r3
 8001204:	f001 fca0 	bl	8002b48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001208:	46c0      	nop			; (mov r8, r8)
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	20000134 	.word	0x20000134

08001214 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800121c:	4b11      	ldr	r3, [pc, #68]	; (8001264 <_sbrk+0x50>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d102      	bne.n	800122a <_sbrk+0x16>
		heap_end = &end;
 8001224:	4b0f      	ldr	r3, [pc, #60]	; (8001264 <_sbrk+0x50>)
 8001226:	4a10      	ldr	r2, [pc, #64]	; (8001268 <_sbrk+0x54>)
 8001228:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800122a:	4b0e      	ldr	r3, [pc, #56]	; (8001264 <_sbrk+0x50>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001230:	4b0c      	ldr	r3, [pc, #48]	; (8001264 <_sbrk+0x50>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	18d3      	adds	r3, r2, r3
 8001238:	466a      	mov	r2, sp
 800123a:	4293      	cmp	r3, r2
 800123c:	d907      	bls.n	800124e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800123e:	f002 fea5 	bl	8003f8c <__errno>
 8001242:	0003      	movs	r3, r0
 8001244:	220c      	movs	r2, #12
 8001246:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001248:	2301      	movs	r3, #1
 800124a:	425b      	negs	r3, r3
 800124c:	e006      	b.n	800125c <_sbrk+0x48>
	}

	heap_end += incr;
 800124e:	4b05      	ldr	r3, [pc, #20]	; (8001264 <_sbrk+0x50>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	18d2      	adds	r2, r2, r3
 8001256:	4b03      	ldr	r3, [pc, #12]	; (8001264 <_sbrk+0x50>)
 8001258:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 800125a:	68fb      	ldr	r3, [r7, #12]
}
 800125c:	0018      	movs	r0, r3
 800125e:	46bd      	mov	sp, r7
 8001260:	b004      	add	sp, #16
 8001262:	bd80      	pop	{r7, pc}
 8001264:	2000023c 	.word	0x2000023c
 8001268:	20000250 	.word	0x20000250

0800126c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8001270:	46c0      	nop			; (mov r8, r8)
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
	...

08001278 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001278:	4813      	ldr	r0, [pc, #76]	; (80012c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800127a:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 800127c:	4813      	ldr	r0, [pc, #76]	; (80012cc <LoopForever+0x6>)
    LDR R1, [R0]
 800127e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001280:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8001282:	4a13      	ldr	r2, [pc, #76]	; (80012d0 <LoopForever+0xa>)
    CMP R1, R2
 8001284:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8001286:	d105      	bne.n	8001294 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8001288:	4812      	ldr	r0, [pc, #72]	; (80012d4 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800128a:	4913      	ldr	r1, [pc, #76]	; (80012d8 <LoopForever+0x12>)
    STR R1, [R0]
 800128c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800128e:	4813      	ldr	r0, [pc, #76]	; (80012dc <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001290:	4913      	ldr	r1, [pc, #76]	; (80012e0 <LoopForever+0x1a>)
    STR R1, [R0]
 8001292:	6001      	str	r1, [r0, #0]

08001294 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001294:	4813      	ldr	r0, [pc, #76]	; (80012e4 <LoopForever+0x1e>)
  ldr r1, =_edata
 8001296:	4914      	ldr	r1, [pc, #80]	; (80012e8 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001298:	4a14      	ldr	r2, [pc, #80]	; (80012ec <LoopForever+0x26>)
  movs r3, #0
 800129a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800129c:	e002      	b.n	80012a4 <LoopCopyDataInit>

0800129e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800129e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012a2:	3304      	adds	r3, #4

080012a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a8:	d3f9      	bcc.n	800129e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012aa:	4a11      	ldr	r2, [pc, #68]	; (80012f0 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80012ac:	4c11      	ldr	r4, [pc, #68]	; (80012f4 <LoopForever+0x2e>)
  movs r3, #0
 80012ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b0:	e001      	b.n	80012b6 <LoopFillZerobss>

080012b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b4:	3204      	adds	r2, #4

080012b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b8:	d3fb      	bcc.n	80012b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80012ba:	f7ff ffd7 	bl	800126c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80012be:	f002 fe6b 	bl	8003f98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012c2:	f7ff f903 	bl	80004cc <main>

080012c6 <LoopForever>:

LoopForever:
    b LoopForever
 80012c6:	e7fe      	b.n	80012c6 <LoopForever>
  ldr   r0, =_estack
 80012c8:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 80012cc:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80012d0:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 80012d4:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 80012d8:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80012dc:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80012e0:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80012e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012e8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80012ec:	080048bc 	.word	0x080048bc
  ldr r2, =_sbss
 80012f0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80012f4:	20000250 	.word	0x20000250

080012f8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012f8:	e7fe      	b.n	80012f8 <ADC1_IRQHandler>
	...

080012fc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001300:	4b07      	ldr	r3, [pc, #28]	; (8001320 <HAL_Init+0x24>)
 8001302:	681a      	ldr	r2, [r3, #0]
 8001304:	4b06      	ldr	r3, [pc, #24]	; (8001320 <HAL_Init+0x24>)
 8001306:	2110      	movs	r1, #16
 8001308:	430a      	orrs	r2, r1
 800130a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800130c:	2000      	movs	r0, #0
 800130e:	f000 f809 	bl	8001324 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001312:	f7ff fdb7 	bl	8000e84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001316:	2300      	movs	r3, #0
}
 8001318:	0018      	movs	r0, r3
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	46c0      	nop			; (mov r8, r8)
 8001320:	40022000 	.word	0x40022000

08001324 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001324:	b590      	push	{r4, r7, lr}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800132c:	4b14      	ldr	r3, [pc, #80]	; (8001380 <HAL_InitTick+0x5c>)
 800132e:	681c      	ldr	r4, [r3, #0]
 8001330:	4b14      	ldr	r3, [pc, #80]	; (8001384 <HAL_InitTick+0x60>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	0019      	movs	r1, r3
 8001336:	23fa      	movs	r3, #250	; 0xfa
 8001338:	0098      	lsls	r0, r3, #2
 800133a:	f7fe fee5 	bl	8000108 <__udivsi3>
 800133e:	0003      	movs	r3, r0
 8001340:	0019      	movs	r1, r3
 8001342:	0020      	movs	r0, r4
 8001344:	f7fe fee0 	bl	8000108 <__udivsi3>
 8001348:	0003      	movs	r3, r0
 800134a:	0018      	movs	r0, r3
 800134c:	f000 fc89 	bl	8001c62 <HAL_SYSTICK_Config>
 8001350:	1e03      	subs	r3, r0, #0
 8001352:	d001      	beq.n	8001358 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	e00f      	b.n	8001378 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2b03      	cmp	r3, #3
 800135c:	d80b      	bhi.n	8001376 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	2301      	movs	r3, #1
 8001362:	425b      	negs	r3, r3
 8001364:	2200      	movs	r2, #0
 8001366:	0018      	movs	r0, r3
 8001368:	f000 fc56 	bl	8001c18 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800136c:	4b06      	ldr	r3, [pc, #24]	; (8001388 <HAL_InitTick+0x64>)
 800136e:	687a      	ldr	r2, [r7, #4]
 8001370:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001372:	2300      	movs	r3, #0
 8001374:	e000      	b.n	8001378 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001376:	2301      	movs	r3, #1
}
 8001378:	0018      	movs	r0, r3
 800137a:	46bd      	mov	sp, r7
 800137c:	b003      	add	sp, #12
 800137e:	bd90      	pop	{r4, r7, pc}
 8001380:	20000000 	.word	0x20000000
 8001384:	20000008 	.word	0x20000008
 8001388:	20000004 	.word	0x20000004

0800138c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001390:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <HAL_IncTick+0x1c>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	001a      	movs	r2, r3
 8001396:	4b05      	ldr	r3, [pc, #20]	; (80013ac <HAL_IncTick+0x20>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	18d2      	adds	r2, r2, r3
 800139c:	4b03      	ldr	r3, [pc, #12]	; (80013ac <HAL_IncTick+0x20>)
 800139e:	601a      	str	r2, [r3, #0]
}
 80013a0:	46c0      	nop			; (mov r8, r8)
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	46c0      	nop			; (mov r8, r8)
 80013a8:	20000008 	.word	0x20000008
 80013ac:	20000248 	.word	0x20000248

080013b0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  return uwTick;
 80013b4:	4b02      	ldr	r3, [pc, #8]	; (80013c0 <HAL_GetTick+0x10>)
 80013b6:	681b      	ldr	r3, [r3, #0]
}
 80013b8:	0018      	movs	r0, r3
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	46c0      	nop			; (mov r8, r8)
 80013c0:	20000248 	.word	0x20000248

080013c4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d101      	bne.n	80013d6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e0f0      	b.n	80015b8 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	2220      	movs	r2, #32
 80013da:	5c9b      	ldrb	r3, [r3, r2]
 80013dc:	b2db      	uxtb	r3, r3
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d103      	bne.n	80013ea <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	0018      	movs	r0, r3
 80013e6:	f7ff fd71 	bl	8000ecc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2102      	movs	r1, #2
 80013f6:	438a      	bics	r2, r1
 80013f8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013fa:	f7ff ffd9 	bl	80013b0 <HAL_GetTick>
 80013fe:	0003      	movs	r3, r0
 8001400:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001402:	e013      	b.n	800142c <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001404:	f7ff ffd4 	bl	80013b0 <HAL_GetTick>
 8001408:	0002      	movs	r2, r0
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	2b0a      	cmp	r3, #10
 8001410:	d90c      	bls.n	800142c <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001416:	2280      	movs	r2, #128	; 0x80
 8001418:	0292      	lsls	r2, r2, #10
 800141a:	431a      	orrs	r2, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2220      	movs	r2, #32
 8001424:	2105      	movs	r1, #5
 8001426:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e0c5      	b.n	80015b8 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	2202      	movs	r2, #2
 8001434:	4013      	ands	r3, r2
 8001436:	d1e5      	bne.n	8001404 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2101      	movs	r1, #1
 8001444:	430a      	orrs	r2, r1
 8001446:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001448:	f7ff ffb2 	bl	80013b0 <HAL_GetTick>
 800144c:	0003      	movs	r3, r0
 800144e:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001450:	e013      	b.n	800147a <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001452:	f7ff ffad 	bl	80013b0 <HAL_GetTick>
 8001456:	0002      	movs	r2, r0
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	2b0a      	cmp	r3, #10
 800145e:	d90c      	bls.n	800147a <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001464:	2280      	movs	r2, #128	; 0x80
 8001466:	0292      	lsls	r2, r2, #10
 8001468:	431a      	orrs	r2, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2220      	movs	r2, #32
 8001472:	2105      	movs	r1, #5
 8001474:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001476:	2301      	movs	r3, #1
 8001478:	e09e      	b.n	80015b8 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2201      	movs	r2, #1
 8001482:	4013      	ands	r3, r2
 8001484:	d0e5      	beq.n	8001452 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	7e1b      	ldrb	r3, [r3, #24]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d108      	bne.n	80014a0 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2180      	movs	r1, #128	; 0x80
 800149a:	430a      	orrs	r2, r1
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	e007      	b.n	80014b0 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2180      	movs	r1, #128	; 0x80
 80014ac:	438a      	bics	r2, r1
 80014ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	7e5b      	ldrb	r3, [r3, #25]
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d108      	bne.n	80014ca <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2140      	movs	r1, #64	; 0x40
 80014c4:	430a      	orrs	r2, r1
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	e007      	b.n	80014da <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2140      	movs	r1, #64	; 0x40
 80014d6:	438a      	bics	r2, r1
 80014d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	7e9b      	ldrb	r3, [r3, #26]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d108      	bne.n	80014f4 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2120      	movs	r1, #32
 80014ee:	430a      	orrs	r2, r1
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	e007      	b.n	8001504 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2120      	movs	r1, #32
 8001500:	438a      	bics	r2, r1
 8001502:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	7edb      	ldrb	r3, [r3, #27]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d108      	bne.n	800151e <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2110      	movs	r1, #16
 8001518:	438a      	bics	r2, r1
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	e007      	b.n	800152e <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2110      	movs	r1, #16
 800152a:	430a      	orrs	r2, r1
 800152c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	7f1b      	ldrb	r3, [r3, #28]
 8001532:	2b01      	cmp	r3, #1
 8001534:	d108      	bne.n	8001548 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2108      	movs	r1, #8
 8001542:	430a      	orrs	r2, r1
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	e007      	b.n	8001558 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	2108      	movs	r1, #8
 8001554:	438a      	bics	r2, r1
 8001556:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	7f5b      	ldrb	r3, [r3, #29]
 800155c:	2b01      	cmp	r3, #1
 800155e:	d108      	bne.n	8001572 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2104      	movs	r1, #4
 800156c:	430a      	orrs	r2, r1
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	e007      	b.n	8001582 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	2104      	movs	r1, #4
 800157e:	438a      	bics	r2, r1
 8001580:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	689a      	ldr	r2, [r3, #8]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	68db      	ldr	r3, [r3, #12]
 800158a:	431a      	orrs	r2, r3
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	691b      	ldr	r3, [r3, #16]
 8001590:	431a      	orrs	r2, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	695b      	ldr	r3, [r3, #20]
 8001596:	431a      	orrs	r2, r3
 8001598:	0011      	movs	r1, r2
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	1e5a      	subs	r2, r3, #1
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	430a      	orrs	r2, r1
 80015a6:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2200      	movs	r2, #0
 80015ac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2220      	movs	r2, #32
 80015b2:	2101      	movs	r1, #1
 80015b4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80015b6:	2300      	movs	r3, #0
}
 80015b8:	0018      	movs	r0, r3
 80015ba:	46bd      	mov	sp, r7
 80015bc:	b004      	add	sp, #16
 80015be:	bd80      	pop	{r7, pc}

080015c0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80015d0:	2013      	movs	r0, #19
 80015d2:	183b      	adds	r3, r7, r0
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	2120      	movs	r1, #32
 80015d8:	5c52      	ldrb	r2, [r2, r1]
 80015da:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 80015dc:	183b      	adds	r3, r7, r0
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d005      	beq.n	80015f0 <HAL_CAN_ConfigFilter+0x30>
 80015e4:	2313      	movs	r3, #19
 80015e6:	18fb      	adds	r3, r7, r3
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	2b02      	cmp	r3, #2
 80015ec:	d000      	beq.n	80015f0 <HAL_CAN_ConfigFilter+0x30>
 80015ee:	e0cd      	b.n	800178c <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80015f0:	697a      	ldr	r2, [r7, #20]
 80015f2:	2380      	movs	r3, #128	; 0x80
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	58d3      	ldr	r3, [r2, r3]
 80015f8:	2201      	movs	r2, #1
 80015fa:	431a      	orrs	r2, r3
 80015fc:	0011      	movs	r1, r2
 80015fe:	697a      	ldr	r2, [r7, #20]
 8001600:	2380      	movs	r3, #128	; 0x80
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	695b      	ldr	r3, [r3, #20]
 800160a:	221f      	movs	r2, #31
 800160c:	4013      	ands	r3, r2
 800160e:	2201      	movs	r2, #1
 8001610:	409a      	lsls	r2, r3
 8001612:	0013      	movs	r3, r2
 8001614:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	2387      	movs	r3, #135	; 0x87
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	58d3      	ldr	r3, [r2, r3]
 800161e:	68fa      	ldr	r2, [r7, #12]
 8001620:	43d2      	mvns	r2, r2
 8001622:	401a      	ands	r2, r3
 8001624:	0011      	movs	r1, r2
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	2387      	movs	r3, #135	; 0x87
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	69db      	ldr	r3, [r3, #28]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d129      	bne.n	800168a <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001636:	697a      	ldr	r2, [r7, #20]
 8001638:	2383      	movs	r3, #131	; 0x83
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	58d3      	ldr	r3, [r2, r3]
 800163e:	68fa      	ldr	r2, [r7, #12]
 8001640:	43d2      	mvns	r2, r2
 8001642:	401a      	ands	r2, r3
 8001644:	0011      	movs	r1, r2
 8001646:	697a      	ldr	r2, [r7, #20]
 8001648:	2383      	movs	r3, #131	; 0x83
 800164a:	009b      	lsls	r3, r3, #2
 800164c:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	68db      	ldr	r3, [r3, #12]
 8001652:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	041b      	lsls	r3, r3, #16
 800165a:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001660:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	3248      	adds	r2, #72	; 0x48
 8001666:	00d2      	lsls	r2, r2, #3
 8001668:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	041b      	lsls	r3, r3, #16
 8001676:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800167c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800167e:	6979      	ldr	r1, [r7, #20]
 8001680:	3348      	adds	r3, #72	; 0x48
 8001682:	00db      	lsls	r3, r3, #3
 8001684:	18cb      	adds	r3, r1, r3
 8001686:	3304      	adds	r3, #4
 8001688:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	69db      	ldr	r3, [r3, #28]
 800168e:	2b01      	cmp	r3, #1
 8001690:	d128      	bne.n	80016e4 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001692:	697a      	ldr	r2, [r7, #20]
 8001694:	2383      	movs	r3, #131	; 0x83
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	58d2      	ldr	r2, [r2, r3]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	431a      	orrs	r2, r3
 800169e:	0011      	movs	r1, r2
 80016a0:	697a      	ldr	r2, [r7, #20]
 80016a2:	2383      	movs	r3, #131	; 0x83
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	041b      	lsls	r3, r3, #16
 80016b4:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80016ba:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	3248      	adds	r2, #72	; 0x48
 80016c0:	00d2      	lsls	r2, r2, #3
 80016c2:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	68db      	ldr	r3, [r3, #12]
 80016ce:	041b      	lsls	r3, r3, #16
 80016d0:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016d6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80016d8:	6979      	ldr	r1, [r7, #20]
 80016da:	3348      	adds	r3, #72	; 0x48
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	18cb      	adds	r3, r1, r3
 80016e0:	3304      	adds	r3, #4
 80016e2:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d10c      	bne.n	8001706 <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80016ec:	697a      	ldr	r2, [r7, #20]
 80016ee:	2381      	movs	r3, #129	; 0x81
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	58d3      	ldr	r3, [r2, r3]
 80016f4:	68fa      	ldr	r2, [r7, #12]
 80016f6:	43d2      	mvns	r2, r2
 80016f8:	401a      	ands	r2, r3
 80016fa:	0011      	movs	r1, r2
 80016fc:	697a      	ldr	r2, [r7, #20]
 80016fe:	2381      	movs	r3, #129	; 0x81
 8001700:	009b      	lsls	r3, r3, #2
 8001702:	50d1      	str	r1, [r2, r3]
 8001704:	e00a      	b.n	800171c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001706:	697a      	ldr	r2, [r7, #20]
 8001708:	2381      	movs	r3, #129	; 0x81
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	58d2      	ldr	r2, [r2, r3]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	431a      	orrs	r2, r3
 8001712:	0011      	movs	r1, r2
 8001714:	697a      	ldr	r2, [r7, #20]
 8001716:	2381      	movs	r3, #129	; 0x81
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	691b      	ldr	r3, [r3, #16]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d10c      	bne.n	800173e <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	2385      	movs	r3, #133	; 0x85
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	58d3      	ldr	r3, [r2, r3]
 800172c:	68fa      	ldr	r2, [r7, #12]
 800172e:	43d2      	mvns	r2, r2
 8001730:	401a      	ands	r2, r3
 8001732:	0011      	movs	r1, r2
 8001734:	697a      	ldr	r2, [r7, #20]
 8001736:	2385      	movs	r3, #133	; 0x85
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	50d1      	str	r1, [r2, r3]
 800173c:	e00a      	b.n	8001754 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800173e:	697a      	ldr	r2, [r7, #20]
 8001740:	2385      	movs	r3, #133	; 0x85
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	58d2      	ldr	r2, [r2, r3]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	431a      	orrs	r2, r3
 800174a:	0011      	movs	r1, r2
 800174c:	697a      	ldr	r2, [r7, #20]
 800174e:	2385      	movs	r3, #133	; 0x85
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	6a1b      	ldr	r3, [r3, #32]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d10a      	bne.n	8001772 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800175c:	697a      	ldr	r2, [r7, #20]
 800175e:	2387      	movs	r3, #135	; 0x87
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	58d2      	ldr	r2, [r2, r3]
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	431a      	orrs	r2, r3
 8001768:	0011      	movs	r1, r2
 800176a:	697a      	ldr	r2, [r7, #20]
 800176c:	2387      	movs	r3, #135	; 0x87
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001772:	697a      	ldr	r2, [r7, #20]
 8001774:	2380      	movs	r3, #128	; 0x80
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	58d3      	ldr	r3, [r2, r3]
 800177a:	2201      	movs	r2, #1
 800177c:	4393      	bics	r3, r2
 800177e:	0019      	movs	r1, r3
 8001780:	697a      	ldr	r2, [r7, #20]
 8001782:	2380      	movs	r3, #128	; 0x80
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 8001788:	2300      	movs	r3, #0
 800178a:	e007      	b.n	800179c <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001790:	2280      	movs	r2, #128	; 0x80
 8001792:	02d2      	lsls	r2, r2, #11
 8001794:	431a      	orrs	r2, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
  }
}
 800179c:	0018      	movs	r0, r3
 800179e:	46bd      	mov	sp, r7
 80017a0:	b006      	add	sp, #24
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2220      	movs	r2, #32
 80017b0:	5c9b      	ldrb	r3, [r3, r2]
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d12f      	bne.n	8001818 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2220      	movs	r2, #32
 80017bc:	2102      	movs	r1, #2
 80017be:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2101      	movs	r1, #1
 80017cc:	438a      	bics	r2, r1
 80017ce:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80017d0:	f7ff fdee 	bl	80013b0 <HAL_GetTick>
 80017d4:	0003      	movs	r3, r0
 80017d6:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80017d8:	e013      	b.n	8001802 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017da:	f7ff fde9 	bl	80013b0 <HAL_GetTick>
 80017de:	0002      	movs	r2, r0
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b0a      	cmp	r3, #10
 80017e6:	d90c      	bls.n	8001802 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ec:	2280      	movs	r2, #128	; 0x80
 80017ee:	0292      	lsls	r2, r2, #10
 80017f0:	431a      	orrs	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	2220      	movs	r2, #32
 80017fa:	2105      	movs	r1, #5
 80017fc:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e012      	b.n	8001828 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2201      	movs	r2, #1
 800180a:	4013      	ands	r3, r2
 800180c:	d1e5      	bne.n	80017da <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2200      	movs	r2, #0
 8001812:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001814:	2300      	movs	r3, #0
 8001816:	e007      	b.n	8001828 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181c:	2280      	movs	r2, #128	; 0x80
 800181e:	0312      	lsls	r2, r2, #12
 8001820:	431a      	orrs	r2, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
  }
}
 8001828:	0018      	movs	r0, r3
 800182a:	46bd      	mov	sp, r7
 800182c:	b004      	add	sp, #16
 800182e:	bd80      	pop	{r7, pc}

08001830 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	60f8      	str	r0, [r7, #12]
 8001838:	60b9      	str	r1, [r7, #8]
 800183a:	607a      	str	r2, [r7, #4]
 800183c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800183e:	2017      	movs	r0, #23
 8001840:	183b      	adds	r3, r7, r0
 8001842:	68fa      	ldr	r2, [r7, #12]
 8001844:	2120      	movs	r1, #32
 8001846:	5c52      	ldrb	r2, [r2, r1]
 8001848:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800184a:	183b      	adds	r3, r7, r0
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b01      	cmp	r3, #1
 8001850:	d005      	beq.n	800185e <HAL_CAN_GetRxMessage+0x2e>
 8001852:	2317      	movs	r3, #23
 8001854:	18fb      	adds	r3, r7, r3
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b02      	cmp	r3, #2
 800185a:	d000      	beq.n	800185e <HAL_CAN_GetRxMessage+0x2e>
 800185c:	e0f8      	b.n	8001a50 <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d10e      	bne.n	8001882 <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	2203      	movs	r2, #3
 800186c:	4013      	ands	r3, r2
 800186e:	d117      	bne.n	80018a0 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001874:	2280      	movs	r2, #128	; 0x80
 8001876:	0392      	lsls	r2, r2, #14
 8001878:	431a      	orrs	r2, r3
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e0ee      	b.n	8001a60 <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	691b      	ldr	r3, [r3, #16]
 8001888:	2203      	movs	r2, #3
 800188a:	4013      	ands	r3, r2
 800188c:	d108      	bne.n	80018a0 <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001892:	2280      	movs	r2, #128	; 0x80
 8001894:	0392      	lsls	r2, r2, #14
 8001896:	431a      	orrs	r2, r3
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800189c:	2301      	movs	r3, #1
 800189e:	e0df      	b.n	8001a60 <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	68ba      	ldr	r2, [r7, #8]
 80018a6:	321b      	adds	r2, #27
 80018a8:	0112      	lsls	r2, r2, #4
 80018aa:	58d3      	ldr	r3, [r2, r3]
 80018ac:	2204      	movs	r2, #4
 80018ae:	401a      	ands	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d10b      	bne.n	80018d4 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	68ba      	ldr	r2, [r7, #8]
 80018c2:	321b      	adds	r2, #27
 80018c4:	0112      	lsls	r2, r2, #4
 80018c6:	58d3      	ldr	r3, [r2, r3]
 80018c8:	0d5b      	lsrs	r3, r3, #21
 80018ca:	055b      	lsls	r3, r3, #21
 80018cc:	0d5a      	lsrs	r2, r3, #21
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	e00a      	b.n	80018ea <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	68ba      	ldr	r2, [r7, #8]
 80018da:	321b      	adds	r2, #27
 80018dc:	0112      	lsls	r2, r2, #4
 80018de:	58d3      	ldr	r3, [r2, r3]
 80018e0:	08db      	lsrs	r3, r3, #3
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	08da      	lsrs	r2, r3, #3
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	68ba      	ldr	r2, [r7, #8]
 80018f0:	321b      	adds	r2, #27
 80018f2:	0112      	lsls	r2, r2, #4
 80018f4:	58d3      	ldr	r3, [r2, r3]
 80018f6:	2202      	movs	r2, #2
 80018f8:	401a      	ands	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	331b      	adds	r3, #27
 8001906:	011b      	lsls	r3, r3, #4
 8001908:	18d3      	adds	r3, r2, r3
 800190a:	3304      	adds	r3, #4
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	220f      	movs	r2, #15
 8001910:	401a      	ands	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	68bb      	ldr	r3, [r7, #8]
 800191c:	331b      	adds	r3, #27
 800191e:	011b      	lsls	r3, r3, #4
 8001920:	18d3      	adds	r3, r2, r3
 8001922:	3304      	adds	r3, #4
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	0a1b      	lsrs	r3, r3, #8
 8001928:	22ff      	movs	r2, #255	; 0xff
 800192a:	401a      	ands	r2, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	331b      	adds	r3, #27
 8001938:	011b      	lsls	r3, r3, #4
 800193a:	18d3      	adds	r3, r2, r3
 800193c:	3304      	adds	r3, #4
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	0c1b      	lsrs	r3, r3, #16
 8001942:	041b      	lsls	r3, r3, #16
 8001944:	0c1a      	lsrs	r2, r3, #16
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	6819      	ldr	r1, [r3, #0]
 800194e:	68ba      	ldr	r2, [r7, #8]
 8001950:	23dc      	movs	r3, #220	; 0xdc
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	0112      	lsls	r2, r2, #4
 8001956:	188a      	adds	r2, r1, r2
 8001958:	18d3      	adds	r3, r2, r3
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	b2da      	uxtb	r2, r3
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	6819      	ldr	r1, [r3, #0]
 8001966:	68ba      	ldr	r2, [r7, #8]
 8001968:	23dc      	movs	r3, #220	; 0xdc
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	0112      	lsls	r2, r2, #4
 800196e:	188a      	adds	r2, r1, r2
 8001970:	18d3      	adds	r3, r2, r3
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	0a1a      	lsrs	r2, r3, #8
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	3301      	adds	r3, #1
 800197a:	b2d2      	uxtb	r2, r2
 800197c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	6819      	ldr	r1, [r3, #0]
 8001982:	68ba      	ldr	r2, [r7, #8]
 8001984:	23dc      	movs	r3, #220	; 0xdc
 8001986:	005b      	lsls	r3, r3, #1
 8001988:	0112      	lsls	r2, r2, #4
 800198a:	188a      	adds	r2, r1, r2
 800198c:	18d3      	adds	r3, r2, r3
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	0c1a      	lsrs	r2, r3, #16
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	3302      	adds	r3, #2
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	6819      	ldr	r1, [r3, #0]
 800199e:	68ba      	ldr	r2, [r7, #8]
 80019a0:	23dc      	movs	r3, #220	; 0xdc
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	0112      	lsls	r2, r2, #4
 80019a6:	188a      	adds	r2, r1, r2
 80019a8:	18d3      	adds	r3, r2, r3
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	0e1a      	lsrs	r2, r3, #24
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	3303      	adds	r3, #3
 80019b2:	b2d2      	uxtb	r2, r2
 80019b4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	6819      	ldr	r1, [r3, #0]
 80019ba:	68ba      	ldr	r2, [r7, #8]
 80019bc:	23de      	movs	r3, #222	; 0xde
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	0112      	lsls	r2, r2, #4
 80019c2:	188a      	adds	r2, r1, r2
 80019c4:	18d3      	adds	r3, r2, r3
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	3304      	adds	r3, #4
 80019cc:	b2d2      	uxtb	r2, r2
 80019ce:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6819      	ldr	r1, [r3, #0]
 80019d4:	68ba      	ldr	r2, [r7, #8]
 80019d6:	23de      	movs	r3, #222	; 0xde
 80019d8:	005b      	lsls	r3, r3, #1
 80019da:	0112      	lsls	r2, r2, #4
 80019dc:	188a      	adds	r2, r1, r2
 80019de:	18d3      	adds	r3, r2, r3
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	0a1a      	lsrs	r2, r3, #8
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	3305      	adds	r3, #5
 80019e8:	b2d2      	uxtb	r2, r2
 80019ea:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	6819      	ldr	r1, [r3, #0]
 80019f0:	68ba      	ldr	r2, [r7, #8]
 80019f2:	23de      	movs	r3, #222	; 0xde
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	0112      	lsls	r2, r2, #4
 80019f8:	188a      	adds	r2, r1, r2
 80019fa:	18d3      	adds	r3, r2, r3
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	0c1a      	lsrs	r2, r3, #16
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	3306      	adds	r3, #6
 8001a04:	b2d2      	uxtb	r2, r2
 8001a06:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	6819      	ldr	r1, [r3, #0]
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	23de      	movs	r3, #222	; 0xde
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	0112      	lsls	r2, r2, #4
 8001a14:	188a      	adds	r2, r1, r2
 8001a16:	18d3      	adds	r3, r2, r3
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	0e1a      	lsrs	r2, r3, #24
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	3307      	adds	r3, #7
 8001a20:	b2d2      	uxtb	r2, r2
 8001a22:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d108      	bne.n	8001a3c <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	68da      	ldr	r2, [r3, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2120      	movs	r1, #32
 8001a36:	430a      	orrs	r2, r1
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	e007      	b.n	8001a4c <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	691a      	ldr	r2, [r3, #16]
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2120      	movs	r1, #32
 8001a48:	430a      	orrs	r2, r1
 8001a4a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	e007      	b.n	8001a60 <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a54:	2280      	movs	r2, #128	; 0x80
 8001a56:	02d2      	lsls	r2, r2, #11
 8001a58:	431a      	orrs	r2, r3
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
  }
}
 8001a60:	0018      	movs	r0, r3
 8001a62:	46bd      	mov	sp, r7
 8001a64:	b006      	add	sp, #24
 8001a66:	bd80      	pop	{r7, pc}

08001a68 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001a72:	2300      	movs	r3, #0
 8001a74:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a76:	200b      	movs	r0, #11
 8001a78:	183b      	adds	r3, r7, r0
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	2120      	movs	r1, #32
 8001a7e:	5c52      	ldrb	r2, [r2, r1]
 8001a80:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a82:	183b      	adds	r3, r7, r0
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	2b01      	cmp	r3, #1
 8001a88:	d004      	beq.n	8001a94 <HAL_CAN_GetRxFifoFillLevel+0x2c>
 8001a8a:	230b      	movs	r3, #11
 8001a8c:	18fb      	adds	r3, r7, r3
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d10f      	bne.n	8001ab4 <HAL_CAN_GetRxFifoFillLevel+0x4c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d106      	bne.n	8001aa8 <HAL_CAN_GetRxFifoFillLevel+0x40>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	2203      	movs	r2, #3
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	e005      	b.n	8001ab4 <HAL_CAN_GetRxFifoFillLevel+0x4c>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	2203      	movs	r2, #3
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
}
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	b004      	add	sp, #16
 8001abc:	bd80      	pop	{r7, pc}
	...

08001ac0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	0002      	movs	r2, r0
 8001ac8:	1dfb      	adds	r3, r7, #7
 8001aca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001acc:	1dfb      	adds	r3, r7, #7
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	2b7f      	cmp	r3, #127	; 0x7f
 8001ad2:	d809      	bhi.n	8001ae8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ad4:	1dfb      	adds	r3, r7, #7
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	001a      	movs	r2, r3
 8001ada:	231f      	movs	r3, #31
 8001adc:	401a      	ands	r2, r3
 8001ade:	4b04      	ldr	r3, [pc, #16]	; (8001af0 <__NVIC_EnableIRQ+0x30>)
 8001ae0:	2101      	movs	r1, #1
 8001ae2:	4091      	lsls	r1, r2
 8001ae4:	000a      	movs	r2, r1
 8001ae6:	601a      	str	r2, [r3, #0]
  }
}
 8001ae8:	46c0      	nop			; (mov r8, r8)
 8001aea:	46bd      	mov	sp, r7
 8001aec:	b002      	add	sp, #8
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	e000e100 	.word	0xe000e100

08001af4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001af4:	b590      	push	{r4, r7, lr}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	0002      	movs	r2, r0
 8001afc:	6039      	str	r1, [r7, #0]
 8001afe:	1dfb      	adds	r3, r7, #7
 8001b00:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001b02:	1dfb      	adds	r3, r7, #7
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b7f      	cmp	r3, #127	; 0x7f
 8001b08:	d828      	bhi.n	8001b5c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b0a:	4a2f      	ldr	r2, [pc, #188]	; (8001bc8 <__NVIC_SetPriority+0xd4>)
 8001b0c:	1dfb      	adds	r3, r7, #7
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	b25b      	sxtb	r3, r3
 8001b12:	089b      	lsrs	r3, r3, #2
 8001b14:	33c0      	adds	r3, #192	; 0xc0
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	589b      	ldr	r3, [r3, r2]
 8001b1a:	1dfa      	adds	r2, r7, #7
 8001b1c:	7812      	ldrb	r2, [r2, #0]
 8001b1e:	0011      	movs	r1, r2
 8001b20:	2203      	movs	r2, #3
 8001b22:	400a      	ands	r2, r1
 8001b24:	00d2      	lsls	r2, r2, #3
 8001b26:	21ff      	movs	r1, #255	; 0xff
 8001b28:	4091      	lsls	r1, r2
 8001b2a:	000a      	movs	r2, r1
 8001b2c:	43d2      	mvns	r2, r2
 8001b2e:	401a      	ands	r2, r3
 8001b30:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	019b      	lsls	r3, r3, #6
 8001b36:	22ff      	movs	r2, #255	; 0xff
 8001b38:	401a      	ands	r2, r3
 8001b3a:	1dfb      	adds	r3, r7, #7
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	0018      	movs	r0, r3
 8001b40:	2303      	movs	r3, #3
 8001b42:	4003      	ands	r3, r0
 8001b44:	00db      	lsls	r3, r3, #3
 8001b46:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b48:	481f      	ldr	r0, [pc, #124]	; (8001bc8 <__NVIC_SetPriority+0xd4>)
 8001b4a:	1dfb      	adds	r3, r7, #7
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	b25b      	sxtb	r3, r3
 8001b50:	089b      	lsrs	r3, r3, #2
 8001b52:	430a      	orrs	r2, r1
 8001b54:	33c0      	adds	r3, #192	; 0xc0
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001b5a:	e031      	b.n	8001bc0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b5c:	4a1b      	ldr	r2, [pc, #108]	; (8001bcc <__NVIC_SetPriority+0xd8>)
 8001b5e:	1dfb      	adds	r3, r7, #7
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	0019      	movs	r1, r3
 8001b64:	230f      	movs	r3, #15
 8001b66:	400b      	ands	r3, r1
 8001b68:	3b08      	subs	r3, #8
 8001b6a:	089b      	lsrs	r3, r3, #2
 8001b6c:	3306      	adds	r3, #6
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	18d3      	adds	r3, r2, r3
 8001b72:	3304      	adds	r3, #4
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	1dfa      	adds	r2, r7, #7
 8001b78:	7812      	ldrb	r2, [r2, #0]
 8001b7a:	0011      	movs	r1, r2
 8001b7c:	2203      	movs	r2, #3
 8001b7e:	400a      	ands	r2, r1
 8001b80:	00d2      	lsls	r2, r2, #3
 8001b82:	21ff      	movs	r1, #255	; 0xff
 8001b84:	4091      	lsls	r1, r2
 8001b86:	000a      	movs	r2, r1
 8001b88:	43d2      	mvns	r2, r2
 8001b8a:	401a      	ands	r2, r3
 8001b8c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	019b      	lsls	r3, r3, #6
 8001b92:	22ff      	movs	r2, #255	; 0xff
 8001b94:	401a      	ands	r2, r3
 8001b96:	1dfb      	adds	r3, r7, #7
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	4003      	ands	r3, r0
 8001ba0:	00db      	lsls	r3, r3, #3
 8001ba2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ba4:	4809      	ldr	r0, [pc, #36]	; (8001bcc <__NVIC_SetPriority+0xd8>)
 8001ba6:	1dfb      	adds	r3, r7, #7
 8001ba8:	781b      	ldrb	r3, [r3, #0]
 8001baa:	001c      	movs	r4, r3
 8001bac:	230f      	movs	r3, #15
 8001bae:	4023      	ands	r3, r4
 8001bb0:	3b08      	subs	r3, #8
 8001bb2:	089b      	lsrs	r3, r3, #2
 8001bb4:	430a      	orrs	r2, r1
 8001bb6:	3306      	adds	r3, #6
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	18c3      	adds	r3, r0, r3
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	601a      	str	r2, [r3, #0]
}
 8001bc0:	46c0      	nop			; (mov r8, r8)
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	b003      	add	sp, #12
 8001bc6:	bd90      	pop	{r4, r7, pc}
 8001bc8:	e000e100 	.word	0xe000e100
 8001bcc:	e000ed00 	.word	0xe000ed00

08001bd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3b01      	subs	r3, #1
 8001bdc:	4a0c      	ldr	r2, [pc, #48]	; (8001c10 <SysTick_Config+0x40>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d901      	bls.n	8001be6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001be2:	2301      	movs	r3, #1
 8001be4:	e010      	b.n	8001c08 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be6:	4b0b      	ldr	r3, [pc, #44]	; (8001c14 <SysTick_Config+0x44>)
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	3a01      	subs	r2, #1
 8001bec:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bee:	2301      	movs	r3, #1
 8001bf0:	425b      	negs	r3, r3
 8001bf2:	2103      	movs	r1, #3
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f7ff ff7d 	bl	8001af4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bfa:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <SysTick_Config+0x44>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c00:	4b04      	ldr	r3, [pc, #16]	; (8001c14 <SysTick_Config+0x44>)
 8001c02:	2207      	movs	r2, #7
 8001c04:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c06:	2300      	movs	r3, #0
}
 8001c08:	0018      	movs	r0, r3
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	b002      	add	sp, #8
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	00ffffff 	.word	0x00ffffff
 8001c14:	e000e010 	.word	0xe000e010

08001c18 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60b9      	str	r1, [r7, #8]
 8001c20:	607a      	str	r2, [r7, #4]
 8001c22:	210f      	movs	r1, #15
 8001c24:	187b      	adds	r3, r7, r1
 8001c26:	1c02      	adds	r2, r0, #0
 8001c28:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	187b      	adds	r3, r7, r1
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	b25b      	sxtb	r3, r3
 8001c32:	0011      	movs	r1, r2
 8001c34:	0018      	movs	r0, r3
 8001c36:	f7ff ff5d 	bl	8001af4 <__NVIC_SetPriority>
}
 8001c3a:	46c0      	nop			; (mov r8, r8)
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	b004      	add	sp, #16
 8001c40:	bd80      	pop	{r7, pc}

08001c42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c42:	b580      	push	{r7, lr}
 8001c44:	b082      	sub	sp, #8
 8001c46:	af00      	add	r7, sp, #0
 8001c48:	0002      	movs	r2, r0
 8001c4a:	1dfb      	adds	r3, r7, #7
 8001c4c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c4e:	1dfb      	adds	r3, r7, #7
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	b25b      	sxtb	r3, r3
 8001c54:	0018      	movs	r0, r3
 8001c56:	f7ff ff33 	bl	8001ac0 <__NVIC_EnableIRQ>
}
 8001c5a:	46c0      	nop			; (mov r8, r8)
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	b002      	add	sp, #8
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	f7ff ffaf 	bl	8001bd0 <SysTick_Config>
 8001c72:	0003      	movs	r3, r0
}
 8001c74:	0018      	movs	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	b002      	add	sp, #8
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c86:	2300      	movs	r3, #0
 8001c88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c8a:	e149      	b.n	8001f20 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2101      	movs	r1, #1
 8001c92:	697a      	ldr	r2, [r7, #20]
 8001c94:	4091      	lsls	r1, r2
 8001c96:	000a      	movs	r2, r1
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d100      	bne.n	8001ca4 <HAL_GPIO_Init+0x28>
 8001ca2:	e13a      	b.n	8001f1a <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d00b      	beq.n	8001cc4 <HAL_GPIO_Init+0x48>
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d007      	beq.n	8001cc4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cb8:	2b11      	cmp	r3, #17
 8001cba:	d003      	beq.n	8001cc4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	2b12      	cmp	r3, #18
 8001cc2:	d130      	bne.n	8001d26 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	2203      	movs	r2, #3
 8001cd0:	409a      	lsls	r2, r3
 8001cd2:	0013      	movs	r3, r2
 8001cd4:	43da      	mvns	r2, r3
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	68da      	ldr	r2, [r3, #12]
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	409a      	lsls	r2, r3
 8001ce6:	0013      	movs	r3, r2
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	693a      	ldr	r2, [r7, #16]
 8001cf2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	409a      	lsls	r2, r3
 8001d00:	0013      	movs	r3, r2
 8001d02:	43da      	mvns	r2, r3
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	4013      	ands	r3, r2
 8001d08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	091b      	lsrs	r3, r3, #4
 8001d10:	2201      	movs	r2, #1
 8001d12:	401a      	ands	r2, r3
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	409a      	lsls	r2, r3
 8001d18:	0013      	movs	r3, r2
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	68db      	ldr	r3, [r3, #12]
 8001d2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	2203      	movs	r2, #3
 8001d32:	409a      	lsls	r2, r3
 8001d34:	0013      	movs	r3, r2
 8001d36:	43da      	mvns	r2, r3
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	689a      	ldr	r2, [r3, #8]
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	409a      	lsls	r2, r3
 8001d48:	0013      	movs	r3, r2
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d003      	beq.n	8001d66 <HAL_GPIO_Init+0xea>
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	2b12      	cmp	r3, #18
 8001d64:	d123      	bne.n	8001dae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	08da      	lsrs	r2, r3, #3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	3208      	adds	r2, #8
 8001d6e:	0092      	lsls	r2, r2, #2
 8001d70:	58d3      	ldr	r3, [r2, r3]
 8001d72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	2207      	movs	r2, #7
 8001d78:	4013      	ands	r3, r2
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	220f      	movs	r2, #15
 8001d7e:	409a      	lsls	r2, r3
 8001d80:	0013      	movs	r3, r2
 8001d82:	43da      	mvns	r2, r3
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	4013      	ands	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	691a      	ldr	r2, [r3, #16]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	2107      	movs	r1, #7
 8001d92:	400b      	ands	r3, r1
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	409a      	lsls	r2, r3
 8001d98:	0013      	movs	r3, r2
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	08da      	lsrs	r2, r3, #3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3208      	adds	r2, #8
 8001da8:	0092      	lsls	r2, r2, #2
 8001daa:	6939      	ldr	r1, [r7, #16]
 8001dac:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	2203      	movs	r2, #3
 8001dba:	409a      	lsls	r2, r3
 8001dbc:	0013      	movs	r3, r2
 8001dbe:	43da      	mvns	r2, r3
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	2203      	movs	r2, #3
 8001dcc:	401a      	ands	r2, r3
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	409a      	lsls	r2, r3
 8001dd4:	0013      	movs	r3, r2
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685a      	ldr	r2, [r3, #4]
 8001de6:	2380      	movs	r3, #128	; 0x80
 8001de8:	055b      	lsls	r3, r3, #21
 8001dea:	4013      	ands	r3, r2
 8001dec:	d100      	bne.n	8001df0 <HAL_GPIO_Init+0x174>
 8001dee:	e094      	b.n	8001f1a <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df0:	4b51      	ldr	r3, [pc, #324]	; (8001f38 <HAL_GPIO_Init+0x2bc>)
 8001df2:	699a      	ldr	r2, [r3, #24]
 8001df4:	4b50      	ldr	r3, [pc, #320]	; (8001f38 <HAL_GPIO_Init+0x2bc>)
 8001df6:	2101      	movs	r1, #1
 8001df8:	430a      	orrs	r2, r1
 8001dfa:	619a      	str	r2, [r3, #24]
 8001dfc:	4b4e      	ldr	r3, [pc, #312]	; (8001f38 <HAL_GPIO_Init+0x2bc>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	2201      	movs	r2, #1
 8001e02:	4013      	ands	r3, r2
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e08:	4a4c      	ldr	r2, [pc, #304]	; (8001f3c <HAL_GPIO_Init+0x2c0>)
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	089b      	lsrs	r3, r3, #2
 8001e0e:	3302      	adds	r3, #2
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	589b      	ldr	r3, [r3, r2]
 8001e14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	2203      	movs	r2, #3
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	220f      	movs	r2, #15
 8001e20:	409a      	lsls	r2, r3
 8001e22:	0013      	movs	r3, r2
 8001e24:	43da      	mvns	r2, r3
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	2390      	movs	r3, #144	; 0x90
 8001e30:	05db      	lsls	r3, r3, #23
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d00d      	beq.n	8001e52 <HAL_GPIO_Init+0x1d6>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a41      	ldr	r2, [pc, #260]	; (8001f40 <HAL_GPIO_Init+0x2c4>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d007      	beq.n	8001e4e <HAL_GPIO_Init+0x1d2>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a40      	ldr	r2, [pc, #256]	; (8001f44 <HAL_GPIO_Init+0x2c8>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d101      	bne.n	8001e4a <HAL_GPIO_Init+0x1ce>
 8001e46:	2302      	movs	r3, #2
 8001e48:	e004      	b.n	8001e54 <HAL_GPIO_Init+0x1d8>
 8001e4a:	2305      	movs	r3, #5
 8001e4c:	e002      	b.n	8001e54 <HAL_GPIO_Init+0x1d8>
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e000      	b.n	8001e54 <HAL_GPIO_Init+0x1d8>
 8001e52:	2300      	movs	r3, #0
 8001e54:	697a      	ldr	r2, [r7, #20]
 8001e56:	2103      	movs	r1, #3
 8001e58:	400a      	ands	r2, r1
 8001e5a:	0092      	lsls	r2, r2, #2
 8001e5c:	4093      	lsls	r3, r2
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e64:	4935      	ldr	r1, [pc, #212]	; (8001f3c <HAL_GPIO_Init+0x2c0>)
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	089b      	lsrs	r3, r3, #2
 8001e6a:	3302      	adds	r3, #2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e72:	4b35      	ldr	r3, [pc, #212]	; (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	43da      	mvns	r2, r3
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685a      	ldr	r2, [r3, #4]
 8001e86:	2380      	movs	r3, #128	; 0x80
 8001e88:	025b      	lsls	r3, r3, #9
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	d003      	beq.n	8001e96 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e96:	4b2c      	ldr	r3, [pc, #176]	; (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001e9c:	4b2a      	ldr	r3, [pc, #168]	; (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	43da      	mvns	r2, r3
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	685a      	ldr	r2, [r3, #4]
 8001eb0:	2380      	movs	r3, #128	; 0x80
 8001eb2:	029b      	lsls	r3, r3, #10
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	d003      	beq.n	8001ec0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001ec0:	4b21      	ldr	r3, [pc, #132]	; (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ec6:	4b20      	ldr	r3, [pc, #128]	; (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	43da      	mvns	r2, r3
 8001ed0:	693b      	ldr	r3, [r7, #16]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	685a      	ldr	r2, [r3, #4]
 8001eda:	2380      	movs	r3, #128	; 0x80
 8001edc:	035b      	lsls	r3, r3, #13
 8001ede:	4013      	ands	r3, r2
 8001ee0:	d003      	beq.n	8001eea <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001eea:	4b17      	ldr	r3, [pc, #92]	; (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001ef0:	4b15      	ldr	r3, [pc, #84]	; (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	43da      	mvns	r2, r3
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	4013      	ands	r3, r2
 8001efe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	685a      	ldr	r2, [r3, #4]
 8001f04:	2380      	movs	r3, #128	; 0x80
 8001f06:	039b      	lsls	r3, r3, #14
 8001f08:	4013      	ands	r3, r2
 8001f0a:	d003      	beq.n	8001f14 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001f0c:	693a      	ldr	r2, [r7, #16]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001f14:	4b0c      	ldr	r3, [pc, #48]	; (8001f48 <HAL_GPIO_Init+0x2cc>)
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	3301      	adds	r3, #1
 8001f1e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681a      	ldr	r2, [r3, #0]
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	40da      	lsrs	r2, r3
 8001f28:	1e13      	subs	r3, r2, #0
 8001f2a:	d000      	beq.n	8001f2e <HAL_GPIO_Init+0x2b2>
 8001f2c:	e6ae      	b.n	8001c8c <HAL_GPIO_Init+0x10>
  } 
}
 8001f2e:	46c0      	nop			; (mov r8, r8)
 8001f30:	46bd      	mov	sp, r7
 8001f32:	b006      	add	sp, #24
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	46c0      	nop			; (mov r8, r8)
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	40010000 	.word	0x40010000
 8001f40:	48000400 	.word	0x48000400
 8001f44:	48000800 	.word	0x48000800
 8001f48:	40010400 	.word	0x40010400

08001f4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b082      	sub	sp, #8
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
 8001f54:	0008      	movs	r0, r1
 8001f56:	0011      	movs	r1, r2
 8001f58:	1cbb      	adds	r3, r7, #2
 8001f5a:	1c02      	adds	r2, r0, #0
 8001f5c:	801a      	strh	r2, [r3, #0]
 8001f5e:	1c7b      	adds	r3, r7, #1
 8001f60:	1c0a      	adds	r2, r1, #0
 8001f62:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f64:	1c7b      	adds	r3, r7, #1
 8001f66:	781b      	ldrb	r3, [r3, #0]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d004      	beq.n	8001f76 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f6c:	1cbb      	adds	r3, r7, #2
 8001f6e:	881a      	ldrh	r2, [r3, #0]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f74:	e003      	b.n	8001f7e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f76:	1cbb      	adds	r3, r7, #2
 8001f78:	881a      	ldrh	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f7e:	46c0      	nop			; (mov r8, r8)
 8001f80:	46bd      	mov	sp, r7
 8001f82:	b002      	add	sp, #8
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b084      	sub	sp, #16
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
 8001f8e:	000a      	movs	r2, r1
 8001f90:	1cbb      	adds	r3, r7, #2
 8001f92:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	695b      	ldr	r3, [r3, #20]
 8001f98:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f9a:	1cbb      	adds	r3, r7, #2
 8001f9c:	881b      	ldrh	r3, [r3, #0]
 8001f9e:	68fa      	ldr	r2, [r7, #12]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	041a      	lsls	r2, r3, #16
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	43db      	mvns	r3, r3
 8001fa8:	1cb9      	adds	r1, r7, #2
 8001faa:	8809      	ldrh	r1, [r1, #0]
 8001fac:	400b      	ands	r3, r1
 8001fae:	431a      	orrs	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	619a      	str	r2, [r3, #24]
}
 8001fb4:	46c0      	nop			; (mov r8, r8)
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	b004      	add	sp, #16
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b088      	sub	sp, #32
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d102      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	f000 fb76 	bl	80026bc <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	d100      	bne.n	8001fdc <HAL_RCC_OscConfig+0x20>
 8001fda:	e08e      	b.n	80020fa <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001fdc:	4bc5      	ldr	r3, [pc, #788]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	220c      	movs	r2, #12
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	2b04      	cmp	r3, #4
 8001fe6:	d00e      	beq.n	8002006 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001fe8:	4bc2      	ldr	r3, [pc, #776]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	220c      	movs	r2, #12
 8001fee:	4013      	ands	r3, r2
 8001ff0:	2b08      	cmp	r3, #8
 8001ff2:	d117      	bne.n	8002024 <HAL_RCC_OscConfig+0x68>
 8001ff4:	4bbf      	ldr	r3, [pc, #764]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	23c0      	movs	r3, #192	; 0xc0
 8001ffa:	025b      	lsls	r3, r3, #9
 8001ffc:	401a      	ands	r2, r3
 8001ffe:	2380      	movs	r3, #128	; 0x80
 8002000:	025b      	lsls	r3, r3, #9
 8002002:	429a      	cmp	r2, r3
 8002004:	d10e      	bne.n	8002024 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002006:	4bbb      	ldr	r3, [pc, #748]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	2380      	movs	r3, #128	; 0x80
 800200c:	029b      	lsls	r3, r3, #10
 800200e:	4013      	ands	r3, r2
 8002010:	d100      	bne.n	8002014 <HAL_RCC_OscConfig+0x58>
 8002012:	e071      	b.n	80020f8 <HAL_RCC_OscConfig+0x13c>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d000      	beq.n	800201e <HAL_RCC_OscConfig+0x62>
 800201c:	e06c      	b.n	80020f8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	f000 fb4c 	bl	80026bc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	2b01      	cmp	r3, #1
 800202a:	d107      	bne.n	800203c <HAL_RCC_OscConfig+0x80>
 800202c:	4bb1      	ldr	r3, [pc, #708]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	4bb0      	ldr	r3, [pc, #704]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002032:	2180      	movs	r1, #128	; 0x80
 8002034:	0249      	lsls	r1, r1, #9
 8002036:	430a      	orrs	r2, r1
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	e02f      	b.n	800209c <HAL_RCC_OscConfig+0xe0>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d10c      	bne.n	800205e <HAL_RCC_OscConfig+0xa2>
 8002044:	4bab      	ldr	r3, [pc, #684]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	4baa      	ldr	r3, [pc, #680]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800204a:	49ab      	ldr	r1, [pc, #684]	; (80022f8 <HAL_RCC_OscConfig+0x33c>)
 800204c:	400a      	ands	r2, r1
 800204e:	601a      	str	r2, [r3, #0]
 8002050:	4ba8      	ldr	r3, [pc, #672]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	4ba7      	ldr	r3, [pc, #668]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002056:	49a9      	ldr	r1, [pc, #676]	; (80022fc <HAL_RCC_OscConfig+0x340>)
 8002058:	400a      	ands	r2, r1
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	e01e      	b.n	800209c <HAL_RCC_OscConfig+0xe0>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	2b05      	cmp	r3, #5
 8002064:	d10e      	bne.n	8002084 <HAL_RCC_OscConfig+0xc8>
 8002066:	4ba3      	ldr	r3, [pc, #652]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	4ba2      	ldr	r3, [pc, #648]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800206c:	2180      	movs	r1, #128	; 0x80
 800206e:	02c9      	lsls	r1, r1, #11
 8002070:	430a      	orrs	r2, r1
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	4b9f      	ldr	r3, [pc, #636]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	4b9e      	ldr	r3, [pc, #632]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800207a:	2180      	movs	r1, #128	; 0x80
 800207c:	0249      	lsls	r1, r1, #9
 800207e:	430a      	orrs	r2, r1
 8002080:	601a      	str	r2, [r3, #0]
 8002082:	e00b      	b.n	800209c <HAL_RCC_OscConfig+0xe0>
 8002084:	4b9b      	ldr	r3, [pc, #620]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	4b9a      	ldr	r3, [pc, #616]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800208a:	499b      	ldr	r1, [pc, #620]	; (80022f8 <HAL_RCC_OscConfig+0x33c>)
 800208c:	400a      	ands	r2, r1
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	4b98      	ldr	r3, [pc, #608]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	4b97      	ldr	r3, [pc, #604]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002096:	4999      	ldr	r1, [pc, #612]	; (80022fc <HAL_RCC_OscConfig+0x340>)
 8002098:	400a      	ands	r2, r1
 800209a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d014      	beq.n	80020ce <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a4:	f7ff f984 	bl	80013b0 <HAL_GetTick>
 80020a8:	0003      	movs	r3, r0
 80020aa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ac:	e008      	b.n	80020c0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020ae:	f7ff f97f 	bl	80013b0 <HAL_GetTick>
 80020b2:	0002      	movs	r2, r0
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	2b64      	cmp	r3, #100	; 0x64
 80020ba:	d901      	bls.n	80020c0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80020bc:	2303      	movs	r3, #3
 80020be:	e2fd      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020c0:	4b8c      	ldr	r3, [pc, #560]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	2380      	movs	r3, #128	; 0x80
 80020c6:	029b      	lsls	r3, r3, #10
 80020c8:	4013      	ands	r3, r2
 80020ca:	d0f0      	beq.n	80020ae <HAL_RCC_OscConfig+0xf2>
 80020cc:	e015      	b.n	80020fa <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ce:	f7ff f96f 	bl	80013b0 <HAL_GetTick>
 80020d2:	0003      	movs	r3, r0
 80020d4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020d6:	e008      	b.n	80020ea <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020d8:	f7ff f96a 	bl	80013b0 <HAL_GetTick>
 80020dc:	0002      	movs	r2, r0
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	2b64      	cmp	r3, #100	; 0x64
 80020e4:	d901      	bls.n	80020ea <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e2e8      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ea:	4b82      	ldr	r3, [pc, #520]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	2380      	movs	r3, #128	; 0x80
 80020f0:	029b      	lsls	r3, r3, #10
 80020f2:	4013      	ands	r3, r2
 80020f4:	d1f0      	bne.n	80020d8 <HAL_RCC_OscConfig+0x11c>
 80020f6:	e000      	b.n	80020fa <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020f8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2202      	movs	r2, #2
 8002100:	4013      	ands	r3, r2
 8002102:	d100      	bne.n	8002106 <HAL_RCC_OscConfig+0x14a>
 8002104:	e06c      	b.n	80021e0 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002106:	4b7b      	ldr	r3, [pc, #492]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	220c      	movs	r2, #12
 800210c:	4013      	ands	r3, r2
 800210e:	d00e      	beq.n	800212e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002110:	4b78      	ldr	r3, [pc, #480]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	220c      	movs	r2, #12
 8002116:	4013      	ands	r3, r2
 8002118:	2b08      	cmp	r3, #8
 800211a:	d11f      	bne.n	800215c <HAL_RCC_OscConfig+0x1a0>
 800211c:	4b75      	ldr	r3, [pc, #468]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	23c0      	movs	r3, #192	; 0xc0
 8002122:	025b      	lsls	r3, r3, #9
 8002124:	401a      	ands	r2, r3
 8002126:	2380      	movs	r3, #128	; 0x80
 8002128:	021b      	lsls	r3, r3, #8
 800212a:	429a      	cmp	r2, r3
 800212c:	d116      	bne.n	800215c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800212e:	4b71      	ldr	r3, [pc, #452]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	2202      	movs	r2, #2
 8002134:	4013      	ands	r3, r2
 8002136:	d005      	beq.n	8002144 <HAL_RCC_OscConfig+0x188>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d001      	beq.n	8002144 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e2bb      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002144:	4b6b      	ldr	r3, [pc, #428]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	22f8      	movs	r2, #248	; 0xf8
 800214a:	4393      	bics	r3, r2
 800214c:	0019      	movs	r1, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	00da      	lsls	r2, r3, #3
 8002154:	4b67      	ldr	r3, [pc, #412]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002156:	430a      	orrs	r2, r1
 8002158:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800215a:	e041      	b.n	80021e0 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	68db      	ldr	r3, [r3, #12]
 8002160:	2b00      	cmp	r3, #0
 8002162:	d024      	beq.n	80021ae <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002164:	4b63      	ldr	r3, [pc, #396]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	4b62      	ldr	r3, [pc, #392]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800216a:	2101      	movs	r1, #1
 800216c:	430a      	orrs	r2, r1
 800216e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002170:	f7ff f91e 	bl	80013b0 <HAL_GetTick>
 8002174:	0003      	movs	r3, r0
 8002176:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002178:	e008      	b.n	800218c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800217a:	f7ff f919 	bl	80013b0 <HAL_GetTick>
 800217e:	0002      	movs	r2, r0
 8002180:	69bb      	ldr	r3, [r7, #24]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	2b02      	cmp	r3, #2
 8002186:	d901      	bls.n	800218c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e297      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800218c:	4b59      	ldr	r3, [pc, #356]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2202      	movs	r2, #2
 8002192:	4013      	ands	r3, r2
 8002194:	d0f1      	beq.n	800217a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002196:	4b57      	ldr	r3, [pc, #348]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	22f8      	movs	r2, #248	; 0xf8
 800219c:	4393      	bics	r3, r2
 800219e:	0019      	movs	r1, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	00da      	lsls	r2, r3, #3
 80021a6:	4b53      	ldr	r3, [pc, #332]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 80021a8:	430a      	orrs	r2, r1
 80021aa:	601a      	str	r2, [r3, #0]
 80021ac:	e018      	b.n	80021e0 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021ae:	4b51      	ldr	r3, [pc, #324]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	4b50      	ldr	r3, [pc, #320]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 80021b4:	2101      	movs	r1, #1
 80021b6:	438a      	bics	r2, r1
 80021b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ba:	f7ff f8f9 	bl	80013b0 <HAL_GetTick>
 80021be:	0003      	movs	r3, r0
 80021c0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021c2:	e008      	b.n	80021d6 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021c4:	f7ff f8f4 	bl	80013b0 <HAL_GetTick>
 80021c8:	0002      	movs	r2, r0
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d901      	bls.n	80021d6 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e272      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021d6:	4b47      	ldr	r3, [pc, #284]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2202      	movs	r2, #2
 80021dc:	4013      	ands	r3, r2
 80021de:	d1f1      	bne.n	80021c4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2208      	movs	r2, #8
 80021e6:	4013      	ands	r3, r2
 80021e8:	d036      	beq.n	8002258 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	69db      	ldr	r3, [r3, #28]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d019      	beq.n	8002226 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021f2:	4b40      	ldr	r3, [pc, #256]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 80021f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021f6:	4b3f      	ldr	r3, [pc, #252]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 80021f8:	2101      	movs	r1, #1
 80021fa:	430a      	orrs	r2, r1
 80021fc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021fe:	f7ff f8d7 	bl	80013b0 <HAL_GetTick>
 8002202:	0003      	movs	r3, r0
 8002204:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002206:	e008      	b.n	800221a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002208:	f7ff f8d2 	bl	80013b0 <HAL_GetTick>
 800220c:	0002      	movs	r2, r0
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b02      	cmp	r3, #2
 8002214:	d901      	bls.n	800221a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e250      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800221a:	4b36      	ldr	r3, [pc, #216]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800221c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800221e:	2202      	movs	r2, #2
 8002220:	4013      	ands	r3, r2
 8002222:	d0f1      	beq.n	8002208 <HAL_RCC_OscConfig+0x24c>
 8002224:	e018      	b.n	8002258 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002226:	4b33      	ldr	r3, [pc, #204]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002228:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800222a:	4b32      	ldr	r3, [pc, #200]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800222c:	2101      	movs	r1, #1
 800222e:	438a      	bics	r2, r1
 8002230:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002232:	f7ff f8bd 	bl	80013b0 <HAL_GetTick>
 8002236:	0003      	movs	r3, r0
 8002238:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800223c:	f7ff f8b8 	bl	80013b0 <HAL_GetTick>
 8002240:	0002      	movs	r2, r0
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e236      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800224e:	4b29      	ldr	r3, [pc, #164]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002252:	2202      	movs	r2, #2
 8002254:	4013      	ands	r3, r2
 8002256:	d1f1      	bne.n	800223c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2204      	movs	r2, #4
 800225e:	4013      	ands	r3, r2
 8002260:	d100      	bne.n	8002264 <HAL_RCC_OscConfig+0x2a8>
 8002262:	e0b5      	b.n	80023d0 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002264:	231f      	movs	r3, #31
 8002266:	18fb      	adds	r3, r7, r3
 8002268:	2200      	movs	r2, #0
 800226a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800226c:	4b21      	ldr	r3, [pc, #132]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800226e:	69da      	ldr	r2, [r3, #28]
 8002270:	2380      	movs	r3, #128	; 0x80
 8002272:	055b      	lsls	r3, r3, #21
 8002274:	4013      	ands	r3, r2
 8002276:	d111      	bne.n	800229c <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002278:	4b1e      	ldr	r3, [pc, #120]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800227a:	69da      	ldr	r2, [r3, #28]
 800227c:	4b1d      	ldr	r3, [pc, #116]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 800227e:	2180      	movs	r1, #128	; 0x80
 8002280:	0549      	lsls	r1, r1, #21
 8002282:	430a      	orrs	r2, r1
 8002284:	61da      	str	r2, [r3, #28]
 8002286:	4b1b      	ldr	r3, [pc, #108]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 8002288:	69da      	ldr	r2, [r3, #28]
 800228a:	2380      	movs	r3, #128	; 0x80
 800228c:	055b      	lsls	r3, r3, #21
 800228e:	4013      	ands	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002294:	231f      	movs	r3, #31
 8002296:	18fb      	adds	r3, r7, r3
 8002298:	2201      	movs	r2, #1
 800229a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800229c:	4b18      	ldr	r3, [pc, #96]	; (8002300 <HAL_RCC_OscConfig+0x344>)
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	2380      	movs	r3, #128	; 0x80
 80022a2:	005b      	lsls	r3, r3, #1
 80022a4:	4013      	ands	r3, r2
 80022a6:	d11a      	bne.n	80022de <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022a8:	4b15      	ldr	r3, [pc, #84]	; (8002300 <HAL_RCC_OscConfig+0x344>)
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	4b14      	ldr	r3, [pc, #80]	; (8002300 <HAL_RCC_OscConfig+0x344>)
 80022ae:	2180      	movs	r1, #128	; 0x80
 80022b0:	0049      	lsls	r1, r1, #1
 80022b2:	430a      	orrs	r2, r1
 80022b4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022b6:	f7ff f87b 	bl	80013b0 <HAL_GetTick>
 80022ba:	0003      	movs	r3, r0
 80022bc:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022be:	e008      	b.n	80022d2 <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022c0:	f7ff f876 	bl	80013b0 <HAL_GetTick>
 80022c4:	0002      	movs	r2, r0
 80022c6:	69bb      	ldr	r3, [r7, #24]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	2b64      	cmp	r3, #100	; 0x64
 80022cc:	d901      	bls.n	80022d2 <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 80022ce:	2303      	movs	r3, #3
 80022d0:	e1f4      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022d2:	4b0b      	ldr	r3, [pc, #44]	; (8002300 <HAL_RCC_OscConfig+0x344>)
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	2380      	movs	r3, #128	; 0x80
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	4013      	ands	r3, r2
 80022dc:	d0f0      	beq.n	80022c0 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d10e      	bne.n	8002304 <HAL_RCC_OscConfig+0x348>
 80022e6:	4b03      	ldr	r3, [pc, #12]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 80022e8:	6a1a      	ldr	r2, [r3, #32]
 80022ea:	4b02      	ldr	r3, [pc, #8]	; (80022f4 <HAL_RCC_OscConfig+0x338>)
 80022ec:	2101      	movs	r1, #1
 80022ee:	430a      	orrs	r2, r1
 80022f0:	621a      	str	r2, [r3, #32]
 80022f2:	e035      	b.n	8002360 <HAL_RCC_OscConfig+0x3a4>
 80022f4:	40021000 	.word	0x40021000
 80022f8:	fffeffff 	.word	0xfffeffff
 80022fc:	fffbffff 	.word	0xfffbffff
 8002300:	40007000 	.word	0x40007000
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d10c      	bne.n	8002326 <HAL_RCC_OscConfig+0x36a>
 800230c:	4bca      	ldr	r3, [pc, #808]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 800230e:	6a1a      	ldr	r2, [r3, #32]
 8002310:	4bc9      	ldr	r3, [pc, #804]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002312:	2101      	movs	r1, #1
 8002314:	438a      	bics	r2, r1
 8002316:	621a      	str	r2, [r3, #32]
 8002318:	4bc7      	ldr	r3, [pc, #796]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 800231a:	6a1a      	ldr	r2, [r3, #32]
 800231c:	4bc6      	ldr	r3, [pc, #792]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 800231e:	2104      	movs	r1, #4
 8002320:	438a      	bics	r2, r1
 8002322:	621a      	str	r2, [r3, #32]
 8002324:	e01c      	b.n	8002360 <HAL_RCC_OscConfig+0x3a4>
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	2b05      	cmp	r3, #5
 800232c:	d10c      	bne.n	8002348 <HAL_RCC_OscConfig+0x38c>
 800232e:	4bc2      	ldr	r3, [pc, #776]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002330:	6a1a      	ldr	r2, [r3, #32]
 8002332:	4bc1      	ldr	r3, [pc, #772]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002334:	2104      	movs	r1, #4
 8002336:	430a      	orrs	r2, r1
 8002338:	621a      	str	r2, [r3, #32]
 800233a:	4bbf      	ldr	r3, [pc, #764]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 800233c:	6a1a      	ldr	r2, [r3, #32]
 800233e:	4bbe      	ldr	r3, [pc, #760]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002340:	2101      	movs	r1, #1
 8002342:	430a      	orrs	r2, r1
 8002344:	621a      	str	r2, [r3, #32]
 8002346:	e00b      	b.n	8002360 <HAL_RCC_OscConfig+0x3a4>
 8002348:	4bbb      	ldr	r3, [pc, #748]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 800234a:	6a1a      	ldr	r2, [r3, #32]
 800234c:	4bba      	ldr	r3, [pc, #744]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 800234e:	2101      	movs	r1, #1
 8002350:	438a      	bics	r2, r1
 8002352:	621a      	str	r2, [r3, #32]
 8002354:	4bb8      	ldr	r3, [pc, #736]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002356:	6a1a      	ldr	r2, [r3, #32]
 8002358:	4bb7      	ldr	r3, [pc, #732]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 800235a:	2104      	movs	r1, #4
 800235c:	438a      	bics	r2, r1
 800235e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d014      	beq.n	8002392 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002368:	f7ff f822 	bl	80013b0 <HAL_GetTick>
 800236c:	0003      	movs	r3, r0
 800236e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002370:	e009      	b.n	8002386 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002372:	f7ff f81d 	bl	80013b0 <HAL_GetTick>
 8002376:	0002      	movs	r2, r0
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	1ad3      	subs	r3, r2, r3
 800237c:	4aaf      	ldr	r2, [pc, #700]	; (800263c <HAL_RCC_OscConfig+0x680>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d901      	bls.n	8002386 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e19a      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002386:	4bac      	ldr	r3, [pc, #688]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	2202      	movs	r2, #2
 800238c:	4013      	ands	r3, r2
 800238e:	d0f0      	beq.n	8002372 <HAL_RCC_OscConfig+0x3b6>
 8002390:	e013      	b.n	80023ba <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002392:	f7ff f80d 	bl	80013b0 <HAL_GetTick>
 8002396:	0003      	movs	r3, r0
 8002398:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800239a:	e009      	b.n	80023b0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800239c:	f7ff f808 	bl	80013b0 <HAL_GetTick>
 80023a0:	0002      	movs	r2, r0
 80023a2:	69bb      	ldr	r3, [r7, #24]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	4aa5      	ldr	r2, [pc, #660]	; (800263c <HAL_RCC_OscConfig+0x680>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e185      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023b0:	4ba1      	ldr	r3, [pc, #644]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	2202      	movs	r2, #2
 80023b6:	4013      	ands	r3, r2
 80023b8:	d1f0      	bne.n	800239c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80023ba:	231f      	movs	r3, #31
 80023bc:	18fb      	adds	r3, r7, r3
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d105      	bne.n	80023d0 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023c4:	4b9c      	ldr	r3, [pc, #624]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80023c6:	69da      	ldr	r2, [r3, #28]
 80023c8:	4b9b      	ldr	r3, [pc, #620]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80023ca:	499d      	ldr	r1, [pc, #628]	; (8002640 <HAL_RCC_OscConfig+0x684>)
 80023cc:	400a      	ands	r2, r1
 80023ce:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2210      	movs	r2, #16
 80023d6:	4013      	ands	r3, r2
 80023d8:	d063      	beq.n	80024a2 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d12a      	bne.n	8002438 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80023e2:	4b95      	ldr	r3, [pc, #596]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80023e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023e6:	4b94      	ldr	r3, [pc, #592]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80023e8:	2104      	movs	r1, #4
 80023ea:	430a      	orrs	r2, r1
 80023ec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80023ee:	4b92      	ldr	r3, [pc, #584]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80023f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023f2:	4b91      	ldr	r3, [pc, #580]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80023f4:	2101      	movs	r1, #1
 80023f6:	430a      	orrs	r2, r1
 80023f8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023fa:	f7fe ffd9 	bl	80013b0 <HAL_GetTick>
 80023fe:	0003      	movs	r3, r0
 8002400:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002402:	e008      	b.n	8002416 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002404:	f7fe ffd4 	bl	80013b0 <HAL_GetTick>
 8002408:	0002      	movs	r2, r0
 800240a:	69bb      	ldr	r3, [r7, #24]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e152      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002416:	4b88      	ldr	r3, [pc, #544]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800241a:	2202      	movs	r2, #2
 800241c:	4013      	ands	r3, r2
 800241e:	d0f1      	beq.n	8002404 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002420:	4b85      	ldr	r3, [pc, #532]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002422:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002424:	22f8      	movs	r2, #248	; 0xf8
 8002426:	4393      	bics	r3, r2
 8002428:	0019      	movs	r1, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	00da      	lsls	r2, r3, #3
 8002430:	4b81      	ldr	r3, [pc, #516]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002432:	430a      	orrs	r2, r1
 8002434:	635a      	str	r2, [r3, #52]	; 0x34
 8002436:	e034      	b.n	80024a2 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	695b      	ldr	r3, [r3, #20]
 800243c:	3305      	adds	r3, #5
 800243e:	d111      	bne.n	8002464 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002440:	4b7d      	ldr	r3, [pc, #500]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002442:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002444:	4b7c      	ldr	r3, [pc, #496]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002446:	2104      	movs	r1, #4
 8002448:	438a      	bics	r2, r1
 800244a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800244c:	4b7a      	ldr	r3, [pc, #488]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 800244e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002450:	22f8      	movs	r2, #248	; 0xf8
 8002452:	4393      	bics	r3, r2
 8002454:	0019      	movs	r1, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	00da      	lsls	r2, r3, #3
 800245c:	4b76      	ldr	r3, [pc, #472]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 800245e:	430a      	orrs	r2, r1
 8002460:	635a      	str	r2, [r3, #52]	; 0x34
 8002462:	e01e      	b.n	80024a2 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002464:	4b74      	ldr	r3, [pc, #464]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002466:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002468:	4b73      	ldr	r3, [pc, #460]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 800246a:	2104      	movs	r1, #4
 800246c:	430a      	orrs	r2, r1
 800246e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002470:	4b71      	ldr	r3, [pc, #452]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002472:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002474:	4b70      	ldr	r3, [pc, #448]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002476:	2101      	movs	r1, #1
 8002478:	438a      	bics	r2, r1
 800247a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800247c:	f7fe ff98 	bl	80013b0 <HAL_GetTick>
 8002480:	0003      	movs	r3, r0
 8002482:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002484:	e008      	b.n	8002498 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002486:	f7fe ff93 	bl	80013b0 <HAL_GetTick>
 800248a:	0002      	movs	r2, r0
 800248c:	69bb      	ldr	r3, [r7, #24]
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	2b02      	cmp	r3, #2
 8002492:	d901      	bls.n	8002498 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e111      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002498:	4b67      	ldr	r3, [pc, #412]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 800249a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800249c:	2202      	movs	r2, #2
 800249e:	4013      	ands	r3, r2
 80024a0:	d1f1      	bne.n	8002486 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2220      	movs	r2, #32
 80024a8:	4013      	ands	r3, r2
 80024aa:	d05c      	beq.n	8002566 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80024ac:	4b62      	ldr	r3, [pc, #392]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	220c      	movs	r2, #12
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b0c      	cmp	r3, #12
 80024b6:	d00e      	beq.n	80024d6 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80024b8:	4b5f      	ldr	r3, [pc, #380]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	220c      	movs	r2, #12
 80024be:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80024c0:	2b08      	cmp	r3, #8
 80024c2:	d114      	bne.n	80024ee <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80024c4:	4b5c      	ldr	r3, [pc, #368]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80024c6:	685a      	ldr	r2, [r3, #4]
 80024c8:	23c0      	movs	r3, #192	; 0xc0
 80024ca:	025b      	lsls	r3, r3, #9
 80024cc:	401a      	ands	r2, r3
 80024ce:	23c0      	movs	r3, #192	; 0xc0
 80024d0:	025b      	lsls	r3, r3, #9
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d10b      	bne.n	80024ee <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80024d6:	4b58      	ldr	r3, [pc, #352]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80024d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024da:	2380      	movs	r3, #128	; 0x80
 80024dc:	025b      	lsls	r3, r3, #9
 80024de:	4013      	ands	r3, r2
 80024e0:	d040      	beq.n	8002564 <HAL_RCC_OscConfig+0x5a8>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6a1b      	ldr	r3, [r3, #32]
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d03c      	beq.n	8002564 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e0e6      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d01b      	beq.n	800252e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80024f6:	4b50      	ldr	r3, [pc, #320]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80024f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024fa:	4b4f      	ldr	r3, [pc, #316]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80024fc:	2180      	movs	r1, #128	; 0x80
 80024fe:	0249      	lsls	r1, r1, #9
 8002500:	430a      	orrs	r2, r1
 8002502:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002504:	f7fe ff54 	bl	80013b0 <HAL_GetTick>
 8002508:	0003      	movs	r3, r0
 800250a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800250c:	e008      	b.n	8002520 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800250e:	f7fe ff4f 	bl	80013b0 <HAL_GetTick>
 8002512:	0002      	movs	r2, r0
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e0cd      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002520:	4b45      	ldr	r3, [pc, #276]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002522:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002524:	2380      	movs	r3, #128	; 0x80
 8002526:	025b      	lsls	r3, r3, #9
 8002528:	4013      	ands	r3, r2
 800252a:	d0f0      	beq.n	800250e <HAL_RCC_OscConfig+0x552>
 800252c:	e01b      	b.n	8002566 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800252e:	4b42      	ldr	r3, [pc, #264]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002530:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002532:	4b41      	ldr	r3, [pc, #260]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002534:	4943      	ldr	r1, [pc, #268]	; (8002644 <HAL_RCC_OscConfig+0x688>)
 8002536:	400a      	ands	r2, r1
 8002538:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253a:	f7fe ff39 	bl	80013b0 <HAL_GetTick>
 800253e:	0003      	movs	r3, r0
 8002540:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002544:	f7fe ff34 	bl	80013b0 <HAL_GetTick>
 8002548:	0002      	movs	r2, r0
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e0b2      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002556:	4b38      	ldr	r3, [pc, #224]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002558:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800255a:	2380      	movs	r3, #128	; 0x80
 800255c:	025b      	lsls	r3, r3, #9
 800255e:	4013      	ands	r3, r2
 8002560:	d1f0      	bne.n	8002544 <HAL_RCC_OscConfig+0x588>
 8002562:	e000      	b.n	8002566 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002564:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256a:	2b00      	cmp	r3, #0
 800256c:	d100      	bne.n	8002570 <HAL_RCC_OscConfig+0x5b4>
 800256e:	e0a4      	b.n	80026ba <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002570:	4b31      	ldr	r3, [pc, #196]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	220c      	movs	r2, #12
 8002576:	4013      	ands	r3, r2
 8002578:	2b08      	cmp	r3, #8
 800257a:	d100      	bne.n	800257e <HAL_RCC_OscConfig+0x5c2>
 800257c:	e078      	b.n	8002670 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002582:	2b02      	cmp	r3, #2
 8002584:	d14c      	bne.n	8002620 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002586:	4b2c      	ldr	r3, [pc, #176]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	4b2b      	ldr	r3, [pc, #172]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 800258c:	492e      	ldr	r1, [pc, #184]	; (8002648 <HAL_RCC_OscConfig+0x68c>)
 800258e:	400a      	ands	r2, r1
 8002590:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002592:	f7fe ff0d 	bl	80013b0 <HAL_GetTick>
 8002596:	0003      	movs	r3, r0
 8002598:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800259c:	f7fe ff08 	bl	80013b0 <HAL_GetTick>
 80025a0:	0002      	movs	r2, r0
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e086      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ae:	4b22      	ldr	r3, [pc, #136]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	2380      	movs	r3, #128	; 0x80
 80025b4:	049b      	lsls	r3, r3, #18
 80025b6:	4013      	ands	r3, r2
 80025b8:	d1f0      	bne.n	800259c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025ba:	4b1f      	ldr	r3, [pc, #124]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80025bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025be:	220f      	movs	r2, #15
 80025c0:	4393      	bics	r3, r2
 80025c2:	0019      	movs	r1, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025c8:	4b1b      	ldr	r3, [pc, #108]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80025ca:	430a      	orrs	r2, r1
 80025cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80025ce:	4b1a      	ldr	r3, [pc, #104]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	4a1e      	ldr	r2, [pc, #120]	; (800264c <HAL_RCC_OscConfig+0x690>)
 80025d4:	4013      	ands	r3, r2
 80025d6:	0019      	movs	r1, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e0:	431a      	orrs	r2, r3
 80025e2:	4b15      	ldr	r3, [pc, #84]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80025e4:	430a      	orrs	r2, r1
 80025e6:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025e8:	4b13      	ldr	r3, [pc, #76]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	4b12      	ldr	r3, [pc, #72]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 80025ee:	2180      	movs	r1, #128	; 0x80
 80025f0:	0449      	lsls	r1, r1, #17
 80025f2:	430a      	orrs	r2, r1
 80025f4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f6:	f7fe fedb 	bl	80013b0 <HAL_GetTick>
 80025fa:	0003      	movs	r3, r0
 80025fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025fe:	e008      	b.n	8002612 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002600:	f7fe fed6 	bl	80013b0 <HAL_GetTick>
 8002604:	0002      	movs	r2, r0
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	2b02      	cmp	r3, #2
 800260c:	d901      	bls.n	8002612 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e054      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002612:	4b09      	ldr	r3, [pc, #36]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	2380      	movs	r3, #128	; 0x80
 8002618:	049b      	lsls	r3, r3, #18
 800261a:	4013      	ands	r3, r2
 800261c:	d0f0      	beq.n	8002600 <HAL_RCC_OscConfig+0x644>
 800261e:	e04c      	b.n	80026ba <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002620:	4b05      	ldr	r3, [pc, #20]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	4b04      	ldr	r3, [pc, #16]	; (8002638 <HAL_RCC_OscConfig+0x67c>)
 8002626:	4908      	ldr	r1, [pc, #32]	; (8002648 <HAL_RCC_OscConfig+0x68c>)
 8002628:	400a      	ands	r2, r1
 800262a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800262c:	f7fe fec0 	bl	80013b0 <HAL_GetTick>
 8002630:	0003      	movs	r3, r0
 8002632:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002634:	e015      	b.n	8002662 <HAL_RCC_OscConfig+0x6a6>
 8002636:	46c0      	nop			; (mov r8, r8)
 8002638:	40021000 	.word	0x40021000
 800263c:	00001388 	.word	0x00001388
 8002640:	efffffff 	.word	0xefffffff
 8002644:	fffeffff 	.word	0xfffeffff
 8002648:	feffffff 	.word	0xfeffffff
 800264c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002650:	f7fe feae 	bl	80013b0 <HAL_GetTick>
 8002654:	0002      	movs	r2, r0
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e02c      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002662:	4b18      	ldr	r3, [pc, #96]	; (80026c4 <HAL_RCC_OscConfig+0x708>)
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	2380      	movs	r3, #128	; 0x80
 8002668:	049b      	lsls	r3, r3, #18
 800266a:	4013      	ands	r3, r2
 800266c:	d1f0      	bne.n	8002650 <HAL_RCC_OscConfig+0x694>
 800266e:	e024      	b.n	80026ba <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002674:	2b01      	cmp	r3, #1
 8002676:	d101      	bne.n	800267c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e01f      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800267c:	4b11      	ldr	r3, [pc, #68]	; (80026c4 <HAL_RCC_OscConfig+0x708>)
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002682:	4b10      	ldr	r3, [pc, #64]	; (80026c4 <HAL_RCC_OscConfig+0x708>)
 8002684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002686:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002688:	697a      	ldr	r2, [r7, #20]
 800268a:	23c0      	movs	r3, #192	; 0xc0
 800268c:	025b      	lsls	r3, r3, #9
 800268e:	401a      	ands	r2, r3
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002694:	429a      	cmp	r2, r3
 8002696:	d10e      	bne.n	80026b6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	220f      	movs	r2, #15
 800269c:	401a      	ands	r2, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d107      	bne.n	80026b6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	23f0      	movs	r3, #240	; 0xf0
 80026aa:	039b      	lsls	r3, r3, #14
 80026ac:	401a      	ands	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d001      	beq.n	80026ba <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e000      	b.n	80026bc <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80026ba:	2300      	movs	r3, #0
}
 80026bc:	0018      	movs	r0, r3
 80026be:	46bd      	mov	sp, r7
 80026c0:	b008      	add	sp, #32
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	40021000 	.word	0x40021000

080026c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
 80026d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d101      	bne.n	80026dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026d8:	2301      	movs	r3, #1
 80026da:	e0bf      	b.n	800285c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026dc:	4b61      	ldr	r3, [pc, #388]	; (8002864 <HAL_RCC_ClockConfig+0x19c>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2201      	movs	r2, #1
 80026e2:	4013      	ands	r3, r2
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d911      	bls.n	800270e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ea:	4b5e      	ldr	r3, [pc, #376]	; (8002864 <HAL_RCC_ClockConfig+0x19c>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	2201      	movs	r2, #1
 80026f0:	4393      	bics	r3, r2
 80026f2:	0019      	movs	r1, r3
 80026f4:	4b5b      	ldr	r3, [pc, #364]	; (8002864 <HAL_RCC_ClockConfig+0x19c>)
 80026f6:	683a      	ldr	r2, [r7, #0]
 80026f8:	430a      	orrs	r2, r1
 80026fa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026fc:	4b59      	ldr	r3, [pc, #356]	; (8002864 <HAL_RCC_ClockConfig+0x19c>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2201      	movs	r2, #1
 8002702:	4013      	ands	r3, r2
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	429a      	cmp	r2, r3
 8002708:	d001      	beq.n	800270e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e0a6      	b.n	800285c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2202      	movs	r2, #2
 8002714:	4013      	ands	r3, r2
 8002716:	d015      	beq.n	8002744 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2204      	movs	r2, #4
 800271e:	4013      	ands	r3, r2
 8002720:	d006      	beq.n	8002730 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002722:	4b51      	ldr	r3, [pc, #324]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	4b50      	ldr	r3, [pc, #320]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 8002728:	21e0      	movs	r1, #224	; 0xe0
 800272a:	00c9      	lsls	r1, r1, #3
 800272c:	430a      	orrs	r2, r1
 800272e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002730:	4b4d      	ldr	r3, [pc, #308]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	22f0      	movs	r2, #240	; 0xf0
 8002736:	4393      	bics	r3, r2
 8002738:	0019      	movs	r1, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	689a      	ldr	r2, [r3, #8]
 800273e:	4b4a      	ldr	r3, [pc, #296]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 8002740:	430a      	orrs	r2, r1
 8002742:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2201      	movs	r2, #1
 800274a:	4013      	ands	r3, r2
 800274c:	d04c      	beq.n	80027e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d107      	bne.n	8002766 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002756:	4b44      	ldr	r3, [pc, #272]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	2380      	movs	r3, #128	; 0x80
 800275c:	029b      	lsls	r3, r3, #10
 800275e:	4013      	ands	r3, r2
 8002760:	d120      	bne.n	80027a4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e07a      	b.n	800285c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	2b02      	cmp	r3, #2
 800276c:	d107      	bne.n	800277e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800276e:	4b3e      	ldr	r3, [pc, #248]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	2380      	movs	r3, #128	; 0x80
 8002774:	049b      	lsls	r3, r3, #18
 8002776:	4013      	ands	r3, r2
 8002778:	d114      	bne.n	80027a4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e06e      	b.n	800285c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	2b03      	cmp	r3, #3
 8002784:	d107      	bne.n	8002796 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002786:	4b38      	ldr	r3, [pc, #224]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 8002788:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800278a:	2380      	movs	r3, #128	; 0x80
 800278c:	025b      	lsls	r3, r3, #9
 800278e:	4013      	ands	r3, r2
 8002790:	d108      	bne.n	80027a4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e062      	b.n	800285c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002796:	4b34      	ldr	r3, [pc, #208]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2202      	movs	r2, #2
 800279c:	4013      	ands	r3, r2
 800279e:	d101      	bne.n	80027a4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e05b      	b.n	800285c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027a4:	4b30      	ldr	r3, [pc, #192]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	2203      	movs	r2, #3
 80027aa:	4393      	bics	r3, r2
 80027ac:	0019      	movs	r1, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685a      	ldr	r2, [r3, #4]
 80027b2:	4b2d      	ldr	r3, [pc, #180]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 80027b4:	430a      	orrs	r2, r1
 80027b6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027b8:	f7fe fdfa 	bl	80013b0 <HAL_GetTick>
 80027bc:	0003      	movs	r3, r0
 80027be:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027c0:	e009      	b.n	80027d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027c2:	f7fe fdf5 	bl	80013b0 <HAL_GetTick>
 80027c6:	0002      	movs	r2, r0
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	1ad3      	subs	r3, r2, r3
 80027cc:	4a27      	ldr	r2, [pc, #156]	; (800286c <HAL_RCC_ClockConfig+0x1a4>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e042      	b.n	800285c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027d6:	4b24      	ldr	r3, [pc, #144]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	220c      	movs	r2, #12
 80027dc:	401a      	ands	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d1ec      	bne.n	80027c2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027e8:	4b1e      	ldr	r3, [pc, #120]	; (8002864 <HAL_RCC_ClockConfig+0x19c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2201      	movs	r2, #1
 80027ee:	4013      	ands	r3, r2
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d211      	bcs.n	800281a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f6:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <HAL_RCC_ClockConfig+0x19c>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2201      	movs	r2, #1
 80027fc:	4393      	bics	r3, r2
 80027fe:	0019      	movs	r1, r3
 8002800:	4b18      	ldr	r3, [pc, #96]	; (8002864 <HAL_RCC_ClockConfig+0x19c>)
 8002802:	683a      	ldr	r2, [r7, #0]
 8002804:	430a      	orrs	r2, r1
 8002806:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002808:	4b16      	ldr	r3, [pc, #88]	; (8002864 <HAL_RCC_ClockConfig+0x19c>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2201      	movs	r2, #1
 800280e:	4013      	ands	r3, r2
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	429a      	cmp	r2, r3
 8002814:	d001      	beq.n	800281a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e020      	b.n	800285c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2204      	movs	r2, #4
 8002820:	4013      	ands	r3, r2
 8002822:	d009      	beq.n	8002838 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002824:	4b10      	ldr	r3, [pc, #64]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	4a11      	ldr	r2, [pc, #68]	; (8002870 <HAL_RCC_ClockConfig+0x1a8>)
 800282a:	4013      	ands	r3, r2
 800282c:	0019      	movs	r1, r3
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68da      	ldr	r2, [r3, #12]
 8002832:	4b0d      	ldr	r3, [pc, #52]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 8002834:	430a      	orrs	r2, r1
 8002836:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002838:	f000 f820 	bl	800287c <HAL_RCC_GetSysClockFreq>
 800283c:	0001      	movs	r1, r0
 800283e:	4b0a      	ldr	r3, [pc, #40]	; (8002868 <HAL_RCC_ClockConfig+0x1a0>)
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	091b      	lsrs	r3, r3, #4
 8002844:	220f      	movs	r2, #15
 8002846:	4013      	ands	r3, r2
 8002848:	4a0a      	ldr	r2, [pc, #40]	; (8002874 <HAL_RCC_ClockConfig+0x1ac>)
 800284a:	5cd3      	ldrb	r3, [r2, r3]
 800284c:	000a      	movs	r2, r1
 800284e:	40da      	lsrs	r2, r3
 8002850:	4b09      	ldr	r3, [pc, #36]	; (8002878 <HAL_RCC_ClockConfig+0x1b0>)
 8002852:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002854:	2000      	movs	r0, #0
 8002856:	f7fe fd65 	bl	8001324 <HAL_InitTick>
  
  return HAL_OK;
 800285a:	2300      	movs	r3, #0
}
 800285c:	0018      	movs	r0, r3
 800285e:	46bd      	mov	sp, r7
 8002860:	b004      	add	sp, #16
 8002862:	bd80      	pop	{r7, pc}
 8002864:	40022000 	.word	0x40022000
 8002868:	40021000 	.word	0x40021000
 800286c:	00001388 	.word	0x00001388
 8002870:	fffff8ff 	.word	0xfffff8ff
 8002874:	08004868 	.word	0x08004868
 8002878:	20000000 	.word	0x20000000

0800287c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800287c:	b590      	push	{r4, r7, lr}
 800287e:	b08f      	sub	sp, #60	; 0x3c
 8002880:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002882:	2314      	movs	r3, #20
 8002884:	18fb      	adds	r3, r7, r3
 8002886:	4a37      	ldr	r2, [pc, #220]	; (8002964 <HAL_RCC_GetSysClockFreq+0xe8>)
 8002888:	ca13      	ldmia	r2!, {r0, r1, r4}
 800288a:	c313      	stmia	r3!, {r0, r1, r4}
 800288c:	6812      	ldr	r2, [r2, #0]
 800288e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002890:	1d3b      	adds	r3, r7, #4
 8002892:	4a35      	ldr	r2, [pc, #212]	; (8002968 <HAL_RCC_GetSysClockFreq+0xec>)
 8002894:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002896:	c313      	stmia	r3!, {r0, r1, r4}
 8002898:	6812      	ldr	r2, [r2, #0]
 800289a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800289c:	2300      	movs	r3, #0
 800289e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028a0:	2300      	movs	r3, #0
 80028a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80028a4:	2300      	movs	r3, #0
 80028a6:	637b      	str	r3, [r7, #52]	; 0x34
 80028a8:	2300      	movs	r3, #0
 80028aa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80028ac:	2300      	movs	r3, #0
 80028ae:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80028b0:	4b2e      	ldr	r3, [pc, #184]	; (800296c <HAL_RCC_GetSysClockFreq+0xf0>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028b8:	220c      	movs	r2, #12
 80028ba:	4013      	ands	r3, r2
 80028bc:	2b08      	cmp	r3, #8
 80028be:	d006      	beq.n	80028ce <HAL_RCC_GetSysClockFreq+0x52>
 80028c0:	2b0c      	cmp	r3, #12
 80028c2:	d043      	beq.n	800294c <HAL_RCC_GetSysClockFreq+0xd0>
 80028c4:	2b04      	cmp	r3, #4
 80028c6:	d144      	bne.n	8002952 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028c8:	4b29      	ldr	r3, [pc, #164]	; (8002970 <HAL_RCC_GetSysClockFreq+0xf4>)
 80028ca:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80028cc:	e044      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80028ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028d0:	0c9b      	lsrs	r3, r3, #18
 80028d2:	220f      	movs	r2, #15
 80028d4:	4013      	ands	r3, r2
 80028d6:	2214      	movs	r2, #20
 80028d8:	18ba      	adds	r2, r7, r2
 80028da:	5cd3      	ldrb	r3, [r2, r3]
 80028dc:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80028de:	4b23      	ldr	r3, [pc, #140]	; (800296c <HAL_RCC_GetSysClockFreq+0xf0>)
 80028e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e2:	220f      	movs	r2, #15
 80028e4:	4013      	ands	r3, r2
 80028e6:	1d3a      	adds	r2, r7, #4
 80028e8:	5cd3      	ldrb	r3, [r2, r3]
 80028ea:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80028ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028ee:	23c0      	movs	r3, #192	; 0xc0
 80028f0:	025b      	lsls	r3, r3, #9
 80028f2:	401a      	ands	r2, r3
 80028f4:	2380      	movs	r3, #128	; 0x80
 80028f6:	025b      	lsls	r3, r3, #9
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d109      	bne.n	8002910 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80028fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80028fe:	481c      	ldr	r0, [pc, #112]	; (8002970 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002900:	f7fd fc02 	bl	8000108 <__udivsi3>
 8002904:	0003      	movs	r3, r0
 8002906:	001a      	movs	r2, r3
 8002908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800290a:	4353      	muls	r3, r2
 800290c:	637b      	str	r3, [r7, #52]	; 0x34
 800290e:	e01a      	b.n	8002946 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002910:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002912:	23c0      	movs	r3, #192	; 0xc0
 8002914:	025b      	lsls	r3, r3, #9
 8002916:	401a      	ands	r2, r3
 8002918:	23c0      	movs	r3, #192	; 0xc0
 800291a:	025b      	lsls	r3, r3, #9
 800291c:	429a      	cmp	r2, r3
 800291e:	d109      	bne.n	8002934 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002920:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002922:	4814      	ldr	r0, [pc, #80]	; (8002974 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002924:	f7fd fbf0 	bl	8000108 <__udivsi3>
 8002928:	0003      	movs	r3, r0
 800292a:	001a      	movs	r2, r3
 800292c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292e:	4353      	muls	r3, r2
 8002930:	637b      	str	r3, [r7, #52]	; 0x34
 8002932:	e008      	b.n	8002946 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002934:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002936:	480e      	ldr	r0, [pc, #56]	; (8002970 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002938:	f7fd fbe6 	bl	8000108 <__udivsi3>
 800293c:	0003      	movs	r3, r0
 800293e:	001a      	movs	r2, r3
 8002940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002942:	4353      	muls	r3, r2
 8002944:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002948:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800294a:	e005      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 800294c:	4b09      	ldr	r3, [pc, #36]	; (8002974 <HAL_RCC_GetSysClockFreq+0xf8>)
 800294e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002950:	e002      	b.n	8002958 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002952:	4b07      	ldr	r3, [pc, #28]	; (8002970 <HAL_RCC_GetSysClockFreq+0xf4>)
 8002954:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002956:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800295a:	0018      	movs	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	b00f      	add	sp, #60	; 0x3c
 8002960:	bd90      	pop	{r4, r7, pc}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	08004848 	.word	0x08004848
 8002968:	08004858 	.word	0x08004858
 800296c:	40021000 	.word	0x40021000
 8002970:	007a1200 	.word	0x007a1200
 8002974:	02dc6c00 	.word	0x02dc6c00

08002978 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800297c:	4b02      	ldr	r3, [pc, #8]	; (8002988 <HAL_RCC_GetHCLKFreq+0x10>)
 800297e:	681b      	ldr	r3, [r3, #0]
}
 8002980:	0018      	movs	r0, r3
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	46c0      	nop			; (mov r8, r8)
 8002988:	20000000 	.word	0x20000000

0800298c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002990:	f7ff fff2 	bl	8002978 <HAL_RCC_GetHCLKFreq>
 8002994:	0001      	movs	r1, r0
 8002996:	4b06      	ldr	r3, [pc, #24]	; (80029b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	0a1b      	lsrs	r3, r3, #8
 800299c:	2207      	movs	r2, #7
 800299e:	4013      	ands	r3, r2
 80029a0:	4a04      	ldr	r2, [pc, #16]	; (80029b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80029a2:	5cd3      	ldrb	r3, [r2, r3]
 80029a4:	40d9      	lsrs	r1, r3
 80029a6:	000b      	movs	r3, r1
}    
 80029a8:	0018      	movs	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	46c0      	nop			; (mov r8, r8)
 80029b0:	40021000 	.word	0x40021000
 80029b4:	08004878 	.word	0x08004878

080029b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e01e      	b.n	8002a08 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	223d      	movs	r2, #61	; 0x3d
 80029ce:	5c9b      	ldrb	r3, [r3, r2]
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d107      	bne.n	80029e6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	223c      	movs	r2, #60	; 0x3c
 80029da:	2100      	movs	r1, #0
 80029dc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	0018      	movs	r0, r3
 80029e2:	f7fe fac1 	bl	8000f68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	223d      	movs	r2, #61	; 0x3d
 80029ea:	2102      	movs	r1, #2
 80029ec:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	3304      	adds	r3, #4
 80029f6:	0019      	movs	r1, r3
 80029f8:	0010      	movs	r0, r2
 80029fa:	f000 fb51 	bl	80030a0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	223d      	movs	r2, #61	; 0x3d
 8002a02:	2101      	movs	r1, #1
 8002a04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a06:	2300      	movs	r3, #0
}
 8002a08:	0018      	movs	r0, r3
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	b002      	add	sp, #8
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68da      	ldr	r2, [r3, #12]
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2101      	movs	r1, #1
 8002a24:	430a      	orrs	r2, r1
 8002a26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	2207      	movs	r2, #7
 8002a30:	4013      	ands	r3, r2
 8002a32:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2b06      	cmp	r3, #6
 8002a38:	d007      	beq.n	8002a4a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2101      	movs	r1, #1
 8002a46:	430a      	orrs	r2, r1
 8002a48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	b004      	add	sp, #16
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002a62:	2301      	movs	r3, #1
 8002a64:	e01e      	b.n	8002aa4 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	223d      	movs	r2, #61	; 0x3d
 8002a6a:	5c9b      	ldrb	r3, [r3, r2]
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d107      	bne.n	8002a82 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	223c      	movs	r2, #60	; 0x3c
 8002a76:	2100      	movs	r1, #0
 8002a78:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	f000 f815 	bl	8002aac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	223d      	movs	r2, #61	; 0x3d
 8002a86:	2102      	movs	r1, #2
 8002a88:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	3304      	adds	r3, #4
 8002a92:	0019      	movs	r1, r3
 8002a94:	0010      	movs	r0, r2
 8002a96:	f000 fb03 	bl	80030a0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	223d      	movs	r2, #61	; 0x3d
 8002a9e:	2101      	movs	r1, #1
 8002aa0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	0018      	movs	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	b002      	add	sp, #8
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002ab4:	46c0      	nop			; (mov r8, r8)
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	b002      	add	sp, #8
 8002aba:	bd80      	pop	{r7, pc}

08002abc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	6839      	ldr	r1, [r7, #0]
 8002acc:	2201      	movs	r2, #1
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f000 fdd6 	bl	8003680 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a18      	ldr	r2, [pc, #96]	; (8002b3c <HAL_TIM_PWM_Start+0x80>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d009      	beq.n	8002af2 <HAL_TIM_PWM_Start+0x36>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	4a17      	ldr	r2, [pc, #92]	; (8002b40 <HAL_TIM_PWM_Start+0x84>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d004      	beq.n	8002af2 <HAL_TIM_PWM_Start+0x36>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a15      	ldr	r2, [pc, #84]	; (8002b44 <HAL_TIM_PWM_Start+0x88>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d101      	bne.n	8002af6 <HAL_TIM_PWM_Start+0x3a>
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <HAL_TIM_PWM_Start+0x3c>
 8002af6:	2300      	movs	r3, #0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d008      	beq.n	8002b0e <HAL_TIM_PWM_Start+0x52>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2180      	movs	r1, #128	; 0x80
 8002b08:	0209      	lsls	r1, r1, #8
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	2207      	movs	r2, #7
 8002b16:	4013      	ands	r3, r2
 8002b18:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2b06      	cmp	r3, #6
 8002b1e:	d007      	beq.n	8002b30 <HAL_TIM_PWM_Start+0x74>
  {
    __HAL_TIM_ENABLE(htim);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b30:	2300      	movs	r3, #0
}
 8002b32:	0018      	movs	r0, r3
 8002b34:	46bd      	mov	sp, r7
 8002b36:	b004      	add	sp, #16
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	46c0      	nop			; (mov r8, r8)
 8002b3c:	40012c00 	.word	0x40012c00
 8002b40:	40014400 	.word	0x40014400
 8002b44:	40014800 	.word	0x40014800

08002b48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	2202      	movs	r2, #2
 8002b58:	4013      	ands	r3, r2
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d124      	bne.n	8002ba8 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	2202      	movs	r2, #2
 8002b66:	4013      	ands	r3, r2
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d11d      	bne.n	8002ba8 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2203      	movs	r2, #3
 8002b72:	4252      	negs	r2, r2
 8002b74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	2203      	movs	r2, #3
 8002b84:	4013      	ands	r3, r2
 8002b86:	d004      	beq.n	8002b92 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	0018      	movs	r0, r3
 8002b8c:	f000 fa70 	bl	8003070 <HAL_TIM_IC_CaptureCallback>
 8002b90:	e007      	b.n	8002ba2 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	0018      	movs	r0, r3
 8002b96:	f000 fa63 	bl	8003060 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f000 fa6f 	bl	8003080 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	691b      	ldr	r3, [r3, #16]
 8002bae:	2204      	movs	r2, #4
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	2b04      	cmp	r3, #4
 8002bb4:	d125      	bne.n	8002c02 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	2204      	movs	r2, #4
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	2b04      	cmp	r3, #4
 8002bc2:	d11e      	bne.n	8002c02 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2205      	movs	r2, #5
 8002bca:	4252      	negs	r2, r2
 8002bcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	699a      	ldr	r2, [r3, #24]
 8002bda:	23c0      	movs	r3, #192	; 0xc0
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	4013      	ands	r3, r2
 8002be0:	d004      	beq.n	8002bec <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	0018      	movs	r0, r3
 8002be6:	f000 fa43 	bl	8003070 <HAL_TIM_IC_CaptureCallback>
 8002bea:	e007      	b.n	8002bfc <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	0018      	movs	r0, r3
 8002bf0:	f000 fa36 	bl	8003060 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	0018      	movs	r0, r3
 8002bf8:	f000 fa42 	bl	8003080 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	691b      	ldr	r3, [r3, #16]
 8002c08:	2208      	movs	r2, #8
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d124      	bne.n	8002c5a <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	2208      	movs	r2, #8
 8002c18:	4013      	ands	r3, r2
 8002c1a:	2b08      	cmp	r3, #8
 8002c1c:	d11d      	bne.n	8002c5a <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2209      	movs	r2, #9
 8002c24:	4252      	negs	r2, r2
 8002c26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2204      	movs	r2, #4
 8002c2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	69db      	ldr	r3, [r3, #28]
 8002c34:	2203      	movs	r2, #3
 8002c36:	4013      	ands	r3, r2
 8002c38:	d004      	beq.n	8002c44 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	f000 fa17 	bl	8003070 <HAL_TIM_IC_CaptureCallback>
 8002c42:	e007      	b.n	8002c54 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	0018      	movs	r0, r3
 8002c48:	f000 fa0a 	bl	8003060 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	0018      	movs	r0, r3
 8002c50:	f000 fa16 	bl	8003080 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	2210      	movs	r2, #16
 8002c62:	4013      	ands	r3, r2
 8002c64:	2b10      	cmp	r3, #16
 8002c66:	d125      	bne.n	8002cb4 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	2210      	movs	r2, #16
 8002c70:	4013      	ands	r3, r2
 8002c72:	2b10      	cmp	r3, #16
 8002c74:	d11e      	bne.n	8002cb4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2211      	movs	r2, #17
 8002c7c:	4252      	negs	r2, r2
 8002c7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2208      	movs	r2, #8
 8002c84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	69da      	ldr	r2, [r3, #28]
 8002c8c:	23c0      	movs	r3, #192	; 0xc0
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	4013      	ands	r3, r2
 8002c92:	d004      	beq.n	8002c9e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	0018      	movs	r0, r3
 8002c98:	f000 f9ea 	bl	8003070 <HAL_TIM_IC_CaptureCallback>
 8002c9c:	e007      	b.n	8002cae <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	0018      	movs	r0, r3
 8002ca2:	f000 f9dd 	bl	8003060 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	0018      	movs	r0, r3
 8002caa:	f000 f9e9 	bl	8003080 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	691b      	ldr	r3, [r3, #16]
 8002cba:	2201      	movs	r2, #1
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d10f      	bne.n	8002ce2 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	4013      	ands	r3, r2
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d108      	bne.n	8002ce2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	4252      	negs	r2, r2
 8002cd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	0018      	movs	r0, r3
 8002cde:	f7fe f89b 	bl	8000e18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	691b      	ldr	r3, [r3, #16]
 8002ce8:	2280      	movs	r2, #128	; 0x80
 8002cea:	4013      	ands	r3, r2
 8002cec:	2b80      	cmp	r3, #128	; 0x80
 8002cee:	d10f      	bne.n	8002d10 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	2280      	movs	r2, #128	; 0x80
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	2b80      	cmp	r3, #128	; 0x80
 8002cfc:	d108      	bne.n	8002d10 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2281      	movs	r2, #129	; 0x81
 8002d04:	4252      	negs	r2, r2
 8002d06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	0018      	movs	r0, r3
 8002d0c:	f000 fd3c 	bl	8003788 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	2240      	movs	r2, #64	; 0x40
 8002d18:	4013      	ands	r3, r2
 8002d1a:	2b40      	cmp	r3, #64	; 0x40
 8002d1c:	d10f      	bne.n	8002d3e <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	2240      	movs	r2, #64	; 0x40
 8002d26:	4013      	ands	r3, r2
 8002d28:	2b40      	cmp	r3, #64	; 0x40
 8002d2a:	d108      	bne.n	8002d3e <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	2241      	movs	r2, #65	; 0x41
 8002d32:	4252      	negs	r2, r2
 8002d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	0018      	movs	r0, r3
 8002d3a:	f000 f9a9 	bl	8003090 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	691b      	ldr	r3, [r3, #16]
 8002d44:	2220      	movs	r2, #32
 8002d46:	4013      	ands	r3, r2
 8002d48:	2b20      	cmp	r3, #32
 8002d4a:	d10f      	bne.n	8002d6c <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	2220      	movs	r2, #32
 8002d54:	4013      	ands	r3, r2
 8002d56:	2b20      	cmp	r3, #32
 8002d58:	d108      	bne.n	8002d6c <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2221      	movs	r2, #33	; 0x21
 8002d60:	4252      	negs	r2, r2
 8002d62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	0018      	movs	r0, r3
 8002d68:	f000 fd06 	bl	8003778 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d6c:	46c0      	nop			; (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b002      	add	sp, #8
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	60f8      	str	r0, [r7, #12]
 8002d7c:	60b9      	str	r1, [r7, #8]
 8002d7e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	223c      	movs	r2, #60	; 0x3c
 8002d84:	5c9b      	ldrb	r3, [r3, r2]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d101      	bne.n	8002d8e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	e0a4      	b.n	8002ed8 <HAL_TIM_PWM_ConfigChannel+0x164>
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	223c      	movs	r2, #60	; 0x3c
 8002d92:	2101      	movs	r1, #1
 8002d94:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	223d      	movs	r2, #61	; 0x3d
 8002d9a:	2102      	movs	r1, #2
 8002d9c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2b04      	cmp	r3, #4
 8002da2:	d029      	beq.n	8002df8 <HAL_TIM_PWM_ConfigChannel+0x84>
 8002da4:	d802      	bhi.n	8002dac <HAL_TIM_PWM_ConfigChannel+0x38>
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d005      	beq.n	8002db6 <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8002daa:	e08c      	b.n	8002ec6 <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8002dac:	2b08      	cmp	r3, #8
 8002dae:	d046      	beq.n	8002e3e <HAL_TIM_PWM_ConfigChannel+0xca>
 8002db0:	2b0c      	cmp	r3, #12
 8002db2:	d065      	beq.n	8002e80 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8002db4:	e087      	b.n	8002ec6 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68ba      	ldr	r2, [r7, #8]
 8002dbc:	0011      	movs	r1, r2
 8002dbe:	0018      	movs	r0, r3
 8002dc0:	f000 f9e4 	bl	800318c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	699a      	ldr	r2, [r3, #24]
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2108      	movs	r1, #8
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	699a      	ldr	r2, [r3, #24]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2104      	movs	r1, #4
 8002de0:	438a      	bics	r2, r1
 8002de2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	6999      	ldr	r1, [r3, #24]
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	691a      	ldr	r2, [r3, #16]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	430a      	orrs	r2, r1
 8002df4:	619a      	str	r2, [r3, #24]
      break;
 8002df6:	e066      	b.n	8002ec6 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	68ba      	ldr	r2, [r7, #8]
 8002dfe:	0011      	movs	r1, r2
 8002e00:	0018      	movs	r0, r3
 8002e02:	f000 fa41 	bl	8003288 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	699a      	ldr	r2, [r3, #24]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2180      	movs	r1, #128	; 0x80
 8002e12:	0109      	lsls	r1, r1, #4
 8002e14:	430a      	orrs	r2, r1
 8002e16:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	699a      	ldr	r2, [r3, #24]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	492f      	ldr	r1, [pc, #188]	; (8002ee0 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8002e24:	400a      	ands	r2, r1
 8002e26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6999      	ldr	r1, [r3, #24]
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	021a      	lsls	r2, r3, #8
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	430a      	orrs	r2, r1
 8002e3a:	619a      	str	r2, [r3, #24]
      break;
 8002e3c:	e043      	b.n	8002ec6 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	0011      	movs	r1, r2
 8002e46:	0018      	movs	r0, r3
 8002e48:	f000 fa9c 	bl	8003384 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	69da      	ldr	r2, [r3, #28]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	2108      	movs	r1, #8
 8002e58:	430a      	orrs	r2, r1
 8002e5a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	69da      	ldr	r2, [r3, #28]
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2104      	movs	r1, #4
 8002e68:	438a      	bics	r2, r1
 8002e6a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	69d9      	ldr	r1, [r3, #28]
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	691a      	ldr	r2, [r3, #16]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	430a      	orrs	r2, r1
 8002e7c:	61da      	str	r2, [r3, #28]
      break;
 8002e7e:	e022      	b.n	8002ec6 <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68ba      	ldr	r2, [r7, #8]
 8002e86:	0011      	movs	r1, r2
 8002e88:	0018      	movs	r0, r3
 8002e8a:	f000 fafb 	bl	8003484 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	69da      	ldr	r2, [r3, #28]
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	2180      	movs	r1, #128	; 0x80
 8002e9a:	0109      	lsls	r1, r1, #4
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	69da      	ldr	r2, [r3, #28]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	490d      	ldr	r1, [pc, #52]	; (8002ee0 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8002eac:	400a      	ands	r2, r1
 8002eae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	69d9      	ldr	r1, [r3, #28]
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	691b      	ldr	r3, [r3, #16]
 8002eba:	021a      	lsls	r2, r3, #8
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	61da      	str	r2, [r3, #28]
      break;
 8002ec4:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	223d      	movs	r2, #61	; 0x3d
 8002eca:	2101      	movs	r1, #1
 8002ecc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	223c      	movs	r2, #60	; 0x3c
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	0018      	movs	r0, r3
 8002eda:	46bd      	mov	sp, r7
 8002edc:	b004      	add	sp, #16
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	fffffbff 	.word	0xfffffbff

08002ee4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	223c      	movs	r2, #60	; 0x3c
 8002ef2:	5c9b      	ldrb	r3, [r3, r2]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d101      	bne.n	8002efc <HAL_TIM_ConfigClockSource+0x18>
 8002ef8:	2302      	movs	r3, #2
 8002efa:	e0ab      	b.n	8003054 <HAL_TIM_ConfigClockSource+0x170>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	223c      	movs	r2, #60	; 0x3c
 8002f00:	2101      	movs	r1, #1
 8002f02:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	223d      	movs	r2, #61	; 0x3d
 8002f08:	2102      	movs	r1, #2
 8002f0a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2277      	movs	r2, #119	; 0x77
 8002f18:	4393      	bics	r3, r2
 8002f1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	4a4f      	ldr	r2, [pc, #316]	; (800305c <HAL_TIM_ConfigClockSource+0x178>)
 8002f20:	4013      	ands	r3, r2
 8002f22:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2b40      	cmp	r3, #64	; 0x40
 8002f32:	d100      	bne.n	8002f36 <HAL_TIM_ConfigClockSource+0x52>
 8002f34:	e06b      	b.n	800300e <HAL_TIM_ConfigClockSource+0x12a>
 8002f36:	d80e      	bhi.n	8002f56 <HAL_TIM_ConfigClockSource+0x72>
 8002f38:	2b10      	cmp	r3, #16
 8002f3a:	d100      	bne.n	8002f3e <HAL_TIM_ConfigClockSource+0x5a>
 8002f3c:	e077      	b.n	800302e <HAL_TIM_ConfigClockSource+0x14a>
 8002f3e:	d803      	bhi.n	8002f48 <HAL_TIM_ConfigClockSource+0x64>
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d100      	bne.n	8002f46 <HAL_TIM_ConfigClockSource+0x62>
 8002f44:	e073      	b.n	800302e <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002f46:	e07c      	b.n	8003042 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002f48:	2b20      	cmp	r3, #32
 8002f4a:	d100      	bne.n	8002f4e <HAL_TIM_ConfigClockSource+0x6a>
 8002f4c:	e06f      	b.n	800302e <HAL_TIM_ConfigClockSource+0x14a>
 8002f4e:	2b30      	cmp	r3, #48	; 0x30
 8002f50:	d100      	bne.n	8002f54 <HAL_TIM_ConfigClockSource+0x70>
 8002f52:	e06c      	b.n	800302e <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8002f54:	e075      	b.n	8003042 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002f56:	2b70      	cmp	r3, #112	; 0x70
 8002f58:	d00e      	beq.n	8002f78 <HAL_TIM_ConfigClockSource+0x94>
 8002f5a:	d804      	bhi.n	8002f66 <HAL_TIM_ConfigClockSource+0x82>
 8002f5c:	2b50      	cmp	r3, #80	; 0x50
 8002f5e:	d036      	beq.n	8002fce <HAL_TIM_ConfigClockSource+0xea>
 8002f60:	2b60      	cmp	r3, #96	; 0x60
 8002f62:	d044      	beq.n	8002fee <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8002f64:	e06d      	b.n	8003042 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002f66:	2280      	movs	r2, #128	; 0x80
 8002f68:	0152      	lsls	r2, r2, #5
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d068      	beq.n	8003040 <HAL_TIM_ConfigClockSource+0x15c>
 8002f6e:	2280      	movs	r2, #128	; 0x80
 8002f70:	0192      	lsls	r2, r2, #6
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d017      	beq.n	8002fa6 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8002f76:	e064      	b.n	8003042 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6818      	ldr	r0, [r3, #0]
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	6899      	ldr	r1, [r3, #8]
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	f000 fb5a 	bl	8003640 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2277      	movs	r2, #119	; 0x77
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68fa      	ldr	r2, [r7, #12]
 8002fa2:	609a      	str	r2, [r3, #8]
      break;
 8002fa4:	e04d      	b.n	8003042 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6818      	ldr	r0, [r3, #0]
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	6899      	ldr	r1, [r3, #8]
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685a      	ldr	r2, [r3, #4]
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	f000 fb43 	bl	8003640 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689a      	ldr	r2, [r3, #8]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2180      	movs	r1, #128	; 0x80
 8002fc6:	01c9      	lsls	r1, r1, #7
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	609a      	str	r2, [r3, #8]
      break;
 8002fcc:	e039      	b.n	8003042 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6818      	ldr	r0, [r3, #0]
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	6859      	ldr	r1, [r3, #4]
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	001a      	movs	r2, r3
 8002fdc:	f000 fab6 	bl	800354c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2150      	movs	r1, #80	; 0x50
 8002fe6:	0018      	movs	r0, r3
 8002fe8:	f000 fb10 	bl	800360c <TIM_ITRx_SetConfig>
      break;
 8002fec:	e029      	b.n	8003042 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6818      	ldr	r0, [r3, #0]
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	6859      	ldr	r1, [r3, #4]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	001a      	movs	r2, r3
 8002ffc:	f000 fad4 	bl	80035a8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2160      	movs	r1, #96	; 0x60
 8003006:	0018      	movs	r0, r3
 8003008:	f000 fb00 	bl	800360c <TIM_ITRx_SetConfig>
      break;
 800300c:	e019      	b.n	8003042 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6818      	ldr	r0, [r3, #0]
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	6859      	ldr	r1, [r3, #4]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	001a      	movs	r2, r3
 800301c:	f000 fa96 	bl	800354c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	2140      	movs	r1, #64	; 0x40
 8003026:	0018      	movs	r0, r3
 8003028:	f000 faf0 	bl	800360c <TIM_ITRx_SetConfig>
      break;
 800302c:	e009      	b.n	8003042 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	0019      	movs	r1, r3
 8003038:	0010      	movs	r0, r2
 800303a:	f000 fae7 	bl	800360c <TIM_ITRx_SetConfig>
      break;
 800303e:	e000      	b.n	8003042 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8003040:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	223d      	movs	r2, #61	; 0x3d
 8003046:	2101      	movs	r1, #1
 8003048:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	223c      	movs	r2, #60	; 0x3c
 800304e:	2100      	movs	r1, #0
 8003050:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003052:	2300      	movs	r3, #0
}
 8003054:	0018      	movs	r0, r3
 8003056:	46bd      	mov	sp, r7
 8003058:	b004      	add	sp, #16
 800305a:	bd80      	pop	{r7, pc}
 800305c:	ffff00ff 	.word	0xffff00ff

08003060 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003068:	46c0      	nop			; (mov r8, r8)
 800306a:	46bd      	mov	sp, r7
 800306c:	b002      	add	sp, #8
 800306e:	bd80      	pop	{r7, pc}

08003070 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003078:	46c0      	nop			; (mov r8, r8)
 800307a:	46bd      	mov	sp, r7
 800307c:	b002      	add	sp, #8
 800307e:	bd80      	pop	{r7, pc}

08003080 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003088:	46c0      	nop			; (mov r8, r8)
 800308a:	46bd      	mov	sp, r7
 800308c:	b002      	add	sp, #8
 800308e:	bd80      	pop	{r7, pc}

08003090 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003098:	46c0      	nop			; (mov r8, r8)
 800309a:	46bd      	mov	sp, r7
 800309c:	b002      	add	sp, #8
 800309e:	bd80      	pop	{r7, pc}

080030a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a30      	ldr	r2, [pc, #192]	; (8003174 <TIM_Base_SetConfig+0xd4>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d008      	beq.n	80030ca <TIM_Base_SetConfig+0x2a>
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	2380      	movs	r3, #128	; 0x80
 80030bc:	05db      	lsls	r3, r3, #23
 80030be:	429a      	cmp	r2, r3
 80030c0:	d003      	beq.n	80030ca <TIM_Base_SetConfig+0x2a>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a2c      	ldr	r2, [pc, #176]	; (8003178 <TIM_Base_SetConfig+0xd8>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d108      	bne.n	80030dc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2270      	movs	r2, #112	; 0x70
 80030ce:	4393      	bics	r3, r2
 80030d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	68fa      	ldr	r2, [r7, #12]
 80030d8:	4313      	orrs	r3, r2
 80030da:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4a25      	ldr	r2, [pc, #148]	; (8003174 <TIM_Base_SetConfig+0xd4>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d014      	beq.n	800310e <TIM_Base_SetConfig+0x6e>
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	2380      	movs	r3, #128	; 0x80
 80030e8:	05db      	lsls	r3, r3, #23
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d00f      	beq.n	800310e <TIM_Base_SetConfig+0x6e>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a21      	ldr	r2, [pc, #132]	; (8003178 <TIM_Base_SetConfig+0xd8>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d00b      	beq.n	800310e <TIM_Base_SetConfig+0x6e>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a20      	ldr	r2, [pc, #128]	; (800317c <TIM_Base_SetConfig+0xdc>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d007      	beq.n	800310e <TIM_Base_SetConfig+0x6e>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a1f      	ldr	r2, [pc, #124]	; (8003180 <TIM_Base_SetConfig+0xe0>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d003      	beq.n	800310e <TIM_Base_SetConfig+0x6e>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a1e      	ldr	r2, [pc, #120]	; (8003184 <TIM_Base_SetConfig+0xe4>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d108      	bne.n	8003120 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	4a1d      	ldr	r2, [pc, #116]	; (8003188 <TIM_Base_SetConfig+0xe8>)
 8003112:	4013      	ands	r3, r2
 8003114:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	68fa      	ldr	r2, [r7, #12]
 800311c:	4313      	orrs	r3, r2
 800311e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2280      	movs	r2, #128	; 0x80
 8003124:	4393      	bics	r3, r2
 8003126:	001a      	movs	r2, r3
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	695b      	ldr	r3, [r3, #20]
 800312c:	4313      	orrs	r3, r2
 800312e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	68fa      	ldr	r2, [r7, #12]
 8003134:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	689a      	ldr	r2, [r3, #8]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	4a0a      	ldr	r2, [pc, #40]	; (8003174 <TIM_Base_SetConfig+0xd4>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d007      	beq.n	800315e <TIM_Base_SetConfig+0xbe>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a0b      	ldr	r2, [pc, #44]	; (8003180 <TIM_Base_SetConfig+0xe0>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d003      	beq.n	800315e <TIM_Base_SetConfig+0xbe>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a0a      	ldr	r2, [pc, #40]	; (8003184 <TIM_Base_SetConfig+0xe4>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d103      	bne.n	8003166 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	691a      	ldr	r2, [r3, #16]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2201      	movs	r2, #1
 800316a:	615a      	str	r2, [r3, #20]
}
 800316c:	46c0      	nop			; (mov r8, r8)
 800316e:	46bd      	mov	sp, r7
 8003170:	b004      	add	sp, #16
 8003172:	bd80      	pop	{r7, pc}
 8003174:	40012c00 	.word	0x40012c00
 8003178:	40000400 	.word	0x40000400
 800317c:	40002000 	.word	0x40002000
 8003180:	40014400 	.word	0x40014400
 8003184:	40014800 	.word	0x40014800
 8003188:	fffffcff 	.word	0xfffffcff

0800318c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a1b      	ldr	r3, [r3, #32]
 800319a:	2201      	movs	r2, #1
 800319c:	4393      	bics	r3, r2
 800319e:	001a      	movs	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6a1b      	ldr	r3, [r3, #32]
 80031a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	699b      	ldr	r3, [r3, #24]
 80031b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2270      	movs	r2, #112	; 0x70
 80031ba:	4393      	bics	r3, r2
 80031bc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2203      	movs	r2, #3
 80031c2:	4393      	bics	r3, r2
 80031c4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	2202      	movs	r2, #2
 80031d4:	4393      	bics	r3, r2
 80031d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	4313      	orrs	r3, r2
 80031e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a23      	ldr	r2, [pc, #140]	; (8003274 <TIM_OC1_SetConfig+0xe8>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d007      	beq.n	80031fa <TIM_OC1_SetConfig+0x6e>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a22      	ldr	r2, [pc, #136]	; (8003278 <TIM_OC1_SetConfig+0xec>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d003      	beq.n	80031fa <TIM_OC1_SetConfig+0x6e>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a21      	ldr	r2, [pc, #132]	; (800327c <TIM_OC1_SetConfig+0xf0>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d10c      	bne.n	8003214 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	2208      	movs	r2, #8
 80031fe:	4393      	bics	r3, r2
 8003200:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	4313      	orrs	r3, r2
 800320a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	2204      	movs	r2, #4
 8003210:	4393      	bics	r3, r2
 8003212:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a17      	ldr	r2, [pc, #92]	; (8003274 <TIM_OC1_SetConfig+0xe8>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d007      	beq.n	800322c <TIM_OC1_SetConfig+0xa0>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	4a16      	ldr	r2, [pc, #88]	; (8003278 <TIM_OC1_SetConfig+0xec>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d003      	beq.n	800322c <TIM_OC1_SetConfig+0xa0>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4a15      	ldr	r2, [pc, #84]	; (800327c <TIM_OC1_SetConfig+0xf0>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d111      	bne.n	8003250 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	4a14      	ldr	r2, [pc, #80]	; (8003280 <TIM_OC1_SetConfig+0xf4>)
 8003230:	4013      	ands	r3, r2
 8003232:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	4a13      	ldr	r2, [pc, #76]	; (8003284 <TIM_OC1_SetConfig+0xf8>)
 8003238:	4013      	ands	r3, r2
 800323a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	695b      	ldr	r3, [r3, #20]
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	4313      	orrs	r3, r2
 8003244:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	4313      	orrs	r3, r2
 800324e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	621a      	str	r2, [r3, #32]
}
 800326a:	46c0      	nop			; (mov r8, r8)
 800326c:	46bd      	mov	sp, r7
 800326e:	b006      	add	sp, #24
 8003270:	bd80      	pop	{r7, pc}
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	40012c00 	.word	0x40012c00
 8003278:	40014400 	.word	0x40014400
 800327c:	40014800 	.word	0x40014800
 8003280:	fffffeff 	.word	0xfffffeff
 8003284:	fffffdff 	.word	0xfffffdff

08003288 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
 8003290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a1b      	ldr	r3, [r3, #32]
 8003296:	2210      	movs	r2, #16
 8003298:	4393      	bics	r3, r2
 800329a:	001a      	movs	r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6a1b      	ldr	r3, [r3, #32]
 80032a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	699b      	ldr	r3, [r3, #24]
 80032b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	4a2c      	ldr	r2, [pc, #176]	; (8003368 <TIM_OC2_SetConfig+0xe0>)
 80032b6:	4013      	ands	r3, r2
 80032b8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4a2b      	ldr	r2, [pc, #172]	; (800336c <TIM_OC2_SetConfig+0xe4>)
 80032be:	4013      	ands	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	021b      	lsls	r3, r3, #8
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	2220      	movs	r2, #32
 80032d2:	4393      	bics	r3, r2
 80032d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	011b      	lsls	r3, r3, #4
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	4313      	orrs	r3, r2
 80032e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a22      	ldr	r2, [pc, #136]	; (8003370 <TIM_OC2_SetConfig+0xe8>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d10d      	bne.n	8003306 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	2280      	movs	r2, #128	; 0x80
 80032ee:	4393      	bics	r3, r2
 80032f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	697a      	ldr	r2, [r7, #20]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	2240      	movs	r2, #64	; 0x40
 8003302:	4393      	bics	r3, r2
 8003304:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a19      	ldr	r2, [pc, #100]	; (8003370 <TIM_OC2_SetConfig+0xe8>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d007      	beq.n	800331e <TIM_OC2_SetConfig+0x96>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a18      	ldr	r2, [pc, #96]	; (8003374 <TIM_OC2_SetConfig+0xec>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d003      	beq.n	800331e <TIM_OC2_SetConfig+0x96>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	4a17      	ldr	r2, [pc, #92]	; (8003378 <TIM_OC2_SetConfig+0xf0>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d113      	bne.n	8003346 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	4a16      	ldr	r2, [pc, #88]	; (800337c <TIM_OC2_SetConfig+0xf4>)
 8003322:	4013      	ands	r3, r2
 8003324:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	4a15      	ldr	r2, [pc, #84]	; (8003380 <TIM_OC2_SetConfig+0xf8>)
 800332a:	4013      	ands	r3, r2
 800332c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	695b      	ldr	r3, [r3, #20]
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	4313      	orrs	r3, r2
 8003338:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	4313      	orrs	r3, r2
 8003344:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	693a      	ldr	r2, [r7, #16]
 800334a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68fa      	ldr	r2, [r7, #12]
 8003350:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	621a      	str	r2, [r3, #32]
}
 8003360:	46c0      	nop			; (mov r8, r8)
 8003362:	46bd      	mov	sp, r7
 8003364:	b006      	add	sp, #24
 8003366:	bd80      	pop	{r7, pc}
 8003368:	ffff8fff 	.word	0xffff8fff
 800336c:	fffffcff 	.word	0xfffffcff
 8003370:	40012c00 	.word	0x40012c00
 8003374:	40014400 	.word	0x40014400
 8003378:	40014800 	.word	0x40014800
 800337c:	fffffbff 	.word	0xfffffbff
 8003380:	fffff7ff 	.word	0xfffff7ff

08003384 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	4a33      	ldr	r2, [pc, #204]	; (8003460 <TIM_OC3_SetConfig+0xdc>)
 8003394:	401a      	ands	r2, r3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6a1b      	ldr	r3, [r3, #32]
 800339e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	69db      	ldr	r3, [r3, #28]
 80033aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2270      	movs	r2, #112	; 0x70
 80033b0:	4393      	bics	r3, r2
 80033b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2203      	movs	r2, #3
 80033b8:	4393      	bics	r3, r2
 80033ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68fa      	ldr	r2, [r7, #12]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	4a26      	ldr	r2, [pc, #152]	; (8003464 <TIM_OC3_SetConfig+0xe0>)
 80033ca:	4013      	ands	r3, r2
 80033cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	021b      	lsls	r3, r3, #8
 80033d4:	697a      	ldr	r2, [r7, #20]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a22      	ldr	r2, [pc, #136]	; (8003468 <TIM_OC3_SetConfig+0xe4>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d10d      	bne.n	80033fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	4a21      	ldr	r2, [pc, #132]	; (800346c <TIM_OC3_SetConfig+0xe8>)
 80033e6:	4013      	ands	r3, r2
 80033e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	021b      	lsls	r3, r3, #8
 80033f0:	697a      	ldr	r2, [r7, #20]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	4a1d      	ldr	r2, [pc, #116]	; (8003470 <TIM_OC3_SetConfig+0xec>)
 80033fa:	4013      	ands	r3, r2
 80033fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a19      	ldr	r2, [pc, #100]	; (8003468 <TIM_OC3_SetConfig+0xe4>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d007      	beq.n	8003416 <TIM_OC3_SetConfig+0x92>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a1a      	ldr	r2, [pc, #104]	; (8003474 <TIM_OC3_SetConfig+0xf0>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d003      	beq.n	8003416 <TIM_OC3_SetConfig+0x92>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a19      	ldr	r2, [pc, #100]	; (8003478 <TIM_OC3_SetConfig+0xf4>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d113      	bne.n	800343e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	4a18      	ldr	r2, [pc, #96]	; (800347c <TIM_OC3_SetConfig+0xf8>)
 800341a:	4013      	ands	r3, r2
 800341c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	4a17      	ldr	r2, [pc, #92]	; (8003480 <TIM_OC3_SetConfig+0xfc>)
 8003422:	4013      	ands	r3, r2
 8003424:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	695b      	ldr	r3, [r3, #20]
 800342a:	011b      	lsls	r3, r3, #4
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	4313      	orrs	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	011b      	lsls	r3, r3, #4
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	4313      	orrs	r3, r2
 800343c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	693a      	ldr	r2, [r7, #16]
 8003442:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	68fa      	ldr	r2, [r7, #12]
 8003448:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	697a      	ldr	r2, [r7, #20]
 8003456:	621a      	str	r2, [r3, #32]
}
 8003458:	46c0      	nop			; (mov r8, r8)
 800345a:	46bd      	mov	sp, r7
 800345c:	b006      	add	sp, #24
 800345e:	bd80      	pop	{r7, pc}
 8003460:	fffffeff 	.word	0xfffffeff
 8003464:	fffffdff 	.word	0xfffffdff
 8003468:	40012c00 	.word	0x40012c00
 800346c:	fffff7ff 	.word	0xfffff7ff
 8003470:	fffffbff 	.word	0xfffffbff
 8003474:	40014400 	.word	0x40014400
 8003478:	40014800 	.word	0x40014800
 800347c:	ffffefff 	.word	0xffffefff
 8003480:	ffffdfff 	.word	0xffffdfff

08003484 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b086      	sub	sp, #24
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a1b      	ldr	r3, [r3, #32]
 8003492:	4a26      	ldr	r2, [pc, #152]	; (800352c <TIM_OC4_SetConfig+0xa8>)
 8003494:	401a      	ands	r2, r3
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	69db      	ldr	r3, [r3, #28]
 80034aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	4a20      	ldr	r2, [pc, #128]	; (8003530 <TIM_OC4_SetConfig+0xac>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	4a1f      	ldr	r2, [pc, #124]	; (8003534 <TIM_OC4_SetConfig+0xb0>)
 80034b8:	4013      	ands	r3, r2
 80034ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	021b      	lsls	r3, r3, #8
 80034c2:	68fa      	ldr	r2, [r7, #12]
 80034c4:	4313      	orrs	r3, r2
 80034c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	4a1b      	ldr	r2, [pc, #108]	; (8003538 <TIM_OC4_SetConfig+0xb4>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	031b      	lsls	r3, r3, #12
 80034d6:	693a      	ldr	r2, [r7, #16]
 80034d8:	4313      	orrs	r3, r2
 80034da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a17      	ldr	r2, [pc, #92]	; (800353c <TIM_OC4_SetConfig+0xb8>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d007      	beq.n	80034f4 <TIM_OC4_SetConfig+0x70>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a16      	ldr	r2, [pc, #88]	; (8003540 <TIM_OC4_SetConfig+0xbc>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d003      	beq.n	80034f4 <TIM_OC4_SetConfig+0x70>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a15      	ldr	r2, [pc, #84]	; (8003544 <TIM_OC4_SetConfig+0xc0>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d109      	bne.n	8003508 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	4a14      	ldr	r2, [pc, #80]	; (8003548 <TIM_OC4_SetConfig+0xc4>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	019b      	lsls	r3, r3, #6
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	4313      	orrs	r3, r2
 8003506:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	697a      	ldr	r2, [r7, #20]
 800350c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685a      	ldr	r2, [r3, #4]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	693a      	ldr	r2, [r7, #16]
 8003520:	621a      	str	r2, [r3, #32]
}
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	46bd      	mov	sp, r7
 8003526:	b006      	add	sp, #24
 8003528:	bd80      	pop	{r7, pc}
 800352a:	46c0      	nop			; (mov r8, r8)
 800352c:	ffffefff 	.word	0xffffefff
 8003530:	ffff8fff 	.word	0xffff8fff
 8003534:	fffffcff 	.word	0xfffffcff
 8003538:	ffffdfff 	.word	0xffffdfff
 800353c:	40012c00 	.word	0x40012c00
 8003540:	40014400 	.word	0x40014400
 8003544:	40014800 	.word	0x40014800
 8003548:	ffffbfff 	.word	0xffffbfff

0800354c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	2201      	movs	r2, #1
 8003564:	4393      	bics	r3, r2
 8003566:	001a      	movs	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	22f0      	movs	r2, #240	; 0xf0
 8003576:	4393      	bics	r3, r2
 8003578:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	011b      	lsls	r3, r3, #4
 800357e:	693a      	ldr	r2, [r7, #16]
 8003580:	4313      	orrs	r3, r2
 8003582:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	220a      	movs	r2, #10
 8003588:	4393      	bics	r3, r2
 800358a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800358c:	697a      	ldr	r2, [r7, #20]
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	4313      	orrs	r3, r2
 8003592:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	693a      	ldr	r2, [r7, #16]
 8003598:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	697a      	ldr	r2, [r7, #20]
 800359e:	621a      	str	r2, [r3, #32]
}
 80035a0:	46c0      	nop			; (mov r8, r8)
 80035a2:	46bd      	mov	sp, r7
 80035a4:	b006      	add	sp, #24
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a1b      	ldr	r3, [r3, #32]
 80035b8:	2210      	movs	r2, #16
 80035ba:	4393      	bics	r3, r2
 80035bc:	001a      	movs	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	699b      	ldr	r3, [r3, #24]
 80035c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6a1b      	ldr	r3, [r3, #32]
 80035cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	4a0d      	ldr	r2, [pc, #52]	; (8003608 <TIM_TI2_ConfigInputStage+0x60>)
 80035d2:	4013      	ands	r3, r2
 80035d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	031b      	lsls	r3, r3, #12
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	4313      	orrs	r3, r2
 80035de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	22a0      	movs	r2, #160	; 0xa0
 80035e4:	4393      	bics	r3, r2
 80035e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	697a      	ldr	r2, [r7, #20]
 80035f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	621a      	str	r2, [r3, #32]
}
 80035fe:	46c0      	nop			; (mov r8, r8)
 8003600:	46bd      	mov	sp, r7
 8003602:	b006      	add	sp, #24
 8003604:	bd80      	pop	{r7, pc}
 8003606:	46c0      	nop			; (mov r8, r8)
 8003608:	ffff0fff 	.word	0xffff0fff

0800360c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2270      	movs	r2, #112	; 0x70
 8003620:	4393      	bics	r3, r2
 8003622:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003624:	683a      	ldr	r2, [r7, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	4313      	orrs	r3, r2
 800362a:	2207      	movs	r2, #7
 800362c:	4313      	orrs	r3, r2
 800362e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68fa      	ldr	r2, [r7, #12]
 8003634:	609a      	str	r2, [r3, #8]
}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	46bd      	mov	sp, r7
 800363a:	b004      	add	sp, #16
 800363c:	bd80      	pop	{r7, pc}
	...

08003640 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b086      	sub	sp, #24
 8003644:	af00      	add	r7, sp, #0
 8003646:	60f8      	str	r0, [r7, #12]
 8003648:	60b9      	str	r1, [r7, #8]
 800364a:	607a      	str	r2, [r7, #4]
 800364c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	4a09      	ldr	r2, [pc, #36]	; (800367c <TIM_ETR_SetConfig+0x3c>)
 8003658:	4013      	ands	r3, r2
 800365a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	021a      	lsls	r2, r3, #8
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	431a      	orrs	r2, r3
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	4313      	orrs	r3, r2
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	4313      	orrs	r3, r2
 800366c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	697a      	ldr	r2, [r7, #20]
 8003672:	609a      	str	r2, [r3, #8]
}
 8003674:	46c0      	nop			; (mov r8, r8)
 8003676:	46bd      	mov	sp, r7
 8003678:	b006      	add	sp, #24
 800367a:	bd80      	pop	{r7, pc}
 800367c:	ffff00ff 	.word	0xffff00ff

08003680 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	221f      	movs	r2, #31
 8003690:	4013      	ands	r3, r2
 8003692:	2201      	movs	r2, #1
 8003694:	409a      	lsls	r2, r3
 8003696:	0013      	movs	r3, r2
 8003698:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6a1b      	ldr	r3, [r3, #32]
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	43d2      	mvns	r2, r2
 80036a2:	401a      	ands	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6a1a      	ldr	r2, [r3, #32]
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	211f      	movs	r1, #31
 80036b0:	400b      	ands	r3, r1
 80036b2:	6879      	ldr	r1, [r7, #4]
 80036b4:	4099      	lsls	r1, r3
 80036b6:	000b      	movs	r3, r1
 80036b8:	431a      	orrs	r2, r3
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	621a      	str	r2, [r3, #32]
}
 80036be:	46c0      	nop			; (mov r8, r8)
 80036c0:	46bd      	mov	sp, r7
 80036c2:	b006      	add	sp, #24
 80036c4:	bd80      	pop	{r7, pc}
	...

080036c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
 80036d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	223c      	movs	r2, #60	; 0x3c
 80036d6:	5c9b      	ldrb	r3, [r3, r2]
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d101      	bne.n	80036e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80036dc:	2302      	movs	r3, #2
 80036de:	e042      	b.n	8003766 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	223c      	movs	r2, #60	; 0x3c
 80036e4:	2101      	movs	r1, #1
 80036e6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	223d      	movs	r2, #61	; 0x3d
 80036ec:	2102      	movs	r1, #2
 80036ee:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	2270      	movs	r2, #112	; 0x70
 8003704:	4393      	bics	r3, r2
 8003706:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	68fa      	ldr	r2, [r7, #12]
 800370e:	4313      	orrs	r3, r2
 8003710:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	68fa      	ldr	r2, [r7, #12]
 8003718:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a14      	ldr	r2, [pc, #80]	; (8003770 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d00a      	beq.n	800373a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681a      	ldr	r2, [r3, #0]
 8003728:	2380      	movs	r3, #128	; 0x80
 800372a:	05db      	lsls	r3, r3, #23
 800372c:	429a      	cmp	r2, r3
 800372e:	d004      	beq.n	800373a <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a0f      	ldr	r2, [pc, #60]	; (8003774 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d10c      	bne.n	8003754 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	2280      	movs	r2, #128	; 0x80
 800373e:	4393      	bics	r3, r2
 8003740:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	4313      	orrs	r3, r2
 800374a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68ba      	ldr	r2, [r7, #8]
 8003752:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	223d      	movs	r2, #61	; 0x3d
 8003758:	2101      	movs	r1, #1
 800375a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	223c      	movs	r2, #60	; 0x3c
 8003760:	2100      	movs	r1, #0
 8003762:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	0018      	movs	r0, r3
 8003768:	46bd      	mov	sp, r7
 800376a:	b004      	add	sp, #16
 800376c:	bd80      	pop	{r7, pc}
 800376e:	46c0      	nop			; (mov r8, r8)
 8003770:	40012c00 	.word	0x40012c00
 8003774:	40000400 	.word	0x40000400

08003778 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003780:	46c0      	nop			; (mov r8, r8)
 8003782:	46bd      	mov	sp, r7
 8003784:	b002      	add	sp, #8
 8003786:	bd80      	pop	{r7, pc}

08003788 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003790:	46c0      	nop			; (mov r8, r8)
 8003792:	46bd      	mov	sp, r7
 8003794:	b002      	add	sp, #8
 8003796:	bd80      	pop	{r7, pc}

08003798 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e044      	b.n	8003834 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d107      	bne.n	80037c2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2270      	movs	r2, #112	; 0x70
 80037b6:	2100      	movs	r1, #0
 80037b8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	0018      	movs	r0, r3
 80037be:	f7fd fca9 	bl	8001114 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2224      	movs	r2, #36	; 0x24
 80037c6:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2101      	movs	r1, #1
 80037d4:	438a      	bics	r2, r1
 80037d6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	0018      	movs	r0, r3
 80037dc:	f000 f8d8 	bl	8003990 <UART_SetConfig>
 80037e0:	0003      	movs	r3, r0
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d101      	bne.n	80037ea <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e024      	b.n	8003834 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d003      	beq.n	80037fa <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	0018      	movs	r0, r3
 80037f6:	f000 fa51 	bl	8003c9c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685a      	ldr	r2, [r3, #4]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	490d      	ldr	r1, [pc, #52]	; (800383c <HAL_UART_Init+0xa4>)
 8003806:	400a      	ands	r2, r1
 8003808:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	212a      	movs	r1, #42	; 0x2a
 8003816:	438a      	bics	r2, r1
 8003818:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2101      	movs	r1, #1
 8003826:	430a      	orrs	r2, r1
 8003828:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	0018      	movs	r0, r3
 800382e:	f000 fae9 	bl	8003e04 <UART_CheckIdleState>
 8003832:	0003      	movs	r3, r0
}
 8003834:	0018      	movs	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	b002      	add	sp, #8
 800383a:	bd80      	pop	{r7, pc}
 800383c:	ffffb7ff 	.word	0xffffb7ff

08003840 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b08a      	sub	sp, #40	; 0x28
 8003844:	af02      	add	r7, sp, #8
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	603b      	str	r3, [r7, #0]
 800384c:	1dbb      	adds	r3, r7, #6
 800384e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003854:	2b20      	cmp	r3, #32
 8003856:	d000      	beq.n	800385a <HAL_UART_Transmit+0x1a>
 8003858:	e095      	b.n	8003986 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d003      	beq.n	8003868 <HAL_UART_Transmit+0x28>
 8003860:	1dbb      	adds	r3, r7, #6
 8003862:	881b      	ldrh	r3, [r3, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d101      	bne.n	800386c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e08d      	b.n	8003988 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	2380      	movs	r3, #128	; 0x80
 8003872:	015b      	lsls	r3, r3, #5
 8003874:	429a      	cmp	r2, r3
 8003876:	d109      	bne.n	800388c <HAL_UART_Transmit+0x4c>
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	691b      	ldr	r3, [r3, #16]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d105      	bne.n	800388c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	2201      	movs	r2, #1
 8003884:	4013      	ands	r3, r2
 8003886:	d001      	beq.n	800388c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e07d      	b.n	8003988 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2270      	movs	r2, #112	; 0x70
 8003890:	5c9b      	ldrb	r3, [r3, r2]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d101      	bne.n	800389a <HAL_UART_Transmit+0x5a>
 8003896:	2302      	movs	r3, #2
 8003898:	e076      	b.n	8003988 <HAL_UART_Transmit+0x148>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2270      	movs	r2, #112	; 0x70
 800389e:	2101      	movs	r1, #1
 80038a0:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2221      	movs	r2, #33	; 0x21
 80038ac:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80038ae:	f7fd fd7f 	bl	80013b0 <HAL_GetTick>
 80038b2:	0003      	movs	r3, r0
 80038b4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	1dba      	adds	r2, r7, #6
 80038ba:	2150      	movs	r1, #80	; 0x50
 80038bc:	8812      	ldrh	r2, [r2, #0]
 80038be:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	1dba      	adds	r2, r7, #6
 80038c4:	2152      	movs	r1, #82	; 0x52
 80038c6:	8812      	ldrh	r2, [r2, #0]
 80038c8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	689a      	ldr	r2, [r3, #8]
 80038ce:	2380      	movs	r3, #128	; 0x80
 80038d0:	015b      	lsls	r3, r3, #5
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d108      	bne.n	80038e8 <HAL_UART_Transmit+0xa8>
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d104      	bne.n	80038e8 <HAL_UART_Transmit+0xa8>
    {
      pdata8bits  = NULL;
 80038de:	2300      	movs	r3, #0
 80038e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	61bb      	str	r3, [r7, #24]
 80038e6:	e003      	b.n	80038f0 <HAL_UART_Transmit+0xb0>
    }
    else
    {
      pdata8bits  = pData;
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038ec:	2300      	movs	r3, #0
 80038ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80038f0:	e02d      	b.n	800394e <HAL_UART_Transmit+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038f2:	697a      	ldr	r2, [r7, #20]
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	9300      	str	r3, [sp, #0]
 80038fa:	0013      	movs	r3, r2
 80038fc:	2200      	movs	r2, #0
 80038fe:	2180      	movs	r1, #128	; 0x80
 8003900:	f000 fac6 	bl	8003e90 <UART_WaitOnFlagUntilTimeout>
 8003904:	1e03      	subs	r3, r0, #0
 8003906:	d001      	beq.n	800390c <HAL_UART_Transmit+0xcc>
      {
        return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e03d      	b.n	8003988 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d10b      	bne.n	800392a <HAL_UART_Transmit+0xea>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003912:	69bb      	ldr	r3, [r7, #24]
 8003914:	881a      	ldrh	r2, [r3, #0]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	05d2      	lsls	r2, r2, #23
 800391c:	0dd2      	lsrs	r2, r2, #23
 800391e:	b292      	uxth	r2, r2
 8003920:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	3302      	adds	r3, #2
 8003926:	61bb      	str	r3, [r7, #24]
 8003928:	e008      	b.n	800393c <HAL_UART_Transmit+0xfc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	781a      	ldrb	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	b292      	uxth	r2, r2
 8003934:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	3301      	adds	r3, #1
 800393a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2252      	movs	r2, #82	; 0x52
 8003940:	5a9b      	ldrh	r3, [r3, r2]
 8003942:	b29b      	uxth	r3, r3
 8003944:	3b01      	subs	r3, #1
 8003946:	b299      	uxth	r1, r3
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2252      	movs	r2, #82	; 0x52
 800394c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2252      	movs	r2, #82	; 0x52
 8003952:	5a9b      	ldrh	r3, [r3, r2]
 8003954:	b29b      	uxth	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1cb      	bne.n	80038f2 <HAL_UART_Transmit+0xb2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	68f8      	ldr	r0, [r7, #12]
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	9300      	str	r3, [sp, #0]
 8003962:	0013      	movs	r3, r2
 8003964:	2200      	movs	r2, #0
 8003966:	2140      	movs	r1, #64	; 0x40
 8003968:	f000 fa92 	bl	8003e90 <UART_WaitOnFlagUntilTimeout>
 800396c:	1e03      	subs	r3, r0, #0
 800396e:	d001      	beq.n	8003974 <HAL_UART_Transmit+0x134>
    {
      return HAL_TIMEOUT;
 8003970:	2303      	movs	r3, #3
 8003972:	e009      	b.n	8003988 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2220      	movs	r2, #32
 8003978:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2270      	movs	r2, #112	; 0x70
 800397e:	2100      	movs	r1, #0
 8003980:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003982:	2300      	movs	r3, #0
 8003984:	e000      	b.n	8003988 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 8003986:	2302      	movs	r3, #2
  }
}
 8003988:	0018      	movs	r0, r3
 800398a:	46bd      	mov	sp, r7
 800398c:	b008      	add	sp, #32
 800398e:	bd80      	pop	{r7, pc}

08003990 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b088      	sub	sp, #32
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8003998:	2300      	movs	r3, #0
 800399a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800399c:	2317      	movs	r3, #23
 800399e:	18fb      	adds	r3, r7, r3
 80039a0:	2200      	movs	r2, #0
 80039a2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689a      	ldr	r2, [r3, #8]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	691b      	ldr	r3, [r3, #16]
 80039ac:	431a      	orrs	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	69db      	ldr	r3, [r3, #28]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4aad      	ldr	r2, [pc, #692]	; (8003c78 <UART_SetConfig+0x2e8>)
 80039c4:	4013      	ands	r3, r2
 80039c6:	0019      	movs	r1, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	4aa8      	ldr	r2, [pc, #672]	; (8003c7c <UART_SetConfig+0x2ec>)
 80039da:	4013      	ands	r3, r2
 80039dc:	0019      	movs	r1, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68da      	ldr	r2, [r3, #12]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	4a9f      	ldr	r2, [pc, #636]	; (8003c80 <UART_SetConfig+0x2f0>)
 8003a02:	4013      	ands	r3, r2
 8003a04:	0019      	movs	r1, r3
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	430a      	orrs	r2, r1
 8003a0e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a9b      	ldr	r2, [pc, #620]	; (8003c84 <UART_SetConfig+0x2f4>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d125      	bne.n	8003a66 <UART_SetConfig+0xd6>
 8003a1a:	4b9b      	ldr	r3, [pc, #620]	; (8003c88 <UART_SetConfig+0x2f8>)
 8003a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1e:	2203      	movs	r2, #3
 8003a20:	4013      	ands	r3, r2
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d00f      	beq.n	8003a46 <UART_SetConfig+0xb6>
 8003a26:	d304      	bcc.n	8003a32 <UART_SetConfig+0xa2>
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d011      	beq.n	8003a50 <UART_SetConfig+0xc0>
 8003a2c:	2b03      	cmp	r3, #3
 8003a2e:	d005      	beq.n	8003a3c <UART_SetConfig+0xac>
 8003a30:	e013      	b.n	8003a5a <UART_SetConfig+0xca>
 8003a32:	231f      	movs	r3, #31
 8003a34:	18fb      	adds	r3, r7, r3
 8003a36:	2200      	movs	r2, #0
 8003a38:	701a      	strb	r2, [r3, #0]
 8003a3a:	e022      	b.n	8003a82 <UART_SetConfig+0xf2>
 8003a3c:	231f      	movs	r3, #31
 8003a3e:	18fb      	adds	r3, r7, r3
 8003a40:	2202      	movs	r2, #2
 8003a42:	701a      	strb	r2, [r3, #0]
 8003a44:	e01d      	b.n	8003a82 <UART_SetConfig+0xf2>
 8003a46:	231f      	movs	r3, #31
 8003a48:	18fb      	adds	r3, r7, r3
 8003a4a:	2204      	movs	r2, #4
 8003a4c:	701a      	strb	r2, [r3, #0]
 8003a4e:	e018      	b.n	8003a82 <UART_SetConfig+0xf2>
 8003a50:	231f      	movs	r3, #31
 8003a52:	18fb      	adds	r3, r7, r3
 8003a54:	2208      	movs	r2, #8
 8003a56:	701a      	strb	r2, [r3, #0]
 8003a58:	e013      	b.n	8003a82 <UART_SetConfig+0xf2>
 8003a5a:	231f      	movs	r3, #31
 8003a5c:	18fb      	adds	r3, r7, r3
 8003a5e:	2210      	movs	r2, #16
 8003a60:	701a      	strb	r2, [r3, #0]
 8003a62:	46c0      	nop			; (mov r8, r8)
 8003a64:	e00d      	b.n	8003a82 <UART_SetConfig+0xf2>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a88      	ldr	r2, [pc, #544]	; (8003c8c <UART_SetConfig+0x2fc>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d104      	bne.n	8003a7a <UART_SetConfig+0xea>
 8003a70:	231f      	movs	r3, #31
 8003a72:	18fb      	adds	r3, r7, r3
 8003a74:	2200      	movs	r2, #0
 8003a76:	701a      	strb	r2, [r3, #0]
 8003a78:	e003      	b.n	8003a82 <UART_SetConfig+0xf2>
 8003a7a:	231f      	movs	r3, #31
 8003a7c:	18fb      	adds	r3, r7, r3
 8003a7e:	2210      	movs	r2, #16
 8003a80:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	69da      	ldr	r2, [r3, #28]
 8003a86:	2380      	movs	r3, #128	; 0x80
 8003a88:	021b      	lsls	r3, r3, #8
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d000      	beq.n	8003a90 <UART_SetConfig+0x100>
 8003a8e:	e07d      	b.n	8003b8c <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8003a90:	231f      	movs	r3, #31
 8003a92:	18fb      	adds	r3, r7, r3
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d01c      	beq.n	8003ad4 <UART_SetConfig+0x144>
 8003a9a:	dc02      	bgt.n	8003aa2 <UART_SetConfig+0x112>
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d005      	beq.n	8003aac <UART_SetConfig+0x11c>
 8003aa0:	e04b      	b.n	8003b3a <UART_SetConfig+0x1aa>
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	d025      	beq.n	8003af2 <UART_SetConfig+0x162>
 8003aa6:	2b08      	cmp	r3, #8
 8003aa8:	d037      	beq.n	8003b1a <UART_SetConfig+0x18a>
 8003aaa:	e046      	b.n	8003b3a <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003aac:	f7fe ff6e 	bl	800298c <HAL_RCC_GetPCLK1Freq>
 8003ab0:	0003      	movs	r3, r0
 8003ab2:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	005a      	lsls	r2, r3, #1
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	085b      	lsrs	r3, r3, #1
 8003abe:	18d2      	adds	r2, r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	0019      	movs	r1, r3
 8003ac6:	0010      	movs	r0, r2
 8003ac8:	f7fc fb1e 	bl	8000108 <__udivsi3>
 8003acc:	0003      	movs	r3, r0
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	61bb      	str	r3, [r7, #24]
        break;
 8003ad2:	e037      	b.n	8003b44 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	085b      	lsrs	r3, r3, #1
 8003ada:	4a6d      	ldr	r2, [pc, #436]	; (8003c90 <UART_SetConfig+0x300>)
 8003adc:	189a      	adds	r2, r3, r2
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	0019      	movs	r1, r3
 8003ae4:	0010      	movs	r0, r2
 8003ae6:	f7fc fb0f 	bl	8000108 <__udivsi3>
 8003aea:	0003      	movs	r3, r0
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	61bb      	str	r3, [r7, #24]
        break;
 8003af0:	e028      	b.n	8003b44 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003af2:	f7fe fec3 	bl	800287c <HAL_RCC_GetSysClockFreq>
 8003af6:	0003      	movs	r3, r0
 8003af8:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	005a      	lsls	r2, r3, #1
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	085b      	lsrs	r3, r3, #1
 8003b04:	18d2      	adds	r2, r2, r3
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	0019      	movs	r1, r3
 8003b0c:	0010      	movs	r0, r2
 8003b0e:	f7fc fafb 	bl	8000108 <__udivsi3>
 8003b12:	0003      	movs	r3, r0
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	61bb      	str	r3, [r7, #24]
        break;
 8003b18:	e014      	b.n	8003b44 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	085b      	lsrs	r3, r3, #1
 8003b20:	2280      	movs	r2, #128	; 0x80
 8003b22:	0252      	lsls	r2, r2, #9
 8003b24:	189a      	adds	r2, r3, r2
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	0019      	movs	r1, r3
 8003b2c:	0010      	movs	r0, r2
 8003b2e:	f7fc faeb 	bl	8000108 <__udivsi3>
 8003b32:	0003      	movs	r3, r0
 8003b34:	b29b      	uxth	r3, r3
 8003b36:	61bb      	str	r3, [r7, #24]
        break;
 8003b38:	e004      	b.n	8003b44 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 8003b3a:	2317      	movs	r3, #23
 8003b3c:	18fb      	adds	r3, r7, r3
 8003b3e:	2201      	movs	r2, #1
 8003b40:	701a      	strb	r2, [r3, #0]
        break;
 8003b42:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	2b0f      	cmp	r3, #15
 8003b48:	d91b      	bls.n	8003b82 <UART_SetConfig+0x1f2>
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	4a51      	ldr	r2, [pc, #324]	; (8003c94 <UART_SetConfig+0x304>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d817      	bhi.n	8003b82 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	200a      	movs	r0, #10
 8003b58:	183b      	adds	r3, r7, r0
 8003b5a:	210f      	movs	r1, #15
 8003b5c:	438a      	bics	r2, r1
 8003b5e:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	085b      	lsrs	r3, r3, #1
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	2207      	movs	r2, #7
 8003b68:	4013      	ands	r3, r2
 8003b6a:	b299      	uxth	r1, r3
 8003b6c:	183b      	adds	r3, r7, r0
 8003b6e:	183a      	adds	r2, r7, r0
 8003b70:	8812      	ldrh	r2, [r2, #0]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	183a      	adds	r2, r7, r0
 8003b7c:	8812      	ldrh	r2, [r2, #0]
 8003b7e:	60da      	str	r2, [r3, #12]
 8003b80:	e06c      	b.n	8003c5c <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8003b82:	2317      	movs	r3, #23
 8003b84:	18fb      	adds	r3, r7, r3
 8003b86:	2201      	movs	r2, #1
 8003b88:	701a      	strb	r2, [r3, #0]
 8003b8a:	e067      	b.n	8003c5c <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8003b8c:	231f      	movs	r3, #31
 8003b8e:	18fb      	adds	r3, r7, r3
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d01b      	beq.n	8003bce <UART_SetConfig+0x23e>
 8003b96:	dc02      	bgt.n	8003b9e <UART_SetConfig+0x20e>
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d005      	beq.n	8003ba8 <UART_SetConfig+0x218>
 8003b9c:	e049      	b.n	8003c32 <UART_SetConfig+0x2a2>
 8003b9e:	2b04      	cmp	r3, #4
 8003ba0:	d024      	beq.n	8003bec <UART_SetConfig+0x25c>
 8003ba2:	2b08      	cmp	r3, #8
 8003ba4:	d035      	beq.n	8003c12 <UART_SetConfig+0x282>
 8003ba6:	e044      	b.n	8003c32 <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ba8:	f7fe fef0 	bl	800298c <HAL_RCC_GetPCLK1Freq>
 8003bac:	0003      	movs	r3, r0
 8003bae:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	085a      	lsrs	r2, r3, #1
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	18d2      	adds	r2, r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	0019      	movs	r1, r3
 8003bc0:	0010      	movs	r0, r2
 8003bc2:	f7fc faa1 	bl	8000108 <__udivsi3>
 8003bc6:	0003      	movs	r3, r0
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	61bb      	str	r3, [r7, #24]
        break;
 8003bcc:	e036      	b.n	8003c3c <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	085b      	lsrs	r3, r3, #1
 8003bd4:	4a30      	ldr	r2, [pc, #192]	; (8003c98 <UART_SetConfig+0x308>)
 8003bd6:	189a      	adds	r2, r3, r2
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	0019      	movs	r1, r3
 8003bde:	0010      	movs	r0, r2
 8003be0:	f7fc fa92 	bl	8000108 <__udivsi3>
 8003be4:	0003      	movs	r3, r0
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	61bb      	str	r3, [r7, #24]
        break;
 8003bea:	e027      	b.n	8003c3c <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003bec:	f7fe fe46 	bl	800287c <HAL_RCC_GetSysClockFreq>
 8003bf0:	0003      	movs	r3, r0
 8003bf2:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	085a      	lsrs	r2, r3, #1
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	18d2      	adds	r2, r2, r3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	0019      	movs	r1, r3
 8003c04:	0010      	movs	r0, r2
 8003c06:	f7fc fa7f 	bl	8000108 <__udivsi3>
 8003c0a:	0003      	movs	r3, r0
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	61bb      	str	r3, [r7, #24]
        break;
 8003c10:	e014      	b.n	8003c3c <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	085b      	lsrs	r3, r3, #1
 8003c18:	2280      	movs	r2, #128	; 0x80
 8003c1a:	0212      	lsls	r2, r2, #8
 8003c1c:	189a      	adds	r2, r3, r2
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	0019      	movs	r1, r3
 8003c24:	0010      	movs	r0, r2
 8003c26:	f7fc fa6f 	bl	8000108 <__udivsi3>
 8003c2a:	0003      	movs	r3, r0
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	61bb      	str	r3, [r7, #24]
        break;
 8003c30:	e004      	b.n	8003c3c <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 8003c32:	2317      	movs	r3, #23
 8003c34:	18fb      	adds	r3, r7, r3
 8003c36:	2201      	movs	r2, #1
 8003c38:	701a      	strb	r2, [r3, #0]
        break;
 8003c3a:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c3c:	69bb      	ldr	r3, [r7, #24]
 8003c3e:	2b0f      	cmp	r3, #15
 8003c40:	d908      	bls.n	8003c54 <UART_SetConfig+0x2c4>
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	4a13      	ldr	r2, [pc, #76]	; (8003c94 <UART_SetConfig+0x304>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d804      	bhi.n	8003c54 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	69ba      	ldr	r2, [r7, #24]
 8003c50:	60da      	str	r2, [r3, #12]
 8003c52:	e003      	b.n	8003c5c <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8003c54:	2317      	movs	r3, #23
 8003c56:	18fb      	adds	r3, r7, r3
 8003c58:	2201      	movs	r2, #1
 8003c5a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8003c68:	2317      	movs	r3, #23
 8003c6a:	18fb      	adds	r3, r7, r3
 8003c6c:	781b      	ldrb	r3, [r3, #0]
}
 8003c6e:	0018      	movs	r0, r3
 8003c70:	46bd      	mov	sp, r7
 8003c72:	b008      	add	sp, #32
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	46c0      	nop			; (mov r8, r8)
 8003c78:	efff69f3 	.word	0xefff69f3
 8003c7c:	ffffcfff 	.word	0xffffcfff
 8003c80:	fffff4ff 	.word	0xfffff4ff
 8003c84:	40013800 	.word	0x40013800
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	40004400 	.word	0x40004400
 8003c90:	00f42400 	.word	0x00f42400
 8003c94:	0000ffff 	.word	0x0000ffff
 8003c98:	007a1200 	.word	0x007a1200

08003c9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca8:	2201      	movs	r2, #1
 8003caa:	4013      	ands	r3, r2
 8003cac:	d00b      	beq.n	8003cc6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	4a4a      	ldr	r2, [pc, #296]	; (8003de0 <UART_AdvFeatureConfig+0x144>)
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	0019      	movs	r1, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	430a      	orrs	r2, r1
 8003cc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cca:	2202      	movs	r2, #2
 8003ccc:	4013      	ands	r3, r2
 8003cce:	d00b      	beq.n	8003ce8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	4a43      	ldr	r2, [pc, #268]	; (8003de4 <UART_AdvFeatureConfig+0x148>)
 8003cd8:	4013      	ands	r3, r2
 8003cda:	0019      	movs	r1, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	430a      	orrs	r2, r1
 8003ce6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cec:	2204      	movs	r2, #4
 8003cee:	4013      	ands	r3, r2
 8003cf0:	d00b      	beq.n	8003d0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	4a3b      	ldr	r2, [pc, #236]	; (8003de8 <UART_AdvFeatureConfig+0x14c>)
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	0019      	movs	r1, r3
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0e:	2208      	movs	r2, #8
 8003d10:	4013      	ands	r3, r2
 8003d12:	d00b      	beq.n	8003d2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	4a34      	ldr	r2, [pc, #208]	; (8003dec <UART_AdvFeatureConfig+0x150>)
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	0019      	movs	r1, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d30:	2210      	movs	r2, #16
 8003d32:	4013      	ands	r3, r2
 8003d34:	d00b      	beq.n	8003d4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	4a2c      	ldr	r2, [pc, #176]	; (8003df0 <UART_AdvFeatureConfig+0x154>)
 8003d3e:	4013      	ands	r3, r2
 8003d40:	0019      	movs	r1, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	430a      	orrs	r2, r1
 8003d4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d52:	2220      	movs	r2, #32
 8003d54:	4013      	ands	r3, r2
 8003d56:	d00b      	beq.n	8003d70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	689b      	ldr	r3, [r3, #8]
 8003d5e:	4a25      	ldr	r2, [pc, #148]	; (8003df4 <UART_AdvFeatureConfig+0x158>)
 8003d60:	4013      	ands	r3, r2
 8003d62:	0019      	movs	r1, r3
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	430a      	orrs	r2, r1
 8003d6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d74:	2240      	movs	r2, #64	; 0x40
 8003d76:	4013      	ands	r3, r2
 8003d78:	d01d      	beq.n	8003db6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	4a1d      	ldr	r2, [pc, #116]	; (8003df8 <UART_AdvFeatureConfig+0x15c>)
 8003d82:	4013      	ands	r3, r2
 8003d84:	0019      	movs	r1, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	430a      	orrs	r2, r1
 8003d90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d96:	2380      	movs	r3, #128	; 0x80
 8003d98:	035b      	lsls	r3, r3, #13
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d10b      	bne.n	8003db6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	4a15      	ldr	r2, [pc, #84]	; (8003dfc <UART_AdvFeatureConfig+0x160>)
 8003da6:	4013      	ands	r3, r2
 8003da8:	0019      	movs	r1, r3
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	430a      	orrs	r2, r1
 8003db4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dba:	2280      	movs	r2, #128	; 0x80
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	d00b      	beq.n	8003dd8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	4a0e      	ldr	r2, [pc, #56]	; (8003e00 <UART_AdvFeatureConfig+0x164>)
 8003dc8:	4013      	ands	r3, r2
 8003dca:	0019      	movs	r1, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	605a      	str	r2, [r3, #4]
  }
}
 8003dd8:	46c0      	nop			; (mov r8, r8)
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	b002      	add	sp, #8
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	fffdffff 	.word	0xfffdffff
 8003de4:	fffeffff 	.word	0xfffeffff
 8003de8:	fffbffff 	.word	0xfffbffff
 8003dec:	ffff7fff 	.word	0xffff7fff
 8003df0:	ffffefff 	.word	0xffffefff
 8003df4:	ffffdfff 	.word	0xffffdfff
 8003df8:	ffefffff 	.word	0xffefffff
 8003dfc:	ff9fffff 	.word	0xff9fffff
 8003e00:	fff7ffff 	.word	0xfff7ffff

08003e04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b086      	sub	sp, #24
 8003e08:	af02      	add	r7, sp, #8
 8003e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003e12:	f7fd facd 	bl	80013b0 <HAL_GetTick>
 8003e16:	0003      	movs	r3, r0
 8003e18:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2208      	movs	r2, #8
 8003e22:	4013      	ands	r3, r2
 8003e24:	2b08      	cmp	r3, #8
 8003e26:	d10d      	bne.n	8003e44 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	2380      	movs	r3, #128	; 0x80
 8003e2c:	0399      	lsls	r1, r3, #14
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	4b16      	ldr	r3, [pc, #88]	; (8003e8c <UART_CheckIdleState+0x88>)
 8003e32:	9300      	str	r3, [sp, #0]
 8003e34:	0013      	movs	r3, r2
 8003e36:	2200      	movs	r2, #0
 8003e38:	f000 f82a 	bl	8003e90 <UART_WaitOnFlagUntilTimeout>
 8003e3c:	1e03      	subs	r3, r0, #0
 8003e3e:	d001      	beq.n	8003e44 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e01f      	b.n	8003e84 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2204      	movs	r2, #4
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d10d      	bne.n	8003e6e <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	2380      	movs	r3, #128	; 0x80
 8003e56:	03d9      	lsls	r1, r3, #15
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	4b0c      	ldr	r3, [pc, #48]	; (8003e8c <UART_CheckIdleState+0x88>)
 8003e5c:	9300      	str	r3, [sp, #0]
 8003e5e:	0013      	movs	r3, r2
 8003e60:	2200      	movs	r2, #0
 8003e62:	f000 f815 	bl	8003e90 <UART_WaitOnFlagUntilTimeout>
 8003e66:	1e03      	subs	r3, r0, #0
 8003e68:	d001      	beq.n	8003e6e <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e00a      	b.n	8003e84 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2220      	movs	r2, #32
 8003e72:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2220      	movs	r2, #32
 8003e78:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2270      	movs	r2, #112	; 0x70
 8003e7e:	2100      	movs	r1, #0
 8003e80:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e82:	2300      	movs	r3, #0
}
 8003e84:	0018      	movs	r0, r3
 8003e86:	46bd      	mov	sp, r7
 8003e88:	b004      	add	sp, #16
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	01ffffff 	.word	0x01ffffff

08003e90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	603b      	str	r3, [r7, #0]
 8003e9c:	1dfb      	adds	r3, r7, #7
 8003e9e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ea0:	e05d      	b.n	8003f5e <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	d05a      	beq.n	8003f5e <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ea8:	f7fd fa82 	bl	80013b0 <HAL_GetTick>
 8003eac:	0002      	movs	r2, r0
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	69ba      	ldr	r2, [r7, #24]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d302      	bcc.n	8003ebe <UART_WaitOnFlagUntilTimeout+0x2e>
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d11b      	bne.n	8003ef6 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	681a      	ldr	r2, [r3, #0]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	492f      	ldr	r1, [pc, #188]	; (8003f88 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003eca:	400a      	ands	r2, r1
 8003ecc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	689a      	ldr	r2, [r3, #8]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2101      	movs	r1, #1
 8003eda:	438a      	bics	r2, r1
 8003edc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2220      	movs	r2, #32
 8003ee2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2270      	movs	r2, #112	; 0x70
 8003eee:	2100      	movs	r1, #0
 8003ef0:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e043      	b.n	8003f7e <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2204      	movs	r2, #4
 8003efe:	4013      	ands	r3, r2
 8003f00:	d02d      	beq.n	8003f5e <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	69da      	ldr	r2, [r3, #28]
 8003f08:	2380      	movs	r3, #128	; 0x80
 8003f0a:	011b      	lsls	r3, r3, #4
 8003f0c:	401a      	ands	r2, r3
 8003f0e:	2380      	movs	r3, #128	; 0x80
 8003f10:	011b      	lsls	r3, r3, #4
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d123      	bne.n	8003f5e <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2280      	movs	r2, #128	; 0x80
 8003f1c:	0112      	lsls	r2, r2, #4
 8003f1e:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4917      	ldr	r1, [pc, #92]	; (8003f88 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003f2c:	400a      	ands	r2, r1
 8003f2e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	689a      	ldr	r2, [r3, #8]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	2101      	movs	r1, #1
 8003f3c:	438a      	bics	r2, r1
 8003f3e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2220      	movs	r2, #32
 8003f44:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2270      	movs	r2, #112	; 0x70
 8003f56:	2100      	movs	r1, #0
 8003f58:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e00f      	b.n	8003f7e <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	69db      	ldr	r3, [r3, #28]
 8003f64:	68ba      	ldr	r2, [r7, #8]
 8003f66:	4013      	ands	r3, r2
 8003f68:	68ba      	ldr	r2, [r7, #8]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	425a      	negs	r2, r3
 8003f6e:	4153      	adcs	r3, r2
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	001a      	movs	r2, r3
 8003f74:	1dfb      	adds	r3, r7, #7
 8003f76:	781b      	ldrb	r3, [r3, #0]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d092      	beq.n	8003ea2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	0018      	movs	r0, r3
 8003f80:	46bd      	mov	sp, r7
 8003f82:	b004      	add	sp, #16
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	46c0      	nop			; (mov r8, r8)
 8003f88:	fffffe5f 	.word	0xfffffe5f

08003f8c <__errno>:
 8003f8c:	4b01      	ldr	r3, [pc, #4]	; (8003f94 <__errno+0x8>)
 8003f8e:	6818      	ldr	r0, [r3, #0]
 8003f90:	4770      	bx	lr
 8003f92:	46c0      	nop			; (mov r8, r8)
 8003f94:	2000000c 	.word	0x2000000c

08003f98 <__libc_init_array>:
 8003f98:	b570      	push	{r4, r5, r6, lr}
 8003f9a:	2600      	movs	r6, #0
 8003f9c:	4d0c      	ldr	r5, [pc, #48]	; (8003fd0 <__libc_init_array+0x38>)
 8003f9e:	4c0d      	ldr	r4, [pc, #52]	; (8003fd4 <__libc_init_array+0x3c>)
 8003fa0:	1b64      	subs	r4, r4, r5
 8003fa2:	10a4      	asrs	r4, r4, #2
 8003fa4:	42a6      	cmp	r6, r4
 8003fa6:	d109      	bne.n	8003fbc <__libc_init_array+0x24>
 8003fa8:	2600      	movs	r6, #0
 8003faa:	f000 fc29 	bl	8004800 <_init>
 8003fae:	4d0a      	ldr	r5, [pc, #40]	; (8003fd8 <__libc_init_array+0x40>)
 8003fb0:	4c0a      	ldr	r4, [pc, #40]	; (8003fdc <__libc_init_array+0x44>)
 8003fb2:	1b64      	subs	r4, r4, r5
 8003fb4:	10a4      	asrs	r4, r4, #2
 8003fb6:	42a6      	cmp	r6, r4
 8003fb8:	d105      	bne.n	8003fc6 <__libc_init_array+0x2e>
 8003fba:	bd70      	pop	{r4, r5, r6, pc}
 8003fbc:	00b3      	lsls	r3, r6, #2
 8003fbe:	58eb      	ldr	r3, [r5, r3]
 8003fc0:	4798      	blx	r3
 8003fc2:	3601      	adds	r6, #1
 8003fc4:	e7ee      	b.n	8003fa4 <__libc_init_array+0xc>
 8003fc6:	00b3      	lsls	r3, r6, #2
 8003fc8:	58eb      	ldr	r3, [r5, r3]
 8003fca:	4798      	blx	r3
 8003fcc:	3601      	adds	r6, #1
 8003fce:	e7f2      	b.n	8003fb6 <__libc_init_array+0x1e>
 8003fd0:	080048b4 	.word	0x080048b4
 8003fd4:	080048b4 	.word	0x080048b4
 8003fd8:	080048b4 	.word	0x080048b4
 8003fdc:	080048b8 	.word	0x080048b8

08003fe0 <memset>:
 8003fe0:	0003      	movs	r3, r0
 8003fe2:	1812      	adds	r2, r2, r0
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d100      	bne.n	8003fea <memset+0xa>
 8003fe8:	4770      	bx	lr
 8003fea:	7019      	strb	r1, [r3, #0]
 8003fec:	3301      	adds	r3, #1
 8003fee:	e7f9      	b.n	8003fe4 <memset+0x4>

08003ff0 <siprintf>:
 8003ff0:	b40e      	push	{r1, r2, r3}
 8003ff2:	b500      	push	{lr}
 8003ff4:	490b      	ldr	r1, [pc, #44]	; (8004024 <siprintf+0x34>)
 8003ff6:	b09c      	sub	sp, #112	; 0x70
 8003ff8:	ab1d      	add	r3, sp, #116	; 0x74
 8003ffa:	9002      	str	r0, [sp, #8]
 8003ffc:	9006      	str	r0, [sp, #24]
 8003ffe:	9107      	str	r1, [sp, #28]
 8004000:	9104      	str	r1, [sp, #16]
 8004002:	4809      	ldr	r0, [pc, #36]	; (8004028 <siprintf+0x38>)
 8004004:	4909      	ldr	r1, [pc, #36]	; (800402c <siprintf+0x3c>)
 8004006:	cb04      	ldmia	r3!, {r2}
 8004008:	9105      	str	r1, [sp, #20]
 800400a:	6800      	ldr	r0, [r0, #0]
 800400c:	a902      	add	r1, sp, #8
 800400e:	9301      	str	r3, [sp, #4]
 8004010:	f000 f870 	bl	80040f4 <_svfiprintf_r>
 8004014:	2300      	movs	r3, #0
 8004016:	9a02      	ldr	r2, [sp, #8]
 8004018:	7013      	strb	r3, [r2, #0]
 800401a:	b01c      	add	sp, #112	; 0x70
 800401c:	bc08      	pop	{r3}
 800401e:	b003      	add	sp, #12
 8004020:	4718      	bx	r3
 8004022:	46c0      	nop			; (mov r8, r8)
 8004024:	7fffffff 	.word	0x7fffffff
 8004028:	2000000c 	.word	0x2000000c
 800402c:	ffff0208 	.word	0xffff0208

08004030 <__ssputs_r>:
 8004030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004032:	688e      	ldr	r6, [r1, #8]
 8004034:	b085      	sub	sp, #20
 8004036:	0007      	movs	r7, r0
 8004038:	000c      	movs	r4, r1
 800403a:	9203      	str	r2, [sp, #12]
 800403c:	9301      	str	r3, [sp, #4]
 800403e:	429e      	cmp	r6, r3
 8004040:	d83c      	bhi.n	80040bc <__ssputs_r+0x8c>
 8004042:	2390      	movs	r3, #144	; 0x90
 8004044:	898a      	ldrh	r2, [r1, #12]
 8004046:	00db      	lsls	r3, r3, #3
 8004048:	421a      	tst	r2, r3
 800404a:	d034      	beq.n	80040b6 <__ssputs_r+0x86>
 800404c:	2503      	movs	r5, #3
 800404e:	6909      	ldr	r1, [r1, #16]
 8004050:	6823      	ldr	r3, [r4, #0]
 8004052:	1a5b      	subs	r3, r3, r1
 8004054:	9302      	str	r3, [sp, #8]
 8004056:	6963      	ldr	r3, [r4, #20]
 8004058:	9802      	ldr	r0, [sp, #8]
 800405a:	435d      	muls	r5, r3
 800405c:	0feb      	lsrs	r3, r5, #31
 800405e:	195d      	adds	r5, r3, r5
 8004060:	9b01      	ldr	r3, [sp, #4]
 8004062:	106d      	asrs	r5, r5, #1
 8004064:	3301      	adds	r3, #1
 8004066:	181b      	adds	r3, r3, r0
 8004068:	42ab      	cmp	r3, r5
 800406a:	d900      	bls.n	800406e <__ssputs_r+0x3e>
 800406c:	001d      	movs	r5, r3
 800406e:	0553      	lsls	r3, r2, #21
 8004070:	d532      	bpl.n	80040d8 <__ssputs_r+0xa8>
 8004072:	0029      	movs	r1, r5
 8004074:	0038      	movs	r0, r7
 8004076:	f000 fb23 	bl	80046c0 <_malloc_r>
 800407a:	1e06      	subs	r6, r0, #0
 800407c:	d109      	bne.n	8004092 <__ssputs_r+0x62>
 800407e:	230c      	movs	r3, #12
 8004080:	603b      	str	r3, [r7, #0]
 8004082:	2340      	movs	r3, #64	; 0x40
 8004084:	2001      	movs	r0, #1
 8004086:	89a2      	ldrh	r2, [r4, #12]
 8004088:	4240      	negs	r0, r0
 800408a:	4313      	orrs	r3, r2
 800408c:	81a3      	strh	r3, [r4, #12]
 800408e:	b005      	add	sp, #20
 8004090:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004092:	9a02      	ldr	r2, [sp, #8]
 8004094:	6921      	ldr	r1, [r4, #16]
 8004096:	f000 faac 	bl	80045f2 <memcpy>
 800409a:	89a3      	ldrh	r3, [r4, #12]
 800409c:	4a14      	ldr	r2, [pc, #80]	; (80040f0 <__ssputs_r+0xc0>)
 800409e:	401a      	ands	r2, r3
 80040a0:	2380      	movs	r3, #128	; 0x80
 80040a2:	4313      	orrs	r3, r2
 80040a4:	81a3      	strh	r3, [r4, #12]
 80040a6:	9b02      	ldr	r3, [sp, #8]
 80040a8:	6126      	str	r6, [r4, #16]
 80040aa:	18f6      	adds	r6, r6, r3
 80040ac:	6026      	str	r6, [r4, #0]
 80040ae:	6165      	str	r5, [r4, #20]
 80040b0:	9e01      	ldr	r6, [sp, #4]
 80040b2:	1aed      	subs	r5, r5, r3
 80040b4:	60a5      	str	r5, [r4, #8]
 80040b6:	9b01      	ldr	r3, [sp, #4]
 80040b8:	429e      	cmp	r6, r3
 80040ba:	d900      	bls.n	80040be <__ssputs_r+0x8e>
 80040bc:	9e01      	ldr	r6, [sp, #4]
 80040be:	0032      	movs	r2, r6
 80040c0:	9903      	ldr	r1, [sp, #12]
 80040c2:	6820      	ldr	r0, [r4, #0]
 80040c4:	f000 fa9e 	bl	8004604 <memmove>
 80040c8:	68a3      	ldr	r3, [r4, #8]
 80040ca:	2000      	movs	r0, #0
 80040cc:	1b9b      	subs	r3, r3, r6
 80040ce:	60a3      	str	r3, [r4, #8]
 80040d0:	6823      	ldr	r3, [r4, #0]
 80040d2:	199e      	adds	r6, r3, r6
 80040d4:	6026      	str	r6, [r4, #0]
 80040d6:	e7da      	b.n	800408e <__ssputs_r+0x5e>
 80040d8:	002a      	movs	r2, r5
 80040da:	0038      	movs	r0, r7
 80040dc:	f000 fb4e 	bl	800477c <_realloc_r>
 80040e0:	1e06      	subs	r6, r0, #0
 80040e2:	d1e0      	bne.n	80040a6 <__ssputs_r+0x76>
 80040e4:	6921      	ldr	r1, [r4, #16]
 80040e6:	0038      	movs	r0, r7
 80040e8:	f000 faa0 	bl	800462c <_free_r>
 80040ec:	e7c7      	b.n	800407e <__ssputs_r+0x4e>
 80040ee:	46c0      	nop			; (mov r8, r8)
 80040f0:	fffffb7f 	.word	0xfffffb7f

080040f4 <_svfiprintf_r>:
 80040f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040f6:	b0a1      	sub	sp, #132	; 0x84
 80040f8:	9003      	str	r0, [sp, #12]
 80040fa:	001d      	movs	r5, r3
 80040fc:	898b      	ldrh	r3, [r1, #12]
 80040fe:	000f      	movs	r7, r1
 8004100:	0016      	movs	r6, r2
 8004102:	061b      	lsls	r3, r3, #24
 8004104:	d511      	bpl.n	800412a <_svfiprintf_r+0x36>
 8004106:	690b      	ldr	r3, [r1, #16]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d10e      	bne.n	800412a <_svfiprintf_r+0x36>
 800410c:	2140      	movs	r1, #64	; 0x40
 800410e:	f000 fad7 	bl	80046c0 <_malloc_r>
 8004112:	6038      	str	r0, [r7, #0]
 8004114:	6138      	str	r0, [r7, #16]
 8004116:	2800      	cmp	r0, #0
 8004118:	d105      	bne.n	8004126 <_svfiprintf_r+0x32>
 800411a:	230c      	movs	r3, #12
 800411c:	9a03      	ldr	r2, [sp, #12]
 800411e:	3801      	subs	r0, #1
 8004120:	6013      	str	r3, [r2, #0]
 8004122:	b021      	add	sp, #132	; 0x84
 8004124:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004126:	2340      	movs	r3, #64	; 0x40
 8004128:	617b      	str	r3, [r7, #20]
 800412a:	2300      	movs	r3, #0
 800412c:	ac08      	add	r4, sp, #32
 800412e:	6163      	str	r3, [r4, #20]
 8004130:	3320      	adds	r3, #32
 8004132:	7663      	strb	r3, [r4, #25]
 8004134:	3310      	adds	r3, #16
 8004136:	76a3      	strb	r3, [r4, #26]
 8004138:	9507      	str	r5, [sp, #28]
 800413a:	0035      	movs	r5, r6
 800413c:	782b      	ldrb	r3, [r5, #0]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d001      	beq.n	8004146 <_svfiprintf_r+0x52>
 8004142:	2b25      	cmp	r3, #37	; 0x25
 8004144:	d146      	bne.n	80041d4 <_svfiprintf_r+0xe0>
 8004146:	1bab      	subs	r3, r5, r6
 8004148:	9305      	str	r3, [sp, #20]
 800414a:	d00c      	beq.n	8004166 <_svfiprintf_r+0x72>
 800414c:	0032      	movs	r2, r6
 800414e:	0039      	movs	r1, r7
 8004150:	9803      	ldr	r0, [sp, #12]
 8004152:	f7ff ff6d 	bl	8004030 <__ssputs_r>
 8004156:	1c43      	adds	r3, r0, #1
 8004158:	d100      	bne.n	800415c <_svfiprintf_r+0x68>
 800415a:	e0ae      	b.n	80042ba <_svfiprintf_r+0x1c6>
 800415c:	6962      	ldr	r2, [r4, #20]
 800415e:	9b05      	ldr	r3, [sp, #20]
 8004160:	4694      	mov	ip, r2
 8004162:	4463      	add	r3, ip
 8004164:	6163      	str	r3, [r4, #20]
 8004166:	782b      	ldrb	r3, [r5, #0]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d100      	bne.n	800416e <_svfiprintf_r+0x7a>
 800416c:	e0a5      	b.n	80042ba <_svfiprintf_r+0x1c6>
 800416e:	2201      	movs	r2, #1
 8004170:	2300      	movs	r3, #0
 8004172:	4252      	negs	r2, r2
 8004174:	6062      	str	r2, [r4, #4]
 8004176:	a904      	add	r1, sp, #16
 8004178:	3254      	adds	r2, #84	; 0x54
 800417a:	1852      	adds	r2, r2, r1
 800417c:	1c6e      	adds	r6, r5, #1
 800417e:	6023      	str	r3, [r4, #0]
 8004180:	60e3      	str	r3, [r4, #12]
 8004182:	60a3      	str	r3, [r4, #8]
 8004184:	7013      	strb	r3, [r2, #0]
 8004186:	65a3      	str	r3, [r4, #88]	; 0x58
 8004188:	7831      	ldrb	r1, [r6, #0]
 800418a:	2205      	movs	r2, #5
 800418c:	4853      	ldr	r0, [pc, #332]	; (80042dc <_svfiprintf_r+0x1e8>)
 800418e:	f000 fa25 	bl	80045dc <memchr>
 8004192:	1c75      	adds	r5, r6, #1
 8004194:	2800      	cmp	r0, #0
 8004196:	d11f      	bne.n	80041d8 <_svfiprintf_r+0xe4>
 8004198:	6822      	ldr	r2, [r4, #0]
 800419a:	06d3      	lsls	r3, r2, #27
 800419c:	d504      	bpl.n	80041a8 <_svfiprintf_r+0xb4>
 800419e:	2353      	movs	r3, #83	; 0x53
 80041a0:	a904      	add	r1, sp, #16
 80041a2:	185b      	adds	r3, r3, r1
 80041a4:	2120      	movs	r1, #32
 80041a6:	7019      	strb	r1, [r3, #0]
 80041a8:	0713      	lsls	r3, r2, #28
 80041aa:	d504      	bpl.n	80041b6 <_svfiprintf_r+0xc2>
 80041ac:	2353      	movs	r3, #83	; 0x53
 80041ae:	a904      	add	r1, sp, #16
 80041b0:	185b      	adds	r3, r3, r1
 80041b2:	212b      	movs	r1, #43	; 0x2b
 80041b4:	7019      	strb	r1, [r3, #0]
 80041b6:	7833      	ldrb	r3, [r6, #0]
 80041b8:	2b2a      	cmp	r3, #42	; 0x2a
 80041ba:	d016      	beq.n	80041ea <_svfiprintf_r+0xf6>
 80041bc:	0035      	movs	r5, r6
 80041be:	2100      	movs	r1, #0
 80041c0:	200a      	movs	r0, #10
 80041c2:	68e3      	ldr	r3, [r4, #12]
 80041c4:	782a      	ldrb	r2, [r5, #0]
 80041c6:	1c6e      	adds	r6, r5, #1
 80041c8:	3a30      	subs	r2, #48	; 0x30
 80041ca:	2a09      	cmp	r2, #9
 80041cc:	d94e      	bls.n	800426c <_svfiprintf_r+0x178>
 80041ce:	2900      	cmp	r1, #0
 80041d0:	d018      	beq.n	8004204 <_svfiprintf_r+0x110>
 80041d2:	e010      	b.n	80041f6 <_svfiprintf_r+0x102>
 80041d4:	3501      	adds	r5, #1
 80041d6:	e7b1      	b.n	800413c <_svfiprintf_r+0x48>
 80041d8:	4b40      	ldr	r3, [pc, #256]	; (80042dc <_svfiprintf_r+0x1e8>)
 80041da:	6822      	ldr	r2, [r4, #0]
 80041dc:	1ac0      	subs	r0, r0, r3
 80041de:	2301      	movs	r3, #1
 80041e0:	4083      	lsls	r3, r0
 80041e2:	4313      	orrs	r3, r2
 80041e4:	6023      	str	r3, [r4, #0]
 80041e6:	002e      	movs	r6, r5
 80041e8:	e7ce      	b.n	8004188 <_svfiprintf_r+0x94>
 80041ea:	9b07      	ldr	r3, [sp, #28]
 80041ec:	1d19      	adds	r1, r3, #4
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	9107      	str	r1, [sp, #28]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	db01      	blt.n	80041fa <_svfiprintf_r+0x106>
 80041f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80041f8:	e004      	b.n	8004204 <_svfiprintf_r+0x110>
 80041fa:	425b      	negs	r3, r3
 80041fc:	60e3      	str	r3, [r4, #12]
 80041fe:	2302      	movs	r3, #2
 8004200:	4313      	orrs	r3, r2
 8004202:	6023      	str	r3, [r4, #0]
 8004204:	782b      	ldrb	r3, [r5, #0]
 8004206:	2b2e      	cmp	r3, #46	; 0x2e
 8004208:	d10a      	bne.n	8004220 <_svfiprintf_r+0x12c>
 800420a:	786b      	ldrb	r3, [r5, #1]
 800420c:	2b2a      	cmp	r3, #42	; 0x2a
 800420e:	d135      	bne.n	800427c <_svfiprintf_r+0x188>
 8004210:	9b07      	ldr	r3, [sp, #28]
 8004212:	3502      	adds	r5, #2
 8004214:	1d1a      	adds	r2, r3, #4
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	9207      	str	r2, [sp, #28]
 800421a:	2b00      	cmp	r3, #0
 800421c:	db2b      	blt.n	8004276 <_svfiprintf_r+0x182>
 800421e:	9309      	str	r3, [sp, #36]	; 0x24
 8004220:	4e2f      	ldr	r6, [pc, #188]	; (80042e0 <_svfiprintf_r+0x1ec>)
 8004222:	7829      	ldrb	r1, [r5, #0]
 8004224:	2203      	movs	r2, #3
 8004226:	0030      	movs	r0, r6
 8004228:	f000 f9d8 	bl	80045dc <memchr>
 800422c:	2800      	cmp	r0, #0
 800422e:	d006      	beq.n	800423e <_svfiprintf_r+0x14a>
 8004230:	2340      	movs	r3, #64	; 0x40
 8004232:	1b80      	subs	r0, r0, r6
 8004234:	4083      	lsls	r3, r0
 8004236:	6822      	ldr	r2, [r4, #0]
 8004238:	3501      	adds	r5, #1
 800423a:	4313      	orrs	r3, r2
 800423c:	6023      	str	r3, [r4, #0]
 800423e:	7829      	ldrb	r1, [r5, #0]
 8004240:	2206      	movs	r2, #6
 8004242:	4828      	ldr	r0, [pc, #160]	; (80042e4 <_svfiprintf_r+0x1f0>)
 8004244:	1c6e      	adds	r6, r5, #1
 8004246:	7621      	strb	r1, [r4, #24]
 8004248:	f000 f9c8 	bl	80045dc <memchr>
 800424c:	2800      	cmp	r0, #0
 800424e:	d03c      	beq.n	80042ca <_svfiprintf_r+0x1d6>
 8004250:	4b25      	ldr	r3, [pc, #148]	; (80042e8 <_svfiprintf_r+0x1f4>)
 8004252:	2b00      	cmp	r3, #0
 8004254:	d125      	bne.n	80042a2 <_svfiprintf_r+0x1ae>
 8004256:	2207      	movs	r2, #7
 8004258:	9b07      	ldr	r3, [sp, #28]
 800425a:	3307      	adds	r3, #7
 800425c:	4393      	bics	r3, r2
 800425e:	3308      	adds	r3, #8
 8004260:	9307      	str	r3, [sp, #28]
 8004262:	6963      	ldr	r3, [r4, #20]
 8004264:	9a04      	ldr	r2, [sp, #16]
 8004266:	189b      	adds	r3, r3, r2
 8004268:	6163      	str	r3, [r4, #20]
 800426a:	e766      	b.n	800413a <_svfiprintf_r+0x46>
 800426c:	4343      	muls	r3, r0
 800426e:	2101      	movs	r1, #1
 8004270:	189b      	adds	r3, r3, r2
 8004272:	0035      	movs	r5, r6
 8004274:	e7a6      	b.n	80041c4 <_svfiprintf_r+0xd0>
 8004276:	2301      	movs	r3, #1
 8004278:	425b      	negs	r3, r3
 800427a:	e7d0      	b.n	800421e <_svfiprintf_r+0x12a>
 800427c:	2300      	movs	r3, #0
 800427e:	200a      	movs	r0, #10
 8004280:	001a      	movs	r2, r3
 8004282:	3501      	adds	r5, #1
 8004284:	6063      	str	r3, [r4, #4]
 8004286:	7829      	ldrb	r1, [r5, #0]
 8004288:	1c6e      	adds	r6, r5, #1
 800428a:	3930      	subs	r1, #48	; 0x30
 800428c:	2909      	cmp	r1, #9
 800428e:	d903      	bls.n	8004298 <_svfiprintf_r+0x1a4>
 8004290:	2b00      	cmp	r3, #0
 8004292:	d0c5      	beq.n	8004220 <_svfiprintf_r+0x12c>
 8004294:	9209      	str	r2, [sp, #36]	; 0x24
 8004296:	e7c3      	b.n	8004220 <_svfiprintf_r+0x12c>
 8004298:	4342      	muls	r2, r0
 800429a:	2301      	movs	r3, #1
 800429c:	1852      	adds	r2, r2, r1
 800429e:	0035      	movs	r5, r6
 80042a0:	e7f1      	b.n	8004286 <_svfiprintf_r+0x192>
 80042a2:	ab07      	add	r3, sp, #28
 80042a4:	9300      	str	r3, [sp, #0]
 80042a6:	003a      	movs	r2, r7
 80042a8:	4b10      	ldr	r3, [pc, #64]	; (80042ec <_svfiprintf_r+0x1f8>)
 80042aa:	0021      	movs	r1, r4
 80042ac:	9803      	ldr	r0, [sp, #12]
 80042ae:	e000      	b.n	80042b2 <_svfiprintf_r+0x1be>
 80042b0:	bf00      	nop
 80042b2:	9004      	str	r0, [sp, #16]
 80042b4:	9b04      	ldr	r3, [sp, #16]
 80042b6:	3301      	adds	r3, #1
 80042b8:	d1d3      	bne.n	8004262 <_svfiprintf_r+0x16e>
 80042ba:	89bb      	ldrh	r3, [r7, #12]
 80042bc:	980d      	ldr	r0, [sp, #52]	; 0x34
 80042be:	065b      	lsls	r3, r3, #25
 80042c0:	d400      	bmi.n	80042c4 <_svfiprintf_r+0x1d0>
 80042c2:	e72e      	b.n	8004122 <_svfiprintf_r+0x2e>
 80042c4:	2001      	movs	r0, #1
 80042c6:	4240      	negs	r0, r0
 80042c8:	e72b      	b.n	8004122 <_svfiprintf_r+0x2e>
 80042ca:	ab07      	add	r3, sp, #28
 80042cc:	9300      	str	r3, [sp, #0]
 80042ce:	003a      	movs	r2, r7
 80042d0:	4b06      	ldr	r3, [pc, #24]	; (80042ec <_svfiprintf_r+0x1f8>)
 80042d2:	0021      	movs	r1, r4
 80042d4:	9803      	ldr	r0, [sp, #12]
 80042d6:	f000 f879 	bl	80043cc <_printf_i>
 80042da:	e7ea      	b.n	80042b2 <_svfiprintf_r+0x1be>
 80042dc:	08004880 	.word	0x08004880
 80042e0:	08004886 	.word	0x08004886
 80042e4:	0800488a 	.word	0x0800488a
 80042e8:	00000000 	.word	0x00000000
 80042ec:	08004031 	.word	0x08004031

080042f0 <_printf_common>:
 80042f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80042f2:	0015      	movs	r5, r2
 80042f4:	9301      	str	r3, [sp, #4]
 80042f6:	688a      	ldr	r2, [r1, #8]
 80042f8:	690b      	ldr	r3, [r1, #16]
 80042fa:	9000      	str	r0, [sp, #0]
 80042fc:	000c      	movs	r4, r1
 80042fe:	4293      	cmp	r3, r2
 8004300:	da00      	bge.n	8004304 <_printf_common+0x14>
 8004302:	0013      	movs	r3, r2
 8004304:	0022      	movs	r2, r4
 8004306:	602b      	str	r3, [r5, #0]
 8004308:	3243      	adds	r2, #67	; 0x43
 800430a:	7812      	ldrb	r2, [r2, #0]
 800430c:	2a00      	cmp	r2, #0
 800430e:	d001      	beq.n	8004314 <_printf_common+0x24>
 8004310:	3301      	adds	r3, #1
 8004312:	602b      	str	r3, [r5, #0]
 8004314:	6823      	ldr	r3, [r4, #0]
 8004316:	069b      	lsls	r3, r3, #26
 8004318:	d502      	bpl.n	8004320 <_printf_common+0x30>
 800431a:	682b      	ldr	r3, [r5, #0]
 800431c:	3302      	adds	r3, #2
 800431e:	602b      	str	r3, [r5, #0]
 8004320:	2706      	movs	r7, #6
 8004322:	6823      	ldr	r3, [r4, #0]
 8004324:	401f      	ands	r7, r3
 8004326:	d027      	beq.n	8004378 <_printf_common+0x88>
 8004328:	0023      	movs	r3, r4
 800432a:	3343      	adds	r3, #67	; 0x43
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	1e5a      	subs	r2, r3, #1
 8004330:	4193      	sbcs	r3, r2
 8004332:	6822      	ldr	r2, [r4, #0]
 8004334:	0692      	lsls	r2, r2, #26
 8004336:	d430      	bmi.n	800439a <_printf_common+0xaa>
 8004338:	0022      	movs	r2, r4
 800433a:	9901      	ldr	r1, [sp, #4]
 800433c:	3243      	adds	r2, #67	; 0x43
 800433e:	9800      	ldr	r0, [sp, #0]
 8004340:	9e08      	ldr	r6, [sp, #32]
 8004342:	47b0      	blx	r6
 8004344:	1c43      	adds	r3, r0, #1
 8004346:	d025      	beq.n	8004394 <_printf_common+0xa4>
 8004348:	2306      	movs	r3, #6
 800434a:	6820      	ldr	r0, [r4, #0]
 800434c:	682a      	ldr	r2, [r5, #0]
 800434e:	68e1      	ldr	r1, [r4, #12]
 8004350:	4003      	ands	r3, r0
 8004352:	2500      	movs	r5, #0
 8004354:	2b04      	cmp	r3, #4
 8004356:	d103      	bne.n	8004360 <_printf_common+0x70>
 8004358:	1a8d      	subs	r5, r1, r2
 800435a:	43eb      	mvns	r3, r5
 800435c:	17db      	asrs	r3, r3, #31
 800435e:	401d      	ands	r5, r3
 8004360:	68a3      	ldr	r3, [r4, #8]
 8004362:	6922      	ldr	r2, [r4, #16]
 8004364:	4293      	cmp	r3, r2
 8004366:	dd01      	ble.n	800436c <_printf_common+0x7c>
 8004368:	1a9b      	subs	r3, r3, r2
 800436a:	18ed      	adds	r5, r5, r3
 800436c:	2700      	movs	r7, #0
 800436e:	42bd      	cmp	r5, r7
 8004370:	d120      	bne.n	80043b4 <_printf_common+0xc4>
 8004372:	2000      	movs	r0, #0
 8004374:	e010      	b.n	8004398 <_printf_common+0xa8>
 8004376:	3701      	adds	r7, #1
 8004378:	68e3      	ldr	r3, [r4, #12]
 800437a:	682a      	ldr	r2, [r5, #0]
 800437c:	1a9b      	subs	r3, r3, r2
 800437e:	42bb      	cmp	r3, r7
 8004380:	ddd2      	ble.n	8004328 <_printf_common+0x38>
 8004382:	0022      	movs	r2, r4
 8004384:	2301      	movs	r3, #1
 8004386:	3219      	adds	r2, #25
 8004388:	9901      	ldr	r1, [sp, #4]
 800438a:	9800      	ldr	r0, [sp, #0]
 800438c:	9e08      	ldr	r6, [sp, #32]
 800438e:	47b0      	blx	r6
 8004390:	1c43      	adds	r3, r0, #1
 8004392:	d1f0      	bne.n	8004376 <_printf_common+0x86>
 8004394:	2001      	movs	r0, #1
 8004396:	4240      	negs	r0, r0
 8004398:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800439a:	2030      	movs	r0, #48	; 0x30
 800439c:	18e1      	adds	r1, r4, r3
 800439e:	3143      	adds	r1, #67	; 0x43
 80043a0:	7008      	strb	r0, [r1, #0]
 80043a2:	0021      	movs	r1, r4
 80043a4:	1c5a      	adds	r2, r3, #1
 80043a6:	3145      	adds	r1, #69	; 0x45
 80043a8:	7809      	ldrb	r1, [r1, #0]
 80043aa:	18a2      	adds	r2, r4, r2
 80043ac:	3243      	adds	r2, #67	; 0x43
 80043ae:	3302      	adds	r3, #2
 80043b0:	7011      	strb	r1, [r2, #0]
 80043b2:	e7c1      	b.n	8004338 <_printf_common+0x48>
 80043b4:	0022      	movs	r2, r4
 80043b6:	2301      	movs	r3, #1
 80043b8:	321a      	adds	r2, #26
 80043ba:	9901      	ldr	r1, [sp, #4]
 80043bc:	9800      	ldr	r0, [sp, #0]
 80043be:	9e08      	ldr	r6, [sp, #32]
 80043c0:	47b0      	blx	r6
 80043c2:	1c43      	adds	r3, r0, #1
 80043c4:	d0e6      	beq.n	8004394 <_printf_common+0xa4>
 80043c6:	3701      	adds	r7, #1
 80043c8:	e7d1      	b.n	800436e <_printf_common+0x7e>
	...

080043cc <_printf_i>:
 80043cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043ce:	b089      	sub	sp, #36	; 0x24
 80043d0:	9204      	str	r2, [sp, #16]
 80043d2:	000a      	movs	r2, r1
 80043d4:	3243      	adds	r2, #67	; 0x43
 80043d6:	9305      	str	r3, [sp, #20]
 80043d8:	9003      	str	r0, [sp, #12]
 80043da:	9202      	str	r2, [sp, #8]
 80043dc:	7e0a      	ldrb	r2, [r1, #24]
 80043de:	000c      	movs	r4, r1
 80043e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80043e2:	2a6e      	cmp	r2, #110	; 0x6e
 80043e4:	d100      	bne.n	80043e8 <_printf_i+0x1c>
 80043e6:	e086      	b.n	80044f6 <_printf_i+0x12a>
 80043e8:	d81f      	bhi.n	800442a <_printf_i+0x5e>
 80043ea:	2a63      	cmp	r2, #99	; 0x63
 80043ec:	d033      	beq.n	8004456 <_printf_i+0x8a>
 80043ee:	d808      	bhi.n	8004402 <_printf_i+0x36>
 80043f0:	2a00      	cmp	r2, #0
 80043f2:	d100      	bne.n	80043f6 <_printf_i+0x2a>
 80043f4:	e08c      	b.n	8004510 <_printf_i+0x144>
 80043f6:	2a58      	cmp	r2, #88	; 0x58
 80043f8:	d04d      	beq.n	8004496 <_printf_i+0xca>
 80043fa:	0025      	movs	r5, r4
 80043fc:	3542      	adds	r5, #66	; 0x42
 80043fe:	702a      	strb	r2, [r5, #0]
 8004400:	e030      	b.n	8004464 <_printf_i+0x98>
 8004402:	2a64      	cmp	r2, #100	; 0x64
 8004404:	d001      	beq.n	800440a <_printf_i+0x3e>
 8004406:	2a69      	cmp	r2, #105	; 0x69
 8004408:	d1f7      	bne.n	80043fa <_printf_i+0x2e>
 800440a:	6819      	ldr	r1, [r3, #0]
 800440c:	6825      	ldr	r5, [r4, #0]
 800440e:	1d0a      	adds	r2, r1, #4
 8004410:	0628      	lsls	r0, r5, #24
 8004412:	d529      	bpl.n	8004468 <_printf_i+0x9c>
 8004414:	6808      	ldr	r0, [r1, #0]
 8004416:	601a      	str	r2, [r3, #0]
 8004418:	2800      	cmp	r0, #0
 800441a:	da03      	bge.n	8004424 <_printf_i+0x58>
 800441c:	232d      	movs	r3, #45	; 0x2d
 800441e:	9a02      	ldr	r2, [sp, #8]
 8004420:	4240      	negs	r0, r0
 8004422:	7013      	strb	r3, [r2, #0]
 8004424:	4e6b      	ldr	r6, [pc, #428]	; (80045d4 <_printf_i+0x208>)
 8004426:	270a      	movs	r7, #10
 8004428:	e04f      	b.n	80044ca <_printf_i+0xfe>
 800442a:	2a73      	cmp	r2, #115	; 0x73
 800442c:	d074      	beq.n	8004518 <_printf_i+0x14c>
 800442e:	d808      	bhi.n	8004442 <_printf_i+0x76>
 8004430:	2a6f      	cmp	r2, #111	; 0x6f
 8004432:	d01f      	beq.n	8004474 <_printf_i+0xa8>
 8004434:	2a70      	cmp	r2, #112	; 0x70
 8004436:	d1e0      	bne.n	80043fa <_printf_i+0x2e>
 8004438:	2220      	movs	r2, #32
 800443a:	6809      	ldr	r1, [r1, #0]
 800443c:	430a      	orrs	r2, r1
 800443e:	6022      	str	r2, [r4, #0]
 8004440:	e003      	b.n	800444a <_printf_i+0x7e>
 8004442:	2a75      	cmp	r2, #117	; 0x75
 8004444:	d016      	beq.n	8004474 <_printf_i+0xa8>
 8004446:	2a78      	cmp	r2, #120	; 0x78
 8004448:	d1d7      	bne.n	80043fa <_printf_i+0x2e>
 800444a:	0022      	movs	r2, r4
 800444c:	2178      	movs	r1, #120	; 0x78
 800444e:	3245      	adds	r2, #69	; 0x45
 8004450:	7011      	strb	r1, [r2, #0]
 8004452:	4e61      	ldr	r6, [pc, #388]	; (80045d8 <_printf_i+0x20c>)
 8004454:	e022      	b.n	800449c <_printf_i+0xd0>
 8004456:	0025      	movs	r5, r4
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	3542      	adds	r5, #66	; 0x42
 800445c:	1d11      	adds	r1, r2, #4
 800445e:	6019      	str	r1, [r3, #0]
 8004460:	6813      	ldr	r3, [r2, #0]
 8004462:	702b      	strb	r3, [r5, #0]
 8004464:	2301      	movs	r3, #1
 8004466:	e065      	b.n	8004534 <_printf_i+0x168>
 8004468:	6808      	ldr	r0, [r1, #0]
 800446a:	601a      	str	r2, [r3, #0]
 800446c:	0669      	lsls	r1, r5, #25
 800446e:	d5d3      	bpl.n	8004418 <_printf_i+0x4c>
 8004470:	b200      	sxth	r0, r0
 8004472:	e7d1      	b.n	8004418 <_printf_i+0x4c>
 8004474:	6819      	ldr	r1, [r3, #0]
 8004476:	6825      	ldr	r5, [r4, #0]
 8004478:	1d08      	adds	r0, r1, #4
 800447a:	6018      	str	r0, [r3, #0]
 800447c:	6808      	ldr	r0, [r1, #0]
 800447e:	062e      	lsls	r6, r5, #24
 8004480:	d505      	bpl.n	800448e <_printf_i+0xc2>
 8004482:	4e54      	ldr	r6, [pc, #336]	; (80045d4 <_printf_i+0x208>)
 8004484:	2708      	movs	r7, #8
 8004486:	2a6f      	cmp	r2, #111	; 0x6f
 8004488:	d01b      	beq.n	80044c2 <_printf_i+0xf6>
 800448a:	270a      	movs	r7, #10
 800448c:	e019      	b.n	80044c2 <_printf_i+0xf6>
 800448e:	066d      	lsls	r5, r5, #25
 8004490:	d5f7      	bpl.n	8004482 <_printf_i+0xb6>
 8004492:	b280      	uxth	r0, r0
 8004494:	e7f5      	b.n	8004482 <_printf_i+0xb6>
 8004496:	3145      	adds	r1, #69	; 0x45
 8004498:	4e4e      	ldr	r6, [pc, #312]	; (80045d4 <_printf_i+0x208>)
 800449a:	700a      	strb	r2, [r1, #0]
 800449c:	6818      	ldr	r0, [r3, #0]
 800449e:	6822      	ldr	r2, [r4, #0]
 80044a0:	1d01      	adds	r1, r0, #4
 80044a2:	6800      	ldr	r0, [r0, #0]
 80044a4:	6019      	str	r1, [r3, #0]
 80044a6:	0615      	lsls	r5, r2, #24
 80044a8:	d521      	bpl.n	80044ee <_printf_i+0x122>
 80044aa:	07d3      	lsls	r3, r2, #31
 80044ac:	d502      	bpl.n	80044b4 <_printf_i+0xe8>
 80044ae:	2320      	movs	r3, #32
 80044b0:	431a      	orrs	r2, r3
 80044b2:	6022      	str	r2, [r4, #0]
 80044b4:	2710      	movs	r7, #16
 80044b6:	2800      	cmp	r0, #0
 80044b8:	d103      	bne.n	80044c2 <_printf_i+0xf6>
 80044ba:	2320      	movs	r3, #32
 80044bc:	6822      	ldr	r2, [r4, #0]
 80044be:	439a      	bics	r2, r3
 80044c0:	6022      	str	r2, [r4, #0]
 80044c2:	0023      	movs	r3, r4
 80044c4:	2200      	movs	r2, #0
 80044c6:	3343      	adds	r3, #67	; 0x43
 80044c8:	701a      	strb	r2, [r3, #0]
 80044ca:	6863      	ldr	r3, [r4, #4]
 80044cc:	60a3      	str	r3, [r4, #8]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	db58      	blt.n	8004584 <_printf_i+0x1b8>
 80044d2:	2204      	movs	r2, #4
 80044d4:	6821      	ldr	r1, [r4, #0]
 80044d6:	4391      	bics	r1, r2
 80044d8:	6021      	str	r1, [r4, #0]
 80044da:	2800      	cmp	r0, #0
 80044dc:	d154      	bne.n	8004588 <_printf_i+0x1bc>
 80044de:	9d02      	ldr	r5, [sp, #8]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d05a      	beq.n	800459a <_printf_i+0x1ce>
 80044e4:	0025      	movs	r5, r4
 80044e6:	7833      	ldrb	r3, [r6, #0]
 80044e8:	3542      	adds	r5, #66	; 0x42
 80044ea:	702b      	strb	r3, [r5, #0]
 80044ec:	e055      	b.n	800459a <_printf_i+0x1ce>
 80044ee:	0655      	lsls	r5, r2, #25
 80044f0:	d5db      	bpl.n	80044aa <_printf_i+0xde>
 80044f2:	b280      	uxth	r0, r0
 80044f4:	e7d9      	b.n	80044aa <_printf_i+0xde>
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	680d      	ldr	r5, [r1, #0]
 80044fa:	1d10      	adds	r0, r2, #4
 80044fc:	6949      	ldr	r1, [r1, #20]
 80044fe:	6018      	str	r0, [r3, #0]
 8004500:	6813      	ldr	r3, [r2, #0]
 8004502:	062e      	lsls	r6, r5, #24
 8004504:	d501      	bpl.n	800450a <_printf_i+0x13e>
 8004506:	6019      	str	r1, [r3, #0]
 8004508:	e002      	b.n	8004510 <_printf_i+0x144>
 800450a:	066d      	lsls	r5, r5, #25
 800450c:	d5fb      	bpl.n	8004506 <_printf_i+0x13a>
 800450e:	8019      	strh	r1, [r3, #0]
 8004510:	2300      	movs	r3, #0
 8004512:	9d02      	ldr	r5, [sp, #8]
 8004514:	6123      	str	r3, [r4, #16]
 8004516:	e04f      	b.n	80045b8 <_printf_i+0x1ec>
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	1d11      	adds	r1, r2, #4
 800451c:	6019      	str	r1, [r3, #0]
 800451e:	6815      	ldr	r5, [r2, #0]
 8004520:	2100      	movs	r1, #0
 8004522:	6862      	ldr	r2, [r4, #4]
 8004524:	0028      	movs	r0, r5
 8004526:	f000 f859 	bl	80045dc <memchr>
 800452a:	2800      	cmp	r0, #0
 800452c:	d001      	beq.n	8004532 <_printf_i+0x166>
 800452e:	1b40      	subs	r0, r0, r5
 8004530:	6060      	str	r0, [r4, #4]
 8004532:	6863      	ldr	r3, [r4, #4]
 8004534:	6123      	str	r3, [r4, #16]
 8004536:	2300      	movs	r3, #0
 8004538:	9a02      	ldr	r2, [sp, #8]
 800453a:	7013      	strb	r3, [r2, #0]
 800453c:	e03c      	b.n	80045b8 <_printf_i+0x1ec>
 800453e:	6923      	ldr	r3, [r4, #16]
 8004540:	002a      	movs	r2, r5
 8004542:	9904      	ldr	r1, [sp, #16]
 8004544:	9803      	ldr	r0, [sp, #12]
 8004546:	9d05      	ldr	r5, [sp, #20]
 8004548:	47a8      	blx	r5
 800454a:	1c43      	adds	r3, r0, #1
 800454c:	d03e      	beq.n	80045cc <_printf_i+0x200>
 800454e:	6823      	ldr	r3, [r4, #0]
 8004550:	079b      	lsls	r3, r3, #30
 8004552:	d415      	bmi.n	8004580 <_printf_i+0x1b4>
 8004554:	9b07      	ldr	r3, [sp, #28]
 8004556:	68e0      	ldr	r0, [r4, #12]
 8004558:	4298      	cmp	r0, r3
 800455a:	da39      	bge.n	80045d0 <_printf_i+0x204>
 800455c:	0018      	movs	r0, r3
 800455e:	e037      	b.n	80045d0 <_printf_i+0x204>
 8004560:	0022      	movs	r2, r4
 8004562:	2301      	movs	r3, #1
 8004564:	3219      	adds	r2, #25
 8004566:	9904      	ldr	r1, [sp, #16]
 8004568:	9803      	ldr	r0, [sp, #12]
 800456a:	9e05      	ldr	r6, [sp, #20]
 800456c:	47b0      	blx	r6
 800456e:	1c43      	adds	r3, r0, #1
 8004570:	d02c      	beq.n	80045cc <_printf_i+0x200>
 8004572:	3501      	adds	r5, #1
 8004574:	68e3      	ldr	r3, [r4, #12]
 8004576:	9a07      	ldr	r2, [sp, #28]
 8004578:	1a9b      	subs	r3, r3, r2
 800457a:	42ab      	cmp	r3, r5
 800457c:	dcf0      	bgt.n	8004560 <_printf_i+0x194>
 800457e:	e7e9      	b.n	8004554 <_printf_i+0x188>
 8004580:	2500      	movs	r5, #0
 8004582:	e7f7      	b.n	8004574 <_printf_i+0x1a8>
 8004584:	2800      	cmp	r0, #0
 8004586:	d0ad      	beq.n	80044e4 <_printf_i+0x118>
 8004588:	9d02      	ldr	r5, [sp, #8]
 800458a:	0039      	movs	r1, r7
 800458c:	f7fb fe42 	bl	8000214 <__aeabi_uidivmod>
 8004590:	5c73      	ldrb	r3, [r6, r1]
 8004592:	3d01      	subs	r5, #1
 8004594:	702b      	strb	r3, [r5, #0]
 8004596:	2800      	cmp	r0, #0
 8004598:	d1f7      	bne.n	800458a <_printf_i+0x1be>
 800459a:	2f08      	cmp	r7, #8
 800459c:	d109      	bne.n	80045b2 <_printf_i+0x1e6>
 800459e:	6823      	ldr	r3, [r4, #0]
 80045a0:	07db      	lsls	r3, r3, #31
 80045a2:	d506      	bpl.n	80045b2 <_printf_i+0x1e6>
 80045a4:	6863      	ldr	r3, [r4, #4]
 80045a6:	6922      	ldr	r2, [r4, #16]
 80045a8:	4293      	cmp	r3, r2
 80045aa:	dc02      	bgt.n	80045b2 <_printf_i+0x1e6>
 80045ac:	2330      	movs	r3, #48	; 0x30
 80045ae:	3d01      	subs	r5, #1
 80045b0:	702b      	strb	r3, [r5, #0]
 80045b2:	9b02      	ldr	r3, [sp, #8]
 80045b4:	1b5b      	subs	r3, r3, r5
 80045b6:	6123      	str	r3, [r4, #16]
 80045b8:	9b05      	ldr	r3, [sp, #20]
 80045ba:	aa07      	add	r2, sp, #28
 80045bc:	9300      	str	r3, [sp, #0]
 80045be:	0021      	movs	r1, r4
 80045c0:	9b04      	ldr	r3, [sp, #16]
 80045c2:	9803      	ldr	r0, [sp, #12]
 80045c4:	f7ff fe94 	bl	80042f0 <_printf_common>
 80045c8:	1c43      	adds	r3, r0, #1
 80045ca:	d1b8      	bne.n	800453e <_printf_i+0x172>
 80045cc:	2001      	movs	r0, #1
 80045ce:	4240      	negs	r0, r0
 80045d0:	b009      	add	sp, #36	; 0x24
 80045d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045d4:	08004891 	.word	0x08004891
 80045d8:	080048a2 	.word	0x080048a2

080045dc <memchr>:
 80045dc:	b2c9      	uxtb	r1, r1
 80045de:	1882      	adds	r2, r0, r2
 80045e0:	4290      	cmp	r0, r2
 80045e2:	d101      	bne.n	80045e8 <memchr+0xc>
 80045e4:	2000      	movs	r0, #0
 80045e6:	4770      	bx	lr
 80045e8:	7803      	ldrb	r3, [r0, #0]
 80045ea:	428b      	cmp	r3, r1
 80045ec:	d0fb      	beq.n	80045e6 <memchr+0xa>
 80045ee:	3001      	adds	r0, #1
 80045f0:	e7f6      	b.n	80045e0 <memchr+0x4>

080045f2 <memcpy>:
 80045f2:	2300      	movs	r3, #0
 80045f4:	b510      	push	{r4, lr}
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d100      	bne.n	80045fc <memcpy+0xa>
 80045fa:	bd10      	pop	{r4, pc}
 80045fc:	5ccc      	ldrb	r4, [r1, r3]
 80045fe:	54c4      	strb	r4, [r0, r3]
 8004600:	3301      	adds	r3, #1
 8004602:	e7f8      	b.n	80045f6 <memcpy+0x4>

08004604 <memmove>:
 8004604:	b510      	push	{r4, lr}
 8004606:	4288      	cmp	r0, r1
 8004608:	d902      	bls.n	8004610 <memmove+0xc>
 800460a:	188b      	adds	r3, r1, r2
 800460c:	4298      	cmp	r0, r3
 800460e:	d303      	bcc.n	8004618 <memmove+0x14>
 8004610:	2300      	movs	r3, #0
 8004612:	e007      	b.n	8004624 <memmove+0x20>
 8004614:	5c8b      	ldrb	r3, [r1, r2]
 8004616:	5483      	strb	r3, [r0, r2]
 8004618:	3a01      	subs	r2, #1
 800461a:	d2fb      	bcs.n	8004614 <memmove+0x10>
 800461c:	bd10      	pop	{r4, pc}
 800461e:	5ccc      	ldrb	r4, [r1, r3]
 8004620:	54c4      	strb	r4, [r0, r3]
 8004622:	3301      	adds	r3, #1
 8004624:	429a      	cmp	r2, r3
 8004626:	d1fa      	bne.n	800461e <memmove+0x1a>
 8004628:	e7f8      	b.n	800461c <memmove+0x18>
	...

0800462c <_free_r>:
 800462c:	b570      	push	{r4, r5, r6, lr}
 800462e:	0005      	movs	r5, r0
 8004630:	2900      	cmp	r1, #0
 8004632:	d010      	beq.n	8004656 <_free_r+0x2a>
 8004634:	1f0c      	subs	r4, r1, #4
 8004636:	6823      	ldr	r3, [r4, #0]
 8004638:	2b00      	cmp	r3, #0
 800463a:	da00      	bge.n	800463e <_free_r+0x12>
 800463c:	18e4      	adds	r4, r4, r3
 800463e:	0028      	movs	r0, r5
 8004640:	f000 f8d4 	bl	80047ec <__malloc_lock>
 8004644:	4a1d      	ldr	r2, [pc, #116]	; (80046bc <_free_r+0x90>)
 8004646:	6813      	ldr	r3, [r2, #0]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d105      	bne.n	8004658 <_free_r+0x2c>
 800464c:	6063      	str	r3, [r4, #4]
 800464e:	6014      	str	r4, [r2, #0]
 8004650:	0028      	movs	r0, r5
 8004652:	f000 f8cc 	bl	80047ee <__malloc_unlock>
 8004656:	bd70      	pop	{r4, r5, r6, pc}
 8004658:	42a3      	cmp	r3, r4
 800465a:	d909      	bls.n	8004670 <_free_r+0x44>
 800465c:	6821      	ldr	r1, [r4, #0]
 800465e:	1860      	adds	r0, r4, r1
 8004660:	4283      	cmp	r3, r0
 8004662:	d1f3      	bne.n	800464c <_free_r+0x20>
 8004664:	6818      	ldr	r0, [r3, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	1841      	adds	r1, r0, r1
 800466a:	6021      	str	r1, [r4, #0]
 800466c:	e7ee      	b.n	800464c <_free_r+0x20>
 800466e:	0013      	movs	r3, r2
 8004670:	685a      	ldr	r2, [r3, #4]
 8004672:	2a00      	cmp	r2, #0
 8004674:	d001      	beq.n	800467a <_free_r+0x4e>
 8004676:	42a2      	cmp	r2, r4
 8004678:	d9f9      	bls.n	800466e <_free_r+0x42>
 800467a:	6819      	ldr	r1, [r3, #0]
 800467c:	1858      	adds	r0, r3, r1
 800467e:	42a0      	cmp	r0, r4
 8004680:	d10b      	bne.n	800469a <_free_r+0x6e>
 8004682:	6820      	ldr	r0, [r4, #0]
 8004684:	1809      	adds	r1, r1, r0
 8004686:	1858      	adds	r0, r3, r1
 8004688:	6019      	str	r1, [r3, #0]
 800468a:	4282      	cmp	r2, r0
 800468c:	d1e0      	bne.n	8004650 <_free_r+0x24>
 800468e:	6810      	ldr	r0, [r2, #0]
 8004690:	6852      	ldr	r2, [r2, #4]
 8004692:	1841      	adds	r1, r0, r1
 8004694:	6019      	str	r1, [r3, #0]
 8004696:	605a      	str	r2, [r3, #4]
 8004698:	e7da      	b.n	8004650 <_free_r+0x24>
 800469a:	42a0      	cmp	r0, r4
 800469c:	d902      	bls.n	80046a4 <_free_r+0x78>
 800469e:	230c      	movs	r3, #12
 80046a0:	602b      	str	r3, [r5, #0]
 80046a2:	e7d5      	b.n	8004650 <_free_r+0x24>
 80046a4:	6821      	ldr	r1, [r4, #0]
 80046a6:	1860      	adds	r0, r4, r1
 80046a8:	4282      	cmp	r2, r0
 80046aa:	d103      	bne.n	80046b4 <_free_r+0x88>
 80046ac:	6810      	ldr	r0, [r2, #0]
 80046ae:	6852      	ldr	r2, [r2, #4]
 80046b0:	1841      	adds	r1, r0, r1
 80046b2:	6021      	str	r1, [r4, #0]
 80046b4:	6062      	str	r2, [r4, #4]
 80046b6:	605c      	str	r4, [r3, #4]
 80046b8:	e7ca      	b.n	8004650 <_free_r+0x24>
 80046ba:	46c0      	nop			; (mov r8, r8)
 80046bc:	20000240 	.word	0x20000240

080046c0 <_malloc_r>:
 80046c0:	2303      	movs	r3, #3
 80046c2:	b570      	push	{r4, r5, r6, lr}
 80046c4:	1ccd      	adds	r5, r1, #3
 80046c6:	439d      	bics	r5, r3
 80046c8:	3508      	adds	r5, #8
 80046ca:	0006      	movs	r6, r0
 80046cc:	2d0c      	cmp	r5, #12
 80046ce:	d21e      	bcs.n	800470e <_malloc_r+0x4e>
 80046d0:	250c      	movs	r5, #12
 80046d2:	42a9      	cmp	r1, r5
 80046d4:	d81d      	bhi.n	8004712 <_malloc_r+0x52>
 80046d6:	0030      	movs	r0, r6
 80046d8:	f000 f888 	bl	80047ec <__malloc_lock>
 80046dc:	4a25      	ldr	r2, [pc, #148]	; (8004774 <_malloc_r+0xb4>)
 80046de:	6814      	ldr	r4, [r2, #0]
 80046e0:	0021      	movs	r1, r4
 80046e2:	2900      	cmp	r1, #0
 80046e4:	d119      	bne.n	800471a <_malloc_r+0x5a>
 80046e6:	4c24      	ldr	r4, [pc, #144]	; (8004778 <_malloc_r+0xb8>)
 80046e8:	6823      	ldr	r3, [r4, #0]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d103      	bne.n	80046f6 <_malloc_r+0x36>
 80046ee:	0030      	movs	r0, r6
 80046f0:	f000 f86a 	bl	80047c8 <_sbrk_r>
 80046f4:	6020      	str	r0, [r4, #0]
 80046f6:	0029      	movs	r1, r5
 80046f8:	0030      	movs	r0, r6
 80046fa:	f000 f865 	bl	80047c8 <_sbrk_r>
 80046fe:	1c43      	adds	r3, r0, #1
 8004700:	d12b      	bne.n	800475a <_malloc_r+0x9a>
 8004702:	230c      	movs	r3, #12
 8004704:	0030      	movs	r0, r6
 8004706:	6033      	str	r3, [r6, #0]
 8004708:	f000 f871 	bl	80047ee <__malloc_unlock>
 800470c:	e003      	b.n	8004716 <_malloc_r+0x56>
 800470e:	2d00      	cmp	r5, #0
 8004710:	dadf      	bge.n	80046d2 <_malloc_r+0x12>
 8004712:	230c      	movs	r3, #12
 8004714:	6033      	str	r3, [r6, #0]
 8004716:	2000      	movs	r0, #0
 8004718:	bd70      	pop	{r4, r5, r6, pc}
 800471a:	680b      	ldr	r3, [r1, #0]
 800471c:	1b5b      	subs	r3, r3, r5
 800471e:	d419      	bmi.n	8004754 <_malloc_r+0x94>
 8004720:	2b0b      	cmp	r3, #11
 8004722:	d903      	bls.n	800472c <_malloc_r+0x6c>
 8004724:	600b      	str	r3, [r1, #0]
 8004726:	18cc      	adds	r4, r1, r3
 8004728:	6025      	str	r5, [r4, #0]
 800472a:	e003      	b.n	8004734 <_malloc_r+0x74>
 800472c:	684b      	ldr	r3, [r1, #4]
 800472e:	428c      	cmp	r4, r1
 8004730:	d10d      	bne.n	800474e <_malloc_r+0x8e>
 8004732:	6013      	str	r3, [r2, #0]
 8004734:	0030      	movs	r0, r6
 8004736:	f000 f85a 	bl	80047ee <__malloc_unlock>
 800473a:	0020      	movs	r0, r4
 800473c:	2207      	movs	r2, #7
 800473e:	300b      	adds	r0, #11
 8004740:	1d23      	adds	r3, r4, #4
 8004742:	4390      	bics	r0, r2
 8004744:	1ac3      	subs	r3, r0, r3
 8004746:	d0e7      	beq.n	8004718 <_malloc_r+0x58>
 8004748:	425a      	negs	r2, r3
 800474a:	50e2      	str	r2, [r4, r3]
 800474c:	e7e4      	b.n	8004718 <_malloc_r+0x58>
 800474e:	6063      	str	r3, [r4, #4]
 8004750:	000c      	movs	r4, r1
 8004752:	e7ef      	b.n	8004734 <_malloc_r+0x74>
 8004754:	000c      	movs	r4, r1
 8004756:	6849      	ldr	r1, [r1, #4]
 8004758:	e7c3      	b.n	80046e2 <_malloc_r+0x22>
 800475a:	2303      	movs	r3, #3
 800475c:	1cc4      	adds	r4, r0, #3
 800475e:	439c      	bics	r4, r3
 8004760:	42a0      	cmp	r0, r4
 8004762:	d0e1      	beq.n	8004728 <_malloc_r+0x68>
 8004764:	1a21      	subs	r1, r4, r0
 8004766:	0030      	movs	r0, r6
 8004768:	f000 f82e 	bl	80047c8 <_sbrk_r>
 800476c:	1c43      	adds	r3, r0, #1
 800476e:	d1db      	bne.n	8004728 <_malloc_r+0x68>
 8004770:	e7c7      	b.n	8004702 <_malloc_r+0x42>
 8004772:	46c0      	nop			; (mov r8, r8)
 8004774:	20000240 	.word	0x20000240
 8004778:	20000244 	.word	0x20000244

0800477c <_realloc_r>:
 800477c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800477e:	0007      	movs	r7, r0
 8004780:	000d      	movs	r5, r1
 8004782:	0016      	movs	r6, r2
 8004784:	2900      	cmp	r1, #0
 8004786:	d105      	bne.n	8004794 <_realloc_r+0x18>
 8004788:	0011      	movs	r1, r2
 800478a:	f7ff ff99 	bl	80046c0 <_malloc_r>
 800478e:	0004      	movs	r4, r0
 8004790:	0020      	movs	r0, r4
 8004792:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004794:	2a00      	cmp	r2, #0
 8004796:	d103      	bne.n	80047a0 <_realloc_r+0x24>
 8004798:	f7ff ff48 	bl	800462c <_free_r>
 800479c:	0034      	movs	r4, r6
 800479e:	e7f7      	b.n	8004790 <_realloc_r+0x14>
 80047a0:	f000 f826 	bl	80047f0 <_malloc_usable_size_r>
 80047a4:	002c      	movs	r4, r5
 80047a6:	42b0      	cmp	r0, r6
 80047a8:	d2f2      	bcs.n	8004790 <_realloc_r+0x14>
 80047aa:	0031      	movs	r1, r6
 80047ac:	0038      	movs	r0, r7
 80047ae:	f7ff ff87 	bl	80046c0 <_malloc_r>
 80047b2:	1e04      	subs	r4, r0, #0
 80047b4:	d0ec      	beq.n	8004790 <_realloc_r+0x14>
 80047b6:	0029      	movs	r1, r5
 80047b8:	0032      	movs	r2, r6
 80047ba:	f7ff ff1a 	bl	80045f2 <memcpy>
 80047be:	0029      	movs	r1, r5
 80047c0:	0038      	movs	r0, r7
 80047c2:	f7ff ff33 	bl	800462c <_free_r>
 80047c6:	e7e3      	b.n	8004790 <_realloc_r+0x14>

080047c8 <_sbrk_r>:
 80047c8:	2300      	movs	r3, #0
 80047ca:	b570      	push	{r4, r5, r6, lr}
 80047cc:	4c06      	ldr	r4, [pc, #24]	; (80047e8 <_sbrk_r+0x20>)
 80047ce:	0005      	movs	r5, r0
 80047d0:	0008      	movs	r0, r1
 80047d2:	6023      	str	r3, [r4, #0]
 80047d4:	f7fc fd1e 	bl	8001214 <_sbrk>
 80047d8:	1c43      	adds	r3, r0, #1
 80047da:	d103      	bne.n	80047e4 <_sbrk_r+0x1c>
 80047dc:	6823      	ldr	r3, [r4, #0]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d000      	beq.n	80047e4 <_sbrk_r+0x1c>
 80047e2:	602b      	str	r3, [r5, #0]
 80047e4:	bd70      	pop	{r4, r5, r6, pc}
 80047e6:	46c0      	nop			; (mov r8, r8)
 80047e8:	2000024c 	.word	0x2000024c

080047ec <__malloc_lock>:
 80047ec:	4770      	bx	lr

080047ee <__malloc_unlock>:
 80047ee:	4770      	bx	lr

080047f0 <_malloc_usable_size_r>:
 80047f0:	1f0b      	subs	r3, r1, #4
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	1f18      	subs	r0, r3, #4
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	da01      	bge.n	80047fe <_malloc_usable_size_r+0xe>
 80047fa:	580b      	ldr	r3, [r1, r0]
 80047fc:	18c0      	adds	r0, r0, r3
 80047fe:	4770      	bx	lr

08004800 <_init>:
 8004800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004802:	46c0      	nop			; (mov r8, r8)
 8004804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004806:	bc08      	pop	{r3}
 8004808:	469e      	mov	lr, r3
 800480a:	4770      	bx	lr

0800480c <_fini>:
 800480c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800480e:	46c0      	nop			; (mov r8, r8)
 8004810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004812:	bc08      	pop	{r3}
 8004814:	469e      	mov	lr, r3
 8004816:	4770      	bx	lr
