# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/ip/ddr4_0/ip_1/rtl/map" --include "../../../../project_1.gen/sources_1/ip/ddr4_0/rtl/ip_top" --include "../../../../project_1.gen/sources_1/ip/ddr4_0/rtl/cal" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/6f8f/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/0127/hdl/verilog" --include "D:/2024_2/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../project_1.gen/sources_1/ip/fifo_sim_8_32/sim/fifo_sim_8_32.v" \
"../../../../project_1.gen/sources_1/ip/fifo_32w_8r/sim/fifo_32w_8r.v" \
"../../../../project_1.gen/sources_1/ip/dec_fifo_8w_8r/sim/dec_fifo_8w_8r.v" \
"../../../../../EnDec_src/DeSync.v" \
"../../../../../EnDec_src/Decoder.v" \
"../../../../../EnDec_src/Encoder.v" \
"../../../../../EnDec_src/Sync.v" \
"../../../../project_1.srcs/sources_1/imports/imports/gtwizard_ultrascale_0_prbs_any.v" \
"../../../../project_1.srcs/sources_1/new/pre_deinterleaver.v" \
"../../../../project_1.srcs/sources_1/new/pre_interleaver.v" \
"../../../../project_1.srcs/sources_1/new/rx_chain.v" \
"../../../../project_1.srcs/sources_1/new/tx_chain.v" \
"../../../../project_1.srcs/sim_1/new/loopback_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
