#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x135e75090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x135e742a0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x135ec9d20_0 .net "active", 0 0, L_0x135ed30a0;  1 drivers
v0x135ec9dd0_0 .var "clk", 0 0;
v0x135ec9ee0_0 .var "clk_enable", 0 0;
v0x135ec9f70_0 .net "data_address", 31 0, v0x135ec7b00_0;  1 drivers
v0x135eca000_0 .net "data_read", 0 0, L_0x135ed2800;  1 drivers
v0x135eca090_0 .var "data_readdata", 31 0;
v0x135eca120_0 .net "data_write", 0 0, L_0x135ed2170;  1 drivers
v0x135eca1b0_0 .net "data_writedata", 31 0, v0x135ec07a0_0;  1 drivers
v0x135eca280_0 .net "instr_address", 31 0, L_0x135ed31d0;  1 drivers
v0x135eca390_0 .var "instr_readdata", 31 0;
v0x135eca420_0 .net "register_v0", 31 0, L_0x135ed0a40;  1 drivers
v0x135eca4f0_0 .var "reset", 0 0;
S_0x135e76fa0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x135e742a0;
 .timescale 0 0;
v0x135eb36b0_0 .var "ex_imm", 31 0;
v0x135ebd460_0 .var "expected", 31 0;
v0x135ebd500_0 .var "i", 4 0;
v0x135ebd5b0_0 .var "imm", 15 0;
v0x135ebd660_0 .var "imm_instr", 31 0;
v0x135ebd750_0 .var "opcode", 5 0;
v0x135ebd800_0 .var "rs", 4 0;
v0x135ebd8b0_0 .var "rt", 4 0;
v0x135ebd960_0 .var "test", 31 0;
v0x135ebda70_0 .var "test_imm", 15 0;
E_0x135ea7720 .event posedge, v0x135ec0b10_0;
S_0x135ebdb20 .scope module, "dut" "mips_cpu_harvard" 3 138, 4 1 0, S_0x135e742a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x135ecbb90 .functor OR 1, L_0x135ecb840, L_0x135ecba50, C4<0>, C4<0>;
L_0x135ecbc80 .functor BUFZ 1, L_0x135ecb330, C4<0>, C4<0>, C4<0>;
L_0x135ecc010 .functor BUFZ 1, L_0x135ecb450, C4<0>, C4<0>, C4<0>;
L_0x135ecc160 .functor AND 1, L_0x135ecb330, L_0x135ecc2b0, C4<1>, C4<1>;
L_0x135ecc450 .functor OR 1, L_0x135ecc160, L_0x135ecc1d0, C4<0>, C4<0>;
L_0x135ecc590 .functor OR 1, L_0x135ecc450, L_0x135ecbf30, C4<0>, C4<0>;
L_0x135ecc680 .functor OR 1, L_0x135ecc590, L_0x135ecd920, C4<0>, C4<0>;
L_0x135ecc770 .functor OR 1, L_0x135ecc680, L_0x135ecd400, C4<0>, C4<0>;
L_0x135ecd2c0 .functor AND 1, L_0x135eccdd0, L_0x135eccef0, C4<1>, C4<1>;
L_0x135ecd400 .functor OR 1, L_0x135eccb70, L_0x135ecd2c0, C4<0>, C4<0>;
L_0x135ecd920 .functor AND 1, L_0x135ecd0a0, L_0x135ecd590, C4<1>, C4<1>;
L_0x135ecdea0 .functor OR 1, L_0x135ecd7c0, L_0x135ecdb50, C4<0>, C4<0>;
L_0x135ecb0e0 .functor OR 1, L_0x135ece230, L_0x135ece4e0, C4<0>, C4<0>;
L_0x135ece8c0 .functor AND 1, L_0x135ecbe30, L_0x135ecb0e0, C4<1>, C4<1>;
L_0x135ecea50 .functor OR 1, L_0x135ece6a0, L_0x135eceb90, C4<0>, C4<0>;
L_0x135ece850 .functor OR 1, L_0x135ecea50, L_0x135ecee40, C4<0>, C4<0>;
L_0x135ecefa0 .functor AND 1, L_0x135ecb330, L_0x135ece850, C4<1>, C4<1>;
L_0x135ecec70 .functor AND 1, L_0x135ecb330, L_0x135ecf160, C4<1>, C4<1>;
L_0x135ecd1e0 .functor AND 1, L_0x135ecb330, L_0x135ecece0, C4<1>, C4<1>;
L_0x135ecfbb0 .functor AND 1, v0x135ec79e0_0, v0x135ec9a20_0, C4<1>, C4<1>;
L_0x135ecfc20 .functor AND 1, L_0x135ecfbb0, L_0x135ecc770, C4<1>, C4<1>;
L_0x135ecfe00 .functor OR 1, L_0x135ecd400, L_0x135ecd920, C4<0>, C4<0>;
L_0x135ed0ab0 .functor BUFZ 32, L_0x135ed06e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135ed0c60 .functor BUFZ 32, L_0x135ed0990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135ed1ac0 .functor AND 1, v0x135ec9ee0_0, L_0x135ecefa0, C4<1>, C4<1>;
L_0x135ed1c00 .functor AND 1, L_0x135ed1ac0, v0x135ec79e0_0, C4<1>, C4<1>;
L_0x135ed0440 .functor AND 1, L_0x135ed1c00, L_0x135ed1d10, C4<1>, C4<1>;
L_0x135ed2100 .functor AND 1, v0x135ec79e0_0, v0x135ec9a20_0, C4<1>, C4<1>;
L_0x135ed2170 .functor AND 1, L_0x135ed2100, L_0x135ecc900, C4<1>, C4<1>;
L_0x135ed1e50 .functor OR 1, L_0x135ed2020, L_0x135ed2350, C4<0>, C4<0>;
L_0x135ed2690 .functor AND 1, L_0x135ed1e50, L_0x135ed1f40, C4<1>, C4<1>;
L_0x135ed2800 .functor OR 1, L_0x135ecbf30, L_0x135ed2690, C4<0>, C4<0>;
L_0x135ed30a0 .functor BUFZ 1, v0x135ec79e0_0, C4<0>, C4<0>, C4<0>;
L_0x135ed31d0 .functor BUFZ 32, v0x135ec7a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135ec2b50_0 .net *"_ivl_102", 31 0, L_0x135ecd4f0;  1 drivers
L_0x1380884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec2be0_0 .net *"_ivl_105", 25 0, L_0x1380884d8;  1 drivers
L_0x138088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec2c70_0 .net/2u *"_ivl_106", 31 0, L_0x138088520;  1 drivers
v0x135ec2d00_0 .net *"_ivl_108", 0 0, L_0x135ecd0a0;  1 drivers
v0x135ec2d90_0 .net *"_ivl_111", 5 0, L_0x135ecd720;  1 drivers
L_0x138088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x135ec2e30_0 .net/2u *"_ivl_112", 5 0, L_0x138088568;  1 drivers
v0x135ec2ee0_0 .net *"_ivl_114", 0 0, L_0x135ecd590;  1 drivers
v0x135ec2f80_0 .net *"_ivl_118", 31 0, L_0x135ecdab0;  1 drivers
L_0x1380880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x135ec3030_0 .net/2u *"_ivl_12", 5 0, L_0x1380880a0;  1 drivers
L_0x1380885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec3140_0 .net *"_ivl_121", 25 0, L_0x1380885b0;  1 drivers
L_0x1380885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x135ec31f0_0 .net/2u *"_ivl_122", 31 0, L_0x1380885f8;  1 drivers
v0x135ec32a0_0 .net *"_ivl_124", 0 0, L_0x135ecd7c0;  1 drivers
v0x135ec3340_0 .net *"_ivl_126", 31 0, L_0x135ecdc80;  1 drivers
L_0x138088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec33f0_0 .net *"_ivl_129", 25 0, L_0x138088640;  1 drivers
L_0x138088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x135ec34a0_0 .net/2u *"_ivl_130", 31 0, L_0x138088688;  1 drivers
v0x135ec3550_0 .net *"_ivl_132", 0 0, L_0x135ecdb50;  1 drivers
v0x135ec35f0_0 .net *"_ivl_136", 31 0, L_0x135ecdf90;  1 drivers
L_0x1380886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec3780_0 .net *"_ivl_139", 25 0, L_0x1380886d0;  1 drivers
L_0x138088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec3810_0 .net/2u *"_ivl_140", 31 0, L_0x138088718;  1 drivers
v0x135ec38c0_0 .net *"_ivl_142", 0 0, L_0x135ecbe30;  1 drivers
v0x135ec3960_0 .net *"_ivl_145", 5 0, L_0x135ece340;  1 drivers
L_0x138088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x135ec3a10_0 .net/2u *"_ivl_146", 5 0, L_0x138088760;  1 drivers
v0x135ec3ac0_0 .net *"_ivl_148", 0 0, L_0x135ece230;  1 drivers
v0x135ec3b60_0 .net *"_ivl_151", 5 0, L_0x135ece600;  1 drivers
L_0x1380887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x135ec3c10_0 .net/2u *"_ivl_152", 5 0, L_0x1380887a8;  1 drivers
v0x135ec3cc0_0 .net *"_ivl_154", 0 0, L_0x135ece4e0;  1 drivers
v0x135ec3d60_0 .net *"_ivl_157", 0 0, L_0x135ecb0e0;  1 drivers
L_0x1380880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x135ec3e00_0 .net/2u *"_ivl_16", 5 0, L_0x1380880e8;  1 drivers
v0x135ec3eb0_0 .net *"_ivl_161", 1 0, L_0x135ece970;  1 drivers
L_0x1380887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x135ec3f60_0 .net/2u *"_ivl_162", 1 0, L_0x1380887f0;  1 drivers
v0x135ec4010_0 .net *"_ivl_164", 0 0, L_0x135ece6a0;  1 drivers
L_0x138088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x135ec40b0_0 .net/2u *"_ivl_166", 5 0, L_0x138088838;  1 drivers
v0x135ec4160_0 .net *"_ivl_168", 0 0, L_0x135eceb90;  1 drivers
v0x135ec3690_0 .net *"_ivl_171", 0 0, L_0x135ecea50;  1 drivers
L_0x138088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x135ec43f0_0 .net/2u *"_ivl_172", 5 0, L_0x138088880;  1 drivers
v0x135ec4480_0 .net *"_ivl_174", 0 0, L_0x135ecee40;  1 drivers
v0x135ec4510_0 .net *"_ivl_177", 0 0, L_0x135ece850;  1 drivers
L_0x1380888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x135ec45a0_0 .net/2u *"_ivl_180", 5 0, L_0x1380888c8;  1 drivers
v0x135ec4640_0 .net *"_ivl_182", 0 0, L_0x135ecf160;  1 drivers
L_0x138088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x135ec46e0_0 .net/2u *"_ivl_186", 5 0, L_0x138088910;  1 drivers
v0x135ec4790_0 .net *"_ivl_188", 0 0, L_0x135ecece0;  1 drivers
L_0x138088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x135ec4830_0 .net/2u *"_ivl_196", 4 0, L_0x138088958;  1 drivers
v0x135ec48e0_0 .net *"_ivl_199", 4 0, L_0x135ecf2a0;  1 drivers
v0x135ec4990_0 .net *"_ivl_20", 31 0, L_0x135ecb6a0;  1 drivers
v0x135ec4a40_0 .net *"_ivl_201", 4 0, L_0x135ecf860;  1 drivers
v0x135ec4af0_0 .net *"_ivl_202", 4 0, L_0x135ecf900;  1 drivers
v0x135ec4ba0_0 .net *"_ivl_207", 0 0, L_0x135ecfbb0;  1 drivers
v0x135ec4c40_0 .net *"_ivl_211", 0 0, L_0x135ecfe00;  1 drivers
L_0x1380889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135ec4ce0_0 .net/2u *"_ivl_212", 31 0, L_0x1380889a0;  1 drivers
v0x135ec4d90_0 .net *"_ivl_214", 31 0, L_0x135ecfe70;  1 drivers
v0x135ec4e40_0 .net *"_ivl_216", 31 0, L_0x135ecf9a0;  1 drivers
v0x135ec4ef0_0 .net *"_ivl_218", 31 0, L_0x135ed0110;  1 drivers
v0x135ec4fa0_0 .net *"_ivl_220", 31 0, L_0x135ecffd0;  1 drivers
v0x135ec5050_0 .net *"_ivl_229", 0 0, L_0x135ed1ac0;  1 drivers
L_0x138088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec50f0_0 .net *"_ivl_23", 25 0, L_0x138088130;  1 drivers
v0x135ec51a0_0 .net *"_ivl_231", 0 0, L_0x135ed1c00;  1 drivers
v0x135ec5240_0 .net *"_ivl_232", 31 0, L_0x135ed1c70;  1 drivers
L_0x138088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec52f0_0 .net *"_ivl_235", 30 0, L_0x138088ac0;  1 drivers
L_0x138088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x135ec53a0_0 .net/2u *"_ivl_236", 31 0, L_0x138088b08;  1 drivers
v0x135ec5450_0 .net *"_ivl_238", 0 0, L_0x135ed1d10;  1 drivers
L_0x138088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x135ec54f0_0 .net/2u *"_ivl_24", 31 0, L_0x138088178;  1 drivers
v0x135ec55a0_0 .net *"_ivl_243", 0 0, L_0x135ed2100;  1 drivers
L_0x138088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x135ec5640_0 .net/2u *"_ivl_246", 5 0, L_0x138088b50;  1 drivers
L_0x138088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x135ec56f0_0 .net/2u *"_ivl_250", 5 0, L_0x138088b98;  1 drivers
v0x135ec57a0_0 .net *"_ivl_257", 0 0, L_0x135ed1f40;  1 drivers
v0x135ec4200_0 .net *"_ivl_259", 0 0, L_0x135ed2690;  1 drivers
v0x135ec42a0_0 .net *"_ivl_26", 0 0, L_0x135ecb840;  1 drivers
L_0x138088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x135ec4340_0 .net/2u *"_ivl_262", 5 0, L_0x138088be0;  1 drivers
L_0x138088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x135ec5830_0 .net/2u *"_ivl_266", 5 0, L_0x138088c28;  1 drivers
v0x135ec58e0_0 .net *"_ivl_271", 15 0, L_0x135ed2d40;  1 drivers
v0x135ec5990_0 .net *"_ivl_272", 17 0, L_0x135ed28f0;  1 drivers
L_0x138088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135ec5a40_0 .net *"_ivl_275", 1 0, L_0x138088cb8;  1 drivers
v0x135ec5af0_0 .net *"_ivl_278", 15 0, L_0x135ed3000;  1 drivers
v0x135ec5ba0_0 .net *"_ivl_28", 31 0, L_0x135ecb960;  1 drivers
L_0x138088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135ec5c50_0 .net *"_ivl_280", 1 0, L_0x138088d00;  1 drivers
v0x135ec5d00_0 .net *"_ivl_283", 0 0, L_0x135ed2f20;  1 drivers
L_0x138088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x135ec5db0_0 .net/2u *"_ivl_284", 13 0, L_0x138088d48;  1 drivers
L_0x138088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec5e60_0 .net/2u *"_ivl_286", 13 0, L_0x138088d90;  1 drivers
v0x135ec5f10_0 .net *"_ivl_288", 13 0, L_0x135ed32c0;  1 drivers
L_0x1380881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec5fc0_0 .net *"_ivl_31", 25 0, L_0x1380881c0;  1 drivers
L_0x138088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x135ec6070_0 .net/2u *"_ivl_32", 31 0, L_0x138088208;  1 drivers
v0x135ec6120_0 .net *"_ivl_34", 0 0, L_0x135ecba50;  1 drivers
v0x135ec61c0_0 .net *"_ivl_4", 31 0, L_0x135ecb200;  1 drivers
v0x135ec6270_0 .net *"_ivl_41", 2 0, L_0x135ecbd30;  1 drivers
L_0x138088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x135ec6320_0 .net/2u *"_ivl_42", 2 0, L_0x138088250;  1 drivers
v0x135ec63d0_0 .net *"_ivl_49", 2 0, L_0x135ecc0c0;  1 drivers
L_0x138088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x135ec6480_0 .net/2u *"_ivl_50", 2 0, L_0x138088298;  1 drivers
v0x135ec6530_0 .net *"_ivl_55", 0 0, L_0x135ecc2b0;  1 drivers
v0x135ec65d0_0 .net *"_ivl_57", 0 0, L_0x135ecc160;  1 drivers
v0x135ec6670_0 .net *"_ivl_59", 0 0, L_0x135ecc450;  1 drivers
v0x135ec6710_0 .net *"_ivl_61", 0 0, L_0x135ecc590;  1 drivers
v0x135ec67b0_0 .net *"_ivl_63", 0 0, L_0x135ecc680;  1 drivers
v0x135ec6850_0 .net *"_ivl_67", 2 0, L_0x135ecc840;  1 drivers
L_0x1380882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x135ec6900_0 .net/2u *"_ivl_68", 2 0, L_0x1380882e0;  1 drivers
L_0x138088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec69b0_0 .net *"_ivl_7", 25 0, L_0x138088010;  1 drivers
v0x135ec6a60_0 .net *"_ivl_72", 31 0, L_0x135eccad0;  1 drivers
L_0x138088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec6b10_0 .net *"_ivl_75", 25 0, L_0x138088328;  1 drivers
L_0x138088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x135ec6bc0_0 .net/2u *"_ivl_76", 31 0, L_0x138088370;  1 drivers
v0x135ec6c70_0 .net *"_ivl_78", 0 0, L_0x135eccb70;  1 drivers
L_0x138088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec6d10_0 .net/2u *"_ivl_8", 31 0, L_0x138088058;  1 drivers
v0x135ec6dc0_0 .net *"_ivl_80", 31 0, L_0x135eccd30;  1 drivers
L_0x1380883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec6e70_0 .net *"_ivl_83", 25 0, L_0x1380883b8;  1 drivers
L_0x138088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x135ec6f20_0 .net/2u *"_ivl_84", 31 0, L_0x138088400;  1 drivers
v0x135ec6fd0_0 .net *"_ivl_86", 0 0, L_0x135eccdd0;  1 drivers
v0x135ec7070_0 .net *"_ivl_89", 0 0, L_0x135eccc90;  1 drivers
v0x135ec7120_0 .net *"_ivl_90", 31 0, L_0x135eccfa0;  1 drivers
L_0x138088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ec71d0_0 .net *"_ivl_93", 30 0, L_0x138088448;  1 drivers
L_0x138088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x135ec7280_0 .net/2u *"_ivl_94", 31 0, L_0x138088490;  1 drivers
v0x135ec7330_0 .net *"_ivl_96", 0 0, L_0x135eccef0;  1 drivers
v0x135ec73d0_0 .net *"_ivl_99", 0 0, L_0x135ecd2c0;  1 drivers
v0x135ec7470_0 .net "active", 0 0, L_0x135ed30a0;  alias, 1 drivers
v0x135ec7510_0 .net "alu_op1", 31 0, L_0x135ed0ab0;  1 drivers
v0x135ec75b0_0 .net "alu_op2", 31 0, L_0x135ed0c60;  1 drivers
v0x135ec7650_0 .net "alui_instr", 0 0, L_0x135ecc1d0;  1 drivers
v0x135ec76f0_0 .net "b_flag", 0 0, v0x135ebe780_0;  1 drivers
v0x135ec77a0_0 .net "b_imm", 17 0, L_0x135ed2e00;  1 drivers
v0x135ec7830_0 .net "b_offset", 31 0, L_0x135ed3440;  1 drivers
v0x135ec78c0_0 .net "clk", 0 0, v0x135ec9dd0_0;  1 drivers
v0x135ec7950_0 .net "clk_enable", 0 0, v0x135ec9ee0_0;  1 drivers
v0x135ec79e0_0 .var "cpu_active", 0 0;
v0x135ec7a70_0 .var "curr_addr", 31 0;
v0x135ec7b00_0 .var "data_address", 31 0;
v0x135ec7ba0_0 .net "data_read", 0 0, L_0x135ed2800;  alias, 1 drivers
v0x135ec7c40_0 .net "data_readdata", 31 0, v0x135eca090_0;  1 drivers
v0x135ec7d20_0 .net "data_write", 0 0, L_0x135ed2170;  alias, 1 drivers
v0x135ec7dc0_0 .net "data_writedata", 31 0, v0x135ec07a0_0;  alias, 1 drivers
v0x135ec7e60_0 .var "delay_slot", 31 0;
v0x135ec7f00_0 .net "effective_addr", 31 0, v0x135ebeb40_0;  1 drivers
v0x135ec7fa0_0 .net "funct_code", 5 0, L_0x135ecb160;  1 drivers
v0x135ec8050_0 .net "hi_out", 31 0, v0x135ec0ba0_0;  1 drivers
v0x135ec8110_0 .net "hl_reg_enable", 0 0, L_0x135ed0440;  1 drivers
v0x135ec81e0_0 .net "instr_address", 31 0, L_0x135ed31d0;  alias, 1 drivers
v0x135ec8280_0 .net "instr_opcode", 5 0, L_0x135ecb000;  1 drivers
v0x135ec8320_0 .net "instr_readdata", 31 0, v0x135eca390_0;  1 drivers
v0x135ec83f0_0 .net "j_imm", 0 0, L_0x135ecdea0;  1 drivers
v0x135ec8490_0 .net "j_reg", 0 0, L_0x135ece8c0;  1 drivers
v0x135ec8530_0 .net "link_const", 0 0, L_0x135ecd400;  1 drivers
v0x135ec85d0_0 .net "link_reg", 0 0, L_0x135ecd920;  1 drivers
v0x135ec8670_0 .net "lo_out", 31 0, v0x135ec12b0_0;  1 drivers
v0x135ec8710_0 .net "load_data", 31 0, v0x135ebfbf0_0;  1 drivers
v0x135ec87c0_0 .net "load_instr", 0 0, L_0x135ecbf30;  1 drivers
v0x135ec8850_0 .net "lw", 0 0, L_0x135ecb450;  1 drivers
v0x135ec88f0_0 .net "lwl", 0 0, L_0x135ed22a0;  1 drivers
v0x135ec8990_0 .net "lwr", 0 0, L_0x135ed2430;  1 drivers
v0x135ec8a30_0 .net "mem_to_reg", 0 0, L_0x135ecc010;  1 drivers
v0x135ec8ad0_0 .net "mfhi", 0 0, L_0x135ecec70;  1 drivers
v0x135ec8b70_0 .net "mflo", 0 0, L_0x135ecd1e0;  1 drivers
v0x135ec8c10_0 .net "movefrom", 0 0, L_0x135ecbb90;  1 drivers
v0x135ec8cb0_0 .net "muldiv", 0 0, L_0x135ecefa0;  1 drivers
v0x135ec8d50_0 .var "next_delay_slot", 31 0;
v0x135ec8e00_0 .net "partial_store", 0 0, L_0x135ed1e50;  1 drivers
v0x135ec8ea0_0 .net "r_format", 0 0, L_0x135ecb330;  1 drivers
v0x135ec8f40_0 .net "reg_a_read_data", 31 0, L_0x135ed06e0;  1 drivers
v0x135ec9000_0 .net "reg_a_read_index", 4 0, L_0x135ecf600;  1 drivers
v0x135ec90b0_0 .net "reg_b_read_data", 31 0, L_0x135ed0990;  1 drivers
v0x135ec9180_0 .net "reg_b_read_index", 4 0, L_0x135ecf200;  1 drivers
v0x135ec9220_0 .net "reg_dst", 0 0, L_0x135ecbc80;  1 drivers
v0x135ec92b0_0 .net "reg_write", 0 0, L_0x135ecc770;  1 drivers
v0x135ec9350_0 .net "reg_write_data", 31 0, L_0x135ed03a0;  1 drivers
v0x135ec9410_0 .net "reg_write_enable", 0 0, L_0x135ecfc20;  1 drivers
v0x135ec94c0_0 .net "reg_write_index", 4 0, L_0x135ecf760;  1 drivers
v0x135ec9570_0 .net "register_v0", 31 0, L_0x135ed0a40;  alias, 1 drivers
v0x135ec9620_0 .net "reset", 0 0, v0x135eca4f0_0;  1 drivers
v0x135ec96b0_0 .net "result", 31 0, v0x135ebef90_0;  1 drivers
v0x135ec9760_0 .net "result_hi", 31 0, v0x135ebe930_0;  1 drivers
v0x135ec9830_0 .net "result_lo", 31 0, v0x135ebea90_0;  1 drivers
v0x135ec9900_0 .net "sb", 0 0, L_0x135ed2020;  1 drivers
v0x135ec9990_0 .net "sh", 0 0, L_0x135ed2350;  1 drivers
v0x135ec9a20_0 .var "state", 0 0;
v0x135ec9ac0_0 .net "store_instr", 0 0, L_0x135ecc900;  1 drivers
v0x135ec9b60_0 .net "sw", 0 0, L_0x135ecb5c0;  1 drivers
E_0x135ebd6f0/0 .event edge, v0x135ebe780_0, v0x135ec7e60_0, v0x135ec7830_0, v0x135ec83f0_0;
E_0x135ebd6f0/1 .event edge, v0x135ebe9e0_0, v0x135ec8490_0, v0x135ec1f70_0, v0x135ec7a70_0;
E_0x135ebd6f0 .event/or E_0x135ebd6f0/0, E_0x135ebd6f0/1;
E_0x135ebdeb0 .event edge, v0x135ec88f0_0, v0x135ec8990_0, v0x135ec04a0_0, v0x135ebeb40_0;
L_0x135ecb000 .part v0x135eca390_0, 26, 6;
L_0x135ecb160 .part v0x135eca390_0, 0, 6;
L_0x135ecb200 .concat [ 6 26 0 0], L_0x135ecb000, L_0x138088010;
L_0x135ecb330 .cmp/eq 32, L_0x135ecb200, L_0x138088058;
L_0x135ecb450 .cmp/eq 6, L_0x135ecb000, L_0x1380880a0;
L_0x135ecb5c0 .cmp/eq 6, L_0x135ecb000, L_0x1380880e8;
L_0x135ecb6a0 .concat [ 6 26 0 0], L_0x135ecb000, L_0x138088130;
L_0x135ecb840 .cmp/eq 32, L_0x135ecb6a0, L_0x138088178;
L_0x135ecb960 .concat [ 6 26 0 0], L_0x135ecb000, L_0x1380881c0;
L_0x135ecba50 .cmp/eq 32, L_0x135ecb960, L_0x138088208;
L_0x135ecbd30 .part L_0x135ecb000, 3, 3;
L_0x135ecbf30 .cmp/eq 3, L_0x135ecbd30, L_0x138088250;
L_0x135ecc0c0 .part L_0x135ecb000, 3, 3;
L_0x135ecc1d0 .cmp/eq 3, L_0x135ecc0c0, L_0x138088298;
L_0x135ecc2b0 .reduce/nor L_0x135ecefa0;
L_0x135ecc840 .part L_0x135ecb000, 3, 3;
L_0x135ecc900 .cmp/eq 3, L_0x135ecc840, L_0x1380882e0;
L_0x135eccad0 .concat [ 6 26 0 0], L_0x135ecb000, L_0x138088328;
L_0x135eccb70 .cmp/eq 32, L_0x135eccad0, L_0x138088370;
L_0x135eccd30 .concat [ 6 26 0 0], L_0x135ecb000, L_0x1380883b8;
L_0x135eccdd0 .cmp/eq 32, L_0x135eccd30, L_0x138088400;
L_0x135eccc90 .part v0x135eca390_0, 20, 1;
L_0x135eccfa0 .concat [ 1 31 0 0], L_0x135eccc90, L_0x138088448;
L_0x135eccef0 .cmp/eq 32, L_0x135eccfa0, L_0x138088490;
L_0x135ecd4f0 .concat [ 6 26 0 0], L_0x135ecb000, L_0x1380884d8;
L_0x135ecd0a0 .cmp/eq 32, L_0x135ecd4f0, L_0x138088520;
L_0x135ecd720 .part v0x135eca390_0, 0, 6;
L_0x135ecd590 .cmp/eq 6, L_0x135ecd720, L_0x138088568;
L_0x135ecdab0 .concat [ 6 26 0 0], L_0x135ecb000, L_0x1380885b0;
L_0x135ecd7c0 .cmp/eq 32, L_0x135ecdab0, L_0x1380885f8;
L_0x135ecdc80 .concat [ 6 26 0 0], L_0x135ecb000, L_0x138088640;
L_0x135ecdb50 .cmp/eq 32, L_0x135ecdc80, L_0x138088688;
L_0x135ecdf90 .concat [ 6 26 0 0], L_0x135ecb000, L_0x1380886d0;
L_0x135ecbe30 .cmp/eq 32, L_0x135ecdf90, L_0x138088718;
L_0x135ece340 .part v0x135eca390_0, 0, 6;
L_0x135ece230 .cmp/eq 6, L_0x135ece340, L_0x138088760;
L_0x135ece600 .part v0x135eca390_0, 0, 6;
L_0x135ece4e0 .cmp/eq 6, L_0x135ece600, L_0x1380887a8;
L_0x135ece970 .part L_0x135ecb160, 3, 2;
L_0x135ece6a0 .cmp/eq 2, L_0x135ece970, L_0x1380887f0;
L_0x135eceb90 .cmp/eq 6, L_0x135ecb160, L_0x138088838;
L_0x135ecee40 .cmp/eq 6, L_0x135ecb160, L_0x138088880;
L_0x135ecf160 .cmp/eq 6, L_0x135ecb160, L_0x1380888c8;
L_0x135ecece0 .cmp/eq 6, L_0x135ecb160, L_0x138088910;
L_0x135ecf600 .part v0x135eca390_0, 21, 5;
L_0x135ecf200 .part v0x135eca390_0, 16, 5;
L_0x135ecf2a0 .part v0x135eca390_0, 11, 5;
L_0x135ecf860 .part v0x135eca390_0, 16, 5;
L_0x135ecf900 .functor MUXZ 5, L_0x135ecf860, L_0x135ecf2a0, L_0x135ecbc80, C4<>;
L_0x135ecf760 .functor MUXZ 5, L_0x135ecf900, L_0x138088958, L_0x135ecd400, C4<>;
L_0x135ecfe70 .arith/sum 32, v0x135ec7e60_0, L_0x1380889a0;
L_0x135ecf9a0 .functor MUXZ 32, v0x135ebef90_0, v0x135ebfbf0_0, L_0x135ecc010, C4<>;
L_0x135ed0110 .functor MUXZ 32, L_0x135ecf9a0, v0x135ec12b0_0, L_0x135ecd1e0, C4<>;
L_0x135ecffd0 .functor MUXZ 32, L_0x135ed0110, v0x135ec0ba0_0, L_0x135ecec70, C4<>;
L_0x135ed03a0 .functor MUXZ 32, L_0x135ecffd0, L_0x135ecfe70, L_0x135ecfe00, C4<>;
L_0x135ed1c70 .concat [ 1 31 0 0], v0x135ec9a20_0, L_0x138088ac0;
L_0x135ed1d10 .cmp/eq 32, L_0x135ed1c70, L_0x138088b08;
L_0x135ed2020 .cmp/eq 6, L_0x135ecb000, L_0x138088b50;
L_0x135ed2350 .cmp/eq 6, L_0x135ecb000, L_0x138088b98;
L_0x135ed1f40 .reduce/nor v0x135ec9a20_0;
L_0x135ed22a0 .cmp/eq 6, L_0x135ecb000, L_0x138088be0;
L_0x135ed2430 .cmp/eq 6, L_0x135ecb000, L_0x138088c28;
L_0x135ed2d40 .part v0x135eca390_0, 0, 16;
L_0x135ed28f0 .concat [ 16 2 0 0], L_0x135ed2d40, L_0x138088cb8;
L_0x135ed3000 .part L_0x135ed28f0, 0, 16;
L_0x135ed2e00 .concat [ 2 16 0 0], L_0x138088d00, L_0x135ed3000;
L_0x135ed2f20 .part L_0x135ed2e00, 17, 1;
L_0x135ed32c0 .functor MUXZ 14, L_0x138088d90, L_0x138088d48, L_0x135ed2f20, C4<>;
L_0x135ed3440 .concat [ 18 14 0 0], L_0x135ed2e00, L_0x135ed32c0;
S_0x135ebdf00 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x135ebdb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x135ebe250_0 .net *"_ivl_10", 15 0, L_0x135ed1540;  1 drivers
L_0x138088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135ebe310_0 .net/2u *"_ivl_14", 15 0, L_0x138088a78;  1 drivers
v0x135ebe3c0_0 .net *"_ivl_17", 15 0, L_0x135ed1680;  1 drivers
v0x135ebe480_0 .net *"_ivl_5", 0 0, L_0x135ed0e90;  1 drivers
v0x135ebe530_0 .net *"_ivl_6", 15 0, L_0x135ece3e0;  1 drivers
v0x135ebe620_0 .net *"_ivl_9", 15 0, L_0x135ed1240;  1 drivers
v0x135ebe6d0_0 .net "addr_rt", 4 0, L_0x135ed1860;  1 drivers
v0x135ebe780_0 .var "b_flag", 0 0;
v0x135ebe820_0 .net "funct", 5 0, L_0x135ed0df0;  1 drivers
v0x135ebe930_0 .var "hi", 31 0;
v0x135ebe9e0_0 .net "instructionword", 31 0, v0x135eca390_0;  alias, 1 drivers
v0x135ebea90_0 .var "lo", 31 0;
v0x135ebeb40_0 .var "memaddroffset", 31 0;
v0x135ebebf0_0 .var "multresult", 63 0;
v0x135ebeca0_0 .net "op1", 31 0, L_0x135ed0ab0;  alias, 1 drivers
v0x135ebed50_0 .net "op2", 31 0, L_0x135ed0c60;  alias, 1 drivers
v0x135ebee00_0 .net "opcode", 5 0, L_0x135ed0d50;  1 drivers
v0x135ebef90_0 .var "result", 31 0;
v0x135ebf020_0 .net "shamt", 4 0, L_0x135ed17c0;  1 drivers
v0x135ebf0d0_0 .net/s "sign_op1", 31 0, L_0x135ed0ab0;  alias, 1 drivers
v0x135ebf190_0 .net/s "sign_op2", 31 0, L_0x135ed0c60;  alias, 1 drivers
v0x135ebf220_0 .net "simmediatedata", 31 0, L_0x135ed15e0;  1 drivers
v0x135ebf2b0_0 .net "simmediatedatas", 31 0, L_0x135ed15e0;  alias, 1 drivers
v0x135ebf340_0 .net "uimmediatedata", 31 0, L_0x135ed1720;  1 drivers
v0x135ebf3d0_0 .net "unsign_op1", 31 0, L_0x135ed0ab0;  alias, 1 drivers
v0x135ebf4a0_0 .net "unsign_op2", 31 0, L_0x135ed0c60;  alias, 1 drivers
v0x135ebf580_0 .var "unsigned_result", 31 0;
E_0x135ebe1c0/0 .event edge, v0x135ebee00_0, v0x135ebe820_0, v0x135ebed50_0, v0x135ebf020_0;
E_0x135ebe1c0/1 .event edge, v0x135ebeca0_0, v0x135ebebf0_0, v0x135ebe6d0_0, v0x135ebf220_0;
E_0x135ebe1c0/2 .event edge, v0x135ebf340_0, v0x135ebf580_0;
E_0x135ebe1c0 .event/or E_0x135ebe1c0/0, E_0x135ebe1c0/1, E_0x135ebe1c0/2;
L_0x135ed0d50 .part v0x135eca390_0, 26, 6;
L_0x135ed0df0 .part v0x135eca390_0, 0, 6;
L_0x135ed0e90 .part v0x135eca390_0, 15, 1;
LS_0x135ece3e0_0_0 .concat [ 1 1 1 1], L_0x135ed0e90, L_0x135ed0e90, L_0x135ed0e90, L_0x135ed0e90;
LS_0x135ece3e0_0_4 .concat [ 1 1 1 1], L_0x135ed0e90, L_0x135ed0e90, L_0x135ed0e90, L_0x135ed0e90;
LS_0x135ece3e0_0_8 .concat [ 1 1 1 1], L_0x135ed0e90, L_0x135ed0e90, L_0x135ed0e90, L_0x135ed0e90;
LS_0x135ece3e0_0_12 .concat [ 1 1 1 1], L_0x135ed0e90, L_0x135ed0e90, L_0x135ed0e90, L_0x135ed0e90;
L_0x135ece3e0 .concat [ 4 4 4 4], LS_0x135ece3e0_0_0, LS_0x135ece3e0_0_4, LS_0x135ece3e0_0_8, LS_0x135ece3e0_0_12;
L_0x135ed1240 .part v0x135eca390_0, 0, 16;
L_0x135ed1540 .concat [ 16 0 0 0], L_0x135ed1240;
L_0x135ed15e0 .concat [ 16 16 0 0], L_0x135ed1540, L_0x135ece3e0;
L_0x135ed1680 .part v0x135eca390_0, 0, 16;
L_0x135ed1720 .concat [ 16 16 0 0], L_0x135ed1680, L_0x138088a78;
L_0x135ed17c0 .part v0x135eca390_0, 6, 5;
L_0x135ed1860 .part v0x135eca390_0, 16, 5;
S_0x135ebf6d0 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x135ebdb20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x135ebf920_0 .net "address", 31 0, v0x135ebeb40_0;  alias, 1 drivers
v0x135ebf9e0_0 .net "datafromMem", 31 0, v0x135eca090_0;  alias, 1 drivers
v0x135ebfa80_0 .net "instr_word", 31 0, v0x135eca390_0;  alias, 1 drivers
v0x135ebfb50_0 .net "opcode", 5 0, L_0x135ed1900;  1 drivers
v0x135ebfbf0_0 .var "out_transformed", 31 0;
v0x135ebfce0_0 .net "whichbyte", 1 0, L_0x135ed19a0;  1 drivers
E_0x135ebf8f0 .event edge, v0x135ebfb50_0, v0x135ebf9e0_0, v0x135ebfce0_0, v0x135ebe9e0_0;
L_0x135ed1900 .part v0x135eca390_0, 26, 6;
L_0x135ed19a0 .part v0x135ebeb40_0, 0, 2;
S_0x135ebfdd0 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x135ebdb20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x135ec00a0_0 .net *"_ivl_1", 1 0, L_0x135ed2510;  1 drivers
L_0x138088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x135ec0160_0 .net *"_ivl_5", 0 0, L_0x138088c70;  1 drivers
v0x135ec0210_0 .net "bytenum", 2 0, L_0x135ed2ae0;  1 drivers
v0x135ec02d0_0 .net "dataword", 31 0, v0x135eca090_0;  alias, 1 drivers
v0x135ec0390_0 .net "eff_addr", 31 0, v0x135ebeb40_0;  alias, 1 drivers
v0x135ec04a0_0 .net "opcode", 5 0, L_0x135ecb000;  alias, 1 drivers
v0x135ec0530_0 .net "regbyte", 7 0, L_0x135ed2bc0;  1 drivers
v0x135ec05e0_0 .net "reghalfword", 15 0, L_0x135ed2c80;  1 drivers
v0x135ec0690_0 .net "regword", 31 0, L_0x135ed0990;  alias, 1 drivers
v0x135ec07a0_0 .var "storedata", 31 0;
E_0x135ec0040/0 .event edge, v0x135ec04a0_0, v0x135ec0690_0, v0x135ec0210_0, v0x135ec0530_0;
E_0x135ec0040/1 .event edge, v0x135ebf9e0_0, v0x135ec05e0_0;
E_0x135ec0040 .event/or E_0x135ec0040/0, E_0x135ec0040/1;
L_0x135ed2510 .part v0x135ebeb40_0, 0, 2;
L_0x135ed2ae0 .concat [ 2 1 0 0], L_0x135ed2510, L_0x138088c70;
L_0x135ed2bc0 .part L_0x135ed0990, 0, 8;
L_0x135ed2c80 .part L_0x135ed0990, 0, 16;
S_0x135ec08d0 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x135ebdb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x135ec0b10_0 .net "clk", 0 0, v0x135ec9dd0_0;  alias, 1 drivers
v0x135ec0ba0_0 .var "data", 31 0;
v0x135ec0c30_0 .net "data_in", 31 0, v0x135ebe930_0;  alias, 1 drivers
v0x135ec0d00_0 .net "data_out", 31 0, v0x135ec0ba0_0;  alias, 1 drivers
v0x135ec0da0_0 .net "enable", 0 0, L_0x135ed0440;  alias, 1 drivers
v0x135ec0e80_0 .net "reset", 0 0, v0x135eca4f0_0;  alias, 1 drivers
S_0x135ec0fa0 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x135ebdb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x135ec1220_0 .net "clk", 0 0, v0x135ec9dd0_0;  alias, 1 drivers
v0x135ec12b0_0 .var "data", 31 0;
v0x135ec1340_0 .net "data_in", 31 0, v0x135ebea90_0;  alias, 1 drivers
v0x135ec1410_0 .net "data_out", 31 0, v0x135ec12b0_0;  alias, 1 drivers
v0x135ec14b0_0 .net "enable", 0 0, L_0x135ed0440;  alias, 1 drivers
v0x135ec1580_0 .net "reset", 0 0, v0x135eca4f0_0;  alias, 1 drivers
S_0x135ec1690 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x135ebdb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x135ed06e0 .functor BUFZ 32, L_0x135ed0270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135ed0990 .functor BUFZ 32, L_0x135ed07d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135ec22f0_2 .array/port v0x135ec22f0, 2;
L_0x135ed0a40 .functor BUFZ 32, v0x135ec22f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135ec19c0_0 .net *"_ivl_0", 31 0, L_0x135ed0270;  1 drivers
v0x135ec1a80_0 .net *"_ivl_10", 6 0, L_0x135ed0870;  1 drivers
L_0x138088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135ec1b20_0 .net *"_ivl_13", 1 0, L_0x138088a30;  1 drivers
v0x135ec1bc0_0 .net *"_ivl_2", 6 0, L_0x135ed0600;  1 drivers
L_0x1380889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135ec1c70_0 .net *"_ivl_5", 1 0, L_0x1380889e8;  1 drivers
v0x135ec1d60_0 .net *"_ivl_8", 31 0, L_0x135ed07d0;  1 drivers
v0x135ec1e10_0 .net "r_clk", 0 0, v0x135ec9dd0_0;  alias, 1 drivers
v0x135ec1ee0_0 .net "r_clk_enable", 0 0, v0x135ec9ee0_0;  alias, 1 drivers
v0x135ec1f70_0 .net "read_data1", 31 0, L_0x135ed06e0;  alias, 1 drivers
v0x135ec2080_0 .net "read_data2", 31 0, L_0x135ed0990;  alias, 1 drivers
v0x135ec2130_0 .net "read_reg1", 4 0, L_0x135ecf600;  alias, 1 drivers
v0x135ec21c0_0 .net "read_reg2", 4 0, L_0x135ecf200;  alias, 1 drivers
v0x135ec2250_0 .net "register_v0", 31 0, L_0x135ed0a40;  alias, 1 drivers
v0x135ec22f0 .array "registers", 0 31, 31 0;
v0x135ec2690_0 .net "reset", 0 0, v0x135eca4f0_0;  alias, 1 drivers
v0x135ec2760_0 .net "write_control", 0 0, L_0x135ecfc20;  alias, 1 drivers
v0x135ec2800_0 .net "write_data", 31 0, L_0x135ed03a0;  alias, 1 drivers
v0x135ec2990_0 .net "write_reg", 4 0, L_0x135ecf760;  alias, 1 drivers
L_0x135ed0270 .array/port v0x135ec22f0, L_0x135ed0600;
L_0x135ed0600 .concat [ 5 2 0 0], L_0x135ecf600, L_0x1380889e8;
L_0x135ed07d0 .array/port v0x135ec22f0, L_0x135ed0870;
L_0x135ed0870 .concat [ 5 2 0 0], L_0x135ecf200, L_0x138088a30;
S_0x135ea9500 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x135ea8290 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1380536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135eca600_0 .net "in", 31 0, o0x1380536d0;  0 drivers
v0x135eca690_0 .var "out", 31 0;
S_0x135e95870 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x138053790 .functor BUFZ 1, C4<z>; HiZ drive
v0x135eca720_0 .net "clk", 0 0, o0x138053790;  0 drivers
o0x1380537c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135eca7b0_0 .net "data_address", 31 0, o0x1380537c0;  0 drivers
o0x1380537f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x135eca860_0 .net "data_read", 0 0, o0x1380537f0;  0 drivers
v0x135eca910_0 .var "data_readdata", 31 0;
o0x138053850 .functor BUFZ 1, C4<z>; HiZ drive
v0x135eca9c0_0 .net "data_write", 0 0, o0x138053850;  0 drivers
o0x138053880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135ecaaa0_0 .net "data_writedata", 31 0, o0x138053880;  0 drivers
S_0x135ea7540 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1380539d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x135ecabe0_0 .net "clk", 0 0, o0x1380539d0;  0 drivers
v0x135ecac90_0 .var "curr_addr", 31 0;
o0x138053a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x135ecad40_0 .net "enable", 0 0, o0x138053a30;  0 drivers
o0x138053a60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x135ecadf0_0 .net "next_addr", 31 0, o0x138053a60;  0 drivers
o0x138053a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x135ecaea0_0 .net "reset", 0 0, o0x138053a90;  0 drivers
E_0x135e8fd20 .event posedge, v0x135ecabe0_0;
    .scope S_0x135ec1690;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135ec22f0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x135ec1690;
T_1 ;
    %wait E_0x135ea7720;
    %load/vec4 v0x135ec2690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x135ec1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x135ec2760_0;
    %load/vec4 v0x135ec2990_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x135ec2800_0;
    %load/vec4 v0x135ec2990_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135ec22f0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x135ebdf00;
T_2 ;
    %wait E_0x135ebe1c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
    %load/vec4 v0x135ebee00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x135ebe820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x135ebf190_0;
    %ix/getv 4, v0x135ebf020_0;
    %shiftl 4;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x135ebf190_0;
    %ix/getv 4, v0x135ebf020_0;
    %shiftr 4;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x135ebf190_0;
    %ix/getv 4, v0x135ebf020_0;
    %shiftr/s 4;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x135ebf190_0;
    %load/vec4 v0x135ebf3d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x135ebf190_0;
    %load/vec4 v0x135ebf3d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x135ebf190_0;
    %load/vec4 v0x135ebf3d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x135ebf0d0_0;
    %pad/s 64;
    %load/vec4 v0x135ebf190_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x135ebebf0_0, 0, 64;
    %load/vec4 v0x135ebebf0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x135ebe930_0, 0, 32;
    %load/vec4 v0x135ebebf0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x135ebea90_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x135ebf3d0_0;
    %pad/u 64;
    %load/vec4 v0x135ebf4a0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x135ebebf0_0, 0, 64;
    %load/vec4 v0x135ebebf0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x135ebe930_0, 0, 32;
    %load/vec4 v0x135ebebf0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x135ebea90_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf190_0;
    %mod/s;
    %store/vec4 v0x135ebe930_0, 0, 32;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf190_0;
    %div/s;
    %store/vec4 v0x135ebea90_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf4a0_0;
    %mod;
    %store/vec4 v0x135ebe930_0, 0, 32;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf4a0_0;
    %div;
    %store/vec4 v0x135ebea90_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x135ebeca0_0;
    %store/vec4 v0x135ebe930_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x135ebeca0_0;
    %store/vec4 v0x135ebea90_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf190_0;
    %add;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf4a0_0;
    %add;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf4a0_0;
    %sub;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf4a0_0;
    %and;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf4a0_0;
    %or;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf4a0_0;
    %xor;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf4a0_0;
    %or;
    %inv;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf190_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf4a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x135ebe6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x135ebf0d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x135ebf0d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x135ebf0d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x135ebf0d0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf190_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebed50_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x135ebf0d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x135ebf0d0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ebe780_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf220_0;
    %add;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf220_0;
    %add;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf220_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf2b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf340_0;
    %and;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf340_0;
    %or;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x135ebf3d0_0;
    %load/vec4 v0x135ebf340_0;
    %xor;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x135ebf340_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x135ebf580_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf220_0;
    %add;
    %store/vec4 v0x135ebeb40_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf220_0;
    %add;
    %store/vec4 v0x135ebeb40_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf220_0;
    %add;
    %store/vec4 v0x135ebeb40_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf220_0;
    %add;
    %store/vec4 v0x135ebeb40_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf220_0;
    %add;
    %store/vec4 v0x135ebeb40_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf220_0;
    %add;
    %store/vec4 v0x135ebeb40_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf220_0;
    %add;
    %store/vec4 v0x135ebeb40_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x135ebf0d0_0;
    %load/vec4 v0x135ebf220_0;
    %add;
    %store/vec4 v0x135ebeb40_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x135ebf580_0;
    %store/vec4 v0x135ebef90_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x135ebf6d0;
T_3 ;
    %wait E_0x135ebf8f0;
    %load/vec4 v0x135ebfb50_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x135ebfce0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x135ebfce0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x135ebfce0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x135ebfce0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x135ebf9e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x135ebfa80_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x135ebfbf0_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x135ec0fa0;
T_4 ;
    %wait E_0x135ea7720;
    %load/vec4 v0x135ec1580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135ec12b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x135ec14b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x135ec1340_0;
    %assign/vec4 v0x135ec12b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x135ec08d0;
T_5 ;
    %wait E_0x135ea7720;
    %load/vec4 v0x135ec0e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135ec0ba0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x135ec0da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x135ec0c30_0;
    %assign/vec4 v0x135ec0ba0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x135ebfdd0;
T_6 ;
    %wait E_0x135ec0040;
    %load/vec4 v0x135ec04a0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x135ec0690_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135ec07a0_0, 4, 8;
    %load/vec4 v0x135ec0690_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135ec07a0_0, 4, 8;
    %load/vec4 v0x135ec0690_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135ec07a0_0, 4, 8;
    %load/vec4 v0x135ec0690_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x135ec07a0_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x135ec04a0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x135ec0210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x135ec0530_0;
    %load/vec4 v0x135ec02d0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ec07a0_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x135ec02d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x135ec0530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135ec02d0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x135ec07a0_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x135ec02d0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x135ec0530_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135ec02d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ec07a0_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x135ec02d0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x135ec0530_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ec07a0_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x135ec04a0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x135ec0210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x135ec05e0_0;
    %load/vec4 v0x135ec02d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ec07a0_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x135ec02d0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x135ec05e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ec07a0_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x135ebdb20;
T_7 ;
    %wait E_0x135ebdeb0;
    %load/vec4 v0x135ec88f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x135ec8990_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x135ec8280_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x135ec7f00_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x135ec7b00_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x135ebdb20;
T_8 ;
    %wait E_0x135ebd6f0;
    %load/vec4 v0x135ec76f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x135ec7e60_0;
    %load/vec4 v0x135ec7830_0;
    %add;
    %store/vec4 v0x135ec8d50_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x135ec83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x135ec7e60_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x135ec8320_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x135ec8d50_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x135ec8490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x135ec8f40_0;
    %store/vec4 v0x135ec8d50_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x135ec7a70_0;
    %addi 4, 0, 32;
    %store/vec4 v0x135ec8d50_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x135ebdb20;
T_9 ;
    %wait E_0x135ea7720;
    %load/vec4 v0x135ec7950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x135ec9620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x135ec7a70_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x135ec7e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135ec79e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135ec9a20_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x135ec79e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x135ec9a20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x135ec9a20_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x135ec9a20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135ec9a20_0, 0;
    %load/vec4 v0x135ec8d50_0;
    %assign/vec4 v0x135ec7a70_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x135ec7e60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135ec79e0_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x135e742a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135ec9dd0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x135ec9dd0_0;
    %inv;
    %store/vec4 v0x135ec9dd0_0, 0, 1;
    %delay 4, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %end;
    .thread T_10;
    .scope S_0x135e742a0;
T_11 ;
    %fork t_1, S_0x135e76fa0;
    %jmp t_0;
    .scope S_0x135e76fa0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135eca4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135ec9ee0_0, 0, 1;
    %wait E_0x135ea7720;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135eca4f0_0, 0, 1;
    %wait E_0x135ea7720;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x135ebd500_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x135eca090_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x135ebd750_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x135ebd800_0, 0, 5;
    %load/vec4 v0x135ebd500_0;
    %store/vec4 v0x135ebd8b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x135ebd5b0_0, 0, 16;
    %load/vec4 v0x135ebd750_0;
    %load/vec4 v0x135ebd800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135ebd8b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135ebd5b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebd660_0, 0, 32;
    %load/vec4 v0x135ebd660_0;
    %store/vec4 v0x135eca390_0, 0, 32;
    %load/vec4 v0x135eca090_0;
    %load/vec4 v0x135ebd500_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x135eca090_0, 0, 32;
    %wait E_0x135ea7720;
    %wait E_0x135ea7720;
    %delay 2, 0;
    %load/vec4 v0x135eca120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_11.3 ;
    %load/vec4 v0x135eca000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_11.5 ;
    %load/vec4 v0x135ebd500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x135ebd500_0, 0, 5;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x135ebd500_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x135ebd750_0, 0, 6;
    %load/vec4 v0x135ebd500_0;
    %store/vec4 v0x135ebd800_0, 0, 5;
    %load/vec4 v0x135ebd500_0;
    %addi 15, 0, 5;
    %store/vec4 v0x135ebd8b0_0, 0, 5;
    %load/vec4 v0x135ebd500_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x135ebd5b0_0, 0, 16;
    %load/vec4 v0x135ebd750_0;
    %load/vec4 v0x135ebd800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135ebd8b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135ebd5b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebd660_0, 0, 32;
    %load/vec4 v0x135ebd660_0;
    %store/vec4 v0x135eca390_0, 0, 32;
    %wait E_0x135ea7720;
    %wait E_0x135ea7720;
    %delay 2, 0;
    %load/vec4 v0x135ebd500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x135ebd500_0, 0, 5;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x135ebd500_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x135ebd960_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_11.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.9, 5;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x135ebd750_0, 0, 6;
    %load/vec4 v0x135ebd500_0;
    %addi 15, 0, 5;
    %store/vec4 v0x135ebd800_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x135ebd8b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x135ebd5b0_0, 0, 16;
    %load/vec4 v0x135ebd750_0;
    %load/vec4 v0x135ebd800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135ebd8b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x135ebd5b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135ebd660_0, 0, 32;
    %load/vec4 v0x135ebd660_0;
    %store/vec4 v0x135eca390_0, 0, 32;
    %wait E_0x135ea7720;
    %delay 2, 0;
    %load/vec4 v0x135ebd500_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x135ebda70_0, 0, 16;
    %load/vec4 v0x135ebda70_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %load/vec4 v0x135ebda70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x135eb36b0_0, 0, 32;
    %vpi_call/w 3 129 "$display", "%b", v0x135eb36b0_0 {0 0 0};
    %load/vec4 v0x135ebd960_0;
    %load/vec4 v0x135ebd500_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x135ebd960_0, 0, 32;
    %load/vec4 v0x135ebd960_0;
    %load/vec4 v0x135eb36b0_0;
    %add;
    %store/vec4 v0x135ebd460_0, 0, 32;
    %load/vec4 v0x135eca420_0;
    %load/vec4 v0x135ebd460_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %jmp T_11.13;
T_11.12 ;
    %vpi_call/w 3 133 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x135ebd460_0, v0x135eca420_0 {0 0 0};
T_11.13 ;
    %load/vec4 v0x135ebd500_0;
    %addi 1, 0, 5;
    %store/vec4 v0x135ebd500_0, 0, 5;
    %jmp T_11.8;
T_11.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x135e742a0;
t_0 %join;
    %end;
    .thread T_11;
    .scope S_0x135ea7540;
T_12 ;
    %wait E_0x135e8fd20;
    %load/vec4 v0x135ecaea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x135ecac90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x135ecad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x135ecadf0_0;
    %assign/vec4 v0x135ecac90_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
