
LED_Strahler_Base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088b0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000308  08008a50  08008a50  00018a50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d58  08008d58  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08008d58  08008d58  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008d58  08008d58  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d58  08008d58  00018d58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d5c  08008d5c  00018d5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008d60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  200001dc  08008f3c  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000528  08008f3c  00020528  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ad0  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002fb8  00000000  00000000  00033cdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e38  00000000  00000000  00036c98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cc0  00000000  00000000  00037ad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000222ed  00000000  00000000  00038790  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ee51  00000000  00000000  0005aa7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b70b0  00000000  00000000  000698ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012097e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004720  00000000  00000000  001209fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008a38 	.word	0x08008a38

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08008a38 	.word	0x08008a38

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <_Z14LED_Base_Setupv>:
LED_SerialParser *PC_parser;
uint32_t sync_time;


void LED_Base_Setup(void)
{
 8000bb8:	b598      	push	{r3, r4, r7, lr}
 8000bba:	af00      	add	r7, sp, #0
	BT_uart = new USART_Handler(BT_UART_HANDLE);
 8000bbc:	f44f 7002 	mov.w	r0, #520	; 0x208
 8000bc0:	f005 fc3b 	bl	800643a <_Znwj>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	461c      	mov	r4, r3
 8000bc8:	491b      	ldr	r1, [pc, #108]	; (8000c38 <_Z14LED_Base_Setupv+0x80>)
 8000bca:	4620      	mov	r0, r4
 8000bcc:	f000 fbb1 	bl	8001332 <_ZN13USART_HandlerC1ER20__UART_HandleTypeDef>
 8000bd0:	4b1a      	ldr	r3, [pc, #104]	; (8000c3c <_Z14LED_Base_Setupv+0x84>)
 8000bd2:	601c      	str	r4, [r3, #0]
	PC_uart = new USART_Handler(PC_UART_HANDLE);
 8000bd4:	f44f 7002 	mov.w	r0, #520	; 0x208
 8000bd8:	f005 fc2f 	bl	800643a <_Znwj>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	461c      	mov	r4, r3
 8000be0:	4917      	ldr	r1, [pc, #92]	; (8000c40 <_Z14LED_Base_Setupv+0x88>)
 8000be2:	4620      	mov	r0, r4
 8000be4:	f000 fba5 	bl	8001332 <_ZN13USART_HandlerC1ER20__UART_HandleTypeDef>
 8000be8:	4b16      	ldr	r3, [pc, #88]	; (8000c44 <_Z14LED_Base_Setupv+0x8c>)
 8000bea:	601c      	str	r4, [r3, #0]

	BT_parser = new LED_SerialParser(BT_uart);
 8000bec:	2054      	movs	r0, #84	; 0x54
 8000bee:	f005 fc24 	bl	800643a <_Znwj>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	461c      	mov	r4, r3
 8000bf6:	4b11      	ldr	r3, [pc, #68]	; (8000c3c <_Z14LED_Base_Setupv+0x84>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4620      	mov	r0, r4
 8000bfe:	f000 f917 	bl	8000e30 <_ZN16LED_SerialParserC1EP13USART_Handler>
 8000c02:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <_Z14LED_Base_Setupv+0x90>)
 8000c04:	601c      	str	r4, [r3, #0]
	PC_parser = new LED_SerialParser(PC_uart);
 8000c06:	2054      	movs	r0, #84	; 0x54
 8000c08:	f005 fc17 	bl	800643a <_Znwj>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	461c      	mov	r4, r3
 8000c10:	4b0c      	ldr	r3, [pc, #48]	; (8000c44 <_Z14LED_Base_Setupv+0x8c>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4619      	mov	r1, r3
 8000c16:	4620      	mov	r0, r4
 8000c18:	f000 f90a 	bl	8000e30 <_ZN16LED_SerialParserC1EP13USART_Handler>
 8000c1c:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <_Z14LED_Base_Setupv+0x94>)
 8000c1e:	601c      	str	r4, [r3, #0]

	LED_NRF24L01_Init();
 8000c20:	f000 f874 	bl	8000d0c <_Z17LED_NRF24L01_Initv>

	sync_time = HAL_GetTick() - TIMEBASE_SYNC_PERIOD;
 8000c24:	f001 fd94 	bl	8002750 <HAL_GetTick>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8000c2e:	4a08      	ldr	r2, [pc, #32]	; (8000c50 <_Z14LED_Base_Setupv+0x98>)
 8000c30:	6013      	str	r3, [r2, #0]
}
 8000c32:	bf00      	nop
 8000c34:	bd98      	pop	{r3, r4, r7, pc}
 8000c36:	bf00      	nop
 8000c38:	200002fc 	.word	0x200002fc
 8000c3c:	200001f8 	.word	0x200001f8
 8000c40:	2000037c 	.word	0x2000037c
 8000c44:	200001fc 	.word	0x200001fc
 8000c48:	20000200 	.word	0x20000200
 8000c4c:	20000204 	.word	0x20000204
 8000c50:	20000208 	.word	0x20000208

08000c54 <_Z15LED_Base_Handlev>:



void LED_Base_Handle(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
	NRF24L01_DataPacket cmd;
	cmd.CMD = CMD_IGNORE;
 8000c5a:	23ff      	movs	r3, #255	; 0xff
 8000c5c:	713b      	strb	r3, [r7, #4]

	//Parse inputs for new data
	BT_parser->Parse();
 8000c5e:	4b28      	ldr	r3, [pc, #160]	; (8000d00 <_Z15LED_Base_Handlev+0xac>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	4618      	mov	r0, r3
 8000c64:	f000 f905 	bl	8000e72 <_ZN16LED_SerialParser5ParseEv>
	PC_parser->Parse();
 8000c68:	4b26      	ldr	r3, [pc, #152]	; (8000d04 <_Z15LED_Base_Handlev+0xb0>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f000 f900 	bl	8000e72 <_ZN16LED_SerialParser5ParseEv>

	//Check for new data
	if(BT_parser->Available() == true)
 8000c72:	4b23      	ldr	r3, [pc, #140]	; (8000d00 <_Z15LED_Base_Handlev+0xac>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f000 fb36 	bl	80012e8 <_ZN16LED_SerialParser9AvailableEv>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d007      	beq.n	8000c92 <_Z15LED_Base_Handlev+0x3e>
	{
		BT_parser->ReadCMD(&cmd);
 8000c82:	4b1f      	ldr	r3, [pc, #124]	; (8000d00 <_Z15LED_Base_Handlev+0xac>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	1d3a      	adds	r2, r7, #4
 8000c88:	4611      	mov	r1, r2
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f000 fb39 	bl	8001302 <_ZN16LED_SerialParser7ReadCMDEP19NRF24L01_DataPacket>
 8000c90:	e00e      	b.n	8000cb0 <_Z15LED_Base_Handlev+0x5c>
	}
	else if(PC_parser->Available() == true)
 8000c92:	4b1c      	ldr	r3, [pc, #112]	; (8000d04 <_Z15LED_Base_Handlev+0xb0>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 fb26 	bl	80012e8 <_ZN16LED_SerialParser9AvailableEv>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d006      	beq.n	8000cb0 <_Z15LED_Base_Handlev+0x5c>
	{
		PC_parser->ReadCMD(&cmd);
 8000ca2:	4b18      	ldr	r3, [pc, #96]	; (8000d04 <_Z15LED_Base_Handlev+0xb0>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	1d3a      	adds	r2, r7, #4
 8000ca8:	4611      	mov	r1, r2
 8000caa:	4618      	mov	r0, r3
 8000cac:	f000 fb29 	bl	8001302 <_ZN16LED_SerialParser7ReadCMDEP19NRF24L01_DataPacket>
	}

	//Check if a new command was received
	if(cmd.CMD == CMD_IGNORE)
 8000cb0:	793b      	ldrb	r3, [r7, #4]
 8000cb2:	2bff      	cmp	r3, #255	; 0xff
 8000cb4:	d11e      	bne.n	8000cf4 <_Z15LED_Base_Handlev+0xa0>
	{
		//No new command received! Handle timebase sync commands instead
		if((HAL_GetTick() - sync_time) >= TIMEBASE_SYNC_PERIOD)
 8000cb6:	f001 fd4b 	bl	8002750 <HAL_GetTick>
 8000cba:	4602      	mov	r2, r0
 8000cbc:	4b12      	ldr	r3, [pc, #72]	; (8000d08 <_Z15LED_Base_Handlev+0xb4>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	bf8c      	ite	hi
 8000cca:	2301      	movhi	r3, #1
 8000ccc:	2300      	movls	r3, #0
 8000cce:	b2db      	uxtb	r3, r3
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d011      	beq.n	8000cf8 <_Z15LED_Base_Handlev+0xa4>
		{
			sync_time = HAL_GetTick();
 8000cd4:	f001 fd3c 	bl	8002750 <HAL_GetTick>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	4b0b      	ldr	r3, [pc, #44]	; (8000d08 <_Z15LED_Base_Handlev+0xb4>)
 8000cdc:	601a      	str	r2, [r3, #0]
			cmd.SetTimebase.CMD = CMD_SETTIMEBASE;
 8000cde:	2302      	movs	r3, #2
 8000ce0:	713b      	strb	r3, [r7, #4]
			cmd.SetTimebase.Timebase = sync_time;
 8000ce2:	4b09      	ldr	r3, [pc, #36]	; (8000d08 <_Z15LED_Base_Handlev+0xb4>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f8c7 3005 	str.w	r3, [r7, #5]
			LED_NRF24L01_Send(cmd.Data);
 8000cea:	1d3b      	adds	r3, r7, #4
 8000cec:	4618      	mov	r0, r3
 8000cee:	f000 f891 	bl	8000e14 <_Z17LED_NRF24L01_SendPh>
		}
		return;
 8000cf2:	e001      	b.n	8000cf8 <_Z15LED_Base_Handlev+0xa4>
	}
	return;
 8000cf4:	bf00      	nop
 8000cf6:	e000      	b.n	8000cfa <_Z15LED_Base_Handlev+0xa6>
		return;
 8000cf8:	bf00      	nop

	default:
		LED_NRF24L01_Send(cmd.Data);
		break;
	}
}
 8000cfa:	3710      	adds	r7, #16
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	20000200 	.word	0x20000200
 8000d04:	20000204 	.word	0x20000204
 8000d08:	20000208 	.word	0x20000208

08000d0c <_Z17LED_NRF24L01_Initv>:
NRF24L01_IRQ_t NRF_IRQ;



void LED_NRF24L01_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
	OwnGroup = 0;
 8000d10:	4b18      	ldr	r3, [pc, #96]	; (8000d74 <_Z17LED_NRF24L01_Initv+0x68>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	701a      	strb	r2, [r3, #0]

	//Init SPI interface
	NRF24L01_SPI_Send(0x55);
 8000d16:	2055      	movs	r0, #85	; 0x55
 8000d18:	f001 f8c4 	bl	8001ea4 <NRF24L01_SPI_Send>

	NRF24L01_Init(LED_NRF24L01_CHANNEL, LED_NRF24L01_PAYLOAD); // Do basic init
 8000d1c:	210c      	movs	r1, #12
 8000d1e:	2073      	movs	r0, #115	; 0x73
 8000d20:	f000 fe36 	bl	8001990 <NRF24L01_Init>

	NRF24L01_SetRF(LED_NRF24L01_DATARATE, LED_NRF24L01_OUTPUT_POWER); /* Set RF settings */
 8000d24:	2103      	movs	r1, #3
 8000d26:	2001      	movs	r0, #1
 8000d28:	f001 f870 	bl	8001e0c <NRF24L01_SetRF>

	NRF24L01_CE_LOW;
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2104      	movs	r1, #4
 8000d30:	4811      	ldr	r0, [pc, #68]	; (8000d78 <_Z17LED_NRF24L01_Initv+0x6c>)
 8000d32:	f002 feeb 	bl	8003b0c <HAL_GPIO_WritePin>
	OwnAddress = LED_NRF24L01_BROADCAST_ADDR;
 8000d36:	4b11      	ldr	r3, [pc, #68]	; (8000d7c <_Z17LED_NRF24L01_Initv+0x70>)
 8000d38:	4a11      	ldr	r2, [pc, #68]	; (8000d80 <_Z17LED_NRF24L01_Initv+0x74>)
 8000d3a:	601a      	str	r2, [r3, #0]
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_TX_ADDR, (uint8_t*)&OwnAddress, 4);	//Setup transmit address
 8000d3c:	2204      	movs	r2, #4
 8000d3e:	490f      	ldr	r1, [pc, #60]	; (8000d7c <_Z17LED_NRF24L01_Initv+0x70>)
 8000d40:	2010      	movs	r0, #16
 8000d42:	f000 fee9 	bl	8001b18 <NRF24L01_WriteRegisterMulti>
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P0, (uint8_t*)&OwnAddress, 4);	//Setup receive address
 8000d46:	2204      	movs	r2, #4
 8000d48:	490c      	ldr	r1, [pc, #48]	; (8000d7c <_Z17LED_NRF24L01_Initv+0x70>)
 8000d4a:	200a      	movs	r0, #10
 8000d4c:	f000 fee4 	bl	8001b18 <NRF24L01_WriteRegisterMulti>
	OwnAddress = LED_NRF24L01_BASE_ADDR;
 8000d50:	4b0a      	ldr	r3, [pc, #40]	; (8000d7c <_Z17LED_NRF24L01_Initv+0x70>)
 8000d52:	4a0c      	ldr	r2, [pc, #48]	; (8000d84 <_Z17LED_NRF24L01_Initv+0x78>)
 8000d54:	601a      	str	r2, [r3, #0]
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P1, (uint8_t*)&OwnAddress, 4);	//Setup receive address
 8000d56:	2204      	movs	r2, #4
 8000d58:	4908      	ldr	r1, [pc, #32]	; (8000d7c <_Z17LED_NRF24L01_Initv+0x70>)
 8000d5a:	200b      	movs	r0, #11
 8000d5c:	f000 fedc 	bl	8001b18 <NRF24L01_WriteRegisterMulti>
	NRF24L01_CE_HIGH;
 8000d60:	2201      	movs	r2, #1
 8000d62:	2104      	movs	r1, #4
 8000d64:	4804      	ldr	r0, [pc, #16]	; (8000d78 <_Z17LED_NRF24L01_Initv+0x6c>)
 8000d66:	f002 fed1 	bl	8003b0c <HAL_GPIO_WritePin>

	/* Go to RX mode */
	NRF24L01_PowerUpTx();
 8000d6a:	f000 fefd 	bl	8001b68 <NRF24L01_PowerUpTx>
}
 8000d6e:	bf00      	nop
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	20000210 	.word	0x20000210
 8000d78:	48000400 	.word	0x48000400
 8000d7c:	2000020c 	.word	0x2000020c
 8000d80:	12345678 	.word	0x12345678
 8000d84:	87654321 	.word	0x87654321

08000d88 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == NRF_IRQ_Pin)
 8000d92:	88fb      	ldrh	r3, [r7, #6]
 8000d94:	2b10      	cmp	r3, #16
 8000d96:	d101      	bne.n	8000d9c <HAL_GPIO_EXTI_Callback+0x14>
	{
		LED_NRF24L01_IRQ();
 8000d98:	f000 f804 	bl	8000da4 <_Z16LED_NRF24L01_IRQv>
	}
}
 8000d9c:	bf00      	nop
 8000d9e:	3708      	adds	r7, #8
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}

08000da4 <_Z16LED_NRF24L01_IRQv>:


void LED_NRF24L01_IRQ(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
	union NRF24L01_DataPacket packet;
	uint8_t status;

	/* Read interrupts, If data is ready on NRF24L01+ */
	status = NRF24L01_Clear_Interrupts(); //Reads status register and then clears it
 8000daa:	f001 f871 	bl	8001e90 <NRF24L01_Clear_Interrupts>
 8000dae:	4603      	mov	r3, r0
 8000db0:	73fb      	strb	r3, [r7, #15]
	if (status & (1 << NRF24L01_RX_DR))
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
 8000db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d003      	beq.n	8000dc4 <_Z16LED_NRF24L01_IRQv+0x20>
	{
		/* Get data from NRF24L01+ */
		NRF24L01_GetData(packet.Data);
 8000dbc:	463b      	mov	r3, r7
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f000 ff36 	bl	8001c30 <NRF24L01_GetData>
	}
}
 8000dc4:	bf00      	nop
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <_Z19LED_NRF24L01_WaitTxh>:


void LED_NRF24L01_WaitTx(uint8_t timeout)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b084      	sub	sp, #16
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	71fb      	strb	r3, [r7, #7]
	uint32_t starttime;
	uint8_t status;

	//Wait for previous transfer to finish or timeout
	starttime = HAL_GetTick();
 8000dd6:	f001 fcbb 	bl	8002750 <HAL_GetTick>
 8000dda:	60f8      	str	r0, [r7, #12]
	while((HAL_GetTick() - starttime) < timeout)
 8000ddc:	f001 fcb8 	bl	8002750 <HAL_GetTick>
 8000de0:	4602      	mov	r2, r0
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	1ad2      	subs	r2, r2, r3
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	bf34      	ite	cc
 8000dec:	2301      	movcc	r3, #1
 8000dee:	2300      	movcs	r3, #0
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d00a      	beq.n	8000e0c <_Z19LED_NRF24L01_WaitTxh+0x40>
	{
		status = NRF24L01_GetStatus();
 8000df6:	f000 ff3f 	bl	8001c78 <NRF24L01_GetStatus>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	72fb      	strb	r3, [r7, #11]
		if (!NRF24L01_CHECK_BIT(status, NRF24L01_TX_FULL))
 8000dfe:	7afb      	ldrb	r3, [r7, #11]
 8000e00:	f003 0301 	and.w	r3, r3, #1
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d000      	beq.n	8000e0a <_Z19LED_NRF24L01_WaitTxh+0x3e>
	while((HAL_GetTick() - starttime) < timeout)
 8000e08:	e7e8      	b.n	8000ddc <_Z19LED_NRF24L01_WaitTxh+0x10>
		{
			break; //New data can be sent once there is some free room in the TX FIFO :)
 8000e0a:	bf00      	nop
		}
	}
}
 8000e0c:	bf00      	nop
 8000e0e:	3710      	adds	r7, #16
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <_Z17LED_NRF24L01_SendPh>:


void LED_NRF24L01_Send(uint8_t* data)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
	//Wait for previous transfer to finish or timeout
	LED_NRF24L01_WaitTx(5);
 8000e1c:	2005      	movs	r0, #5
 8000e1e:	f7ff ffd5 	bl	8000dcc <_Z19LED_NRF24L01_WaitTxh>
	//Send new data
	NRF24L01_Transmit(data);
 8000e22:	6878      	ldr	r0, [r7, #4]
 8000e24:	f000 fece 	bl	8001bc4 <NRF24L01_Transmit>
}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <_ZN16LED_SerialParserC1EP13USART_Handler>:
#include <stdio.h>




LED_SerialParser::LED_SerialParser(USART_Handler *_uart)
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	6039      	str	r1, [r7, #0]
{
	uint8_t i;

	this->uart = _uart;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	683a      	ldr	r2, [r7, #0]
 8000e3e:	601a      	str	r2, [r3, #0]

	for(i = 0; i < SERIALPARSER_CMD_BUFFER_SIZE; i++)
 8000e40:	2300      	movs	r3, #0
 8000e42:	73fb      	strb	r3, [r7, #15]
 8000e44:	7bfb      	ldrb	r3, [r7, #15]
 8000e46:	2b3f      	cmp	r3, #63	; 0x3f
 8000e48:	d808      	bhi.n	8000e5c <_ZN16LED_SerialParserC1EP13USART_Handler+0x2c>
	{
		this->cmd_buf[i] = 0x00;
 8000e4a:	7bfb      	ldrb	r3, [r7, #15]
 8000e4c:	687a      	ldr	r2, [r7, #4]
 8000e4e:	4413      	add	r3, r2
 8000e50:	2200      	movs	r2, #0
 8000e52:	711a      	strb	r2, [r3, #4]
	for(i = 0; i < SERIALPARSER_CMD_BUFFER_SIZE; i++)
 8000e54:	7bfb      	ldrb	r3, [r7, #15]
 8000e56:	3301      	adds	r3, #1
 8000e58:	73fb      	strb	r3, [r7, #15]
 8000e5a:	e7f3      	b.n	8000e44 <_ZN16LED_SerialParserC1EP13USART_Handler+0x14>
	}
	this->cmd_buf_index = 0;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2200      	movs	r2, #0
 8000e60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
}
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	4618      	mov	r0, r3
 8000e68:	3714      	adds	r7, #20
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr

08000e72 <_ZN16LED_SerialParser5ParseEv>:


void LED_SerialParser::Parse(void)
{
 8000e72:	b580      	push	{r7, lr}
 8000e74:	b084      	sub	sp, #16
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
	char byte;

	while(this->uart->Available())
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f000 fa73 	bl	800136a <_ZN13USART_Handler9AvailableEv>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	bf14      	ite	ne
 8000e8a:	2301      	movne	r3, #1
 8000e8c:	2300      	moveq	r3, #0
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d050      	beq.n	8000f36 <_ZN16LED_SerialParser5ParseEv+0xc4>
	{
		byte = this->uart->Read();
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f000 fa82 	bl	80013a2 <_ZN13USART_Handler4ReadEv>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	73fb      	strb	r3, [r7, #15]
		if(this->cmd_buf_index == 0)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d10a      	bne.n	8000ec2 <_ZN16LED_SerialParser5ParseEv+0x50>
		{ //Search for valid start byte
			if(byte == 'G')
 8000eac:	7bfb      	ldrb	r3, [r7, #15]
 8000eae:	2b47      	cmp	r3, #71	; 0x47
 8000eb0:	d1e3      	bne.n	8000e7a <_ZN16LED_SerialParser5ParseEv+0x8>
			{
				this->cmd_buf[0] = byte;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	7bfa      	ldrb	r2, [r7, #15]
 8000eb6:	711a      	strb	r2, [r3, #4]
				this->cmd_buf_index = 1;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2201      	movs	r2, #1
 8000ebc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000ec0:	e7db      	b.n	8000e7a <_ZN16LED_SerialParser5ParseEv+0x8>
			}
		}
		else if(this->cmd_buf_index < SERIALPARSER_CMD_BUFFER_SIZE)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000ec8:	2b3f      	cmp	r3, #63	; 0x3f
 8000eca:	d82f      	bhi.n	8000f2c <_ZN16LED_SerialParser5ParseEv+0xba>
		{ //Parse new string until end of buffer or new line is reached
			if(byte == 'G')
 8000ecc:	7bfb      	ldrb	r3, [r7, #15]
 8000ece:	2b47      	cmp	r3, #71	; 0x47
 8000ed0:	d107      	bne.n	8000ee2 <_ZN16LED_SerialParser5ParseEv+0x70>
			{ //Reset command as new start of CMD was received
				this->cmd_buf[0] = byte;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	7bfa      	ldrb	r2, [r7, #15]
 8000ed6:	711a      	strb	r2, [r3, #4]
				this->cmd_buf_index = 1;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2201      	movs	r2, #1
 8000edc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000ee0:	e7cb      	b.n	8000e7a <_ZN16LED_SerialParser5ParseEv+0x8>
			}
			else
			{ //Fill command buffer with new characters
				this->cmd_buf[this->cmd_buf_index] = byte;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000ee8:	461a      	mov	r2, r3
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4413      	add	r3, r2
 8000eee:	7bfa      	ldrb	r2, [r7, #15]
 8000ef0:	711a      	strb	r2, [r3, #4]
				if(byte == '\n')
 8000ef2:	7bfb      	ldrb	r3, [r7, #15]
 8000ef4:	2b0a      	cmp	r3, #10
 8000ef6:	d110      	bne.n	8000f1a <_ZN16LED_SerialParser5ParseEv+0xa8>
				{ //Command seems to be finished
					this->cmd_buf[this->cmd_buf_index] = 0x00;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000efe:	461a      	mov	r2, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	4413      	add	r3, r2
 8000f04:	2200      	movs	r2, #0
 8000f06:	711a      	strb	r2, [r3, #4]
					this->Decode();
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f000 f819 	bl	8000f40 <_ZN16LED_SerialParser6DecodeEv>
					this->cmd_buf_index = 0;
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	2200      	movs	r2, #0
 8000f12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
					break;
 8000f16:	bf00      	nop
		else
		{ //Buffer overflow! Drop current command buffer!
			this->cmd_buf_index = 0;
		}
	}
}
 8000f18:	e00d      	b.n	8000f36 <_ZN16LED_SerialParser5ParseEv+0xc4>
				this->cmd_buf_index++;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000f20:	3301      	adds	r3, #1
 8000f22:	b2da      	uxtb	r2, r3
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000f2a:	e7a6      	b.n	8000e7a <_ZN16LED_SerialParser5ParseEv+0x8>
			this->cmd_buf_index = 0;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while(this->uart->Available())
 8000f34:	e7a1      	b.n	8000e7a <_ZN16LED_SerialParser5ParseEv+0x8>
}
 8000f36:	bf00      	nop
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
	...

08000f40 <_ZN16LED_SerialParser6DecodeEv>:


void LED_SerialParser::Decode(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b092      	sub	sp, #72	; 0x48
 8000f44:	af06      	add	r7, sp, #24
 8000f46:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	unsigned int u32Tmp[8] = {0};
 8000f4e:	f107 030c 	add.w	r3, r7, #12
 8000f52:	2220      	movs	r2, #32
 8000f54:	2100      	movs	r1, #0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f005 fac2 	bl	80064e0 <memset>

	//Get command
	ret = sscanf(this->cmd_buf, "G%u %u %u %u %u %u %u %u", &u32Tmp[0], &u32Tmp[1], &u32Tmp[2], &u32Tmp[3], &u32Tmp[4], &u32Tmp[5], &u32Tmp[6], &u32Tmp[7]);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	1d18      	adds	r0, r3, #4
 8000f60:	f107 030c 	add.w	r3, r7, #12
 8000f64:	1d19      	adds	r1, r3, #4
 8000f66:	f107 020c 	add.w	r2, r7, #12
 8000f6a:	f107 030c 	add.w	r3, r7, #12
 8000f6e:	331c      	adds	r3, #28
 8000f70:	9305      	str	r3, [sp, #20]
 8000f72:	f107 030c 	add.w	r3, r7, #12
 8000f76:	3318      	adds	r3, #24
 8000f78:	9304      	str	r3, [sp, #16]
 8000f7a:	f107 030c 	add.w	r3, r7, #12
 8000f7e:	3314      	adds	r3, #20
 8000f80:	9303      	str	r3, [sp, #12]
 8000f82:	f107 030c 	add.w	r3, r7, #12
 8000f86:	3310      	adds	r3, #16
 8000f88:	9302      	str	r3, [sp, #8]
 8000f8a:	f107 030c 	add.w	r3, r7, #12
 8000f8e:	330c      	adds	r3, #12
 8000f90:	9301      	str	r3, [sp, #4]
 8000f92:	f107 030c 	add.w	r3, r7, #12
 8000f96:	3308      	adds	r3, #8
 8000f98:	9300      	str	r3, [sp, #0]
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	49aa      	ldr	r1, [pc, #680]	; (8001248 <_ZN16LED_SerialParser6DecodeEv+0x308>)
 8000f9e:	f005 feed 	bl	8006d7c <siscanf>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if(ret == 0)
 8000fa8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	f000 817f 	beq.w	80012b0 <_ZN16LED_SerialParser6DecodeEv+0x370>
	{
		return; //Could not fetch command!
	}
	this->cmd.CMD = (uint8_t)u32Tmp[0];
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	b2da      	uxtb	r2, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	//Decode based on command
	switch(this->cmd.CMD)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000fc2:	2b10      	cmp	r3, #16
 8000fc4:	f200 8176 	bhi.w	80012b4 <_ZN16LED_SerialParser6DecodeEv+0x374>
 8000fc8:	a201      	add	r2, pc, #4	; (adr r2, 8000fd0 <_ZN16LED_SerialParser6DecodeEv+0x90>)
 8000fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fce:	bf00      	nop
 8000fd0:	080012a5 	.word	0x080012a5
 8000fd4:	08001015 	.word	0x08001015
 8000fd8:	080012b5 	.word	0x080012b5
 8000fdc:	08001033 	.word	0x08001033
 8000fe0:	08001067 	.word	0x08001067
 8000fe4:	080010a5 	.word	0x080010a5
 8000fe8:	080010d9 	.word	0x080010d9
 8000fec:	08001121 	.word	0x08001121
 8000ff0:	08001173 	.word	0x08001173
 8000ff4:	080011bb 	.word	0x080011bb
 8000ff8:	08001203 	.word	0x08001203
 8000ffc:	0800124d 	.word	0x0800124d
 8001000:	080012b5 	.word	0x080012b5
 8001004:	080012b5 	.word	0x080012b5
 8001008:	080012b5 	.word	0x080012b5
 800100c:	080012b5 	.word	0x080012b5
 8001010:	08001293 	.word	0x08001293
	{
		case CMD_PINGREQUEST:
			break; //Nothing to do

		case CMD_SETGROUP:
			if(ret != 3)
 8001014:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001018:	2b03      	cmp	r3, #3
 800101a:	f040 814d 	bne.w	80012b8 <_ZN16LED_SerialParser6DecodeEv+0x378>
			{
				return; //Error fetching command
			}
			this->cmd.SetGroup.SlaveAddress = u32Tmp[1];
 800101e:	693a      	ldr	r2, [r7, #16]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f8c3 2046 	str.w	r2, [r3, #70]	; 0x46
			this->cmd.SetGroup.GroupID = (uint8_t)u32Tmp[2];
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	b2da      	uxtb	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
			break;
 8001030:	e139      	b.n	80012a6 <_ZN16LED_SerialParser6DecodeEv+0x366>
			}
			this->cmd.SetTimebase.Timebase = u32Tmp[1];
			break;*/

		case CMD_SETRGB:
			if(ret != 5)
 8001032:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001036:	2b05      	cmp	r3, #5
 8001038:	f040 8140 	bne.w	80012bc <_ZN16LED_SerialParser6DecodeEv+0x37c>
			{
				return; //Error fetching command
			}
			this->cmd.SetRGB.GroupID = (uint8_t)u32Tmp[1];
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	b2da      	uxtb	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			this->cmd.SetRGB.Red = (uint16_t)u32Tmp[2];
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	b29a      	uxth	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	f8a3 2047 	strh.w	r2, [r3, #71]	; 0x47
			this->cmd.SetRGB.Green = (uint16_t)u32Tmp[3];
 8001050:	69bb      	ldr	r3, [r7, #24]
 8001052:	b29a      	uxth	r2, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	f8a3 2049 	strh.w	r2, [r3, #73]	; 0x49
			this->cmd.SetRGB.Blue = (uint16_t)u32Tmp[4];
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	b29a      	uxth	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	f8a3 204b 	strh.w	r2, [r3, #75]	; 0x4b
			break;
 8001064:	e11f      	b.n	80012a6 <_ZN16LED_SerialParser6DecodeEv+0x366>

		case CMD_SETRGBW:
			if(ret != 6)
 8001066:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800106a:	2b06      	cmp	r3, #6
 800106c:	f040 8128 	bne.w	80012c0 <_ZN16LED_SerialParser6DecodeEv+0x380>
			{
				return; //Error fetching command
			}
			this->cmd.SetRGBW.GroupID = (uint8_t)u32Tmp[1];
 8001070:	693b      	ldr	r3, [r7, #16]
 8001072:	b2da      	uxtb	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			this->cmd.SetRGBW.Red = (uint16_t)u32Tmp[2];
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	b29a      	uxth	r2, r3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	f8a3 2047 	strh.w	r2, [r3, #71]	; 0x47
			this->cmd.SetRGBW.Green = (uint16_t)u32Tmp[3];
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	b29a      	uxth	r2, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f8a3 2049 	strh.w	r2, [r3, #73]	; 0x49
			this->cmd.SetRGBW.Blue = (uint16_t)u32Tmp[4];
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	b29a      	uxth	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f8a3 204b 	strh.w	r2, [r3, #75]	; 0x4b
			this->cmd.SetRGBW.White = (uint16_t)u32Tmp[5];
 8001098:	6a3b      	ldr	r3, [r7, #32]
 800109a:	b29a      	uxth	r2, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f8a3 204d 	strh.w	r2, [r3, #77]	; 0x4d
			break;
 80010a2:	e100      	b.n	80012a6 <_ZN16LED_SerialParser6DecodeEv+0x366>

		case CMD_SETHSV:
			if(ret != 5)
 80010a4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80010a8:	2b05      	cmp	r3, #5
 80010aa:	f040 810b 	bne.w	80012c4 <_ZN16LED_SerialParser6DecodeEv+0x384>
			{
				return; //Error fetching command
			}
			this->cmd.SetHSV.GroupID = (uint8_t)u32Tmp[1];
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	b2da      	uxtb	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			this->cmd.SetHSV.Hue = (uint16_t)u32Tmp[2];
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f8a3 2047 	strh.w	r2, [r3, #71]	; 0x47
			this->cmd.SetHSV.Saturation = (uint16_t)u32Tmp[3];
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	b29a      	uxth	r2, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f8a3 2049 	strh.w	r2, [r3, #73]	; 0x49
			this->cmd.SetHSV.Value = (uint16_t)u32Tmp[4];
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	b29a      	uxth	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f8a3 204b 	strh.w	r2, [r3, #75]	; 0x4b
			break;
 80010d6:	e0e6      	b.n	80012a6 <_ZN16LED_SerialParser6DecodeEv+0x366>

		case CMD_STROBERGB:
			if(ret != 7)
 80010d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80010dc:	2b07      	cmp	r3, #7
 80010de:	f040 80f3 	bne.w	80012c8 <_ZN16LED_SerialParser6DecodeEv+0x388>
			{
				return; //Error fetching command
			}
			this->cmd.StrobeRGB.GroupID = (uint8_t)u32Tmp[1];
 80010e2:	693b      	ldr	r3, [r7, #16]
 80010e4:	b2da      	uxtb	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			this->cmd.StrobeRGB.Period = (uint8_t)u32Tmp[2];
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
			this->cmd.StrobeRGB.Count = (uint8_t)u32Tmp[3];
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	b2da      	uxtb	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			this->cmd.StrobeRGB.Red = (uint16_t)u32Tmp[4];
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	b29a      	uxth	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f8a3 2049 	strh.w	r2, [r3, #73]	; 0x49
			this->cmd.StrobeRGB.Green = (uint16_t)u32Tmp[5];
 800110a:	6a3b      	ldr	r3, [r7, #32]
 800110c:	b29a      	uxth	r2, r3
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	f8a3 204b 	strh.w	r2, [r3, #75]	; 0x4b
			this->cmd.StrobeRGB.Blue = (uint16_t)u32Tmp[6];
 8001114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001116:	b29a      	uxth	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f8a3 204d 	strh.w	r2, [r3, #77]	; 0x4d
			break;
 800111e:	e0c2      	b.n	80012a6 <_ZN16LED_SerialParser6DecodeEv+0x366>

		case CMD_STROBERGBW:
			if(ret != 8)
 8001120:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001124:	2b08      	cmp	r3, #8
 8001126:	f040 80d1 	bne.w	80012cc <_ZN16LED_SerialParser6DecodeEv+0x38c>
			{
				return; //Error fetching command
			}
			this->cmd.StrobeRGBW.GroupID = (uint8_t)u32Tmp[1];
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	b2da      	uxtb	r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			this->cmd.StrobeRGBW.Period = (uint8_t)u32Tmp[2];
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	b2da      	uxtb	r2, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
			this->cmd.StrobeRGBW.Count = (uint8_t)u32Tmp[3];
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	b2da      	uxtb	r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			this->cmd.StrobeRGBW.Red = (uint16_t)u32Tmp[4];
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	b29a      	uxth	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f8a3 2049 	strh.w	r2, [r3, #73]	; 0x49
			this->cmd.StrobeRGBW.Green = (uint16_t)u32Tmp[5];
 8001152:	6a3b      	ldr	r3, [r7, #32]
 8001154:	b29a      	uxth	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f8a3 204b 	strh.w	r2, [r3, #75]	; 0x4b
			this->cmd.StrobeRGBW.Blue = (uint16_t)u32Tmp[6];
 800115c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800115e:	b29a      	uxth	r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f8a3 204d 	strh.w	r2, [r3, #77]	; 0x4d
			this->cmd.StrobeRGBW.White = (uint16_t)u32Tmp[7];
 8001166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001168:	b29a      	uxth	r2, r3
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f8a3 204f 	strh.w	r2, [r3, #79]	; 0x4f
			break;
 8001170:	e099      	b.n	80012a6 <_ZN16LED_SerialParser6DecodeEv+0x366>

		case CMD_STROBEHSV:
			if(ret != 7)
 8001172:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001176:	2b07      	cmp	r3, #7
 8001178:	f040 80aa 	bne.w	80012d0 <_ZN16LED_SerialParser6DecodeEv+0x390>
			{
				return; //Error fetching command
			}
			this->cmd.StrobeHSV.GroupID = (uint8_t)u32Tmp[1];
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	b2da      	uxtb	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			this->cmd.StrobeHSV.Period = (uint8_t)u32Tmp[2];
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	b2da      	uxtb	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
			this->cmd.StrobeHSV.Count = (uint8_t)u32Tmp[3];
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	b2da      	uxtb	r2, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			this->cmd.StrobeHSV.Hue = (uint16_t)u32Tmp[4];
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	b29a      	uxth	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	f8a3 2049 	strh.w	r2, [r3, #73]	; 0x49
			this->cmd.StrobeHSV.Saturation = (uint16_t)u32Tmp[5];
 80011a4:	6a3b      	ldr	r3, [r7, #32]
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f8a3 204b 	strh.w	r2, [r3, #75]	; 0x4b
			this->cmd.StrobeHSV.Value = (uint16_t)u32Tmp[6];
 80011ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b0:	b29a      	uxth	r2, r3
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f8a3 204d 	strh.w	r2, [r3, #77]	; 0x4d
			break;
 80011b8:	e075      	b.n	80012a6 <_ZN16LED_SerialParser6DecodeEv+0x366>

		case CMD_FADEHUE:
			if(ret != 7)
 80011ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80011be:	2b07      	cmp	r3, #7
 80011c0:	f040 8088 	bne.w	80012d4 <_ZN16LED_SerialParser6DecodeEv+0x394>
			{
				return; //Error fetching command
			}
			this->cmd.FadeHue.GroupID = (uint8_t)u32Tmp[1];
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			this->cmd.FadeHue.Period = (uint16_t)u32Tmp[2];
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	f8a3 2047 	strh.w	r2, [r3, #71]	; 0x47
			this->cmd.FadeHue.Hue_Max = (uint16_t)u32Tmp[3];
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	b29a      	uxth	r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	f8a3 2049 	strh.w	r2, [r3, #73]	; 0x49
			this->cmd.FadeHue.Hue_Min = (uint16_t)u32Tmp[4];
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	f8a3 204b 	strh.w	r2, [r3, #75]	; 0x4b
			this->cmd.FadeHue.Saturation = (uint16_t)u32Tmp[5];
 80011ec:	6a3b      	ldr	r3, [r7, #32]
 80011ee:	b29a      	uxth	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f8a3 204d 	strh.w	r2, [r3, #77]	; 0x4d
			this->cmd.FadeHue.Value = (uint16_t)u32Tmp[6];
 80011f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f8a3 204f 	strh.w	r2, [r3, #79]	; 0x4f
			break;
 8001200:	e051      	b.n	80012a6 <_ZN16LED_SerialParser6DecodeEv+0x366>

		case CMD_FADESATURATION:
			if(ret != 7)
 8001202:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001206:	2b07      	cmp	r3, #7
 8001208:	d166      	bne.n	80012d8 <_ZN16LED_SerialParser6DecodeEv+0x398>
			{
				return; //Error fetching command
			}
			this->cmd.FadeSaturation.GroupID = (uint8_t)u32Tmp[1];
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	b2da      	uxtb	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			this->cmd.FadeSaturation.Period = (uint16_t)u32Tmp[2];
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	b29a      	uxth	r2, r3
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f8a3 2047 	strh.w	r2, [r3, #71]	; 0x47
			this->cmd.FadeSaturation.Hue = (uint16_t)u32Tmp[3];
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	b29a      	uxth	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	f8a3 2049 	strh.w	r2, [r3, #73]	; 0x49
			this->cmd.FadeSaturation.Saturation_Max = (uint16_t)u32Tmp[4];
 8001228:	69fb      	ldr	r3, [r7, #28]
 800122a:	b29a      	uxth	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f8a3 204b 	strh.w	r2, [r3, #75]	; 0x4b
			this->cmd.FadeSaturation.Saturation_Min = (uint16_t)u32Tmp[5];
 8001232:	6a3b      	ldr	r3, [r7, #32]
 8001234:	b29a      	uxth	r2, r3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	f8a3 204d 	strh.w	r2, [r3, #77]	; 0x4d
			this->cmd.FadeSaturation.Value = (uint16_t)u32Tmp[6];
 800123c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123e:	b29a      	uxth	r2, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	f8a3 204f 	strh.w	r2, [r3, #79]	; 0x4f
			break;
 8001246:	e02e      	b.n	80012a6 <_ZN16LED_SerialParser6DecodeEv+0x366>
 8001248:	08008a50 	.word	0x08008a50

		case CMD_FADEVALUE:
			if(ret != 7)
 800124c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001250:	2b07      	cmp	r3, #7
 8001252:	d143      	bne.n	80012dc <_ZN16LED_SerialParser6DecodeEv+0x39c>
			{
				return; //Error fetching command
			}
			this->cmd.FadeValue.GroupID = (uint8_t)u32Tmp[1];
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	b2da      	uxtb	r2, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			this->cmd.FadeValue.Period = (uint16_t)u32Tmp[2];
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	b29a      	uxth	r2, r3
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f8a3 2047 	strh.w	r2, [r3, #71]	; 0x47
			this->cmd.FadeValue.Hue = (uint16_t)u32Tmp[3];
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	b29a      	uxth	r2, r3
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f8a3 2049 	strh.w	r2, [r3, #73]	; 0x49
			this->cmd.FadeValue.Saturation = (uint16_t)u32Tmp[4];
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	b29a      	uxth	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	f8a3 204b 	strh.w	r2, [r3, #75]	; 0x4b
			this->cmd.FadeValue.Value_Max = (uint16_t)u32Tmp[5];
 800127c:	6a3b      	ldr	r3, [r7, #32]
 800127e:	b29a      	uxth	r2, r3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f8a3 204d 	strh.w	r2, [r3, #77]	; 0x4d
			this->cmd.FadeValue.Value_Min = (uint16_t)u32Tmp[6];
 8001286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001288:	b29a      	uxth	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	f8a3 204f 	strh.w	r2, [r3, #79]	; 0x4f
			break;
 8001290:	e009      	b.n	80012a6 <_ZN16LED_SerialParser6DecodeEv+0x366>

		case CMD_GETTEMPERATURE:
			if(ret != 2)
 8001292:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001296:	2b02      	cmp	r3, #2
 8001298:	d122      	bne.n	80012e0 <_ZN16LED_SerialParser6DecodeEv+0x3a0>
			{
				return; //Error fetching command
			}
			this->cmd.GetTemperature.SlaveAddress = u32Tmp[1];
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	f8c3 2046 	str.w	r2, [r3, #70]	; 0x46
			break; //Nothing to do
 80012a2:	e000      	b.n	80012a6 <_ZN16LED_SerialParser6DecodeEv+0x366>
			break; //Nothing to do
 80012a4:	bf00      	nop
		default:
			return; //No valid command received!
	}

	//A valid command was received and decoded successfully!
	this->cmd_available = true;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2201      	movs	r2, #1
 80012aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80012ae:	e018      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
		return; //Could not fetch command!
 80012b0:	bf00      	nop
 80012b2:	e016      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
			return; //No valid command received!
 80012b4:	bf00      	nop
 80012b6:	e014      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
				return; //Error fetching command
 80012b8:	bf00      	nop
 80012ba:	e012      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
				return; //Error fetching command
 80012bc:	bf00      	nop
 80012be:	e010      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
				return; //Error fetching command
 80012c0:	bf00      	nop
 80012c2:	e00e      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
				return; //Error fetching command
 80012c4:	bf00      	nop
 80012c6:	e00c      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
				return; //Error fetching command
 80012c8:	bf00      	nop
 80012ca:	e00a      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
				return; //Error fetching command
 80012cc:	bf00      	nop
 80012ce:	e008      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
				return; //Error fetching command
 80012d0:	bf00      	nop
 80012d2:	e006      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
				return; //Error fetching command
 80012d4:	bf00      	nop
 80012d6:	e004      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
				return; //Error fetching command
 80012d8:	bf00      	nop
 80012da:	e002      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
				return; //Error fetching command
 80012dc:	bf00      	nop
 80012de:	e000      	b.n	80012e2 <_ZN16LED_SerialParser6DecodeEv+0x3a2>
				return; //Error fetching command
 80012e0:	bf00      	nop
}
 80012e2:	3730      	adds	r7, #48	; 0x30
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <_ZN16LED_SerialParser9AvailableEv>:


bool LED_SerialParser::Available(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
	return this->cmd_available;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <_ZN16LED_SerialParser7ReadCMDEP19NRF24L01_DataPacket>:


void LED_SerialParser::ReadCMD(NRF24L01_DataPacket *_cmd)
{
 8001302:	b480      	push	{r7}
 8001304:	b083      	sub	sp, #12
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
 800130a:	6039      	str	r1, [r7, #0]
	*_cmd = this->cmd; //Copy data
 800130c:	683a      	ldr	r2, [r7, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	3345      	adds	r3, #69	; 0x45
 8001312:	6818      	ldr	r0, [r3, #0]
 8001314:	6859      	ldr	r1, [r3, #4]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	6010      	str	r0, [r2, #0]
 800131a:	6051      	str	r1, [r2, #4]
 800131c:	6093      	str	r3, [r2, #8]
	this->cmd_available = false;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2200      	movs	r2, #0
 8001322:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
}
 8001326:	bf00      	nop
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr

08001332 <_ZN13USART_HandlerC1ER20__UART_HandleTypeDef>:
#include "USART_Handler.h"




USART_Handler::USART_Handler(UART_HandleTypeDef &_huart)
 8001332:	b580      	push	{r7, lr}
 8001334:	b082      	sub	sp, #8
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
 800133a:	6039      	str	r1, [r7, #0]
{
	this->huart = &_huart;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	683a      	ldr	r2, [r7, #0]
 8001340:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	//Register UART RX buffers
	HAL_UART_Receive_DMA(this->huart, this->rx_buffer, UART_RX_BUFFER_SIZE);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001350:	4618      	mov	r0, r3
 8001352:	f004 fa1b 	bl	800578c <HAL_UART_Receive_DMA>
	rx_ptr = UART_RX_BUFFER_SIZE;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f44f 7280 	mov.w	r2, #256	; 0x100
 800135c:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
}
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4618      	mov	r0, r3
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <_ZN13USART_Handler9AvailableEv>:



uint16_t USART_Handler::Available(void)
{
 800136a:	b480      	push	{r7}
 800136c:	b083      	sub	sp, #12
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
	return ((this->rx_ptr - (uint16_t)this->huart->hdmarx->Instance->CNDTR) % UART_RX_BUFFER_SIZE);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 8001378:	461a      	mov	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001380:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	b29b      	uxth	r3, r3
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	425a      	negs	r2, r3
 800138c:	b2db      	uxtb	r3, r3
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	bf58      	it	pl
 8001392:	4253      	negpl	r3, r2
 8001394:	b29b      	uxth	r3, r3
}
 8001396:	4618      	mov	r0, r3
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <_ZN13USART_Handler4ReadEv>:
}



uint8_t USART_Handler::Read(void)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b085      	sub	sp, #20
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
	uint8_t ret;

	ret = this->rx_buffer[UART_RX_BUFFER_SIZE - rx_ptr];
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 80013b0:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	5cd3      	ldrb	r3, [r2, r3]
 80013b8:	73fb      	strb	r3, [r7, #15]

	rx_ptr--;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 80013c0:	3b01      	subs	r3, #1
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
	if(rx_ptr == 0)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d104      	bne.n	80013de <_ZN13USART_Handler4ReadEv+0x3c>
	{
		rx_ptr = UART_RX_BUFFER_SIZE;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013da:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
	}

	return ret;
 80013de:	7bfb      	ldrb	r3, [r7, #15]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3714      	adds	r7, #20
 80013e4:	46bd      	mov	sp, r7
 80013e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ea:	4770      	bx	lr

080013ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f0:	f001 f954 	bl	800269c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013f4:	f000 f813 	bl	800141e <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f8:	f000 fa0a 	bl	8001810 <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 80013fc:	f000 f968 	bl	80016d0 <_ZL19MX_USART2_UART_Initv>
  MX_DMA_Init();
 8001400:	f000 f9d0 	bl	80017a4 <_ZL11MX_DMA_Initv>
  MX_ADC2_Init();
 8001404:	f000 f87e 	bl	8001504 <_ZL12MX_ADC2_Initv>
  MX_OPAMP2_Init();
 8001408:	f000 f8e4 	bl	80015d4 <_ZL14MX_OPAMP2_Initv>
  MX_SPI2_Init();
 800140c:	f000 f90e 	bl	800162c <_ZL12MX_SPI2_Initv>
  MX_USART3_UART_Init();
 8001410:	f000 f992 	bl	8001738 <_ZL19MX_USART3_UART_Initv>
  /* USER CODE BEGIN 2 */
  LED_Base_Setup();
 8001414:	f7ff fbd0 	bl	8000bb8 <_Z14LED_Base_Setupv>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
 	LED_Base_Handle();
 8001418:	f7ff fc1c 	bl	8000c54 <_Z15LED_Base_Handlev>
 800141c:	e7fc      	b.n	8001418 <main+0x2c>

0800141e <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	b0a6      	sub	sp, #152	; 0x98
 8001422:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001424:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001428:	2228      	movs	r2, #40	; 0x28
 800142a:	2100      	movs	r1, #0
 800142c:	4618      	mov	r0, r3
 800142e:	f005 f857 	bl	80064e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001432:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]
 8001440:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	2258      	movs	r2, #88	; 0x58
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f005 f849 	bl	80064e0 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800144e:	2302      	movs	r3, #2
 8001450:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001452:	2301      	movs	r3, #1
 8001454:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001456:	2310      	movs	r3, #16
 8001458:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800145c:	2302      	movs	r3, #2
 800145e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001462:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001466:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800146a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800146e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001472:	2300      	movs	r3, #0
 8001474:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001478:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800147c:	4618      	mov	r0, r3
 800147e:	f002 fc1b 	bl	8003cb8 <HAL_RCC_OscConfig>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	bf14      	ite	ne
 8001488:	2301      	movne	r3, #1
 800148a:	2300      	moveq	r3, #0
 800148c:	b2db      	uxtb	r3, r3
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <_Z18SystemClock_Configv+0x78>
  {
    Error_Handler();
 8001492:	f000 fa65 	bl	8001960 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001496:	230f      	movs	r3, #15
 8001498:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800149a:	2302      	movs	r3, #2
 800149c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800149e:	2300      	movs	r3, #0
 80014a0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014a6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014a8:	2300      	movs	r3, #0
 80014aa:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014ac:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014b0:	2102      	movs	r1, #2
 80014b2:	4618      	mov	r0, r3
 80014b4:	f003 fb16 	bl	8004ae4 <HAL_RCC_ClockConfig>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	bf14      	ite	ne
 80014be:	2301      	movne	r3, #1
 80014c0:	2300      	moveq	r3, #0
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <_Z18SystemClock_Configv+0xae>
  {
    Error_Handler();
 80014c8:	f000 fa4a 	bl	8001960 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USART3
 80014cc:	2386      	movs	r3, #134	; 0x86
 80014ce:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014d0:	2300      	movs	r3, #0
 80014d2:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80014d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014de:	1d3b      	adds	r3, r7, #4
 80014e0:	4618      	mov	r0, r3
 80014e2:	f003 fd35 	bl	8004f50 <HAL_RCCEx_PeriphCLKConfig>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	bf14      	ite	ne
 80014ec:	2301      	movne	r3, #1
 80014ee:	2300      	moveq	r3, #0
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <_Z18SystemClock_Configv+0xdc>
  {
    Error_Handler();
 80014f6:	f000 fa33 	bl	8001960 <Error_Handler>
  }
}
 80014fa:	bf00      	nop
 80014fc:	3798      	adds	r7, #152	; 0x98
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
	...

08001504 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800150a:	463b      	mov	r3, r7
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	60da      	str	r2, [r3, #12]
 8001516:	611a      	str	r2, [r3, #16]
 8001518:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config 
  */
  hadc2.Instance = ADC2;
 800151a:	4b2c      	ldr	r3, [pc, #176]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 800151c:	4a2c      	ldr	r2, [pc, #176]	; (80015d0 <_ZL12MX_ADC2_Initv+0xcc>)
 800151e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001520:	4b2a      	ldr	r3, [pc, #168]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 8001522:	2200      	movs	r2, #0
 8001524:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001526:	4b29      	ldr	r3, [pc, #164]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800152c:	4b27      	ldr	r3, [pc, #156]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 800152e:	2200      	movs	r2, #0
 8001530:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001532:	4b26      	ldr	r3, [pc, #152]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 8001534:	2200      	movs	r2, #0
 8001536:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001538:	4b24      	ldr	r3, [pc, #144]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 800153a:	2200      	movs	r2, #0
 800153c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001540:	4b22      	ldr	r3, [pc, #136]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 8001542:	2200      	movs	r2, #0
 8001544:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001546:	4b21      	ldr	r3, [pc, #132]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 8001548:	2201      	movs	r2, #1
 800154a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800154c:	4b1f      	ldr	r3, [pc, #124]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 800154e:	2200      	movs	r2, #0
 8001550:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001552:	4b1e      	ldr	r3, [pc, #120]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 8001554:	2201      	movs	r2, #1
 8001556:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001558:	4b1c      	ldr	r3, [pc, #112]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 800155a:	2200      	movs	r2, #0
 800155c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001560:	4b1a      	ldr	r3, [pc, #104]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 8001562:	2204      	movs	r2, #4
 8001564:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001566:	4b19      	ldr	r3, [pc, #100]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 8001568:	2200      	movs	r2, #0
 800156a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800156c:	4b17      	ldr	r3, [pc, #92]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 800156e:	2200      	movs	r2, #0
 8001570:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001572:	4816      	ldr	r0, [pc, #88]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 8001574:	f001 f8f8 	bl	8002768 <HAL_ADC_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	bf14      	ite	ne
 800157e:	2301      	movne	r3, #1
 8001580:	2300      	moveq	r3, #0
 8001582:	b2db      	uxtb	r3, r3
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <_ZL12MX_ADC2_Initv+0x88>
  {
    Error_Handler();
 8001588:	f000 f9ea 	bl	8001960 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800158c:	2303      	movs	r3, #3
 800158e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001590:	2301      	movs	r3, #1
 8001592:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001594:	2300      	movs	r3, #0
 8001596:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001598:	2300      	movs	r3, #0
 800159a:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800159c:	2300      	movs	r3, #0
 800159e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80015a4:	463b      	mov	r3, r7
 80015a6:	4619      	mov	r1, r3
 80015a8:	4808      	ldr	r0, [pc, #32]	; (80015cc <_ZL12MX_ADC2_Initv+0xc8>)
 80015aa:	f001 fad7 	bl	8002b5c <HAL_ADC_ConfigChannel>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	bf14      	ite	ne
 80015b4:	2301      	movne	r3, #1
 80015b6:	2300      	moveq	r3, #0
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <_ZL12MX_ADC2_Initv+0xbe>
  {
    Error_Handler();
 80015be:	f000 f9cf 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80015c2:	bf00      	nop
 80015c4:	3718      	adds	r7, #24
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	20000214 	.word	0x20000214
 80015d0:	50000100 	.word	0x50000100

080015d4 <_ZL14MX_OPAMP2_Initv>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 80015d8:	4b12      	ldr	r3, [pc, #72]	; (8001624 <_ZL14MX_OPAMP2_Initv+0x50>)
 80015da:	4a13      	ldr	r2, [pc, #76]	; (8001628 <_ZL14MX_OPAMP2_Initv+0x54>)
 80015dc:	601a      	str	r2, [r3, #0]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80015de:	4b11      	ldr	r3, [pc, #68]	; (8001624 <_ZL14MX_OPAMP2_Initv+0x50>)
 80015e0:	2240      	movs	r2, #64	; 0x40
 80015e2:	605a      	str	r2, [r3, #4]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80015e4:	4b0f      	ldr	r3, [pc, #60]	; (8001624 <_ZL14MX_OPAMP2_Initv+0x50>)
 80015e6:	220c      	movs	r2, #12
 80015e8:	60da      	str	r2, [r3, #12]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80015ea:	4b0e      	ldr	r3, [pc, #56]	; (8001624 <_ZL14MX_OPAMP2_Initv+0x50>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	611a      	str	r2, [r3, #16]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0;
 80015f0:	4b0c      	ldr	r3, [pc, #48]	; (8001624 <_ZL14MX_OPAMP2_Initv+0x50>)
 80015f2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015f6:	61da      	str	r2, [r3, #28]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_2;
 80015f8:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <_ZL14MX_OPAMP2_Initv+0x50>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	621a      	str	r2, [r3, #32]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80015fe:	4b09      	ldr	r3, [pc, #36]	; (8001624 <_ZL14MX_OPAMP2_Initv+0x50>)
 8001600:	2200      	movs	r2, #0
 8001602:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8001604:	4807      	ldr	r0, [pc, #28]	; (8001624 <_ZL14MX_OPAMP2_Initv+0x50>)
 8001606:	f002 fab1 	bl	8003b6c <HAL_OPAMP_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	bf14      	ite	ne
 8001610:	2301      	movne	r3, #1
 8001612:	2300      	moveq	r3, #0
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <_ZL14MX_OPAMP2_Initv+0x4a>
  {
    Error_Handler();
 800161a:	f000 f9a1 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	20000264 	.word	0x20000264
 8001628:	4001003c 	.word	0x4001003c

0800162c <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001630:	4b25      	ldr	r3, [pc, #148]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 8001632:	4a26      	ldr	r2, [pc, #152]	; (80016cc <_ZL12MX_SPI2_Initv+0xa0>)
 8001634:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001636:	4b24      	ldr	r3, [pc, #144]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 8001638:	f44f 7282 	mov.w	r2, #260	; 0x104
 800163c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800163e:	4b22      	ldr	r3, [pc, #136]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 8001640:	2200      	movs	r2, #0
 8001642:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001644:	4b20      	ldr	r3, [pc, #128]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 8001646:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800164a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800164c:	4b1e      	ldr	r3, [pc, #120]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 800164e:	2200      	movs	r2, #0
 8001650:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001652:	4b1d      	ldr	r3, [pc, #116]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 8001654:	2200      	movs	r2, #0
 8001656:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001658:	4b1b      	ldr	r3, [pc, #108]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 800165a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800165e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001660:	4b19      	ldr	r3, [pc, #100]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 8001662:	2218      	movs	r2, #24
 8001664:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001666:	4b18      	ldr	r3, [pc, #96]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 8001668:	2200      	movs	r2, #0
 800166a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800166c:	4b16      	ldr	r3, [pc, #88]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 800166e:	2200      	movs	r2, #0
 8001670:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001672:	4b15      	ldr	r3, [pc, #84]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 8001674:	2200      	movs	r2, #0
 8001676:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001678:	4b13      	ldr	r3, [pc, #76]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 800167a:	2207      	movs	r2, #7
 800167c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800167e:	4b12      	ldr	r3, [pc, #72]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 8001680:	2200      	movs	r2, #0
 8001682:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001684:	4b10      	ldr	r3, [pc, #64]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 8001686:	2200      	movs	r2, #0
 8001688:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800168a:	480f      	ldr	r0, [pc, #60]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 800168c:	f003 fe7e 	bl	800538c <HAL_SPI_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	bf14      	ite	ne
 8001696:	2301      	movne	r3, #1
 8001698:	2300      	moveq	r3, #0
 800169a:	b2db      	uxtb	r3, r3
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <_ZL12MX_SPI2_Initv+0x78>
  {
    Error_Handler();
 80016a0:	f000 f95e 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  /* full duplex master, 8 bit transfer, default phase and polarity */
  hspi2.Instance->CR1 |= SPI_CR1_MSTR | SPI_CR1_SPE | SPI_CR1_SSM | SPI_CR1_SSI;
 80016a4:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	4b07      	ldr	r3, [pc, #28]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f442 7251 	orr.w	r2, r2, #836	; 0x344
 80016b2:	601a      	str	r2, [r3, #0]
  /* Disable receive FIFO, it'd complicate things when there is an odd number of bytes to transfer */
  hspi2.Instance->CR2 |= SPI_CR2_FRXTH;
 80016b4:	4b04      	ldr	r3, [pc, #16]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	685a      	ldr	r2, [r3, #4]
 80016ba:	4b03      	ldr	r3, [pc, #12]	; (80016c8 <_ZL12MX_SPI2_Initv+0x9c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80016c2:	605a      	str	r2, [r3, #4]
  /* USER CODE END SPI2_Init 2 */

}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	20000298 	.word	0x20000298
 80016cc:	40003800 	.word	0x40003800

080016d0 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016d4:	4b16      	ldr	r3, [pc, #88]	; (8001730 <_ZL19MX_USART2_UART_Initv+0x60>)
 80016d6:	4a17      	ldr	r2, [pc, #92]	; (8001734 <_ZL19MX_USART2_UART_Initv+0x64>)
 80016d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 80016da:	4b15      	ldr	r3, [pc, #84]	; (8001730 <_ZL19MX_USART2_UART_Initv+0x60>)
 80016dc:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 80016e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016e2:	4b13      	ldr	r3, [pc, #76]	; (8001730 <_ZL19MX_USART2_UART_Initv+0x60>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016e8:	4b11      	ldr	r3, [pc, #68]	; (8001730 <_ZL19MX_USART2_UART_Initv+0x60>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016ee:	4b10      	ldr	r3, [pc, #64]	; (8001730 <_ZL19MX_USART2_UART_Initv+0x60>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016f4:	4b0e      	ldr	r3, [pc, #56]	; (8001730 <_ZL19MX_USART2_UART_Initv+0x60>)
 80016f6:	220c      	movs	r2, #12
 80016f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016fa:	4b0d      	ldr	r3, [pc, #52]	; (8001730 <_ZL19MX_USART2_UART_Initv+0x60>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001700:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001702:	2200      	movs	r2, #0
 8001704:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001706:	4b0a      	ldr	r3, [pc, #40]	; (8001730 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001708:	2200      	movs	r2, #0
 800170a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800170c:	4b08      	ldr	r3, [pc, #32]	; (8001730 <_ZL19MX_USART2_UART_Initv+0x60>)
 800170e:	2200      	movs	r2, #0
 8001710:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001712:	4807      	ldr	r0, [pc, #28]	; (8001730 <_ZL19MX_USART2_UART_Initv+0x60>)
 8001714:	f003 ffeb 	bl	80056ee <HAL_UART_Init>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	bf14      	ite	ne
 800171e:	2301      	movne	r3, #1
 8001720:	2300      	moveq	r3, #0
 8001722:	b2db      	uxtb	r3, r3
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 8001728:	f000 f91a 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800172c:	bf00      	nop
 800172e:	bd80      	pop	{r7, pc}
 8001730:	200002fc 	.word	0x200002fc
 8001734:	40004400 	.word	0x40004400

08001738 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800173c:	4b16      	ldr	r3, [pc, #88]	; (8001798 <_ZL19MX_USART3_UART_Initv+0x60>)
 800173e:	4a17      	ldr	r2, [pc, #92]	; (800179c <_ZL19MX_USART3_UART_Initv+0x64>)
 8001740:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 500000;
 8001742:	4b15      	ldr	r3, [pc, #84]	; (8001798 <_ZL19MX_USART3_UART_Initv+0x60>)
 8001744:	4a16      	ldr	r2, [pc, #88]	; (80017a0 <_ZL19MX_USART3_UART_Initv+0x68>)
 8001746:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001748:	4b13      	ldr	r3, [pc, #76]	; (8001798 <_ZL19MX_USART3_UART_Initv+0x60>)
 800174a:	2200      	movs	r2, #0
 800174c:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800174e:	4b12      	ldr	r3, [pc, #72]	; (8001798 <_ZL19MX_USART3_UART_Initv+0x60>)
 8001750:	2200      	movs	r2, #0
 8001752:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001754:	4b10      	ldr	r3, [pc, #64]	; (8001798 <_ZL19MX_USART3_UART_Initv+0x60>)
 8001756:	2200      	movs	r2, #0
 8001758:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800175a:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <_ZL19MX_USART3_UART_Initv+0x60>)
 800175c:	220c      	movs	r2, #12
 800175e:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001760:	4b0d      	ldr	r3, [pc, #52]	; (8001798 <_ZL19MX_USART3_UART_Initv+0x60>)
 8001762:	2200      	movs	r2, #0
 8001764:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001766:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <_ZL19MX_USART3_UART_Initv+0x60>)
 8001768:	2200      	movs	r2, #0
 800176a:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800176c:	4b0a      	ldr	r3, [pc, #40]	; (8001798 <_ZL19MX_USART3_UART_Initv+0x60>)
 800176e:	2200      	movs	r2, #0
 8001770:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <_ZL19MX_USART3_UART_Initv+0x60>)
 8001774:	2200      	movs	r2, #0
 8001776:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001778:	4807      	ldr	r0, [pc, #28]	; (8001798 <_ZL19MX_USART3_UART_Initv+0x60>)
 800177a:	f003 ffb8 	bl	80056ee <HAL_UART_Init>
 800177e:	4603      	mov	r3, r0
 8001780:	2b00      	cmp	r3, #0
 8001782:	bf14      	ite	ne
 8001784:	2301      	movne	r3, #1
 8001786:	2300      	moveq	r3, #0
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <_ZL19MX_USART3_UART_Initv+0x5a>
  {
    Error_Handler();
 800178e:	f000 f8e7 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	2000037c 	.word	0x2000037c
 800179c:	40004800 	.word	0x40004800
 80017a0:	0007a120 	.word	0x0007a120

080017a4 <_ZL11MX_DMA_Initv>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80017aa:	4b18      	ldr	r3, [pc, #96]	; (800180c <_ZL11MX_DMA_Initv+0x68>)
 80017ac:	695b      	ldr	r3, [r3, #20]
 80017ae:	4a17      	ldr	r2, [pc, #92]	; (800180c <_ZL11MX_DMA_Initv+0x68>)
 80017b0:	f043 0301 	orr.w	r3, r3, #1
 80017b4:	6153      	str	r3, [r2, #20]
 80017b6:	4b15      	ldr	r3, [pc, #84]	; (800180c <_ZL11MX_DMA_Initv+0x68>)
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80017c2:	2200      	movs	r2, #0
 80017c4:	2100      	movs	r1, #0
 80017c6:	200c      	movs	r0, #12
 80017c8:	f001 fdef 	bl	80033aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80017cc:	200c      	movs	r0, #12
 80017ce:	f001 fe08 	bl	80033e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80017d2:	2200      	movs	r2, #0
 80017d4:	2100      	movs	r1, #0
 80017d6:	200d      	movs	r0, #13
 80017d8:	f001 fde7 	bl	80033aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80017dc:	200d      	movs	r0, #13
 80017de:	f001 fe00 	bl	80033e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80017e2:	2200      	movs	r2, #0
 80017e4:	2100      	movs	r1, #0
 80017e6:	2010      	movs	r0, #16
 80017e8:	f001 fddf 	bl	80033aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80017ec:	2010      	movs	r0, #16
 80017ee:	f001 fdf8 	bl	80033e2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 80017f2:	2200      	movs	r2, #0
 80017f4:	2100      	movs	r1, #0
 80017f6:	2011      	movs	r0, #17
 80017f8:	f001 fdd7 	bl	80033aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80017fc:	2011      	movs	r0, #17
 80017fe:	f001 fdf0 	bl	80033e2 <HAL_NVIC_EnableIRQ>

}
 8001802:	bf00      	nop
 8001804:	3708      	adds	r7, #8
 8001806:	46bd      	mov	sp, r7
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40021000 	.word	0x40021000

08001810 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b08a      	sub	sp, #40	; 0x28
 8001814:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001816:	f107 0314 	add.w	r3, r7, #20
 800181a:	2200      	movs	r2, #0
 800181c:	601a      	str	r2, [r3, #0]
 800181e:	605a      	str	r2, [r3, #4]
 8001820:	609a      	str	r2, [r3, #8]
 8001822:	60da      	str	r2, [r3, #12]
 8001824:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001826:	4b4a      	ldr	r3, [pc, #296]	; (8001950 <_ZL12MX_GPIO_Initv+0x140>)
 8001828:	695b      	ldr	r3, [r3, #20]
 800182a:	4a49      	ldr	r2, [pc, #292]	; (8001950 <_ZL12MX_GPIO_Initv+0x140>)
 800182c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001830:	6153      	str	r3, [r2, #20]
 8001832:	4b47      	ldr	r3, [pc, #284]	; (8001950 <_ZL12MX_GPIO_Initv+0x140>)
 8001834:	695b      	ldr	r3, [r3, #20]
 8001836:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800183a:	613b      	str	r3, [r7, #16]
 800183c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800183e:	4b44      	ldr	r3, [pc, #272]	; (8001950 <_ZL12MX_GPIO_Initv+0x140>)
 8001840:	695b      	ldr	r3, [r3, #20]
 8001842:	4a43      	ldr	r2, [pc, #268]	; (8001950 <_ZL12MX_GPIO_Initv+0x140>)
 8001844:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001848:	6153      	str	r3, [r2, #20]
 800184a:	4b41      	ldr	r3, [pc, #260]	; (8001950 <_ZL12MX_GPIO_Initv+0x140>)
 800184c:	695b      	ldr	r3, [r3, #20]
 800184e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001852:	60fb      	str	r3, [r7, #12]
 8001854:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001856:	4b3e      	ldr	r3, [pc, #248]	; (8001950 <_ZL12MX_GPIO_Initv+0x140>)
 8001858:	695b      	ldr	r3, [r3, #20]
 800185a:	4a3d      	ldr	r2, [pc, #244]	; (8001950 <_ZL12MX_GPIO_Initv+0x140>)
 800185c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001860:	6153      	str	r3, [r2, #20]
 8001862:	4b3b      	ldr	r3, [pc, #236]	; (8001950 <_ZL12MX_GPIO_Initv+0x140>)
 8001864:	695b      	ldr	r3, [r3, #20]
 8001866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800186a:	60bb      	str	r3, [r7, #8]
 800186c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800186e:	4b38      	ldr	r3, [pc, #224]	; (8001950 <_ZL12MX_GPIO_Initv+0x140>)
 8001870:	695b      	ldr	r3, [r3, #20]
 8001872:	4a37      	ldr	r2, [pc, #220]	; (8001950 <_ZL12MX_GPIO_Initv+0x140>)
 8001874:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001878:	6153      	str	r3, [r2, #20]
 800187a:	4b35      	ldr	r3, [pc, #212]	; (8001950 <_ZL12MX_GPIO_Initv+0x140>)
 800187c:	695b      	ldr	r3, [r3, #20]
 800187e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_EN_GPIO_Port, BT_EN_Pin, GPIO_PIN_SET);
 8001886:	2201      	movs	r2, #1
 8001888:	2101      	movs	r1, #1
 800188a:	4832      	ldr	r0, [pc, #200]	; (8001954 <_ZL12MX_GPIO_Initv+0x144>)
 800188c:	f002 f93e 	bl	8003b0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8001890:	2200      	movs	r2, #0
 8001892:	2120      	movs	r1, #32
 8001894:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001898:	f002 f938 	bl	8003b0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CS_GPIO_Port, NRF_CS_Pin, GPIO_PIN_SET);
 800189c:	2201      	movs	r2, #1
 800189e:	2102      	movs	r1, #2
 80018a0:	482d      	ldr	r0, [pc, #180]	; (8001958 <_ZL12MX_GPIO_Initv+0x148>)
 80018a2:	f002 f933 	bl	8003b0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF_CE_GPIO_Port, NRF_CE_Pin, GPIO_PIN_RESET);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2104      	movs	r1, #4
 80018aa:	482b      	ldr	r0, [pc, #172]	; (8001958 <_ZL12MX_GPIO_Initv+0x148>)
 80018ac:	f002 f92e 	bl	8003b0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SW_MODE_Pin BTN_PING_Pin BT_STA_Pin */
  GPIO_InitStruct.Pin = SW_MODE_Pin|BTN_PING_Pin|BT_STA_Pin;
 80018b0:	f24a 0302 	movw	r3, #40962	; 0xa002
 80018b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018b6:	2300      	movs	r3, #0
 80018b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018ba:	2301      	movs	r3, #1
 80018bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018be:	f107 0314 	add.w	r3, r7, #20
 80018c2:	4619      	mov	r1, r3
 80018c4:	4823      	ldr	r0, [pc, #140]	; (8001954 <_ZL12MX_GPIO_Initv+0x144>)
 80018c6:	f001 ff97 	bl	80037f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BT_EN_Pin */
  GPIO_InitStruct.Pin = BT_EN_Pin;
 80018ca:	2301      	movs	r3, #1
 80018cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ce:	2301      	movs	r3, #1
 80018d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d6:	2300      	movs	r3, #0
 80018d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_EN_GPIO_Port, &GPIO_InitStruct);
 80018da:	f107 0314 	add.w	r3, r7, #20
 80018de:	4619      	mov	r1, r3
 80018e0:	481c      	ldr	r0, [pc, #112]	; (8001954 <_ZL12MX_GPIO_Initv+0x144>)
 80018e2:	f001 ff89 	bl	80037f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80018e6:	2320      	movs	r3, #32
 80018e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ea:	2301      	movs	r3, #1
 80018ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f2:	2300      	movs	r3, #0
 80018f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 80018f6:	f107 0314 	add.w	r3, r7, #20
 80018fa:	4619      	mov	r1, r3
 80018fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001900:	f001 ff7a 	bl	80037f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF_IRQ_Pin;
 8001904:	2310      	movs	r3, #16
 8001906:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001908:	4b14      	ldr	r3, [pc, #80]	; (800195c <_ZL12MX_GPIO_Initv+0x14c>)
 800190a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800190c:	2301      	movs	r3, #1
 800190e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001910:	f107 0314 	add.w	r3, r7, #20
 8001914:	4619      	mov	r1, r3
 8001916:	480f      	ldr	r0, [pc, #60]	; (8001954 <_ZL12MX_GPIO_Initv+0x144>)
 8001918:	f001 ff6e 	bl	80037f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF_CS_Pin NRF_CE_Pin */
  GPIO_InitStruct.Pin = NRF_CS_Pin|NRF_CE_Pin;
 800191c:	2306      	movs	r3, #6
 800191e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001920:	2301      	movs	r3, #1
 8001922:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001928:	2301      	movs	r3, #1
 800192a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	4619      	mov	r1, r3
 8001932:	4809      	ldr	r0, [pc, #36]	; (8001958 <_ZL12MX_GPIO_Initv+0x148>)
 8001934:	f001 ff60 	bl	80037f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 5);
 8001938:	2205      	movs	r2, #5
 800193a:	2100      	movs	r1, #0
 800193c:	200a      	movs	r0, #10
 800193e:	f001 fd34 	bl	80033aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001942:	200a      	movs	r0, #10
 8001944:	f001 fd4d 	bl	80033e2 <HAL_NVIC_EnableIRQ>

}
 8001948:	bf00      	nop
 800194a:	3728      	adds	r7, #40	; 0x28
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	40021000 	.word	0x40021000
 8001954:	48000800 	.word	0x48000800
 8001958:	48000400 	.word	0x48000400
 800195c:	10210000 	.word	0x10210000

08001960 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
	...

08001970 <NRF24L01_InitPins>:
uint8_t NRF24L01_RxFifoEmpty(void);

/* NRF structure */
static NRF24L01_t NRF24L01_Struct;

void NRF24L01_InitPins(void) {
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
	/* CSN high = disable SPI */
	NRF24L01_CSN_HIGH;
 8001974:	2201      	movs	r2, #1
 8001976:	2102      	movs	r1, #2
 8001978:	4804      	ldr	r0, [pc, #16]	; (800198c <NRF24L01_InitPins+0x1c>)
 800197a:	f002 f8c7 	bl	8003b0c <HAL_GPIO_WritePin>
	
	/* CE low = disable TX/RX */
	NRF24L01_CE_LOW;
 800197e:	2200      	movs	r2, #0
 8001980:	2104      	movs	r1, #4
 8001982:	4802      	ldr	r0, [pc, #8]	; (800198c <NRF24L01_InitPins+0x1c>)
 8001984:	f002 f8c2 	bl	8003b0c <HAL_GPIO_WritePin>
}
 8001988:	bf00      	nop
 800198a:	bd80      	pop	{r7, pc}
 800198c:	48000400 	.word	0x48000400

08001990 <NRF24L01_Init>:

uint8_t NRF24L01_Init(uint8_t channel, uint8_t payload_size) {
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	460a      	mov	r2, r1
 800199a:	71fb      	strb	r3, [r7, #7]
 800199c:	4613      	mov	r3, r2
 800199e:	71bb      	strb	r3, [r7, #6]
	/* Initialize CE and CSN pins */
	NRF24L01_InitPins();
 80019a0:	f7ff ffe6 	bl	8001970 <NRF24L01_InitPins>
	
	/* Max payload is 32bytes */
	if (payload_size > 32) {
 80019a4:	79bb      	ldrb	r3, [r7, #6]
 80019a6:	2b20      	cmp	r3, #32
 80019a8:	d901      	bls.n	80019ae <NRF24L01_Init+0x1e>
		payload_size = 32;
 80019aa:	2320      	movs	r3, #32
 80019ac:	71bb      	strb	r3, [r7, #6]
	}
	
	/* Fill structure */
	NRF24L01_Struct.Channel = !channel; /* Set channel to some different value for NRF24L01_SetChannel() function */
 80019ae:	79fb      	ldrb	r3, [r7, #7]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	bf0c      	ite	eq
 80019b4:	2301      	moveq	r3, #1
 80019b6:	2300      	movne	r3, #0
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	461a      	mov	r2, r3
 80019bc:	4b3e      	ldr	r3, [pc, #248]	; (8001ab8 <NRF24L01_Init+0x128>)
 80019be:	705a      	strb	r2, [r3, #1]
	NRF24L01_Struct.PayloadSize = payload_size;
 80019c0:	4a3d      	ldr	r2, [pc, #244]	; (8001ab8 <NRF24L01_Init+0x128>)
 80019c2:	79bb      	ldrb	r3, [r7, #6]
 80019c4:	7013      	strb	r3, [r2, #0]
	NRF24L01_Struct.OutPwr = NRF24L01_OutputPower_0dBm;
 80019c6:	4b3c      	ldr	r3, [pc, #240]	; (8001ab8 <NRF24L01_Init+0x128>)
 80019c8:	2203      	movs	r2, #3
 80019ca:	709a      	strb	r2, [r3, #2]
	NRF24L01_Struct.DataRate = NRF24L01_DataRate_1M;
 80019cc:	4b3a      	ldr	r3, [pc, #232]	; (8001ab8 <NRF24L01_Init+0x128>)
 80019ce:	2201      	movs	r2, #1
 80019d0:	70da      	strb	r2, [r3, #3]
	
	/* Reset nRF24L01+ to power on registers values */
	NRF24L01_SoftwareReset();
 80019d2:	f000 f96b 	bl	8001cac <NRF24L01_SoftwareReset>
	
	NRF24L01_GetStatus();
 80019d6:	f000 f94f 	bl	8001c78 <NRF24L01_GetStatus>

	/* Channel select */
	NRF24L01_SetChannel(channel);
 80019da:	79fb      	ldrb	r3, [r7, #7]
 80019dc:	4618      	mov	r0, r3
 80019de:	f000 f9f9 	bl	8001dd4 <NRF24L01_SetChannel>
	
	/* Set pipeline to max possible 32 bytes */
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P0, NRF24L01_Struct.PayloadSize); // Auto-ACK pipe
 80019e2:	4b35      	ldr	r3, [pc, #212]	; (8001ab8 <NRF24L01_Init+0x128>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	4619      	mov	r1, r3
 80019e8:	2011      	movs	r0, #17
 80019ea:	f000 f869 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P1, NRF24L01_Struct.PayloadSize); // Data payload pipe
 80019ee:	4b32      	ldr	r3, [pc, #200]	; (8001ab8 <NRF24L01_Init+0x128>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	4619      	mov	r1, r3
 80019f4:	2012      	movs	r0, #18
 80019f6:	f000 f863 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P2, NRF24L01_Struct.PayloadSize);
 80019fa:	4b2f      	ldr	r3, [pc, #188]	; (8001ab8 <NRF24L01_Init+0x128>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	4619      	mov	r1, r3
 8001a00:	2013      	movs	r0, #19
 8001a02:	f000 f85d 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P3, NRF24L01_Struct.PayloadSize);
 8001a06:	4b2c      	ldr	r3, [pc, #176]	; (8001ab8 <NRF24L01_Init+0x128>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	2014      	movs	r0, #20
 8001a0e:	f000 f857 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P4, NRF24L01_Struct.PayloadSize);
 8001a12:	4b29      	ldr	r3, [pc, #164]	; (8001ab8 <NRF24L01_Init+0x128>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	4619      	mov	r1, r3
 8001a18:	2015      	movs	r0, #21
 8001a1a:	f000 f851 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P5, NRF24L01_Struct.PayloadSize);
 8001a1e:	4b26      	ldr	r3, [pc, #152]	; (8001ab8 <NRF24L01_Init+0x128>)
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	4619      	mov	r1, r3
 8001a24:	2016      	movs	r0, #22
 8001a26:	f000 f84b 	bl	8001ac0 <NRF24L01_WriteRegister>
	
	/* Set RF settings (1mbps, output power) */
	NRF24L01_SetRF(NRF24L01_Struct.DataRate, NRF24L01_Struct.OutPwr);
 8001a2a:	4b23      	ldr	r3, [pc, #140]	; (8001ab8 <NRF24L01_Init+0x128>)
 8001a2c:	78da      	ldrb	r2, [r3, #3]
 8001a2e:	4b22      	ldr	r3, [pc, #136]	; (8001ab8 <NRF24L01_Init+0x128>)
 8001a30:	789b      	ldrb	r3, [r3, #2]
 8001a32:	4619      	mov	r1, r3
 8001a34:	4610      	mov	r0, r2
 8001a36:	f000 f9e9 	bl	8001e0c <NRF24L01_SetRF>
	
	/* Config register */
	NRF24L01_WriteRegister(NRF24L01_REG_CONFIG, NRF24L01_CONFIG);
 8001a3a:	210c      	movs	r1, #12
 8001a3c:	2000      	movs	r0, #0
 8001a3e:	f000 f83f 	bl	8001ac0 <NRF24L01_WriteRegister>
	
	/* Enable auto-acknowledgment for all pipes */
	//NRF24L01_WriteRegister(NRF24L01_REG_EN_AA, 0x3F);

	/* Disable auto-acknowledgment for all pipes */
	NRF24L01_WriteRegister(NRF24L01_REG_EN_AA, 0x00);
 8001a42:	2100      	movs	r1, #0
 8001a44:	2001      	movs	r0, #1
 8001a46:	f000 f83b 	bl	8001ac0 <NRF24L01_WriteRegister>
	
	/* Enable RX addresses */
	//NRF24L01_WriteRegister(NRF24L01_REG_EN_RXADDR, 0x3F);

	/* Disable RX addresses beside pipeline 0 */
	NRF24L01_WriteRegister(NRF24L01_REG_EN_RXADDR, (1 << NRF24L01_ERX_P0));
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	2002      	movs	r0, #2
 8001a4e:	f000 f837 	bl	8001ac0 <NRF24L01_WriteRegister>

	/* Auto retransmit delay: 1000 (4x250) us and Up to 15 retransmit trials */
	//NRF24L01_WriteRegister(NRF24L01_REG_SETUP_RETR, 0x4F);
	NRF24L01_WriteRegister(NRF24L01_REG_SETUP_RETR, 0x00);
 8001a52:	2100      	movs	r1, #0
 8001a54:	2004      	movs	r0, #4
 8001a56:	f000 f833 	bl	8001ac0 <NRF24L01_WriteRegister>
	
	/* Dynamic length configurations: No dynamic length */
	NRF24L01_WriteRegister(NRF24L01_REG_DYNPD, (0 << NRF24L01_DPL_P0) | (0 << NRF24L01_DPL_P1) | (0 << NRF24L01_DPL_P2) | (0 << NRF24L01_DPL_P3) | (0 << NRF24L01_DPL_P4) | (0 << NRF24L01_DPL_P5));
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	201c      	movs	r0, #28
 8001a5e:	f000 f82f 	bl	8001ac0 <NRF24L01_WriteRegister>
	
	// Set address length to 4 bytes
	NRF24L01_WriteRegister(NRF24L01_REG_SETUP_AW, (0x02 << NRF24L01_AW));
 8001a62:	2102      	movs	r1, #2
 8001a64:	2003      	movs	r0, #3
 8001a66:	f000 f82b 	bl	8001ac0 <NRF24L01_WriteRegister>

	//Enable dynamic ACK
	NRF24L01_WriteRegister(NRF24L01_REG_FEATURE, 0x01);
 8001a6a:	2101      	movs	r1, #1
 8001a6c:	201d      	movs	r0, #29
 8001a6e:	f000 f827 	bl	8001ac0 <NRF24L01_WriteRegister>

	/* Clear FIFOs */
	NRF24L01_FLUSH_TX;
 8001a72:	2200      	movs	r2, #0
 8001a74:	2102      	movs	r1, #2
 8001a76:	4811      	ldr	r0, [pc, #68]	; (8001abc <NRF24L01_Init+0x12c>)
 8001a78:	f002 f848 	bl	8003b0c <HAL_GPIO_WritePin>
 8001a7c:	20e1      	movs	r0, #225	; 0xe1
 8001a7e:	f000 fa11 	bl	8001ea4 <NRF24L01_SPI_Send>
 8001a82:	2201      	movs	r2, #1
 8001a84:	2102      	movs	r1, #2
 8001a86:	480d      	ldr	r0, [pc, #52]	; (8001abc <NRF24L01_Init+0x12c>)
 8001a88:	f002 f840 	bl	8003b0c <HAL_GPIO_WritePin>
	NRF24L01_FLUSH_RX;
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2102      	movs	r1, #2
 8001a90:	480a      	ldr	r0, [pc, #40]	; (8001abc <NRF24L01_Init+0x12c>)
 8001a92:	f002 f83b 	bl	8003b0c <HAL_GPIO_WritePin>
 8001a96:	20e2      	movs	r0, #226	; 0xe2
 8001a98:	f000 fa04 	bl	8001ea4 <NRF24L01_SPI_Send>
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	2102      	movs	r1, #2
 8001aa0:	4806      	ldr	r0, [pc, #24]	; (8001abc <NRF24L01_Init+0x12c>)
 8001aa2:	f002 f833 	bl	8003b0c <HAL_GPIO_WritePin>
	
	/* Clear interrupts */
	NRF24L01_Clear_Interrupts();
 8001aa6:	f000 f9f3 	bl	8001e90 <NRF24L01_Clear_Interrupts>
	
	/* Go to RX mode */
	NRF24L01_PowerUpRx();
 8001aaa:	f000 f867 	bl	8001b7c <NRF24L01_PowerUpRx>
	
	/* Return OK */
	return 1;
 8001aae:	2301      	movs	r3, #1
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	2000050c 	.word	0x2000050c
 8001abc:	48000400 	.word	0x48000400

08001ac0 <NRF24L01_WriteRegister>:
	NRF24L01_SPI_ReadMulti(data, NRF24L01_NOP_MASK, count);
	NRF24L01_CSN_HIGH;
}

uint8_t NRF24L01_WriteRegister(uint8_t reg, uint8_t value)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b084      	sub	sp, #16
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	460a      	mov	r2, r1
 8001aca:	71fb      	strb	r3, [r7, #7]
 8001acc:	4613      	mov	r3, r2
 8001ace:	71bb      	strb	r3, [r7, #6]
	uint8_t Data[2];
	Data[0] = NRF24L01_WRITE_REGISTER_MASK(reg);
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	f003 031f 	and.w	r3, r3, #31
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	f043 0320 	orr.w	r3, r3, #32
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	733b      	strb	r3, [r7, #12]
	Data[1] = value;
 8001ae0:	79bb      	ldrb	r3, [r7, #6]
 8001ae2:	737b      	strb	r3, [r7, #13]
	NRF24L01_CSN_LOW;
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2102      	movs	r1, #2
 8001ae8:	480a      	ldr	r0, [pc, #40]	; (8001b14 <NRF24L01_WriteRegister+0x54>)
 8001aea:	f002 f80f 	bl	8003b0c <HAL_GPIO_WritePin>
	NRF24L01_SPI_SendMulti(Data, Data, 2);
 8001aee:	f107 010c 	add.w	r1, r7, #12
 8001af2:	f107 030c 	add.w	r3, r7, #12
 8001af6:	2202      	movs	r2, #2
 8001af8:	4618      	mov	r0, r3
 8001afa:	f000 fa2d 	bl	8001f58 <NRF24L01_SPI_SendMulti>
	NRF24L01_CSN_HIGH;
 8001afe:	2201      	movs	r2, #1
 8001b00:	2102      	movs	r1, #2
 8001b02:	4804      	ldr	r0, [pc, #16]	; (8001b14 <NRF24L01_WriteRegister+0x54>)
 8001b04:	f002 f802 	bl	8003b0c <HAL_GPIO_WritePin>
	return Data[0];
 8001b08:	7b3b      	ldrb	r3, [r7, #12]
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	48000400 	.word	0x48000400

08001b18 <NRF24L01_WriteRegisterMulti>:

void NRF24L01_WriteRegisterMulti(uint8_t reg, uint8_t *data, uint8_t count) {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	6039      	str	r1, [r7, #0]
 8001b22:	71fb      	strb	r3, [r7, #7]
 8001b24:	4613      	mov	r3, r2
 8001b26:	71bb      	strb	r3, [r7, #6]
	NRF24L01_CSN_LOW;
 8001b28:	2200      	movs	r2, #0
 8001b2a:	2102      	movs	r1, #2
 8001b2c:	480d      	ldr	r0, [pc, #52]	; (8001b64 <NRF24L01_WriteRegisterMulti+0x4c>)
 8001b2e:	f001 ffed 	bl	8003b0c <HAL_GPIO_WritePin>
	NRF24L01_SPI_Send(NRF24L01_WRITE_REGISTER_MASK(reg));
 8001b32:	79fb      	ldrb	r3, [r7, #7]
 8001b34:	f003 031f 	and.w	r3, r3, #31
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	f043 0320 	orr.w	r3, r3, #32
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	4618      	mov	r0, r3
 8001b42:	f000 f9af 	bl	8001ea4 <NRF24L01_SPI_Send>
	NRF24L01_SPI_WriteMulti(data, count);
 8001b46:	79bb      	ldrb	r3, [r7, #6]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	6838      	ldr	r0, [r7, #0]
 8001b4c:	f000 f9d2 	bl	8001ef4 <NRF24L01_SPI_WriteMulti>
	NRF24L01_CSN_HIGH;
 8001b50:	2201      	movs	r2, #1
 8001b52:	2102      	movs	r1, #2
 8001b54:	4803      	ldr	r0, [pc, #12]	; (8001b64 <NRF24L01_WriteRegisterMulti+0x4c>)
 8001b56:	f001 ffd9 	bl	8003b0c <HAL_GPIO_WritePin>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	48000400 	.word	0x48000400

08001b68 <NRF24L01_PowerUpTx>:

void NRF24L01_PowerUpTx(void) {
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
	NRF24L01_Clear_Interrupts();
 8001b6c:	f000 f990 	bl	8001e90 <NRF24L01_Clear_Interrupts>
	NRF24L01_WriteRegister(NRF24L01_REG_CONFIG, NRF24L01_CONFIG | (0 << NRF24L01_PRIM_RX) | (1 << NRF24L01_PWR_UP));
 8001b70:	210e      	movs	r1, #14
 8001b72:	2000      	movs	r0, #0
 8001b74:	f7ff ffa4 	bl	8001ac0 <NRF24L01_WriteRegister>
}
 8001b78:	bf00      	nop
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <NRF24L01_PowerUpRx>:

void NRF24L01_PowerUpRx(void) {
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
	/* Disable RX/TX mode */
	NRF24L01_CE_LOW;
 8001b80:	2200      	movs	r2, #0
 8001b82:	2104      	movs	r1, #4
 8001b84:	480e      	ldr	r0, [pc, #56]	; (8001bc0 <NRF24L01_PowerUpRx+0x44>)
 8001b86:	f001 ffc1 	bl	8003b0c <HAL_GPIO_WritePin>
	/* Clear RX buffer */
	NRF24L01_FLUSH_RX;
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2102      	movs	r1, #2
 8001b8e:	480c      	ldr	r0, [pc, #48]	; (8001bc0 <NRF24L01_PowerUpRx+0x44>)
 8001b90:	f001 ffbc 	bl	8003b0c <HAL_GPIO_WritePin>
 8001b94:	20e2      	movs	r0, #226	; 0xe2
 8001b96:	f000 f985 	bl	8001ea4 <NRF24L01_SPI_Send>
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	2102      	movs	r1, #2
 8001b9e:	4808      	ldr	r0, [pc, #32]	; (8001bc0 <NRF24L01_PowerUpRx+0x44>)
 8001ba0:	f001 ffb4 	bl	8003b0c <HAL_GPIO_WritePin>
	/* Clear interrupts */
	NRF24L01_Clear_Interrupts();
 8001ba4:	f000 f974 	bl	8001e90 <NRF24L01_Clear_Interrupts>
	/* Setup RX mode */
	NRF24L01_WriteRegister(NRF24L01_REG_CONFIG, NRF24L01_CONFIG | 1 << NRF24L01_PWR_UP | 1 << NRF24L01_PRIM_RX);
 8001ba8:	210f      	movs	r1, #15
 8001baa:	2000      	movs	r0, #0
 8001bac:	f7ff ff88 	bl	8001ac0 <NRF24L01_WriteRegister>
	/* Start listening */
	NRF24L01_CE_HIGH;
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	2104      	movs	r1, #4
 8001bb4:	4802      	ldr	r0, [pc, #8]	; (8001bc0 <NRF24L01_PowerUpRx+0x44>)
 8001bb6:	f001 ffa9 	bl	8003b0c <HAL_GPIO_WritePin>
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	48000400 	.word	0x48000400

08001bc4 <NRF24L01_Transmit>:
void NRF24L01_PowerDown(void) {
	NRF24L01_CE_LOW;
	NRF24L01_WriteBit(NRF24L01_REG_CONFIG, NRF24L01_PWR_UP, 0);
}

void NRF24L01_Transmit(uint8_t *data) {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
	uint8_t count = NRF24L01_Struct.PayloadSize;
 8001bcc:	4b16      	ldr	r3, [pc, #88]	; (8001c28 <NRF24L01_Transmit+0x64>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	73fb      	strb	r3, [r7, #15]

	/* Chip enable put to low, disable it */
	//NRF24L01_CE_LOW;
	
	/* Go to power up tx mode */
	NRF24L01_PowerUpTx();
 8001bd2:	f7ff ffc9 	bl	8001b68 <NRF24L01_PowerUpTx>
	
	/* Clear TX FIFO from NRF24L01+ */
	NRF24L01_FLUSH_TX;
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	2102      	movs	r1, #2
 8001bda:	4814      	ldr	r0, [pc, #80]	; (8001c2c <NRF24L01_Transmit+0x68>)
 8001bdc:	f001 ff96 	bl	8003b0c <HAL_GPIO_WritePin>
 8001be0:	20e1      	movs	r0, #225	; 0xe1
 8001be2:	f000 f95f 	bl	8001ea4 <NRF24L01_SPI_Send>
 8001be6:	2201      	movs	r2, #1
 8001be8:	2102      	movs	r1, #2
 8001bea:	4810      	ldr	r0, [pc, #64]	; (8001c2c <NRF24L01_Transmit+0x68>)
 8001bec:	f001 ff8e 	bl	8003b0c <HAL_GPIO_WritePin>
	
	/* Send payload to nRF24L01+ */
	NRF24L01_CSN_LOW;
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2102      	movs	r1, #2
 8001bf4:	480d      	ldr	r0, [pc, #52]	; (8001c2c <NRF24L01_Transmit+0x68>)
 8001bf6:	f001 ff89 	bl	8003b0c <HAL_GPIO_WritePin>
	/* Send write payload command */
	//NRF24L01_SPI_Send(NRF24L01_W_TX_PAYLOAD_MASK);
	NRF24L01_SPI_Send(NRF24L01_W_TX_PAYLOAD_NOACK_MASK);
 8001bfa:	20b0      	movs	r0, #176	; 0xb0
 8001bfc:	f000 f952 	bl	8001ea4 <NRF24L01_SPI_Send>
	/* Fill payload with data*/
	NRF24L01_SPI_WriteMulti(data, count);
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	4619      	mov	r1, r3
 8001c04:	6878      	ldr	r0, [r7, #4]
 8001c06:	f000 f975 	bl	8001ef4 <NRF24L01_SPI_WriteMulti>
	/* Disable SPI */
	NRF24L01_CSN_HIGH;
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	2102      	movs	r1, #2
 8001c0e:	4807      	ldr	r0, [pc, #28]	; (8001c2c <NRF24L01_Transmit+0x68>)
 8001c10:	f001 ff7c 	bl	8003b0c <HAL_GPIO_WritePin>
	
	/* Send data! */
	NRF24L01_CE_HIGH;
 8001c14:	2201      	movs	r2, #1
 8001c16:	2104      	movs	r1, #4
 8001c18:	4804      	ldr	r0, [pc, #16]	; (8001c2c <NRF24L01_Transmit+0x68>)
 8001c1a:	f001 ff77 	bl	8003b0c <HAL_GPIO_WritePin>
}
 8001c1e:	bf00      	nop
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	2000050c 	.word	0x2000050c
 8001c2c:	48000400 	.word	0x48000400

08001c30 <NRF24L01_GetData>:

void NRF24L01_GetData(uint8_t* data) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
	/* Pull down chip select */
	NRF24L01_CSN_LOW;
 8001c38:	2200      	movs	r2, #0
 8001c3a:	2102      	movs	r1, #2
 8001c3c:	480c      	ldr	r0, [pc, #48]	; (8001c70 <NRF24L01_GetData+0x40>)
 8001c3e:	f001 ff65 	bl	8003b0c <HAL_GPIO_WritePin>
	/* Send read payload command*/
	NRF24L01_SPI_Send(NRF24L01_R_RX_PAYLOAD_MASK);
 8001c42:	2061      	movs	r0, #97	; 0x61
 8001c44:	f000 f92e 	bl	8001ea4 <NRF24L01_SPI_Send>
	/* Read payload */
	NRF24L01_SPI_SendMulti(data, data, NRF24L01_Struct.PayloadSize);
 8001c48:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <NRF24L01_GetData+0x44>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	6879      	ldr	r1, [r7, #4]
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f000 f981 	bl	8001f58 <NRF24L01_SPI_SendMulti>
	/* Pull up chip select */
	NRF24L01_CSN_HIGH;
 8001c56:	2201      	movs	r2, #1
 8001c58:	2102      	movs	r1, #2
 8001c5a:	4805      	ldr	r0, [pc, #20]	; (8001c70 <NRF24L01_GetData+0x40>)
 8001c5c:	f001 ff56 	bl	8003b0c <HAL_GPIO_WritePin>
	
	/* Reset status register, clear RX_DR interrupt flag */
	NRF24L01_WriteRegister(NRF24L01_REG_STATUS, (1 << NRF24L01_RX_DR));
 8001c60:	2140      	movs	r1, #64	; 0x40
 8001c62:	2007      	movs	r0, #7
 8001c64:	f7ff ff2c 	bl	8001ac0 <NRF24L01_WriteRegister>
}
 8001c68:	bf00      	nop
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	48000400 	.word	0x48000400
 8001c74:	2000050c 	.word	0x2000050c

08001c78 <NRF24L01_GetStatus>:
uint8_t NRF24L01_RxFifoEmpty(void) {
	uint8_t reg = NRF24L01_ReadRegister(NRF24L01_REG_FIFO_STATUS);
	return NRF24L01_CHECK_BIT(reg, NRF24L01_RX_EMPTY);
}

uint8_t NRF24L01_GetStatus(void) {
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
	uint8_t Data;
	
	NRF24L01_CSN_LOW;
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2102      	movs	r1, #2
 8001c82:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <NRF24L01_GetStatus+0x30>)
 8001c84:	f001 ff42 	bl	8003b0c <HAL_GPIO_WritePin>
	/* First received byte is always status register */
	Data = NRF24L01_SPI_Send(NRF24L01_READ_REGISTER_MASK(NRF24L01_REG_STATUS));
 8001c88:	2007      	movs	r0, #7
 8001c8a:	f000 f90b 	bl	8001ea4 <NRF24L01_SPI_Send>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	71fb      	strb	r3, [r7, #7]
	/* Pull up chip select */
	NRF24L01_CSN_HIGH;
 8001c92:	2201      	movs	r2, #1
 8001c94:	2102      	movs	r1, #2
 8001c96:	4804      	ldr	r0, [pc, #16]	; (8001ca8 <NRF24L01_GetStatus+0x30>)
 8001c98:	f001 ff38 	bl	8003b0c <HAL_GPIO_WritePin>
	
	return Data;
 8001c9c:	79fb      	ldrb	r3, [r7, #7]
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	48000400 	.word	0x48000400

08001cac <NRF24L01_SoftwareReset>:
	
	/* Still sending */
	return NRF24L01_Transmit_Status_Sending;
}

void NRF24L01_SoftwareReset(void) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
	uint8_t data[5];
	
	NRF24L01_WriteRegister(NRF24L01_REG_CONFIG, 		NRF24L01_REG_DEFAULT_VAL_CONFIG);
 8001cb2:	2108      	movs	r1, #8
 8001cb4:	2000      	movs	r0, #0
 8001cb6:	f7ff ff03 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_EN_AA,		NRF24L01_REG_DEFAULT_VAL_EN_AA);
 8001cba:	213f      	movs	r1, #63	; 0x3f
 8001cbc:	2001      	movs	r0, #1
 8001cbe:	f7ff feff 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_EN_RXADDR, 	NRF24L01_REG_DEFAULT_VAL_EN_RXADDR);
 8001cc2:	2103      	movs	r1, #3
 8001cc4:	2002      	movs	r0, #2
 8001cc6:	f7ff fefb 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_SETUP_AW, 	NRF24L01_REG_DEFAULT_VAL_SETUP_AW);
 8001cca:	2103      	movs	r1, #3
 8001ccc:	2003      	movs	r0, #3
 8001cce:	f7ff fef7 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_SETUP_RETR, 	NRF24L01_REG_DEFAULT_VAL_SETUP_RETR);
 8001cd2:	2103      	movs	r1, #3
 8001cd4:	2004      	movs	r0, #4
 8001cd6:	f7ff fef3 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RF_CH, 		NRF24L01_REG_DEFAULT_VAL_RF_CH);
 8001cda:	2102      	movs	r1, #2
 8001cdc:	2005      	movs	r0, #5
 8001cde:	f7ff feef 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RF_SETUP, 	NRF24L01_REG_DEFAULT_VAL_RF_SETUP);
 8001ce2:	210e      	movs	r1, #14
 8001ce4:	2006      	movs	r0, #6
 8001ce6:	f7ff feeb 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_STATUS, 		NRF24L01_REG_DEFAULT_VAL_STATUS);
 8001cea:	210e      	movs	r1, #14
 8001cec:	2007      	movs	r0, #7
 8001cee:	f7ff fee7 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_OBSERVE_TX, 	NRF24L01_REG_DEFAULT_VAL_OBSERVE_TX);
 8001cf2:	2100      	movs	r1, #0
 8001cf4:	2008      	movs	r0, #8
 8001cf6:	f7ff fee3 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RPD, 		NRF24L01_REG_DEFAULT_VAL_RPD);
 8001cfa:	2100      	movs	r1, #0
 8001cfc:	2009      	movs	r0, #9
 8001cfe:	f7ff fedf 	bl	8001ac0 <NRF24L01_WriteRegister>
	
	//P0
	data[0] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_0;
 8001d02:	23e7      	movs	r3, #231	; 0xe7
 8001d04:	703b      	strb	r3, [r7, #0]
	data[1] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_1;
 8001d06:	23e7      	movs	r3, #231	; 0xe7
 8001d08:	707b      	strb	r3, [r7, #1]
	data[2] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_2;
 8001d0a:	23e7      	movs	r3, #231	; 0xe7
 8001d0c:	70bb      	strb	r3, [r7, #2]
	data[3] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_3;
 8001d0e:	23e7      	movs	r3, #231	; 0xe7
 8001d10:	70fb      	strb	r3, [r7, #3]
	data[4] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P0_4;
 8001d12:	23e7      	movs	r3, #231	; 0xe7
 8001d14:	713b      	strb	r3, [r7, #4]
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P0, data, 5);
 8001d16:	463b      	mov	r3, r7
 8001d18:	2205      	movs	r2, #5
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	200a      	movs	r0, #10
 8001d1e:	f7ff fefb 	bl	8001b18 <NRF24L01_WriteRegisterMulti>
	
	//P1
	data[0] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_0;
 8001d22:	23c2      	movs	r3, #194	; 0xc2
 8001d24:	703b      	strb	r3, [r7, #0]
	data[1] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_1;
 8001d26:	23c2      	movs	r3, #194	; 0xc2
 8001d28:	707b      	strb	r3, [r7, #1]
	data[2] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_2;
 8001d2a:	23c2      	movs	r3, #194	; 0xc2
 8001d2c:	70bb      	strb	r3, [r7, #2]
	data[3] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_3;
 8001d2e:	23c2      	movs	r3, #194	; 0xc2
 8001d30:	70fb      	strb	r3, [r7, #3]
	data[4] = NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P1_4;
 8001d32:	23c2      	movs	r3, #194	; 0xc2
 8001d34:	713b      	strb	r3, [r7, #4]
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_RX_ADDR_P1, data, 5);
 8001d36:	463b      	mov	r3, r7
 8001d38:	2205      	movs	r2, #5
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	200b      	movs	r0, #11
 8001d3e:	f7ff feeb 	bl	8001b18 <NRF24L01_WriteRegisterMulti>
	
	NRF24L01_WriteRegister(NRF24L01_REG_RX_ADDR_P2, 	NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P2);
 8001d42:	21c3      	movs	r1, #195	; 0xc3
 8001d44:	200c      	movs	r0, #12
 8001d46:	f7ff febb 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_ADDR_P3, 	NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P3);
 8001d4a:	21c4      	movs	r1, #196	; 0xc4
 8001d4c:	200d      	movs	r0, #13
 8001d4e:	f7ff feb7 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_ADDR_P4, 	NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P4);
 8001d52:	21c5      	movs	r1, #197	; 0xc5
 8001d54:	200e      	movs	r0, #14
 8001d56:	f7ff feb3 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_ADDR_P5, 	NRF24L01_REG_DEFAULT_VAL_RX_ADDR_P5);
 8001d5a:	21c6      	movs	r1, #198	; 0xc6
 8001d5c:	200f      	movs	r0, #15
 8001d5e:	f7ff feaf 	bl	8001ac0 <NRF24L01_WriteRegister>
	
	//TX
	data[0] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_0;
 8001d62:	23e7      	movs	r3, #231	; 0xe7
 8001d64:	703b      	strb	r3, [r7, #0]
	data[1] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_1;
 8001d66:	23e7      	movs	r3, #231	; 0xe7
 8001d68:	707b      	strb	r3, [r7, #1]
	data[2] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_2;
 8001d6a:	23e7      	movs	r3, #231	; 0xe7
 8001d6c:	70bb      	strb	r3, [r7, #2]
	data[3] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_3;
 8001d6e:	23e7      	movs	r3, #231	; 0xe7
 8001d70:	70fb      	strb	r3, [r7, #3]
	data[4] = NRF24L01_REG_DEFAULT_VAL_TX_ADDR_4;
 8001d72:	23e7      	movs	r3, #231	; 0xe7
 8001d74:	713b      	strb	r3, [r7, #4]
	NRF24L01_WriteRegisterMulti(NRF24L01_REG_TX_ADDR, data, 5);
 8001d76:	463b      	mov	r3, r7
 8001d78:	2205      	movs	r2, #5
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	2010      	movs	r0, #16
 8001d7e:	f7ff fecb 	bl	8001b18 <NRF24L01_WriteRegisterMulti>
	
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P0, 	NRF24L01_REG_DEFAULT_VAL_RX_PW_P0);
 8001d82:	2100      	movs	r1, #0
 8001d84:	2011      	movs	r0, #17
 8001d86:	f7ff fe9b 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P1, 	NRF24L01_REG_DEFAULT_VAL_RX_PW_P1);
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	2012      	movs	r0, #18
 8001d8e:	f7ff fe97 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P2, 	NRF24L01_REG_DEFAULT_VAL_RX_PW_P2);
 8001d92:	2100      	movs	r1, #0
 8001d94:	2013      	movs	r0, #19
 8001d96:	f7ff fe93 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P3, 	NRF24L01_REG_DEFAULT_VAL_RX_PW_P3);
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	2014      	movs	r0, #20
 8001d9e:	f7ff fe8f 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P4, 	NRF24L01_REG_DEFAULT_VAL_RX_PW_P4);
 8001da2:	2100      	movs	r1, #0
 8001da4:	2015      	movs	r0, #21
 8001da6:	f7ff fe8b 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_RX_PW_P5, 	NRF24L01_REG_DEFAULT_VAL_RX_PW_P5);
 8001daa:	2100      	movs	r1, #0
 8001dac:	2016      	movs	r0, #22
 8001dae:	f7ff fe87 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_FIFO_STATUS, NRF24L01_REG_DEFAULT_VAL_FIFO_STATUS);
 8001db2:	2111      	movs	r1, #17
 8001db4:	2017      	movs	r0, #23
 8001db6:	f7ff fe83 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_DYNPD, 		NRF24L01_REG_DEFAULT_VAL_DYNPD);
 8001dba:	2100      	movs	r1, #0
 8001dbc:	201c      	movs	r0, #28
 8001dbe:	f7ff fe7f 	bl	8001ac0 <NRF24L01_WriteRegister>
	NRF24L01_WriteRegister(NRF24L01_REG_FEATURE, 	NRF24L01_REG_DEFAULT_VAL_FEATURE);
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	201d      	movs	r0, #29
 8001dc6:	f7ff fe7b 	bl	8001ac0 <NRF24L01_WriteRegister>
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
	...

08001dd4 <NRF24L01_SetChannel>:
uint8_t NRF24L01_GetRetransmissionsCount(void) {
	/* Low 4 bits */
	return NRF24L01_ReadRegister(NRF24L01_REG_OBSERVE_TX) & 0x0F;
}

void NRF24L01_SetChannel(uint8_t channel) {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	4603      	mov	r3, r0
 8001ddc:	71fb      	strb	r3, [r7, #7]
	if (channel <= 125 && channel != NRF24L01_Struct.Channel) {
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	2b7d      	cmp	r3, #125	; 0x7d
 8001de2:	d80c      	bhi.n	8001dfe <NRF24L01_SetChannel+0x2a>
 8001de4:	4b08      	ldr	r3, [pc, #32]	; (8001e08 <NRF24L01_SetChannel+0x34>)
 8001de6:	785b      	ldrb	r3, [r3, #1]
 8001de8:	79fa      	ldrb	r2, [r7, #7]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d007      	beq.n	8001dfe <NRF24L01_SetChannel+0x2a>
		/* Store new channel setting */
		NRF24L01_Struct.Channel = channel;
 8001dee:	4a06      	ldr	r2, [pc, #24]	; (8001e08 <NRF24L01_SetChannel+0x34>)
 8001df0:	79fb      	ldrb	r3, [r7, #7]
 8001df2:	7053      	strb	r3, [r2, #1]
		/* Write channel */
		NRF24L01_WriteRegister(NRF24L01_REG_RF_CH, channel);
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	4619      	mov	r1, r3
 8001df8:	2005      	movs	r0, #5
 8001dfa:	f7ff fe61 	bl	8001ac0 <NRF24L01_WriteRegister>
	}
}
 8001dfe:	bf00      	nop
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	2000050c 	.word	0x2000050c

08001e0c <NRF24L01_SetRF>:

void NRF24L01_SetRF(NRF24L01_DataRate_t DataRate, NRF24L01_OutputPower_t OutPwr) {
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b084      	sub	sp, #16
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	460a      	mov	r2, r1
 8001e16:	71fb      	strb	r3, [r7, #7]
 8001e18:	4613      	mov	r3, r2
 8001e1a:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	73fb      	strb	r3, [r7, #15]
	NRF24L01_Struct.DataRate = DataRate;
 8001e20:	4a1a      	ldr	r2, [pc, #104]	; (8001e8c <NRF24L01_SetRF+0x80>)
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	70d3      	strb	r3, [r2, #3]
	NRF24L01_Struct.OutPwr = OutPwr;
 8001e26:	4a19      	ldr	r2, [pc, #100]	; (8001e8c <NRF24L01_SetRF+0x80>)
 8001e28:	79bb      	ldrb	r3, [r7, #6]
 8001e2a:	7093      	strb	r3, [r2, #2]
	
	if (DataRate == NRF24L01_DataRate_2M) {
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d104      	bne.n	8001e3c <NRF24L01_SetRF+0x30>
		tmp |= 1 << NRF24L01_RF_DR_HIGH;
 8001e32:	7bfb      	ldrb	r3, [r7, #15]
 8001e34:	f043 0308 	orr.w	r3, r3, #8
 8001e38:	73fb      	strb	r3, [r7, #15]
 8001e3a:	e006      	b.n	8001e4a <NRF24L01_SetRF+0x3e>
	} else if (DataRate == NRF24L01_DataRate_250k) {
 8001e3c:	79fb      	ldrb	r3, [r7, #7]
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d103      	bne.n	8001e4a <NRF24L01_SetRF+0x3e>
		tmp |= 1 << NRF24L01_RF_DR_LOW;
 8001e42:	7bfb      	ldrb	r3, [r7, #15]
 8001e44:	f043 0320 	orr.w	r3, r3, #32
 8001e48:	73fb      	strb	r3, [r7, #15]
	}
	/* If 1Mbps, all bits set to 0 */
	
	if (OutPwr == NRF24L01_OutputPower_0dBm) {
 8001e4a:	79bb      	ldrb	r3, [r7, #6]
 8001e4c:	2b03      	cmp	r3, #3
 8001e4e:	d104      	bne.n	8001e5a <NRF24L01_SetRF+0x4e>
		tmp |= 3 << NRF24L01_RF_PWR;
 8001e50:	7bfb      	ldrb	r3, [r7, #15]
 8001e52:	f043 0306 	orr.w	r3, r3, #6
 8001e56:	73fb      	strb	r3, [r7, #15]
 8001e58:	e00e      	b.n	8001e78 <NRF24L01_SetRF+0x6c>
	} else if (OutPwr == NRF24L01_OutputPower_M6dBm) {
 8001e5a:	79bb      	ldrb	r3, [r7, #6]
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d104      	bne.n	8001e6a <NRF24L01_SetRF+0x5e>
		tmp |= 2 << NRF24L01_RF_PWR;
 8001e60:	7bfb      	ldrb	r3, [r7, #15]
 8001e62:	f043 0304 	orr.w	r3, r3, #4
 8001e66:	73fb      	strb	r3, [r7, #15]
 8001e68:	e006      	b.n	8001e78 <NRF24L01_SetRF+0x6c>
	} else if (OutPwr == NRF24L01_OutputPower_M12dBm) {
 8001e6a:	79bb      	ldrb	r3, [r7, #6]
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d103      	bne.n	8001e78 <NRF24L01_SetRF+0x6c>
		tmp |= 1 << NRF24L01_RF_PWR;
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
 8001e72:	f043 0302 	orr.w	r3, r3, #2
 8001e76:	73fb      	strb	r3, [r7, #15]
	}
	
	NRF24L01_WriteRegister(NRF24L01_REG_RF_SETUP, tmp);
 8001e78:	7bfb      	ldrb	r3, [r7, #15]
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	2006      	movs	r0, #6
 8001e7e:	f7ff fe1f 	bl	8001ac0 <NRF24L01_WriteRegister>
}
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	2000050c 	.word	0x2000050c

08001e90 <NRF24L01_Clear_Interrupts>:
uint8_t NRF24L01_Read_Interrupts(NRF24L01_IRQ_t* IRQ) {
	IRQ->Status = NRF24L01_GetStatus();
	return IRQ->Status;
}

uint8_t NRF24L01_Clear_Interrupts(void) {
 8001e90:	b580      	push	{r7, lr}
 8001e92:	af00      	add	r7, sp, #0
	return NRF24L01_WriteRegister(0x07, 0x70);
 8001e94:	2170      	movs	r1, #112	; 0x70
 8001e96:	2007      	movs	r0, #7
 8001e98:	f7ff fe12 	bl	8001ac0 <NRF24L01_WriteRegister>
 8001e9c:	4603      	mov	r3, r0
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	bd80      	pop	{r7, pc}
	...

08001ea4 <NRF24L01_SPI_Send>:
extern SPI_HandleTypeDef NRF24L01_SPI_HANDLE;



uint8_t NRF24L01_SPI_Send(uint8_t data)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	4603      	mov	r3, r0
 8001eac:	71fb      	strb	r3, [r7, #7]
	while(!(NRF24L01_SPI_HANDLE.Instance->SR & SPI_SR_TXE));
 8001eae:	bf00      	nop
 8001eb0:	4b0f      	ldr	r3, [pc, #60]	; (8001ef0 <NRF24L01_SPI_Send+0x4c>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0f8      	beq.n	8001eb0 <NRF24L01_SPI_Send+0xc>
	*(volatile uint8_t *)&NRF24L01_SPI_HANDLE.Instance->DR = data;
 8001ebe:	4b0c      	ldr	r3, [pc, #48]	; (8001ef0 <NRF24L01_SPI_Send+0x4c>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	330c      	adds	r3, #12
 8001ec4:	79fa      	ldrb	r2, [r7, #7]
 8001ec6:	701a      	strb	r2, [r3, #0]
	while(!(NRF24L01_SPI_HANDLE.Instance->SR & SPI_SR_RXNE));
 8001ec8:	bf00      	nop
 8001eca:	4b09      	ldr	r3, [pc, #36]	; (8001ef0 <NRF24L01_SPI_Send+0x4c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f003 0301 	and.w	r3, r3, #1
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d0f8      	beq.n	8001eca <NRF24L01_SPI_Send+0x26>
	data = *(volatile uint8_t *)&NRF24L01_SPI_HANDLE.Instance->DR;
 8001ed8:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <NRF24L01_SPI_Send+0x4c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	330c      	adds	r3, #12
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	71fb      	strb	r3, [r7, #7]

	return data;
 8001ee2:	79fb      	ldrb	r3, [r7, #7]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	20000298 	.word	0x20000298

08001ef4 <NRF24L01_SPI_WriteMulti>:



void NRF24L01_SPI_WriteMulti(uint8_t* dataOut, uint32_t count)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
	while(count > 0)
 8001efe:	e01f      	b.n	8001f40 <NRF24L01_SPI_WriteMulti+0x4c>
	{
		while(!(NRF24L01_SPI_HANDLE.Instance->SR & SPI_SR_TXE));
 8001f00:	bf00      	nop
 8001f02:	4b14      	ldr	r3, [pc, #80]	; (8001f54 <NRF24L01_SPI_WriteMulti+0x60>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f003 0302 	and.w	r3, r3, #2
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d0f8      	beq.n	8001f02 <NRF24L01_SPI_WriteMulti+0xe>
		*(volatile uint8_t *)&NRF24L01_SPI_HANDLE.Instance->DR = *dataOut;
 8001f10:	4b10      	ldr	r3, [pc, #64]	; (8001f54 <NRF24L01_SPI_WriteMulti+0x60>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	330c      	adds	r3, #12
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	7812      	ldrb	r2, [r2, #0]
 8001f1a:	701a      	strb	r2, [r3, #0]
		dataOut++;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3301      	adds	r3, #1
 8001f20:	607b      	str	r3, [r7, #4]
		count--;
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	3b01      	subs	r3, #1
 8001f26:	603b      	str	r3, [r7, #0]
		while(!(NRF24L01_SPI_HANDLE.Instance->SR & SPI_SR_RXNE));
 8001f28:	bf00      	nop
 8001f2a:	4b0a      	ldr	r3, [pc, #40]	; (8001f54 <NRF24L01_SPI_WriteMulti+0x60>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d0f8      	beq.n	8001f2a <NRF24L01_SPI_WriteMulti+0x36>
		*(volatile uint8_t *)&NRF24L01_SPI_HANDLE.Instance->DR;
 8001f38:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <NRF24L01_SPI_WriteMulti+0x60>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	330c      	adds	r3, #12
 8001f3e:	781b      	ldrb	r3, [r3, #0]
	while(count > 0)
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d1dc      	bne.n	8001f00 <NRF24L01_SPI_WriteMulti+0xc>
	}
}
 8001f46:	bf00      	nop
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	20000298 	.word	0x20000298

08001f58 <NRF24L01_SPI_SendMulti>:
	}
}


void NRF24L01_SPI_SendMulti(uint8_t* dataOut, uint8_t* dataIn, uint32_t count)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b085      	sub	sp, #20
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	607a      	str	r2, [r7, #4]
	while(count > 0)
 8001f64:	e025      	b.n	8001fb2 <NRF24L01_SPI_SendMulti+0x5a>
	{
		while(!(NRF24L01_SPI_HANDLE.Instance->SR & SPI_SR_TXE));
 8001f66:	bf00      	nop
 8001f68:	4b16      	ldr	r3, [pc, #88]	; (8001fc4 <NRF24L01_SPI_SendMulti+0x6c>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f003 0302 	and.w	r3, r3, #2
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d0f8      	beq.n	8001f68 <NRF24L01_SPI_SendMulti+0x10>
		*(volatile uint8_t *)&NRF24L01_SPI_HANDLE.Instance->DR = *dataOut;
 8001f76:	4b13      	ldr	r3, [pc, #76]	; (8001fc4 <NRF24L01_SPI_SendMulti+0x6c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	330c      	adds	r3, #12
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	7812      	ldrb	r2, [r2, #0]
 8001f80:	701a      	strb	r2, [r3, #0]
		dataOut++;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	3301      	adds	r3, #1
 8001f86:	60fb      	str	r3, [r7, #12]
		count--;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	607b      	str	r3, [r7, #4]
		while(!(NRF24L01_SPI_HANDLE.Instance->SR & SPI_SR_RXNE));
 8001f8e:	bf00      	nop
 8001f90:	4b0c      	ldr	r3, [pc, #48]	; (8001fc4 <NRF24L01_SPI_SendMulti+0x6c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d0f8      	beq.n	8001f90 <NRF24L01_SPI_SendMulti+0x38>
		*dataIn = *(volatile uint8_t *)&NRF24L01_SPI_HANDLE.Instance->DR;
 8001f9e:	4b09      	ldr	r3, [pc, #36]	; (8001fc4 <NRF24L01_SPI_SendMulti+0x6c>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	330c      	adds	r3, #12
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	701a      	strb	r2, [r3, #0]
		dataIn++;
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	3301      	adds	r3, #1
 8001fb0:	60bb      	str	r3, [r7, #8]
	while(count > 0)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d1d6      	bne.n	8001f66 <NRF24L01_SPI_SendMulti+0xe>
	}
}
 8001fb8:	bf00      	nop
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	20000298 	.word	0x20000298

08001fc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fce:	4b0f      	ldr	r3, [pc, #60]	; (800200c <HAL_MspInit+0x44>)
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	4a0e      	ldr	r2, [pc, #56]	; (800200c <HAL_MspInit+0x44>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	6193      	str	r3, [r2, #24]
 8001fda:	4b0c      	ldr	r3, [pc, #48]	; (800200c <HAL_MspInit+0x44>)
 8001fdc:	699b      	ldr	r3, [r3, #24]
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	607b      	str	r3, [r7, #4]
 8001fe4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fe6:	4b09      	ldr	r3, [pc, #36]	; (800200c <HAL_MspInit+0x44>)
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	4a08      	ldr	r2, [pc, #32]	; (800200c <HAL_MspInit+0x44>)
 8001fec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ff0:	61d3      	str	r3, [r2, #28]
 8001ff2:	4b06      	ldr	r3, [pc, #24]	; (800200c <HAL_MspInit+0x44>)
 8001ff4:	69db      	ldr	r3, [r3, #28]
 8001ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ffa:	603b      	str	r3, [r7, #0]
 8001ffc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ffe:	2007      	movs	r0, #7
 8002000:	f001 f9c8 	bl	8003394 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002004:	bf00      	nop
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40021000 	.word	0x40021000

08002010 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b08a      	sub	sp, #40	; 0x28
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002018:	f107 0314 	add.w	r3, r7, #20
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	609a      	str	r2, [r3, #8]
 8002024:	60da      	str	r2, [r3, #12]
 8002026:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a15      	ldr	r2, [pc, #84]	; (8002084 <HAL_ADC_MspInit+0x74>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d124      	bne.n	800207c <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002032:	4b15      	ldr	r3, [pc, #84]	; (8002088 <HAL_ADC_MspInit+0x78>)
 8002034:	695b      	ldr	r3, [r3, #20]
 8002036:	4a14      	ldr	r2, [pc, #80]	; (8002088 <HAL_ADC_MspInit+0x78>)
 8002038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800203c:	6153      	str	r3, [r2, #20]
 800203e:	4b12      	ldr	r3, [pc, #72]	; (8002088 <HAL_ADC_MspInit+0x78>)
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002046:	613b      	str	r3, [r7, #16]
 8002048:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800204a:	4b0f      	ldr	r3, [pc, #60]	; (8002088 <HAL_ADC_MspInit+0x78>)
 800204c:	695b      	ldr	r3, [r3, #20]
 800204e:	4a0e      	ldr	r2, [pc, #56]	; (8002088 <HAL_ADC_MspInit+0x78>)
 8002050:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002054:	6153      	str	r3, [r2, #20]
 8002056:	4b0c      	ldr	r3, [pc, #48]	; (8002088 <HAL_ADC_MspInit+0x78>)
 8002058:	695b      	ldr	r3, [r3, #20]
 800205a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration    
    PA6     ------> ADC2_IN3 
    */
    GPIO_InitStruct.Pin = OP_OUT_Pin;
 8002062:	2340      	movs	r3, #64	; 0x40
 8002064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002066:	2303      	movs	r3, #3
 8002068:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206a:	2300      	movs	r3, #0
 800206c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(OP_OUT_GPIO_Port, &GPIO_InitStruct);
 800206e:	f107 0314 	add.w	r3, r7, #20
 8002072:	4619      	mov	r1, r3
 8002074:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002078:	f001 fbbe 	bl	80037f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800207c:	bf00      	nop
 800207e:	3728      	adds	r7, #40	; 0x28
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	50000100 	.word	0x50000100
 8002088:	40021000 	.word	0x40021000

0800208c <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b08a      	sub	sp, #40	; 0x28
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002094:	f107 0314 	add.w	r3, r7, #20
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	60da      	str	r2, [r3, #12]
 80020a2:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP2)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a1b      	ldr	r2, [pc, #108]	; (8002118 <HAL_OPAMP_MspInit+0x8c>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d130      	bne.n	8002110 <HAL_OPAMP_MspInit+0x84>
  {
  /* USER CODE BEGIN OPAMP2_MspInit 0 */

  /* USER CODE END OPAMP2_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ae:	4b1b      	ldr	r3, [pc, #108]	; (800211c <HAL_OPAMP_MspInit+0x90>)
 80020b0:	695b      	ldr	r3, [r3, #20]
 80020b2:	4a1a      	ldr	r2, [pc, #104]	; (800211c <HAL_OPAMP_MspInit+0x90>)
 80020b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020b8:	6153      	str	r3, [r2, #20]
 80020ba:	4b18      	ldr	r3, [pc, #96]	; (800211c <HAL_OPAMP_MspInit+0x90>)
 80020bc:	695b      	ldr	r3, [r3, #20]
 80020be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020c2:	613b      	str	r3, [r7, #16]
 80020c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020c6:	4b15      	ldr	r3, [pc, #84]	; (800211c <HAL_OPAMP_MspInit+0x90>)
 80020c8:	695b      	ldr	r3, [r3, #20]
 80020ca:	4a14      	ldr	r2, [pc, #80]	; (800211c <HAL_OPAMP_MspInit+0x90>)
 80020cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80020d0:	6153      	str	r3, [r2, #20]
 80020d2:	4b12      	ldr	r3, [pc, #72]	; (800211c <HAL_OPAMP_MspInit+0x90>)
 80020d4:	695b      	ldr	r3, [r3, #20]
 80020d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	68fb      	ldr	r3, [r7, #12]
    /**OPAMP2 GPIO Configuration    
    PA6     ------> OPAMP2_VOUT
    PA7     ------> OPAMP2_VINP
    PC5     ------> OPAMP2_VINM 
    */
    GPIO_InitStruct.Pin = OP_OUT_Pin|OP_INP_Pin;
 80020de:	23c0      	movs	r3, #192	; 0xc0
 80020e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020e2:	2303      	movs	r3, #3
 80020e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e6:	2300      	movs	r3, #0
 80020e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020ea:	f107 0314 	add.w	r3, r7, #20
 80020ee:	4619      	mov	r1, r3
 80020f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020f4:	f001 fb80 	bl	80037f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OP_INM_Pin;
 80020f8:	2320      	movs	r3, #32
 80020fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020fc:	2303      	movs	r3, #3
 80020fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(OP_INM_GPIO_Port, &GPIO_InitStruct);
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	4619      	mov	r1, r3
 800210a:	4805      	ldr	r0, [pc, #20]	; (8002120 <HAL_OPAMP_MspInit+0x94>)
 800210c:	f001 fb74 	bl	80037f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }

}
 8002110:	bf00      	nop
 8002112:	3728      	adds	r7, #40	; 0x28
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	4001003c 	.word	0x4001003c
 800211c:	40021000 	.word	0x40021000
 8002120:	48000800 	.word	0x48000800

08002124 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b08a      	sub	sp, #40	; 0x28
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800212c:	f107 0314 	add.w	r3, r7, #20
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]
 8002138:	60da      	str	r2, [r3, #12]
 800213a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a24      	ldr	r2, [pc, #144]	; (80021d4 <HAL_SPI_MspInit+0xb0>)
 8002142:	4293      	cmp	r3, r2
 8002144:	d141      	bne.n	80021ca <HAL_SPI_MspInit+0xa6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002146:	4b24      	ldr	r3, [pc, #144]	; (80021d8 <HAL_SPI_MspInit+0xb4>)
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	4a23      	ldr	r2, [pc, #140]	; (80021d8 <HAL_SPI_MspInit+0xb4>)
 800214c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002150:	61d3      	str	r3, [r2, #28]
 8002152:	4b21      	ldr	r3, [pc, #132]	; (80021d8 <HAL_SPI_MspInit+0xb4>)
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800215a:	613b      	str	r3, [r7, #16]
 800215c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800215e:	4b1e      	ldr	r3, [pc, #120]	; (80021d8 <HAL_SPI_MspInit+0xb4>)
 8002160:	695b      	ldr	r3, [r3, #20]
 8002162:	4a1d      	ldr	r2, [pc, #116]	; (80021d8 <HAL_SPI_MspInit+0xb4>)
 8002164:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002168:	6153      	str	r3, [r2, #20]
 800216a:	4b1b      	ldr	r3, [pc, #108]	; (80021d8 <HAL_SPI_MspInit+0xb4>)
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = NRF_CLK_Pin|NRF_MOSI_Pin;
 8002176:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800217a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217c:	2302      	movs	r3, #2
 800217e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002180:	2300      	movs	r3, #0
 8002182:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002184:	2301      	movs	r3, #1
 8002186:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002188:	2305      	movs	r3, #5
 800218a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	4619      	mov	r1, r3
 8002192:	4812      	ldr	r0, [pc, #72]	; (80021dc <HAL_SPI_MspInit+0xb8>)
 8002194:	f001 fb30 	bl	80037f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NRF_MISO_Pin;
 8002198:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800219c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800219e:	2302      	movs	r3, #2
 80021a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021a2:	2301      	movs	r3, #1
 80021a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80021a6:	2301      	movs	r3, #1
 80021a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021aa:	2305      	movs	r3, #5
 80021ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(NRF_MISO_GPIO_Port, &GPIO_InitStruct);
 80021ae:	f107 0314 	add.w	r3, r7, #20
 80021b2:	4619      	mov	r1, r3
 80021b4:	4809      	ldr	r0, [pc, #36]	; (80021dc <HAL_SPI_MspInit+0xb8>)
 80021b6:	f001 fb1f 	bl	80037f8 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2100      	movs	r1, #0
 80021be:	2024      	movs	r0, #36	; 0x24
 80021c0:	f001 f8f3 	bl	80033aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80021c4:	2024      	movs	r0, #36	; 0x24
 80021c6:	f001 f90c 	bl	80033e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80021ca:	bf00      	nop
 80021cc:	3728      	adds	r7, #40	; 0x28
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40003800 	.word	0x40003800
 80021d8:	40021000 	.word	0x40021000
 80021dc:	48000400 	.word	0x48000400

080021e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08c      	sub	sp, #48	; 0x30
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e8:	f107 031c 	add.w	r3, r7, #28
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	60da      	str	r2, [r3, #12]
 80021f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a96      	ldr	r2, [pc, #600]	; (8002458 <HAL_UART_MspInit+0x278>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	f040 8090 	bne.w	8002324 <HAL_UART_MspInit+0x144>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002204:	4b95      	ldr	r3, [pc, #596]	; (800245c <HAL_UART_MspInit+0x27c>)
 8002206:	69db      	ldr	r3, [r3, #28]
 8002208:	4a94      	ldr	r2, [pc, #592]	; (800245c <HAL_UART_MspInit+0x27c>)
 800220a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800220e:	61d3      	str	r3, [r2, #28]
 8002210:	4b92      	ldr	r3, [pc, #584]	; (800245c <HAL_UART_MspInit+0x27c>)
 8002212:	69db      	ldr	r3, [r3, #28]
 8002214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002218:	61bb      	str	r3, [r7, #24]
 800221a:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800221c:	4b8f      	ldr	r3, [pc, #572]	; (800245c <HAL_UART_MspInit+0x27c>)
 800221e:	695b      	ldr	r3, [r3, #20]
 8002220:	4a8e      	ldr	r2, [pc, #568]	; (800245c <HAL_UART_MspInit+0x27c>)
 8002222:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002226:	6153      	str	r3, [r2, #20]
 8002228:	4b8c      	ldr	r3, [pc, #560]	; (800245c <HAL_UART_MspInit+0x27c>)
 800222a:	695b      	ldr	r3, [r3, #20]
 800222c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002230:	617b      	str	r3, [r7, #20]
 8002232:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = BT_TX_Pin;
 8002234:	2304      	movs	r3, #4
 8002236:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002238:	2302      	movs	r3, #2
 800223a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002240:	2301      	movs	r3, #1
 8002242:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002244:	2307      	movs	r3, #7
 8002246:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BT_TX_GPIO_Port, &GPIO_InitStruct);
 8002248:	f107 031c 	add.w	r3, r7, #28
 800224c:	4619      	mov	r1, r3
 800224e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002252:	f001 fad1 	bl	80037f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BT_RX_Pin;
 8002256:	2308      	movs	r3, #8
 8002258:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225a:	2302      	movs	r3, #2
 800225c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800225e:	2301      	movs	r3, #1
 8002260:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002262:	2300      	movs	r3, #0
 8002264:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002266:	2307      	movs	r3, #7
 8002268:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BT_RX_GPIO_Port, &GPIO_InitStruct);
 800226a:	f107 031c 	add.w	r3, r7, #28
 800226e:	4619      	mov	r1, r3
 8002270:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002274:	f001 fac0 	bl	80037f8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002278:	4b79      	ldr	r3, [pc, #484]	; (8002460 <HAL_UART_MspInit+0x280>)
 800227a:	4a7a      	ldr	r2, [pc, #488]	; (8002464 <HAL_UART_MspInit+0x284>)
 800227c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800227e:	4b78      	ldr	r3, [pc, #480]	; (8002460 <HAL_UART_MspInit+0x280>)
 8002280:	2200      	movs	r2, #0
 8002282:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002284:	4b76      	ldr	r3, [pc, #472]	; (8002460 <HAL_UART_MspInit+0x280>)
 8002286:	2200      	movs	r2, #0
 8002288:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800228a:	4b75      	ldr	r3, [pc, #468]	; (8002460 <HAL_UART_MspInit+0x280>)
 800228c:	2280      	movs	r2, #128	; 0x80
 800228e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002290:	4b73      	ldr	r3, [pc, #460]	; (8002460 <HAL_UART_MspInit+0x280>)
 8002292:	2200      	movs	r2, #0
 8002294:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002296:	4b72      	ldr	r3, [pc, #456]	; (8002460 <HAL_UART_MspInit+0x280>)
 8002298:	2200      	movs	r2, #0
 800229a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800229c:	4b70      	ldr	r3, [pc, #448]	; (8002460 <HAL_UART_MspInit+0x280>)
 800229e:	2220      	movs	r2, #32
 80022a0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80022a2:	4b6f      	ldr	r3, [pc, #444]	; (8002460 <HAL_UART_MspInit+0x280>)
 80022a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022a8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80022aa:	486d      	ldr	r0, [pc, #436]	; (8002460 <HAL_UART_MspInit+0x280>)
 80022ac:	f001 f8b3 	bl	8003416 <HAL_DMA_Init>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <HAL_UART_MspInit+0xda>
    {
      Error_Handler();
 80022b6:	f7ff fb53 	bl	8001960 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a68      	ldr	r2, [pc, #416]	; (8002460 <HAL_UART_MspInit+0x280>)
 80022be:	66da      	str	r2, [r3, #108]	; 0x6c
 80022c0:	4a67      	ldr	r2, [pc, #412]	; (8002460 <HAL_UART_MspInit+0x280>)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80022c6:	4b68      	ldr	r3, [pc, #416]	; (8002468 <HAL_UART_MspInit+0x288>)
 80022c8:	4a68      	ldr	r2, [pc, #416]	; (800246c <HAL_UART_MspInit+0x28c>)
 80022ca:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022cc:	4b66      	ldr	r3, [pc, #408]	; (8002468 <HAL_UART_MspInit+0x288>)
 80022ce:	2210      	movs	r2, #16
 80022d0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022d2:	4b65      	ldr	r3, [pc, #404]	; (8002468 <HAL_UART_MspInit+0x288>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022d8:	4b63      	ldr	r3, [pc, #396]	; (8002468 <HAL_UART_MspInit+0x288>)
 80022da:	2280      	movs	r2, #128	; 0x80
 80022dc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022de:	4b62      	ldr	r3, [pc, #392]	; (8002468 <HAL_UART_MspInit+0x288>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022e4:	4b60      	ldr	r3, [pc, #384]	; (8002468 <HAL_UART_MspInit+0x288>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80022ea:	4b5f      	ldr	r3, [pc, #380]	; (8002468 <HAL_UART_MspInit+0x288>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022f0:	4b5d      	ldr	r3, [pc, #372]	; (8002468 <HAL_UART_MspInit+0x288>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80022f6:	485c      	ldr	r0, [pc, #368]	; (8002468 <HAL_UART_MspInit+0x288>)
 80022f8:	f001 f88d 	bl	8003416 <HAL_DMA_Init>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <HAL_UART_MspInit+0x126>
    {
      Error_Handler();
 8002302:	f7ff fb2d 	bl	8001960 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a57      	ldr	r2, [pc, #348]	; (8002468 <HAL_UART_MspInit+0x288>)
 800230a:	669a      	str	r2, [r3, #104]	; 0x68
 800230c:	4a56      	ldr	r2, [pc, #344]	; (8002468 <HAL_UART_MspInit+0x288>)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 6);
 8002312:	2206      	movs	r2, #6
 8002314:	2100      	movs	r1, #0
 8002316:	2026      	movs	r0, #38	; 0x26
 8002318:	f001 f847 	bl	80033aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800231c:	2026      	movs	r0, #38	; 0x26
 800231e:	f001 f860 	bl	80033e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002322:	e095      	b.n	8002450 <HAL_UART_MspInit+0x270>
  else if(huart->Instance==USART3)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a51      	ldr	r2, [pc, #324]	; (8002470 <HAL_UART_MspInit+0x290>)
 800232a:	4293      	cmp	r3, r2
 800232c:	f040 8090 	bne.w	8002450 <HAL_UART_MspInit+0x270>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002330:	4b4a      	ldr	r3, [pc, #296]	; (800245c <HAL_UART_MspInit+0x27c>)
 8002332:	69db      	ldr	r3, [r3, #28]
 8002334:	4a49      	ldr	r2, [pc, #292]	; (800245c <HAL_UART_MspInit+0x27c>)
 8002336:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800233a:	61d3      	str	r3, [r2, #28]
 800233c:	4b47      	ldr	r3, [pc, #284]	; (800245c <HAL_UART_MspInit+0x27c>)
 800233e:	69db      	ldr	r3, [r3, #28]
 8002340:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002344:	613b      	str	r3, [r7, #16]
 8002346:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002348:	4b44      	ldr	r3, [pc, #272]	; (800245c <HAL_UART_MspInit+0x27c>)
 800234a:	695b      	ldr	r3, [r3, #20]
 800234c:	4a43      	ldr	r2, [pc, #268]	; (800245c <HAL_UART_MspInit+0x27c>)
 800234e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002352:	6153      	str	r3, [r2, #20]
 8002354:	4b41      	ldr	r3, [pc, #260]	; (800245c <HAL_UART_MspInit+0x27c>)
 8002356:	695b      	ldr	r3, [r3, #20]
 8002358:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800235c:	60fb      	str	r3, [r7, #12]
 800235e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PC_TX_Pin;
 8002360:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002366:	2302      	movs	r3, #2
 8002368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236a:	2300      	movs	r3, #0
 800236c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800236e:	2301      	movs	r3, #1
 8002370:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002372:	2307      	movs	r3, #7
 8002374:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PC_TX_GPIO_Port, &GPIO_InitStruct);
 8002376:	f107 031c 	add.w	r3, r7, #28
 800237a:	4619      	mov	r1, r3
 800237c:	483d      	ldr	r0, [pc, #244]	; (8002474 <HAL_UART_MspInit+0x294>)
 800237e:	f001 fa3b 	bl	80037f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PC_RX_Pin;
 8002382:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002386:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002388:	2302      	movs	r3, #2
 800238a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800238c:	2301      	movs	r3, #1
 800238e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002390:	2300      	movs	r3, #0
 8002392:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002394:	2307      	movs	r3, #7
 8002396:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(PC_RX_GPIO_Port, &GPIO_InitStruct);
 8002398:	f107 031c 	add.w	r3, r7, #28
 800239c:	4619      	mov	r1, r3
 800239e:	4835      	ldr	r0, [pc, #212]	; (8002474 <HAL_UART_MspInit+0x294>)
 80023a0:	f001 fa2a 	bl	80037f8 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80023a4:	4b34      	ldr	r3, [pc, #208]	; (8002478 <HAL_UART_MspInit+0x298>)
 80023a6:	4a35      	ldr	r2, [pc, #212]	; (800247c <HAL_UART_MspInit+0x29c>)
 80023a8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023aa:	4b33      	ldr	r3, [pc, #204]	; (8002478 <HAL_UART_MspInit+0x298>)
 80023ac:	2200      	movs	r2, #0
 80023ae:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023b0:	4b31      	ldr	r3, [pc, #196]	; (8002478 <HAL_UART_MspInit+0x298>)
 80023b2:	2200      	movs	r2, #0
 80023b4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023b6:	4b30      	ldr	r3, [pc, #192]	; (8002478 <HAL_UART_MspInit+0x298>)
 80023b8:	2280      	movs	r2, #128	; 0x80
 80023ba:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023bc:	4b2e      	ldr	r3, [pc, #184]	; (8002478 <HAL_UART_MspInit+0x298>)
 80023be:	2200      	movs	r2, #0
 80023c0:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023c2:	4b2d      	ldr	r3, [pc, #180]	; (8002478 <HAL_UART_MspInit+0x298>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80023c8:	4b2b      	ldr	r3, [pc, #172]	; (8002478 <HAL_UART_MspInit+0x298>)
 80023ca:	2220      	movs	r2, #32
 80023cc:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80023ce:	4b2a      	ldr	r3, [pc, #168]	; (8002478 <HAL_UART_MspInit+0x298>)
 80023d0:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80023d4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80023d6:	4828      	ldr	r0, [pc, #160]	; (8002478 <HAL_UART_MspInit+0x298>)
 80023d8:	f001 f81d 	bl	8003416 <HAL_DMA_Init>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <HAL_UART_MspInit+0x206>
      Error_Handler();
 80023e2:	f7ff fabd 	bl	8001960 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	4a23      	ldr	r2, [pc, #140]	; (8002478 <HAL_UART_MspInit+0x298>)
 80023ea:	66da      	str	r2, [r3, #108]	; 0x6c
 80023ec:	4a22      	ldr	r2, [pc, #136]	; (8002478 <HAL_UART_MspInit+0x298>)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 80023f2:	4b23      	ldr	r3, [pc, #140]	; (8002480 <HAL_UART_MspInit+0x2a0>)
 80023f4:	4a23      	ldr	r2, [pc, #140]	; (8002484 <HAL_UART_MspInit+0x2a4>)
 80023f6:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80023f8:	4b21      	ldr	r3, [pc, #132]	; (8002480 <HAL_UART_MspInit+0x2a0>)
 80023fa:	2210      	movs	r2, #16
 80023fc:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023fe:	4b20      	ldr	r3, [pc, #128]	; (8002480 <HAL_UART_MspInit+0x2a0>)
 8002400:	2200      	movs	r2, #0
 8002402:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002404:	4b1e      	ldr	r3, [pc, #120]	; (8002480 <HAL_UART_MspInit+0x2a0>)
 8002406:	2280      	movs	r2, #128	; 0x80
 8002408:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800240a:	4b1d      	ldr	r3, [pc, #116]	; (8002480 <HAL_UART_MspInit+0x2a0>)
 800240c:	2200      	movs	r2, #0
 800240e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002410:	4b1b      	ldr	r3, [pc, #108]	; (8002480 <HAL_UART_MspInit+0x2a0>)
 8002412:	2200      	movs	r2, #0
 8002414:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002416:	4b1a      	ldr	r3, [pc, #104]	; (8002480 <HAL_UART_MspInit+0x2a0>)
 8002418:	2200      	movs	r2, #0
 800241a:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800241c:	4b18      	ldr	r3, [pc, #96]	; (8002480 <HAL_UART_MspInit+0x2a0>)
 800241e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002422:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002424:	4816      	ldr	r0, [pc, #88]	; (8002480 <HAL_UART_MspInit+0x2a0>)
 8002426:	f000 fff6 	bl	8003416 <HAL_DMA_Init>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <HAL_UART_MspInit+0x254>
      Error_Handler();
 8002430:	f7ff fa96 	bl	8001960 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4a12      	ldr	r2, [pc, #72]	; (8002480 <HAL_UART_MspInit+0x2a0>)
 8002438:	669a      	str	r2, [r3, #104]	; 0x68
 800243a:	4a11      	ldr	r2, [pc, #68]	; (8002480 <HAL_UART_MspInit+0x2a0>)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 6);
 8002440:	2206      	movs	r2, #6
 8002442:	2100      	movs	r1, #0
 8002444:	2027      	movs	r0, #39	; 0x27
 8002446:	f000 ffb0 	bl	80033aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800244a:	2027      	movs	r0, #39	; 0x27
 800244c:	f000 ffc9 	bl	80033e2 <HAL_NVIC_EnableIRQ>
}
 8002450:	bf00      	nop
 8002452:	3730      	adds	r7, #48	; 0x30
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	40004400 	.word	0x40004400
 800245c:	40021000 	.word	0x40021000
 8002460:	200003fc 	.word	0x200003fc
 8002464:	4002006c 	.word	0x4002006c
 8002468:	20000440 	.word	0x20000440
 800246c:	40020080 	.word	0x40020080
 8002470:	40004800 	.word	0x40004800
 8002474:	48000800 	.word	0x48000800
 8002478:	20000484 	.word	0x20000484
 800247c:	40020030 	.word	0x40020030
 8002480:	200004c8 	.word	0x200004c8
 8002484:	4002001c 	.word	0x4002001c

08002488 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800248c:	bf00      	nop
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr

08002496 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002496:	b480      	push	{r7}
 8002498:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800249a:	e7fe      	b.n	800249a <HardFault_Handler+0x4>

0800249c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024a0:	e7fe      	b.n	80024a0 <MemManage_Handler+0x4>

080024a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024a2:	b480      	push	{r7}
 80024a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024a6:	e7fe      	b.n	80024a6 <BusFault_Handler+0x4>

080024a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024ac:	e7fe      	b.n	80024ac <UsageFault_Handler+0x4>

080024ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024ae:	b480      	push	{r7}
 80024b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024b2:	bf00      	nop
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024c0:	bf00      	nop
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024ca:	b480      	push	{r7}
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024dc:	f000 f924 	bl	8002728 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024e0:	bf00      	nop
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80024e8:	2010      	movs	r0, #16
 80024ea:	f001 fb27 	bl	8003b3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80024ee:	bf00      	nop
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80024f8:	4802      	ldr	r0, [pc, #8]	; (8002504 <DMA1_Channel2_IRQHandler+0x10>)
 80024fa:	f001 f870 	bl	80035de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80024fe:	bf00      	nop
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	200004c8 	.word	0x200004c8

08002508 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800250c:	4802      	ldr	r0, [pc, #8]	; (8002518 <DMA1_Channel3_IRQHandler+0x10>)
 800250e:	f001 f866 	bl	80035de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002512:	bf00      	nop
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	20000484 	.word	0x20000484

0800251c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002520:	4802      	ldr	r0, [pc, #8]	; (800252c <DMA1_Channel6_IRQHandler+0x10>)
 8002522:	f001 f85c 	bl	80035de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	200003fc 	.word	0x200003fc

08002530 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002534:	4802      	ldr	r0, [pc, #8]	; (8002540 <DMA1_Channel7_IRQHandler+0x10>)
 8002536:	f001 f852 	bl	80035de <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800253a:	bf00      	nop
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000440 	.word	0x20000440

08002544 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002548:	4802      	ldr	r0, [pc, #8]	; (8002554 <SPI2_IRQHandler+0x10>)
 800254a:	f002 ffb1 	bl	80054b0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800254e:	bf00      	nop
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20000298 	.word	0x20000298

08002558 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800255c:	4802      	ldr	r0, [pc, #8]	; (8002568 <USART2_IRQHandler+0x10>)
 800255e:	f003 f999 	bl	8005894 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002562:	bf00      	nop
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	200002fc 	.word	0x200002fc

0800256c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002570:	4802      	ldr	r0, [pc, #8]	; (800257c <USART3_IRQHandler+0x10>)
 8002572:	f003 f98f 	bl	8005894 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002576:	bf00      	nop
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	2000037c 	.word	0x2000037c

08002580 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
	return 1;
 8002584:	2301      	movs	r3, #1
}
 8002586:	4618      	mov	r0, r3
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <_kill>:

int _kill(int pid, int sig)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800259a:	f003 ff6f 	bl	800647c <__errno>
 800259e:	4602      	mov	r2, r0
 80025a0:	2316      	movs	r3, #22
 80025a2:	6013      	str	r3, [r2, #0]
	return -1;
 80025a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3708      	adds	r7, #8
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <_exit>:

void _exit (int status)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80025b8:	f04f 31ff 	mov.w	r1, #4294967295
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7ff ffe7 	bl	8002590 <_kill>
	while (1) {}		/* Make sure we hang here */
 80025c2:	e7fe      	b.n	80025c2 <_exit+0x12>

080025c4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80025cc:	4b11      	ldr	r3, [pc, #68]	; (8002614 <_sbrk+0x50>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d102      	bne.n	80025da <_sbrk+0x16>
		heap_end = &end;
 80025d4:	4b0f      	ldr	r3, [pc, #60]	; (8002614 <_sbrk+0x50>)
 80025d6:	4a10      	ldr	r2, [pc, #64]	; (8002618 <_sbrk+0x54>)
 80025d8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80025da:	4b0e      	ldr	r3, [pc, #56]	; (8002614 <_sbrk+0x50>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80025e0:	4b0c      	ldr	r3, [pc, #48]	; (8002614 <_sbrk+0x50>)
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4413      	add	r3, r2
 80025e8:	466a      	mov	r2, sp
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d907      	bls.n	80025fe <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80025ee:	f003 ff45 	bl	800647c <__errno>
 80025f2:	4602      	mov	r2, r0
 80025f4:	230c      	movs	r3, #12
 80025f6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80025f8:	f04f 33ff 	mov.w	r3, #4294967295
 80025fc:	e006      	b.n	800260c <_sbrk+0x48>
	}

	heap_end += incr;
 80025fe:	4b05      	ldr	r3, [pc, #20]	; (8002614 <_sbrk+0x50>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4413      	add	r3, r2
 8002606:	4a03      	ldr	r2, [pc, #12]	; (8002614 <_sbrk+0x50>)
 8002608:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800260a:	68fb      	ldr	r3, [r7, #12]
}
 800260c:	4618      	mov	r0, r3
 800260e:	3710      	adds	r7, #16
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	20000510 	.word	0x20000510
 8002618:	20000528 	.word	0x20000528

0800261c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002620:	4b08      	ldr	r3, [pc, #32]	; (8002644 <SystemInit+0x28>)
 8002622:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002626:	4a07      	ldr	r2, [pc, #28]	; (8002644 <SystemInit+0x28>)
 8002628:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800262c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002630:	4b04      	ldr	r3, [pc, #16]	; (8002644 <SystemInit+0x28>)
 8002632:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002636:	609a      	str	r2, [r3, #8]
#endif
}
 8002638:	bf00      	nop
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	e000ed00 	.word	0xe000ed00

08002648 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002648:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002680 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800264c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800264e:	e003      	b.n	8002658 <LoopCopyDataInit>

08002650 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002650:	4b0c      	ldr	r3, [pc, #48]	; (8002684 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002652:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002654:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002656:	3104      	adds	r1, #4

08002658 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002658:	480b      	ldr	r0, [pc, #44]	; (8002688 <LoopForever+0xa>)
	ldr	r3, =_edata
 800265a:	4b0c      	ldr	r3, [pc, #48]	; (800268c <LoopForever+0xe>)
	adds	r2, r0, r1
 800265c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800265e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002660:	d3f6      	bcc.n	8002650 <CopyDataInit>
	ldr	r2, =_sbss
 8002662:	4a0b      	ldr	r2, [pc, #44]	; (8002690 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002664:	e002      	b.n	800266c <LoopFillZerobss>

08002666 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002666:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002668:	f842 3b04 	str.w	r3, [r2], #4

0800266c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800266c:	4b09      	ldr	r3, [pc, #36]	; (8002694 <LoopForever+0x16>)
	cmp	r2, r3
 800266e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002670:	d3f9      	bcc.n	8002666 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002672:	f7ff ffd3 	bl	800261c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002676:	f003 ff07 	bl	8006488 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800267a:	f7fe feb7 	bl	80013ec <main>

0800267e <LoopForever>:

LoopForever:
    b LoopForever
 800267e:	e7fe      	b.n	800267e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002680:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8002684:	08008d60 	.word	0x08008d60
	ldr	r0, =_sdata
 8002688:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800268c:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8002690:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 8002694:	20000528 	.word	0x20000528

08002698 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002698:	e7fe      	b.n	8002698 <ADC1_2_IRQHandler>
	...

0800269c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026a0:	4b08      	ldr	r3, [pc, #32]	; (80026c4 <HAL_Init+0x28>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a07      	ldr	r2, [pc, #28]	; (80026c4 <HAL_Init+0x28>)
 80026a6:	f043 0310 	orr.w	r3, r3, #16
 80026aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026ac:	2003      	movs	r0, #3
 80026ae:	f000 fe71 	bl	8003394 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026b2:	2000      	movs	r0, #0
 80026b4:	f000 f808 	bl	80026c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026b8:	f7ff fc86 	bl	8001fc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	40022000 	.word	0x40022000

080026c8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b082      	sub	sp, #8
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026d0:	4b12      	ldr	r3, [pc, #72]	; (800271c <HAL_InitTick+0x54>)
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	4b12      	ldr	r3, [pc, #72]	; (8002720 <HAL_InitTick+0x58>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	4619      	mov	r1, r3
 80026da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026de:	fbb3 f3f1 	udiv	r3, r3, r1
 80026e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e6:	4618      	mov	r0, r3
 80026e8:	f000 fe89 	bl	80033fe <HAL_SYSTICK_Config>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e00e      	b.n	8002714 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2b0f      	cmp	r3, #15
 80026fa:	d80a      	bhi.n	8002712 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026fc:	2200      	movs	r2, #0
 80026fe:	6879      	ldr	r1, [r7, #4]
 8002700:	f04f 30ff 	mov.w	r0, #4294967295
 8002704:	f000 fe51 	bl	80033aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002708:	4a06      	ldr	r2, [pc, #24]	; (8002724 <HAL_InitTick+0x5c>)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800270e:	2300      	movs	r3, #0
 8002710:	e000      	b.n	8002714 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
}
 8002714:	4618      	mov	r0, r3
 8002716:	3708      	adds	r7, #8
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	20000000 	.word	0x20000000
 8002720:	20000008 	.word	0x20000008
 8002724:	20000004 	.word	0x20000004

08002728 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800272c:	4b06      	ldr	r3, [pc, #24]	; (8002748 <HAL_IncTick+0x20>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	461a      	mov	r2, r3
 8002732:	4b06      	ldr	r3, [pc, #24]	; (800274c <HAL_IncTick+0x24>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4413      	add	r3, r2
 8002738:	4a04      	ldr	r2, [pc, #16]	; (800274c <HAL_IncTick+0x24>)
 800273a:	6013      	str	r3, [r2, #0]
}
 800273c:	bf00      	nop
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	20000008 	.word	0x20000008
 800274c:	20000520 	.word	0x20000520

08002750 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  return uwTick;  
 8002754:	4b03      	ldr	r3, [pc, #12]	; (8002764 <HAL_GetTick+0x14>)
 8002756:	681b      	ldr	r3, [r3, #0]
}
 8002758:	4618      	mov	r0, r3
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	20000520 	.word	0x20000520

08002768 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b09a      	sub	sp, #104	; 0x68
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002770:	2300      	movs	r3, #0
 8002772:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002776:	2300      	movs	r3, #0
 8002778:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800277a:	2300      	movs	r3, #0
 800277c:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e1e3      	b.n	8002b50 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	f003 0310 	and.w	r3, r3, #16
 8002796:	2b00      	cmp	r3, #0
 8002798:	d176      	bne.n	8002888 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d152      	bne.n	8002848 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2200      	movs	r2, #0
 80027b2:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f7ff fc27 	bl	8002010 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d13b      	bne.n	8002848 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f000 fcaf 	bl	8003134 <ADC_Disable>
 80027d6:	4603      	mov	r3, r0
 80027d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e0:	f003 0310 	and.w	r3, r3, #16
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d12f      	bne.n	8002848 <HAL_ADC_Init+0xe0>
 80027e8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d12b      	bne.n	8002848 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027f8:	f023 0302 	bic.w	r3, r3, #2
 80027fc:	f043 0202 	orr.w	r2, r3, #2
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689a      	ldr	r2, [r3, #8]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002812:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	689a      	ldr	r2, [r3, #8]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002822:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002824:	4b92      	ldr	r3, [pc, #584]	; (8002a70 <HAL_ADC_Init+0x308>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a92      	ldr	r2, [pc, #584]	; (8002a74 <HAL_ADC_Init+0x30c>)
 800282a:	fba2 2303 	umull	r2, r3, r2, r3
 800282e:	0c9a      	lsrs	r2, r3, #18
 8002830:	4613      	mov	r3, r2
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	4413      	add	r3, r2
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800283a:	e002      	b.n	8002842 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	3b01      	subs	r3, #1
 8002840:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d1f9      	bne.n	800283c <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d007      	beq.n	8002866 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002860:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002864:	d110      	bne.n	8002888 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286a:	f023 0312 	bic.w	r3, r3, #18
 800286e:	f043 0210 	orr.w	r2, r3, #16
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800287a:	f043 0201 	orr.w	r2, r3, #1
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288c:	f003 0310 	and.w	r3, r3, #16
 8002890:	2b00      	cmp	r3, #0
 8002892:	f040 8150 	bne.w	8002b36 <HAL_ADC_Init+0x3ce>
 8002896:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800289a:	2b00      	cmp	r3, #0
 800289c:	f040 814b 	bne.w	8002b36 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	f040 8143 	bne.w	8002b36 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80028b8:	f043 0202 	orr.w	r2, r3, #2
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028c8:	d004      	beq.n	80028d4 <HAL_ADC_Init+0x16c>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4a6a      	ldr	r2, [pc, #424]	; (8002a78 <HAL_ADC_Init+0x310>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d101      	bne.n	80028d8 <HAL_ADC_Init+0x170>
 80028d4:	4b69      	ldr	r3, [pc, #420]	; (8002a7c <HAL_ADC_Init+0x314>)
 80028d6:	e000      	b.n	80028da <HAL_ADC_Init+0x172>
 80028d8:	4b69      	ldr	r3, [pc, #420]	; (8002a80 <HAL_ADC_Init+0x318>)
 80028da:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028e4:	d102      	bne.n	80028ec <HAL_ADC_Init+0x184>
 80028e6:	4b64      	ldr	r3, [pc, #400]	; (8002a78 <HAL_ADC_Init+0x310>)
 80028e8:	60fb      	str	r3, [r7, #12]
 80028ea:	e01a      	b.n	8002922 <HAL_ADC_Init+0x1ba>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a61      	ldr	r2, [pc, #388]	; (8002a78 <HAL_ADC_Init+0x310>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d103      	bne.n	80028fe <HAL_ADC_Init+0x196>
 80028f6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80028fa:	60fb      	str	r3, [r7, #12]
 80028fc:	e011      	b.n	8002922 <HAL_ADC_Init+0x1ba>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a60      	ldr	r2, [pc, #384]	; (8002a84 <HAL_ADC_Init+0x31c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d102      	bne.n	800290e <HAL_ADC_Init+0x1a6>
 8002908:	4b5f      	ldr	r3, [pc, #380]	; (8002a88 <HAL_ADC_Init+0x320>)
 800290a:	60fb      	str	r3, [r7, #12]
 800290c:	e009      	b.n	8002922 <HAL_ADC_Init+0x1ba>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a5d      	ldr	r2, [pc, #372]	; (8002a88 <HAL_ADC_Init+0x320>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d102      	bne.n	800291e <HAL_ADC_Init+0x1b6>
 8002918:	4b5a      	ldr	r3, [pc, #360]	; (8002a84 <HAL_ADC_Init+0x31c>)
 800291a:	60fb      	str	r3, [r7, #12]
 800291c:	e001      	b.n	8002922 <HAL_ADC_Init+0x1ba>
 800291e:	2300      	movs	r3, #0
 8002920:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f003 0303 	and.w	r3, r3, #3
 800292c:	2b01      	cmp	r3, #1
 800292e:	d108      	bne.n	8002942 <HAL_ADC_Init+0x1da>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	2b01      	cmp	r3, #1
 800293c:	d101      	bne.n	8002942 <HAL_ADC_Init+0x1da>
 800293e:	2301      	movs	r3, #1
 8002940:	e000      	b.n	8002944 <HAL_ADC_Init+0x1dc>
 8002942:	2300      	movs	r3, #0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d11c      	bne.n	8002982 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002948:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800294a:	2b00      	cmp	r3, #0
 800294c:	d010      	beq.n	8002970 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	f003 0303 	and.w	r3, r3, #3
 8002956:	2b01      	cmp	r3, #1
 8002958:	d107      	bne.n	800296a <HAL_ADC_Init+0x202>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b01      	cmp	r3, #1
 8002964:	d101      	bne.n	800296a <HAL_ADC_Init+0x202>
 8002966:	2301      	movs	r3, #1
 8002968:	e000      	b.n	800296c <HAL_ADC_Init+0x204>
 800296a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800296c:	2b00      	cmp	r3, #0
 800296e:	d108      	bne.n	8002982 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002970:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	431a      	orrs	r2, r3
 800297e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002980:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	7e5b      	ldrb	r3, [r3, #25]
 8002986:	035b      	lsls	r3, r3, #13
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800298c:	2a01      	cmp	r2, #1
 800298e:	d002      	beq.n	8002996 <HAL_ADC_Init+0x22e>
 8002990:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002994:	e000      	b.n	8002998 <HAL_ADC_Init+0x230>
 8002996:	2200      	movs	r2, #0
 8002998:	431a      	orrs	r2, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	431a      	orrs	r2, r3
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	689b      	ldr	r3, [r3, #8]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80029a8:	4313      	orrs	r3, r2
 80029aa:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d11b      	bne.n	80029ee <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	7e5b      	ldrb	r3, [r3, #25]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d109      	bne.n	80029d2 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c2:	3b01      	subs	r3, #1
 80029c4:	045a      	lsls	r2, r3, #17
 80029c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80029c8:	4313      	orrs	r3, r2
 80029ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ce:	663b      	str	r3, [r7, #96]	; 0x60
 80029d0:	e00d      	b.n	80029ee <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80029da:	f043 0220 	orr.w	r2, r3, #32
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e6:	f043 0201 	orr.w	r2, r3, #1
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d054      	beq.n	8002aa0 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a22      	ldr	r2, [pc, #136]	; (8002a84 <HAL_ADC_Init+0x31c>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d004      	beq.n	8002a0a <HAL_ADC_Init+0x2a2>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a20      	ldr	r2, [pc, #128]	; (8002a88 <HAL_ADC_Init+0x320>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d140      	bne.n	8002a8c <HAL_ADC_Init+0x324>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a0e:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002a12:	d02a      	beq.n	8002a6a <HAL_ADC_Init+0x302>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a1c:	d022      	beq.n	8002a64 <HAL_ADC_Init+0x2fc>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a22:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002a26:	d01a      	beq.n	8002a5e <HAL_ADC_Init+0x2f6>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2c:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8002a30:	d012      	beq.n	8002a58 <HAL_ADC_Init+0x2f0>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a36:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8002a3a:	d00a      	beq.n	8002a52 <HAL_ADC_Init+0x2ea>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a40:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8002a44:	d002      	beq.n	8002a4c <HAL_ADC_Init+0x2e4>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a4a:	e023      	b.n	8002a94 <HAL_ADC_Init+0x32c>
 8002a4c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002a50:	e020      	b.n	8002a94 <HAL_ADC_Init+0x32c>
 8002a52:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002a56:	e01d      	b.n	8002a94 <HAL_ADC_Init+0x32c>
 8002a58:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002a5c:	e01a      	b.n	8002a94 <HAL_ADC_Init+0x32c>
 8002a5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a62:	e017      	b.n	8002a94 <HAL_ADC_Init+0x32c>
 8002a64:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002a68:	e014      	b.n	8002a94 <HAL_ADC_Init+0x32c>
 8002a6a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002a6e:	e011      	b.n	8002a94 <HAL_ADC_Init+0x32c>
 8002a70:	20000000 	.word	0x20000000
 8002a74:	431bde83 	.word	0x431bde83
 8002a78:	50000100 	.word	0x50000100
 8002a7c:	50000300 	.word	0x50000300
 8002a80:	50000700 	.word	0x50000700
 8002a84:	50000400 	.word	0x50000400
 8002a88:	50000500 	.word	0x50000500
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a94:	687a      	ldr	r2, [r7, #4]
 8002a96:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 030c 	and.w	r3, r3, #12
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d114      	bne.n	8002ad8 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	6812      	ldr	r2, [r2, #0]
 8002ab8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002abc:	f023 0302 	bic.w	r3, r3, #2
 8002ac0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	7e1b      	ldrb	r3, [r3, #24]
 8002ac6:	039a      	lsls	r2, r3, #14
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68da      	ldr	r2, [r3, #12]
 8002ade:	4b1e      	ldr	r3, [pc, #120]	; (8002b58 <HAL_ADC_Init+0x3f0>)
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	6812      	ldr	r2, [r2, #0]
 8002ae6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002ae8:	430b      	orrs	r3, r1
 8002aea:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d10c      	bne.n	8002b0e <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002afa:	f023 010f 	bic.w	r1, r3, #15
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	69db      	ldr	r3, [r3, #28]
 8002b02:	1e5a      	subs	r2, r3, #1
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	430a      	orrs	r2, r1
 8002b0a:	631a      	str	r2, [r3, #48]	; 0x30
 8002b0c:	e007      	b.n	8002b1e <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f022 020f 	bic.w	r2, r2, #15
 8002b1c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b28:	f023 0303 	bic.w	r3, r3, #3
 8002b2c:	f043 0201 	orr.w	r2, r3, #1
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	641a      	str	r2, [r3, #64]	; 0x40
 8002b34:	e00a      	b.n	8002b4c <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	f023 0312 	bic.w	r3, r3, #18
 8002b3e:	f043 0210 	orr.w	r2, r3, #16
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002b46:	2301      	movs	r3, #1
 8002b48:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002b4c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002b50:	4618      	mov	r0, r3
 8002b52:	3768      	adds	r7, #104	; 0x68
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}
 8002b58:	fff0c007 	.word	0xfff0c007

08002b5c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002b5c:	b480      	push	{r7}
 8002b5e:	b09b      	sub	sp, #108	; 0x6c
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b66:	2300      	movs	r3, #0
 8002b68:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d101      	bne.n	8002b7e <HAL_ADC_ConfigChannel+0x22>
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	e2cb      	b.n	8003116 <HAL_ADC_ConfigChannel+0x5ba>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f003 0304 	and.w	r3, r3, #4
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f040 82af 	bne.w	80030f4 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d81c      	bhi.n	8002bd8 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	4613      	mov	r3, r2
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	4413      	add	r3, r2
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	231f      	movs	r3, #31
 8002bb4:	4093      	lsls	r3, r2
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	4019      	ands	r1, r3
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	6818      	ldr	r0, [r3, #0]
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685a      	ldr	r2, [r3, #4]
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	4413      	add	r3, r2
 8002bc8:	005b      	lsls	r3, r3, #1
 8002bca:	fa00 f203 	lsl.w	r2, r0, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	631a      	str	r2, [r3, #48]	; 0x30
 8002bd6:	e063      	b.n	8002ca0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	2b09      	cmp	r3, #9
 8002bde:	d81e      	bhi.n	8002c1e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685a      	ldr	r2, [r3, #4]
 8002bea:	4613      	mov	r3, r2
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	4413      	add	r3, r2
 8002bf0:	005b      	lsls	r3, r3, #1
 8002bf2:	3b1e      	subs	r3, #30
 8002bf4:	221f      	movs	r2, #31
 8002bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfa:	43db      	mvns	r3, r3
 8002bfc:	4019      	ands	r1, r3
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	6818      	ldr	r0, [r3, #0]
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	4613      	mov	r3, r2
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	4413      	add	r3, r2
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	3b1e      	subs	r3, #30
 8002c10:	fa00 f203 	lsl.w	r2, r0, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	635a      	str	r2, [r3, #52]	; 0x34
 8002c1c:	e040      	b.n	8002ca0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	2b0e      	cmp	r3, #14
 8002c24:	d81e      	bhi.n	8002c64 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685a      	ldr	r2, [r3, #4]
 8002c30:	4613      	mov	r3, r2
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	4413      	add	r3, r2
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	3b3c      	subs	r3, #60	; 0x3c
 8002c3a:	221f      	movs	r2, #31
 8002c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c40:	43db      	mvns	r3, r3
 8002c42:	4019      	ands	r1, r3
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	6818      	ldr	r0, [r3, #0]
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685a      	ldr	r2, [r3, #4]
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	4413      	add	r3, r2
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	3b3c      	subs	r3, #60	; 0x3c
 8002c56:	fa00 f203 	lsl.w	r2, r0, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	639a      	str	r2, [r3, #56]	; 0x38
 8002c62:	e01d      	b.n	8002ca0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	685a      	ldr	r2, [r3, #4]
 8002c6e:	4613      	mov	r3, r2
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	4413      	add	r3, r2
 8002c74:	005b      	lsls	r3, r3, #1
 8002c76:	3b5a      	subs	r3, #90	; 0x5a
 8002c78:	221f      	movs	r2, #31
 8002c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7e:	43db      	mvns	r3, r3
 8002c80:	4019      	ands	r1, r3
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	6818      	ldr	r0, [r3, #0]
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	685a      	ldr	r2, [r3, #4]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	005b      	lsls	r3, r3, #1
 8002c8e:	4413      	add	r3, r2
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	3b5a      	subs	r3, #90	; 0x5a
 8002c94:	fa00 f203 	lsl.w	r2, r0, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 030c 	and.w	r3, r3, #12
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f040 80e5 	bne.w	8002e7a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2b09      	cmp	r3, #9
 8002cb6:	d91c      	bls.n	8002cf2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	6999      	ldr	r1, [r3, #24]
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	4413      	add	r3, r2
 8002cc8:	3b1e      	subs	r3, #30
 8002cca:	2207      	movs	r2, #7
 8002ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd0:	43db      	mvns	r3, r3
 8002cd2:	4019      	ands	r1, r3
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	6898      	ldr	r0, [r3, #8]
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	4413      	add	r3, r2
 8002ce2:	3b1e      	subs	r3, #30
 8002ce4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	430a      	orrs	r2, r1
 8002cee:	619a      	str	r2, [r3, #24]
 8002cf0:	e019      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	6959      	ldr	r1, [r3, #20]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	4413      	add	r3, r2
 8002d02:	2207      	movs	r2, #7
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	4019      	ands	r1, r3
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	6898      	ldr	r0, [r3, #8]
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	4613      	mov	r3, r2
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	4413      	add	r3, r2
 8002d1a:	fa00 f203 	lsl.w	r2, r0, r3
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	430a      	orrs	r2, r1
 8002d24:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	695a      	ldr	r2, [r3, #20]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	08db      	lsrs	r3, r3, #3
 8002d32:	f003 0303 	and.w	r3, r3, #3
 8002d36:	005b      	lsls	r3, r3, #1
 8002d38:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3c:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	691b      	ldr	r3, [r3, #16]
 8002d42:	3b01      	subs	r3, #1
 8002d44:	2b03      	cmp	r3, #3
 8002d46:	d84f      	bhi.n	8002de8 <HAL_ADC_ConfigChannel+0x28c>
 8002d48:	a201      	add	r2, pc, #4	; (adr r2, 8002d50 <HAL_ADC_ConfigChannel+0x1f4>)
 8002d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d4e:	bf00      	nop
 8002d50:	08002d61 	.word	0x08002d61
 8002d54:	08002d83 	.word	0x08002d83
 8002d58:	08002da5 	.word	0x08002da5
 8002d5c:	08002dc7 	.word	0x08002dc7
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d66:	4b9f      	ldr	r3, [pc, #636]	; (8002fe4 <HAL_ADC_ConfigChannel+0x488>)
 8002d68:	4013      	ands	r3, r2
 8002d6a:	683a      	ldr	r2, [r7, #0]
 8002d6c:	6812      	ldr	r2, [r2, #0]
 8002d6e:	0691      	lsls	r1, r2, #26
 8002d70:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d72:	430a      	orrs	r2, r1
 8002d74:	431a      	orrs	r2, r3
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002d7e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002d80:	e07e      	b.n	8002e80 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002d88:	4b96      	ldr	r3, [pc, #600]	; (8002fe4 <HAL_ADC_ConfigChannel+0x488>)
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	683a      	ldr	r2, [r7, #0]
 8002d8e:	6812      	ldr	r2, [r2, #0]
 8002d90:	0691      	lsls	r1, r2, #26
 8002d92:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002d94:	430a      	orrs	r2, r1
 8002d96:	431a      	orrs	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002da0:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002da2:	e06d      	b.n	8002e80 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002daa:	4b8e      	ldr	r3, [pc, #568]	; (8002fe4 <HAL_ADC_ConfigChannel+0x488>)
 8002dac:	4013      	ands	r3, r2
 8002dae:	683a      	ldr	r2, [r7, #0]
 8002db0:	6812      	ldr	r2, [r2, #0]
 8002db2:	0691      	lsls	r1, r2, #26
 8002db4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002db6:	430a      	orrs	r2, r1
 8002db8:	431a      	orrs	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002dc2:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002dc4:	e05c      	b.n	8002e80 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002dcc:	4b85      	ldr	r3, [pc, #532]	; (8002fe4 <HAL_ADC_ConfigChannel+0x488>)
 8002dce:	4013      	ands	r3, r2
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	6812      	ldr	r2, [r2, #0]
 8002dd4:	0691      	lsls	r1, r2, #26
 8002dd6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	431a      	orrs	r2, r3
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002de4:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8002de6:	e04b      	b.n	8002e80 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002dee:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	069b      	lsls	r3, r3, #26
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d107      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002e0a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e12:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	069b      	lsls	r3, r3, #26
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d107      	bne.n	8002e30 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002e2e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	069b      	lsls	r3, r3, #26
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d107      	bne.n	8002e54 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002e52:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e5a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	069b      	lsls	r3, r3, #26
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d10a      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002e76:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002e78:	e001      	b.n	8002e7e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002e7a:	bf00      	nop
 8002e7c:	e000      	b.n	8002e80 <HAL_ADC_ConfigChannel+0x324>
      break;
 8002e7e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	f003 0303 	and.w	r3, r3, #3
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d108      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x344>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0301 	and.w	r3, r3, #1
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d101      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x344>
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e000      	b.n	8002ea2 <HAL_ADC_ConfigChannel+0x346>
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f040 8131 	bne.w	800310a <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d00f      	beq.n	8002ed0 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec2:	43da      	mvns	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	400a      	ands	r2, r1
 8002eca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002ece:	e049      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	2201      	movs	r2, #1
 8002ede:	409a      	lsls	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2b09      	cmp	r3, #9
 8002ef0:	d91c      	bls.n	8002f2c <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	6999      	ldr	r1, [r3, #24]
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4613      	mov	r3, r2
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	4413      	add	r3, r2
 8002f02:	3b1b      	subs	r3, #27
 8002f04:	2207      	movs	r2, #7
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	43db      	mvns	r3, r3
 8002f0c:	4019      	ands	r1, r3
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	6898      	ldr	r0, [r3, #8]
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	4613      	mov	r3, r2
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	4413      	add	r3, r2
 8002f1c:	3b1b      	subs	r3, #27
 8002f1e:	fa00 f203 	lsl.w	r2, r0, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	430a      	orrs	r2, r1
 8002f28:	619a      	str	r2, [r3, #24]
 8002f2a:	e01b      	b.n	8002f64 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6959      	ldr	r1, [r3, #20]
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	1c5a      	adds	r2, r3, #1
 8002f38:	4613      	mov	r3, r2
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	4413      	add	r3, r2
 8002f3e:	2207      	movs	r2, #7
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43db      	mvns	r3, r3
 8002f46:	4019      	ands	r1, r3
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	6898      	ldr	r0, [r3, #8]
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	1c5a      	adds	r2, r3, #1
 8002f52:	4613      	mov	r3, r2
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	4413      	add	r3, r2
 8002f58:	fa00 f203 	lsl.w	r2, r0, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	430a      	orrs	r2, r1
 8002f62:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f6c:	d004      	beq.n	8002f78 <HAL_ADC_ConfigChannel+0x41c>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a1d      	ldr	r2, [pc, #116]	; (8002fe8 <HAL_ADC_ConfigChannel+0x48c>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d101      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x420>
 8002f78:	4b1c      	ldr	r3, [pc, #112]	; (8002fec <HAL_ADC_ConfigChannel+0x490>)
 8002f7a:	e000      	b.n	8002f7e <HAL_ADC_ConfigChannel+0x422>
 8002f7c:	4b1c      	ldr	r3, [pc, #112]	; (8002ff0 <HAL_ADC_ConfigChannel+0x494>)
 8002f7e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2b10      	cmp	r3, #16
 8002f86:	d105      	bne.n	8002f94 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002f88:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d015      	beq.n	8002fc0 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002f98:	2b11      	cmp	r3, #17
 8002f9a:	d105      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002f9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f9e:	689b      	ldr	r3, [r3, #8]
 8002fa0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d00b      	beq.n	8002fc0 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002fac:	2b12      	cmp	r3, #18
 8002fae:	f040 80ac 	bne.w	800310a <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002fb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	f040 80a5 	bne.w	800310a <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fc8:	d102      	bne.n	8002fd0 <HAL_ADC_ConfigChannel+0x474>
 8002fca:	4b07      	ldr	r3, [pc, #28]	; (8002fe8 <HAL_ADC_ConfigChannel+0x48c>)
 8002fcc:	60fb      	str	r3, [r7, #12]
 8002fce:	e023      	b.n	8003018 <HAL_ADC_ConfigChannel+0x4bc>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a04      	ldr	r2, [pc, #16]	; (8002fe8 <HAL_ADC_ConfigChannel+0x48c>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d10c      	bne.n	8002ff4 <HAL_ADC_ConfigChannel+0x498>
 8002fda:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	e01a      	b.n	8003018 <HAL_ADC_ConfigChannel+0x4bc>
 8002fe2:	bf00      	nop
 8002fe4:	83fff000 	.word	0x83fff000
 8002fe8:	50000100 	.word	0x50000100
 8002fec:	50000300 	.word	0x50000300
 8002ff0:	50000700 	.word	0x50000700
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a4a      	ldr	r2, [pc, #296]	; (8003124 <HAL_ADC_ConfigChannel+0x5c8>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d102      	bne.n	8003004 <HAL_ADC_ConfigChannel+0x4a8>
 8002ffe:	4b4a      	ldr	r3, [pc, #296]	; (8003128 <HAL_ADC_ConfigChannel+0x5cc>)
 8003000:	60fb      	str	r3, [r7, #12]
 8003002:	e009      	b.n	8003018 <HAL_ADC_ConfigChannel+0x4bc>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a47      	ldr	r2, [pc, #284]	; (8003128 <HAL_ADC_ConfigChannel+0x5cc>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d102      	bne.n	8003014 <HAL_ADC_ConfigChannel+0x4b8>
 800300e:	4b45      	ldr	r3, [pc, #276]	; (8003124 <HAL_ADC_ConfigChannel+0x5c8>)
 8003010:	60fb      	str	r3, [r7, #12]
 8003012:	e001      	b.n	8003018 <HAL_ADC_ConfigChannel+0x4bc>
 8003014:	2300      	movs	r3, #0
 8003016:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	f003 0303 	and.w	r3, r3, #3
 8003022:	2b01      	cmp	r3, #1
 8003024:	d108      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x4dc>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	2b01      	cmp	r3, #1
 8003032:	d101      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x4dc>
 8003034:	2301      	movs	r3, #1
 8003036:	e000      	b.n	800303a <HAL_ADC_ConfigChannel+0x4de>
 8003038:	2300      	movs	r3, #0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d150      	bne.n	80030e0 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800303e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003040:	2b00      	cmp	r3, #0
 8003042:	d010      	beq.n	8003066 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	f003 0303 	and.w	r3, r3, #3
 800304c:	2b01      	cmp	r3, #1
 800304e:	d107      	bne.n	8003060 <HAL_ADC_ConfigChannel+0x504>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0301 	and.w	r3, r3, #1
 8003058:	2b01      	cmp	r3, #1
 800305a:	d101      	bne.n	8003060 <HAL_ADC_ConfigChannel+0x504>
 800305c:	2301      	movs	r3, #1
 800305e:	e000      	b.n	8003062 <HAL_ADC_ConfigChannel+0x506>
 8003060:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003062:	2b00      	cmp	r3, #0
 8003064:	d13c      	bne.n	80030e0 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2b10      	cmp	r3, #16
 800306c:	d11d      	bne.n	80030aa <HAL_ADC_ConfigChannel+0x54e>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003076:	d118      	bne.n	80030aa <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003078:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003080:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003082:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003084:	4b29      	ldr	r3, [pc, #164]	; (800312c <HAL_ADC_ConfigChannel+0x5d0>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a29      	ldr	r2, [pc, #164]	; (8003130 <HAL_ADC_ConfigChannel+0x5d4>)
 800308a:	fba2 2303 	umull	r2, r3, r2, r3
 800308e:	0c9a      	lsrs	r2, r3, #18
 8003090:	4613      	mov	r3, r2
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	4413      	add	r3, r2
 8003096:	005b      	lsls	r3, r3, #1
 8003098:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800309a:	e002      	b.n	80030a2 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	3b01      	subs	r3, #1
 80030a0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1f9      	bne.n	800309c <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80030a8:	e02e      	b.n	8003108 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	2b11      	cmp	r3, #17
 80030b0:	d10b      	bne.n	80030ca <HAL_ADC_ConfigChannel+0x56e>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030ba:	d106      	bne.n	80030ca <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80030bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80030c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030c6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80030c8:	e01e      	b.n	8003108 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2b12      	cmp	r3, #18
 80030d0:	d11a      	bne.n	8003108 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80030d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80030da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80030dc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80030de:	e013      	b.n	8003108 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e4:	f043 0220 	orr.w	r2, r3, #32
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80030f2:	e00a      	b.n	800310a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f8:	f043 0220 	orr.w	r2, r3, #32
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003106:	e000      	b.n	800310a <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003108:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003112:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003116:	4618      	mov	r0, r3
 8003118:	376c      	adds	r7, #108	; 0x6c
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	50000400 	.word	0x50000400
 8003128:	50000500 	.word	0x50000500
 800312c:	20000000 	.word	0x20000000
 8003130:	431bde83 	.word	0x431bde83

08003134 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800313c:	2300      	movs	r3, #0
 800313e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f003 0303 	and.w	r3, r3, #3
 800314a:	2b01      	cmp	r3, #1
 800314c:	d108      	bne.n	8003160 <ADC_Disable+0x2c>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0301 	and.w	r3, r3, #1
 8003158:	2b01      	cmp	r3, #1
 800315a:	d101      	bne.n	8003160 <ADC_Disable+0x2c>
 800315c:	2301      	movs	r3, #1
 800315e:	e000      	b.n	8003162 <ADC_Disable+0x2e>
 8003160:	2300      	movs	r3, #0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d040      	beq.n	80031e8 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f003 030d 	and.w	r3, r3, #13
 8003170:	2b01      	cmp	r3, #1
 8003172:	d10f      	bne.n	8003194 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	689a      	ldr	r2, [r3, #8]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f042 0202 	orr.w	r2, r2, #2
 8003182:	609a      	str	r2, [r3, #8]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2203      	movs	r2, #3
 800318a:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800318c:	f7ff fae0 	bl	8002750 <HAL_GetTick>
 8003190:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003192:	e022      	b.n	80031da <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003198:	f043 0210 	orr.w	r2, r3, #16
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a4:	f043 0201 	orr.w	r2, r3, #1
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e01c      	b.n	80031ea <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031b0:	f7ff face 	bl	8002750 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d90d      	bls.n	80031da <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c2:	f043 0210 	orr.w	r2, r3, #16
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031ce:	f043 0201 	orr.w	r2, r3, #1
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	e007      	b.n	80031ea <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f003 0301 	and.w	r3, r3, #1
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d0e3      	beq.n	80031b0 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80031e8:	2300      	movs	r3, #0
}
 80031ea:	4618      	mov	r0, r3
 80031ec:	3710      	adds	r7, #16
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
	...

080031f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b085      	sub	sp, #20
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	f003 0307 	and.w	r3, r3, #7
 8003202:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003204:	4b0c      	ldr	r3, [pc, #48]	; (8003238 <__NVIC_SetPriorityGrouping+0x44>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003210:	4013      	ands	r3, r2
 8003212:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800321c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003220:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003224:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003226:	4a04      	ldr	r2, [pc, #16]	; (8003238 <__NVIC_SetPriorityGrouping+0x44>)
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	60d3      	str	r3, [r2, #12]
}
 800322c:	bf00      	nop
 800322e:	3714      	adds	r7, #20
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr
 8003238:	e000ed00 	.word	0xe000ed00

0800323c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800323c:	b480      	push	{r7}
 800323e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003240:	4b04      	ldr	r3, [pc, #16]	; (8003254 <__NVIC_GetPriorityGrouping+0x18>)
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	0a1b      	lsrs	r3, r3, #8
 8003246:	f003 0307 	and.w	r3, r3, #7
}
 800324a:	4618      	mov	r0, r3
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	e000ed00 	.word	0xe000ed00

08003258 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	4603      	mov	r3, r0
 8003260:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003266:	2b00      	cmp	r3, #0
 8003268:	db0b      	blt.n	8003282 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	f003 021f 	and.w	r2, r3, #31
 8003270:	4907      	ldr	r1, [pc, #28]	; (8003290 <__NVIC_EnableIRQ+0x38>)
 8003272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003276:	095b      	lsrs	r3, r3, #5
 8003278:	2001      	movs	r0, #1
 800327a:	fa00 f202 	lsl.w	r2, r0, r2
 800327e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	e000e100 	.word	0xe000e100

08003294 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	4603      	mov	r3, r0
 800329c:	6039      	str	r1, [r7, #0]
 800329e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	db0a      	blt.n	80032be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	b2da      	uxtb	r2, r3
 80032ac:	490c      	ldr	r1, [pc, #48]	; (80032e0 <__NVIC_SetPriority+0x4c>)
 80032ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b2:	0112      	lsls	r2, r2, #4
 80032b4:	b2d2      	uxtb	r2, r2
 80032b6:	440b      	add	r3, r1
 80032b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032bc:	e00a      	b.n	80032d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	b2da      	uxtb	r2, r3
 80032c2:	4908      	ldr	r1, [pc, #32]	; (80032e4 <__NVIC_SetPriority+0x50>)
 80032c4:	79fb      	ldrb	r3, [r7, #7]
 80032c6:	f003 030f 	and.w	r3, r3, #15
 80032ca:	3b04      	subs	r3, #4
 80032cc:	0112      	lsls	r2, r2, #4
 80032ce:	b2d2      	uxtb	r2, r2
 80032d0:	440b      	add	r3, r1
 80032d2:	761a      	strb	r2, [r3, #24]
}
 80032d4:	bf00      	nop
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr
 80032e0:	e000e100 	.word	0xe000e100
 80032e4:	e000ed00 	.word	0xe000ed00

080032e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b089      	sub	sp, #36	; 0x24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f003 0307 	and.w	r3, r3, #7
 80032fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	f1c3 0307 	rsb	r3, r3, #7
 8003302:	2b04      	cmp	r3, #4
 8003304:	bf28      	it	cs
 8003306:	2304      	movcs	r3, #4
 8003308:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800330a:	69fb      	ldr	r3, [r7, #28]
 800330c:	3304      	adds	r3, #4
 800330e:	2b06      	cmp	r3, #6
 8003310:	d902      	bls.n	8003318 <NVIC_EncodePriority+0x30>
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	3b03      	subs	r3, #3
 8003316:	e000      	b.n	800331a <NVIC_EncodePriority+0x32>
 8003318:	2300      	movs	r3, #0
 800331a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800331c:	f04f 32ff 	mov.w	r2, #4294967295
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	fa02 f303 	lsl.w	r3, r2, r3
 8003326:	43da      	mvns	r2, r3
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	401a      	ands	r2, r3
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003330:	f04f 31ff 	mov.w	r1, #4294967295
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	fa01 f303 	lsl.w	r3, r1, r3
 800333a:	43d9      	mvns	r1, r3
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003340:	4313      	orrs	r3, r2
         );
}
 8003342:	4618      	mov	r0, r3
 8003344:	3724      	adds	r7, #36	; 0x24
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
	...

08003350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b082      	sub	sp, #8
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3b01      	subs	r3, #1
 800335c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003360:	d301      	bcc.n	8003366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003362:	2301      	movs	r3, #1
 8003364:	e00f      	b.n	8003386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003366:	4a0a      	ldr	r2, [pc, #40]	; (8003390 <SysTick_Config+0x40>)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3b01      	subs	r3, #1
 800336c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800336e:	210f      	movs	r1, #15
 8003370:	f04f 30ff 	mov.w	r0, #4294967295
 8003374:	f7ff ff8e 	bl	8003294 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003378:	4b05      	ldr	r3, [pc, #20]	; (8003390 <SysTick_Config+0x40>)
 800337a:	2200      	movs	r2, #0
 800337c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800337e:	4b04      	ldr	r3, [pc, #16]	; (8003390 <SysTick_Config+0x40>)
 8003380:	2207      	movs	r2, #7
 8003382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003384:	2300      	movs	r3, #0
}
 8003386:	4618      	mov	r0, r3
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	e000e010 	.word	0xe000e010

08003394 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f7ff ff29 	bl	80031f4 <__NVIC_SetPriorityGrouping>
}
 80033a2:	bf00      	nop
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}

080033aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033aa:	b580      	push	{r7, lr}
 80033ac:	b086      	sub	sp, #24
 80033ae:	af00      	add	r7, sp, #0
 80033b0:	4603      	mov	r3, r0
 80033b2:	60b9      	str	r1, [r7, #8]
 80033b4:	607a      	str	r2, [r7, #4]
 80033b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033bc:	f7ff ff3e 	bl	800323c <__NVIC_GetPriorityGrouping>
 80033c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	68b9      	ldr	r1, [r7, #8]
 80033c6:	6978      	ldr	r0, [r7, #20]
 80033c8:	f7ff ff8e 	bl	80032e8 <NVIC_EncodePriority>
 80033cc:	4602      	mov	r2, r0
 80033ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033d2:	4611      	mov	r1, r2
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff ff5d 	bl	8003294 <__NVIC_SetPriority>
}
 80033da:	bf00      	nop
 80033dc:	3718      	adds	r7, #24
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b082      	sub	sp, #8
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	4603      	mov	r3, r0
 80033ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff ff31 	bl	8003258 <__NVIC_EnableIRQ>
}
 80033f6:	bf00      	nop
 80033f8:	3708      	adds	r7, #8
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033fe:	b580      	push	{r7, lr}
 8003400:	b082      	sub	sp, #8
 8003402:	af00      	add	r7, sp, #0
 8003404:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f7ff ffa2 	bl	8003350 <SysTick_Config>
 800340c:	4603      	mov	r3, r0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3708      	adds	r7, #8
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003416:	b580      	push	{r7, lr}
 8003418:	b084      	sub	sp, #16
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800341e:	2300      	movs	r3, #0
 8003420:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d101      	bne.n	800342c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e037      	b.n	800349c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2202      	movs	r2, #2
 8003430:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003442:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003446:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003450:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800345c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003468:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003470:	68fa      	ldr	r2, [r7, #12]
 8003472:	4313      	orrs	r3, r2
 8003474:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68fa      	ldr	r2, [r7, #12]
 800347c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 f97e 	bl	8003780 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2201      	movs	r2, #1
 800348e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800349a:	2300      	movs	r3, #0
}  
 800349c:	4618      	mov	r0, r3
 800349e:	3710      	adds	r7, #16
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b086      	sub	sp, #24
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	60f8      	str	r0, [r7, #12]
 80034ac:	60b9      	str	r1, [r7, #8]
 80034ae:	607a      	str	r2, [r7, #4]
 80034b0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80034b2:	2300      	movs	r3, #0
 80034b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d101      	bne.n	80034c4 <HAL_DMA_Start_IT+0x20>
 80034c0:	2302      	movs	r3, #2
 80034c2:	e04a      	b.n	800355a <HAL_DMA_Start_IT+0xb6>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2201      	movs	r2, #1
 80034c8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d13a      	bne.n	800354c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2202      	movs	r2, #2
 80034da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f022 0201 	bic.w	r2, r2, #1
 80034f2:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	68b9      	ldr	r1, [r7, #8]
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 f912 	bl	8003724 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003504:	2b00      	cmp	r3, #0
 8003506:	d008      	beq.n	800351a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 020e 	orr.w	r2, r2, #14
 8003516:	601a      	str	r2, [r3, #0]
 8003518:	e00f      	b.n	800353a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f042 020a 	orr.w	r2, r2, #10
 8003528:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f022 0204 	bic.w	r2, r2, #4
 8003538:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f042 0201 	orr.w	r2, r2, #1
 8003548:	601a      	str	r2, [r3, #0]
 800354a:	e005      	b.n	8003558 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8003554:	2302      	movs	r3, #2
 8003556:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003558:	7dfb      	ldrb	r3, [r7, #23]
} 
 800355a:	4618      	mov	r0, r3
 800355c:	3718      	adds	r7, #24
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}

08003562 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003562:	b580      	push	{r7, lr}
 8003564:	b084      	sub	sp, #16
 8003566:	af00      	add	r7, sp, #0
 8003568:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800356a:	2300      	movs	r3, #0
 800356c:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003574:	2b02      	cmp	r3, #2
 8003576:	d005      	beq.n	8003584 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2204      	movs	r2, #4
 800357c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	73fb      	strb	r3, [r7, #15]
 8003582:	e027      	b.n	80035d4 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f022 020e 	bic.w	r2, r2, #14
 8003592:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681a      	ldr	r2, [r3, #0]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f022 0201 	bic.w	r2, r2, #1
 80035a2:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ac:	2101      	movs	r1, #1
 80035ae:	fa01 f202 	lsl.w	r2, r1, r2
 80035b2:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d003      	beq.n	80035d4 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d0:	6878      	ldr	r0, [r7, #4]
 80035d2:	4798      	blx	r3
    } 
  }
  return status;
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3710      	adds	r7, #16
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}

080035de <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80035de:	b580      	push	{r7, lr}
 80035e0:	b084      	sub	sp, #16
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fa:	2204      	movs	r2, #4
 80035fc:	409a      	lsls	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	4013      	ands	r3, r2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d024      	beq.n	8003650 <HAL_DMA_IRQHandler+0x72>
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	f003 0304 	and.w	r3, r3, #4
 800360c:	2b00      	cmp	r3, #0
 800360e:	d01f      	beq.n	8003650 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0320 	and.w	r3, r3, #32
 800361a:	2b00      	cmp	r3, #0
 800361c:	d107      	bne.n	800362e <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 0204 	bic.w	r2, r2, #4
 800362c:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003636:	2104      	movs	r1, #4
 8003638:	fa01 f202 	lsl.w	r2, r1, r2
 800363c:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003642:	2b00      	cmp	r3, #0
 8003644:	d06a      	beq.n	800371c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800364e:	e065      	b.n	800371c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003654:	2202      	movs	r2, #2
 8003656:	409a      	lsls	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	4013      	ands	r3, r2
 800365c:	2b00      	cmp	r3, #0
 800365e:	d02c      	beq.n	80036ba <HAL_DMA_IRQHandler+0xdc>
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d027      	beq.n	80036ba <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0320 	and.w	r3, r3, #32
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10b      	bne.n	8003690 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 020a 	bic.w	r2, r2, #10
 8003686:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003698:	2102      	movs	r1, #2
 800369a:	fa01 f202 	lsl.w	r2, r1, r2
 800369e:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d035      	beq.n	800371c <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80036b8:	e030      	b.n	800371c <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036be:	2208      	movs	r2, #8
 80036c0:	409a      	lsls	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	4013      	ands	r3, r2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d028      	beq.n	800371c <HAL_DMA_IRQHandler+0x13e>
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	f003 0308 	and.w	r3, r3, #8
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d023      	beq.n	800371c <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 020e 	bic.w	r2, r2, #14
 80036e2:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ec:	2101      	movs	r1, #1
 80036ee:	fa01 f202 	lsl.w	r2, r1, r2
 80036f2:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370e:	2b00      	cmp	r3, #0
 8003710:	d004      	beq.n	800371c <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	4798      	blx	r3
    }
  }
}  
 800371a:	e7ff      	b.n	800371c <HAL_DMA_IRQHandler+0x13e>
 800371c:	bf00      	nop
 800371e:	3710      	adds	r7, #16
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003724:	b480      	push	{r7}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
 8003730:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800373a:	2101      	movs	r1, #1
 800373c:	fa01 f202 	lsl.w	r2, r1, r2
 8003740:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	2b10      	cmp	r3, #16
 8003750:	d108      	bne.n	8003764 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003762:	e007      	b.n	8003774 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	68ba      	ldr	r2, [r7, #8]
 800376a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	687a      	ldr	r2, [r7, #4]
 8003772:	60da      	str	r2, [r3, #12]
}
 8003774:	bf00      	nop
 8003776:	3714      	adds	r7, #20
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	461a      	mov	r2, r3
 800378e:	4b14      	ldr	r3, [pc, #80]	; (80037e0 <DMA_CalcBaseAndBitshift+0x60>)
 8003790:	429a      	cmp	r2, r3
 8003792:	d80f      	bhi.n	80037b4 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	461a      	mov	r2, r3
 800379a:	4b12      	ldr	r3, [pc, #72]	; (80037e4 <DMA_CalcBaseAndBitshift+0x64>)
 800379c:	4413      	add	r3, r2
 800379e:	4a12      	ldr	r2, [pc, #72]	; (80037e8 <DMA_CalcBaseAndBitshift+0x68>)
 80037a0:	fba2 2303 	umull	r2, r3, r2, r3
 80037a4:	091b      	lsrs	r3, r3, #4
 80037a6:	009a      	lsls	r2, r3, #2
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	4a0f      	ldr	r2, [pc, #60]	; (80037ec <DMA_CalcBaseAndBitshift+0x6c>)
 80037b0:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80037b2:	e00e      	b.n	80037d2 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	461a      	mov	r2, r3
 80037ba:	4b0d      	ldr	r3, [pc, #52]	; (80037f0 <DMA_CalcBaseAndBitshift+0x70>)
 80037bc:	4413      	add	r3, r2
 80037be:	4a0a      	ldr	r2, [pc, #40]	; (80037e8 <DMA_CalcBaseAndBitshift+0x68>)
 80037c0:	fba2 2303 	umull	r2, r3, r2, r3
 80037c4:	091b      	lsrs	r3, r3, #4
 80037c6:	009a      	lsls	r2, r3, #2
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4a09      	ldr	r2, [pc, #36]	; (80037f4 <DMA_CalcBaseAndBitshift+0x74>)
 80037d0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80037d2:	bf00      	nop
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	40020407 	.word	0x40020407
 80037e4:	bffdfff8 	.word	0xbffdfff8
 80037e8:	cccccccd 	.word	0xcccccccd
 80037ec:	40020000 	.word	0x40020000
 80037f0:	bffdfbf8 	.word	0xbffdfbf8
 80037f4:	40020400 	.word	0x40020400

080037f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b087      	sub	sp, #28
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003802:	2300      	movs	r3, #0
 8003804:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003806:	e160      	b.n	8003aca <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	2101      	movs	r1, #1
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	fa01 f303 	lsl.w	r3, r1, r3
 8003814:	4013      	ands	r3, r2
 8003816:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2b00      	cmp	r3, #0
 800381c:	f000 8152 	beq.w	8003ac4 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	2b02      	cmp	r3, #2
 8003826:	d003      	beq.n	8003830 <HAL_GPIO_Init+0x38>
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2b12      	cmp	r3, #18
 800382e:	d123      	bne.n	8003878 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	08da      	lsrs	r2, r3, #3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	3208      	adds	r2, #8
 8003838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800383c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	f003 0307 	and.w	r3, r3, #7
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	220f      	movs	r2, #15
 8003848:	fa02 f303 	lsl.w	r3, r2, r3
 800384c:	43db      	mvns	r3, r3
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	4013      	ands	r3, r2
 8003852:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	691a      	ldr	r2, [r3, #16]
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	f003 0307 	and.w	r3, r3, #7
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	fa02 f303 	lsl.w	r3, r2, r3
 8003864:	693a      	ldr	r2, [r7, #16]
 8003866:	4313      	orrs	r3, r2
 8003868:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	08da      	lsrs	r2, r3, #3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	3208      	adds	r2, #8
 8003872:	6939      	ldr	r1, [r7, #16]
 8003874:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	005b      	lsls	r3, r3, #1
 8003882:	2203      	movs	r2, #3
 8003884:	fa02 f303 	lsl.w	r3, r2, r3
 8003888:	43db      	mvns	r3, r3
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	4013      	ands	r3, r2
 800388e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f003 0203 	and.w	r2, r3, #3
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	fa02 f303 	lsl.w	r3, r2, r3
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d00b      	beq.n	80038cc <HAL_GPIO_Init+0xd4>
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d007      	beq.n	80038cc <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80038c0:	2b11      	cmp	r3, #17
 80038c2:	d003      	beq.n	80038cc <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	2b12      	cmp	r3, #18
 80038ca:	d130      	bne.n	800392e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	2203      	movs	r2, #3
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	43db      	mvns	r3, r3
 80038de:	693a      	ldr	r2, [r7, #16]
 80038e0:	4013      	ands	r3, r2
 80038e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	68da      	ldr	r2, [r3, #12]
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	fa02 f303 	lsl.w	r3, r2, r3
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	693a      	ldr	r2, [r7, #16]
 80038fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003902:	2201      	movs	r2, #1
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	fa02 f303 	lsl.w	r3, r2, r3
 800390a:	43db      	mvns	r3, r3
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	4013      	ands	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	091b      	lsrs	r3, r3, #4
 8003918:	f003 0201 	and.w	r2, r3, #1
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	fa02 f303 	lsl.w	r3, r2, r3
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	4313      	orrs	r3, r2
 8003926:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	68db      	ldr	r3, [r3, #12]
 8003932:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	005b      	lsls	r3, r3, #1
 8003938:	2203      	movs	r2, #3
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	43db      	mvns	r3, r3
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	4013      	ands	r3, r2
 8003944:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	689a      	ldr	r2, [r3, #8]
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	4313      	orrs	r3, r2
 8003956:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	693a      	ldr	r2, [r7, #16]
 800395c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	f000 80ac 	beq.w	8003ac4 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800396c:	4b5e      	ldr	r3, [pc, #376]	; (8003ae8 <HAL_GPIO_Init+0x2f0>)
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	4a5d      	ldr	r2, [pc, #372]	; (8003ae8 <HAL_GPIO_Init+0x2f0>)
 8003972:	f043 0301 	orr.w	r3, r3, #1
 8003976:	6193      	str	r3, [r2, #24]
 8003978:	4b5b      	ldr	r3, [pc, #364]	; (8003ae8 <HAL_GPIO_Init+0x2f0>)
 800397a:	699b      	ldr	r3, [r3, #24]
 800397c:	f003 0301 	and.w	r3, r3, #1
 8003980:	60bb      	str	r3, [r7, #8]
 8003982:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003984:	4a59      	ldr	r2, [pc, #356]	; (8003aec <HAL_GPIO_Init+0x2f4>)
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	089b      	lsrs	r3, r3, #2
 800398a:	3302      	adds	r3, #2
 800398c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003990:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	f003 0303 	and.w	r3, r3, #3
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	220f      	movs	r2, #15
 800399c:	fa02 f303 	lsl.w	r3, r2, r3
 80039a0:	43db      	mvns	r3, r3
 80039a2:	693a      	ldr	r2, [r7, #16]
 80039a4:	4013      	ands	r3, r2
 80039a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80039ae:	d025      	beq.n	80039fc <HAL_GPIO_Init+0x204>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a4f      	ldr	r2, [pc, #316]	; (8003af0 <HAL_GPIO_Init+0x2f8>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d01f      	beq.n	80039f8 <HAL_GPIO_Init+0x200>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a4e      	ldr	r2, [pc, #312]	; (8003af4 <HAL_GPIO_Init+0x2fc>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d019      	beq.n	80039f4 <HAL_GPIO_Init+0x1fc>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a4d      	ldr	r2, [pc, #308]	; (8003af8 <HAL_GPIO_Init+0x300>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d013      	beq.n	80039f0 <HAL_GPIO_Init+0x1f8>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a4c      	ldr	r2, [pc, #304]	; (8003afc <HAL_GPIO_Init+0x304>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d00d      	beq.n	80039ec <HAL_GPIO_Init+0x1f4>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4a4b      	ldr	r2, [pc, #300]	; (8003b00 <HAL_GPIO_Init+0x308>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d007      	beq.n	80039e8 <HAL_GPIO_Init+0x1f0>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a4a      	ldr	r2, [pc, #296]	; (8003b04 <HAL_GPIO_Init+0x30c>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d101      	bne.n	80039e4 <HAL_GPIO_Init+0x1ec>
 80039e0:	2306      	movs	r3, #6
 80039e2:	e00c      	b.n	80039fe <HAL_GPIO_Init+0x206>
 80039e4:	2307      	movs	r3, #7
 80039e6:	e00a      	b.n	80039fe <HAL_GPIO_Init+0x206>
 80039e8:	2305      	movs	r3, #5
 80039ea:	e008      	b.n	80039fe <HAL_GPIO_Init+0x206>
 80039ec:	2304      	movs	r3, #4
 80039ee:	e006      	b.n	80039fe <HAL_GPIO_Init+0x206>
 80039f0:	2303      	movs	r3, #3
 80039f2:	e004      	b.n	80039fe <HAL_GPIO_Init+0x206>
 80039f4:	2302      	movs	r3, #2
 80039f6:	e002      	b.n	80039fe <HAL_GPIO_Init+0x206>
 80039f8:	2301      	movs	r3, #1
 80039fa:	e000      	b.n	80039fe <HAL_GPIO_Init+0x206>
 80039fc:	2300      	movs	r3, #0
 80039fe:	697a      	ldr	r2, [r7, #20]
 8003a00:	f002 0203 	and.w	r2, r2, #3
 8003a04:	0092      	lsls	r2, r2, #2
 8003a06:	4093      	lsls	r3, r2
 8003a08:	693a      	ldr	r2, [r7, #16]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003a0e:	4937      	ldr	r1, [pc, #220]	; (8003aec <HAL_GPIO_Init+0x2f4>)
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	089b      	lsrs	r3, r3, #2
 8003a14:	3302      	adds	r3, #2
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a1c:	4b3a      	ldr	r3, [pc, #232]	; (8003b08 <HAL_GPIO_Init+0x310>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	43db      	mvns	r3, r3
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	4013      	ands	r3, r2
 8003a2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d003      	beq.n	8003a40 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003a40:	4a31      	ldr	r2, [pc, #196]	; (8003b08 <HAL_GPIO_Init+0x310>)
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003a46:	4b30      	ldr	r3, [pc, #192]	; (8003b08 <HAL_GPIO_Init+0x310>)
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	43db      	mvns	r3, r3
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	4013      	ands	r3, r2
 8003a54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d003      	beq.n	8003a6a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	4313      	orrs	r3, r2
 8003a68:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003a6a:	4a27      	ldr	r2, [pc, #156]	; (8003b08 <HAL_GPIO_Init+0x310>)
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a70:	4b25      	ldr	r3, [pc, #148]	; (8003b08 <HAL_GPIO_Init+0x310>)
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d003      	beq.n	8003a94 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003a94:	4a1c      	ldr	r2, [pc, #112]	; (8003b08 <HAL_GPIO_Init+0x310>)
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a9a:	4b1b      	ldr	r3, [pc, #108]	; (8003b08 <HAL_GPIO_Init+0x310>)
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	43db      	mvns	r3, r3
 8003aa4:	693a      	ldr	r2, [r7, #16]
 8003aa6:	4013      	ands	r3, r2
 8003aa8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d003      	beq.n	8003abe <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003abe:	4a12      	ldr	r2, [pc, #72]	; (8003b08 <HAL_GPIO_Init+0x310>)
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	f47f ae97 	bne.w	8003808 <HAL_GPIO_Init+0x10>
  }
}
 8003ada:	bf00      	nop
 8003adc:	371c      	adds	r7, #28
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	40021000 	.word	0x40021000
 8003aec:	40010000 	.word	0x40010000
 8003af0:	48000400 	.word	0x48000400
 8003af4:	48000800 	.word	0x48000800
 8003af8:	48000c00 	.word	0x48000c00
 8003afc:	48001000 	.word	0x48001000
 8003b00:	48001400 	.word	0x48001400
 8003b04:	48001800 	.word	0x48001800
 8003b08:	40010400 	.word	0x40010400

08003b0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	460b      	mov	r3, r1
 8003b16:	807b      	strh	r3, [r7, #2]
 8003b18:	4613      	mov	r3, r2
 8003b1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b1c:	787b      	ldrb	r3, [r7, #1]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d003      	beq.n	8003b2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b22:	887a      	ldrh	r2, [r7, #2]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b28:	e002      	b.n	8003b30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b2a:	887a      	ldrh	r2, [r7, #2]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b082      	sub	sp, #8
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	4603      	mov	r3, r0
 8003b44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003b46:	4b08      	ldr	r3, [pc, #32]	; (8003b68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b48:	695a      	ldr	r2, [r3, #20]
 8003b4a:	88fb      	ldrh	r3, [r7, #6]
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d006      	beq.n	8003b60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b52:	4a05      	ldr	r2, [pc, #20]	; (8003b68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b54:	88fb      	ldrh	r3, [r7, #6]
 8003b56:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b58:	88fb      	ldrh	r3, [r7, #6]
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f7fd f914 	bl	8000d88 <HAL_GPIO_EXTI_Callback>
  }
}
 8003b60:	bf00      	nop
 8003b62:	3708      	adds	r7, #8
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40010400 	.word	0x40010400

08003b6c <HAL_OPAMP_Init>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)

{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b74:	2300      	movs	r3, #0
 8003b76:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e092      	b.n	8003ca8 <HAL_OPAMP_Init+0x13c>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b05      	cmp	r3, #5
 8003b8c:	d101      	bne.n	8003b92 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e08a      	b.n	8003ca8 <HAL_OPAMP_Init+0x13c>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d101      	bne.n	8003ba2 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e082      	b.n	8003ca8 <HAL_OPAMP_Init+0x13c>

    /* Set OPAMP parameters */
    assert_param(IS_OPAMP_FUNCTIONAL_NORMALMODE(hopamp->Init.Mode));
    assert_param(IS_OPAMP_NONINVERTING_INPUT(hopamp->Init.NonInvertingInput));

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
      assert_param(IS_OPAMP_INVERTING_INPUT(hopamp->Init.InvertingInput));
    }

    assert_param(IS_OPAMP_TIMERCONTROLLED_MUXMODE(hopamp->Init.TimerControlledMuxmode));

    if ((hopamp->Init.TimerControlledMuxmode) == OPAMP_TIMERCONTROLLEDMUXMODE_ENABLE)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	691b      	ldr	r3, [r3, #16]
 8003bac:	2b80      	cmp	r3, #128	; 0x80
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bae:	4b40      	ldr	r3, [pc, #256]	; (8003cb0 <HAL_OPAMP_Init+0x144>)
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	4a3f      	ldr	r2, [pc, #252]	; (8003cb0 <HAL_OPAMP_Init+0x144>)
 8003bb4:	f043 0301 	orr.w	r3, r3, #1
 8003bb8:	6193      	str	r3, [r2, #24]
 8003bba:	4b3d      	ldr	r3, [pc, #244]	; (8003cb0 <HAL_OPAMP_Init+0x144>)
 8003bbc:	699b      	ldr	r3, [r3, #24]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	60bb      	str	r3, [r7, #8]
 8003bc4:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d103      	bne.n	8003bda <HAL_OPAMP_Init+0x6e>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f7fe fa56 	bl	800208c <HAL_OPAMP_MspInit>
    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /*   - InvertingInputSecondary                */
    /* are Not Applicable                         */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	2b40      	cmp	r3, #64	; 0x40
 8003be6:	d003      	beq.n	8003bf0 <HAL_OPAMP_Init+0x84>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	2b60      	cmp	r3, #96	; 0x60
 8003bee:	d125      	bne.n	8003c3c <HAL_OPAMP_Init+0xd0>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	4b2f      	ldr	r3, [pc, #188]	; (8003cb4 <HAL_OPAMP_Init+0x148>)
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	6851      	ldr	r1, [r2, #4]
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	68d2      	ldr	r2, [r2, #12]
 8003c02:	4311      	orrs	r1, r2
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	6912      	ldr	r2, [r2, #16]
 8003c08:	4311      	orrs	r1, r2
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	6992      	ldr	r2, [r2, #24]
 8003c0e:	4311      	orrs	r1, r2
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	69d2      	ldr	r2, [r2, #28]
 8003c14:	4311      	orrs	r1, r2
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	6a12      	ldr	r2, [r2, #32]
 8003c1a:	4311      	orrs	r1, r2
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c20:	4311      	orrs	r1, r2
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003c26:	04d2      	lsls	r2, r2, #19
 8003c28:	4311      	orrs	r1, r2
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003c2e:	0612      	lsls	r2, r2, #24
 8003c30:	4311      	orrs	r1, r2
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	6812      	ldr	r2, [r2, #0]
 8003c36:	430b      	orrs	r3, r1
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	e02a      	b.n	8003c92 <HAL_OPAMP_Init+0x126>
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));  

    }
    else /* OPAMP_STANDALONE_MODE */
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	4b1c      	ldr	r3, [pc, #112]	; (8003cb4 <HAL_OPAMP_Init+0x148>)
 8003c44:	4013      	ands	r3, r2
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	6851      	ldr	r1, [r2, #4]
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	6892      	ldr	r2, [r2, #8]
 8003c4e:	4311      	orrs	r1, r2
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	68d2      	ldr	r2, [r2, #12]
 8003c54:	4311      	orrs	r1, r2
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	6912      	ldr	r2, [r2, #16]
 8003c5a:	4311      	orrs	r1, r2
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	6952      	ldr	r2, [r2, #20]
 8003c60:	4311      	orrs	r1, r2
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	6992      	ldr	r2, [r2, #24]
 8003c66:	4311      	orrs	r1, r2
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	69d2      	ldr	r2, [r2, #28]
 8003c6c:	4311      	orrs	r1, r2
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6a12      	ldr	r2, [r2, #32]
 8003c72:	4311      	orrs	r1, r2
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c78:	4311      	orrs	r1, r2
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003c7e:	04d2      	lsls	r2, r2, #19
 8003c80:	4311      	orrs	r1, r2
 8003c82:	687a      	ldr	r2, [r7, #4]
 8003c84:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003c86:	0612      	lsls	r2, r2, #24
 8003c88:	4311      	orrs	r1, r2
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	6812      	ldr	r2, [r2, #0]
 8003c8e:	430b      	orrs	r3, r1
 8003c90:	6013      	str	r3, [r2, #0]
                                        (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) | \
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));     
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d103      	bne.n	8003ca6 <HAL_OPAMP_Init+0x13a>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8003ca6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3710      	adds	r7, #16
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	e0003811 	.word	0xe0003811

08003cb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8003cbe:	af00      	add	r7, sp, #0
 8003cc0:	1d3b      	adds	r3, r7, #4
 8003cc2:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cc4:	1d3b      	adds	r3, r7, #4
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d102      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	f000 bf01 	b.w	8004ad4 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cd2:	1d3b      	adds	r3, r7, #4
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0301 	and.w	r3, r3, #1
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 8160 	beq.w	8003fa2 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003ce2:	4bae      	ldr	r3, [pc, #696]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f003 030c 	and.w	r3, r3, #12
 8003cea:	2b04      	cmp	r3, #4
 8003cec:	d00c      	beq.n	8003d08 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003cee:	4bab      	ldr	r3, [pc, #684]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f003 030c 	and.w	r3, r3, #12
 8003cf6:	2b08      	cmp	r3, #8
 8003cf8:	d159      	bne.n	8003dae <HAL_RCC_OscConfig+0xf6>
 8003cfa:	4ba8      	ldr	r3, [pc, #672]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003d02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d06:	d152      	bne.n	8003dae <HAL_RCC_OscConfig+0xf6>
 8003d08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d0c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d10:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003d14:	fa93 f3a3 	rbit	r3, r3
 8003d18:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003d1c:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d20:	fab3 f383 	clz	r3, r3
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	095b      	lsrs	r3, r3, #5
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	f043 0301 	orr.w	r3, r3, #1
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d102      	bne.n	8003d3a <HAL_RCC_OscConfig+0x82>
 8003d34:	4b99      	ldr	r3, [pc, #612]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	e015      	b.n	8003d66 <HAL_RCC_OscConfig+0xae>
 8003d3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d3e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d42:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8003d46:	fa93 f3a3 	rbit	r3, r3
 8003d4a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8003d4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d52:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003d56:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8003d5a:	fa93 f3a3 	rbit	r3, r3
 8003d5e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8003d62:	4b8e      	ldr	r3, [pc, #568]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d66:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003d6a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8003d6e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8003d72:	fa92 f2a2 	rbit	r2, r2
 8003d76:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8003d7a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003d7e:	fab2 f282 	clz	r2, r2
 8003d82:	b2d2      	uxtb	r2, r2
 8003d84:	f042 0220 	orr.w	r2, r2, #32
 8003d88:	b2d2      	uxtb	r2, r2
 8003d8a:	f002 021f 	and.w	r2, r2, #31
 8003d8e:	2101      	movs	r1, #1
 8003d90:	fa01 f202 	lsl.w	r2, r1, r2
 8003d94:	4013      	ands	r3, r2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f000 8102 	beq.w	8003fa0 <HAL_RCC_OscConfig+0x2e8>
 8003d9c:	1d3b      	adds	r3, r7, #4
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	f040 80fc 	bne.w	8003fa0 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	f000 be93 	b.w	8004ad4 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dae:	1d3b      	adds	r3, r7, #4
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003db8:	d106      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x110>
 8003dba:	4b78      	ldr	r3, [pc, #480]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a77      	ldr	r2, [pc, #476]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003dc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003dc4:	6013      	str	r3, [r2, #0]
 8003dc6:	e030      	b.n	8003e2a <HAL_RCC_OscConfig+0x172>
 8003dc8:	1d3b      	adds	r3, r7, #4
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10c      	bne.n	8003dec <HAL_RCC_OscConfig+0x134>
 8003dd2:	4b72      	ldr	r3, [pc, #456]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a71      	ldr	r2, [pc, #452]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003dd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ddc:	6013      	str	r3, [r2, #0]
 8003dde:	4b6f      	ldr	r3, [pc, #444]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a6e      	ldr	r2, [pc, #440]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003de4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003de8:	6013      	str	r3, [r2, #0]
 8003dea:	e01e      	b.n	8003e2a <HAL_RCC_OscConfig+0x172>
 8003dec:	1d3b      	adds	r3, r7, #4
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003df6:	d10c      	bne.n	8003e12 <HAL_RCC_OscConfig+0x15a>
 8003df8:	4b68      	ldr	r3, [pc, #416]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a67      	ldr	r2, [pc, #412]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003dfe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e02:	6013      	str	r3, [r2, #0]
 8003e04:	4b65      	ldr	r3, [pc, #404]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a64      	ldr	r2, [pc, #400]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003e0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e0e:	6013      	str	r3, [r2, #0]
 8003e10:	e00b      	b.n	8003e2a <HAL_RCC_OscConfig+0x172>
 8003e12:	4b62      	ldr	r3, [pc, #392]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a61      	ldr	r2, [pc, #388]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003e18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e1c:	6013      	str	r3, [r2, #0]
 8003e1e:	4b5f      	ldr	r3, [pc, #380]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a5e      	ldr	r2, [pc, #376]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003e24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e28:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e2a:	1d3b      	adds	r3, r7, #4
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d059      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e34:	f7fe fc8c 	bl	8002750 <HAL_GetTick>
 8003e38:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e3c:	e00a      	b.n	8003e54 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e3e:	f7fe fc87 	bl	8002750 <HAL_GetTick>
 8003e42:	4602      	mov	r2, r0
 8003e44:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003e48:	1ad3      	subs	r3, r2, r3
 8003e4a:	2b64      	cmp	r3, #100	; 0x64
 8003e4c:	d902      	bls.n	8003e54 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	f000 be40 	b.w	8004ad4 <HAL_RCC_OscConfig+0xe1c>
 8003e54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e58:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e5c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8003e60:	fa93 f3a3 	rbit	r3, r3
 8003e64:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8003e68:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e6c:	fab3 f383 	clz	r3, r3
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	095b      	lsrs	r3, r3, #5
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	f043 0301 	orr.w	r3, r3, #1
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	2b01      	cmp	r3, #1
 8003e7e:	d102      	bne.n	8003e86 <HAL_RCC_OscConfig+0x1ce>
 8003e80:	4b46      	ldr	r3, [pc, #280]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	e015      	b.n	8003eb2 <HAL_RCC_OscConfig+0x1fa>
 8003e86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e8a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e8e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003e92:	fa93 f3a3 	rbit	r3, r3
 8003e96:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8003e9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003e9e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003ea2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8003ea6:	fa93 f3a3 	rbit	r3, r3
 8003eaa:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8003eae:	4b3b      	ldr	r3, [pc, #236]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003eb6:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8003eba:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8003ebe:	fa92 f2a2 	rbit	r2, r2
 8003ec2:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8003ec6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003eca:	fab2 f282 	clz	r2, r2
 8003ece:	b2d2      	uxtb	r2, r2
 8003ed0:	f042 0220 	orr.w	r2, r2, #32
 8003ed4:	b2d2      	uxtb	r2, r2
 8003ed6:	f002 021f 	and.w	r2, r2, #31
 8003eda:	2101      	movs	r1, #1
 8003edc:	fa01 f202 	lsl.w	r2, r1, r2
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d0ab      	beq.n	8003e3e <HAL_RCC_OscConfig+0x186>
 8003ee6:	e05c      	b.n	8003fa2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ee8:	f7fe fc32 	bl	8002750 <HAL_GetTick>
 8003eec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ef0:	e00a      	b.n	8003f08 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ef2:	f7fe fc2d 	bl	8002750 <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	2b64      	cmp	r3, #100	; 0x64
 8003f00:	d902      	bls.n	8003f08 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	f000 bde6 	b.w	8004ad4 <HAL_RCC_OscConfig+0xe1c>
 8003f08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f0c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8003f14:	fa93 f3a3 	rbit	r3, r3
 8003f18:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8003f1c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f20:	fab3 f383 	clz	r3, r3
 8003f24:	b2db      	uxtb	r3, r3
 8003f26:	095b      	lsrs	r3, r3, #5
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	f043 0301 	orr.w	r3, r3, #1
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d102      	bne.n	8003f3a <HAL_RCC_OscConfig+0x282>
 8003f34:	4b19      	ldr	r3, [pc, #100]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	e015      	b.n	8003f66 <HAL_RCC_OscConfig+0x2ae>
 8003f3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f3e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f42:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8003f46:	fa93 f3a3 	rbit	r3, r3
 8003f4a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8003f4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003f52:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003f56:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8003f5a:	fa93 f3a3 	rbit	r3, r3
 8003f5e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003f62:	4b0e      	ldr	r3, [pc, #56]	; (8003f9c <HAL_RCC_OscConfig+0x2e4>)
 8003f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f66:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003f6a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8003f6e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8003f72:	fa92 f2a2 	rbit	r2, r2
 8003f76:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8003f7a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8003f7e:	fab2 f282 	clz	r2, r2
 8003f82:	b2d2      	uxtb	r2, r2
 8003f84:	f042 0220 	orr.w	r2, r2, #32
 8003f88:	b2d2      	uxtb	r2, r2
 8003f8a:	f002 021f 	and.w	r2, r2, #31
 8003f8e:	2101      	movs	r1, #1
 8003f90:	fa01 f202 	lsl.w	r2, r1, r2
 8003f94:	4013      	ands	r3, r2
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d1ab      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x23a>
 8003f9a:	e002      	b.n	8003fa2 <HAL_RCC_OscConfig+0x2ea>
 8003f9c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fa2:	1d3b      	adds	r3, r7, #4
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 8170 	beq.w	8004292 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003fb2:	4bd0      	ldr	r3, [pc, #832]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	f003 030c 	and.w	r3, r3, #12
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d00c      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003fbe:	4bcd      	ldr	r3, [pc, #820]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f003 030c 	and.w	r3, r3, #12
 8003fc6:	2b08      	cmp	r3, #8
 8003fc8:	d16d      	bne.n	80040a6 <HAL_RCC_OscConfig+0x3ee>
 8003fca:	4bca      	ldr	r3, [pc, #808]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003fd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fd6:	d166      	bne.n	80040a6 <HAL_RCC_OscConfig+0x3ee>
 8003fd8:	2302      	movs	r3, #2
 8003fda:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fde:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003fe2:	fa93 f3a3 	rbit	r3, r3
 8003fe6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8003fea:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fee:	fab3 f383 	clz	r3, r3
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	095b      	lsrs	r3, r3, #5
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	f043 0301 	orr.w	r3, r3, #1
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d102      	bne.n	8004008 <HAL_RCC_OscConfig+0x350>
 8004002:	4bbc      	ldr	r3, [pc, #752]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	e013      	b.n	8004030 <HAL_RCC_OscConfig+0x378>
 8004008:	2302      	movs	r3, #2
 800400a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800400e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004012:	fa93 f3a3 	rbit	r3, r3
 8004016:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800401a:	2302      	movs	r3, #2
 800401c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8004020:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8004024:	fa93 f3a3 	rbit	r3, r3
 8004028:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800402c:	4bb1      	ldr	r3, [pc, #708]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 800402e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004030:	2202      	movs	r2, #2
 8004032:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8004036:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800403a:	fa92 f2a2 	rbit	r2, r2
 800403e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8004042:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8004046:	fab2 f282 	clz	r2, r2
 800404a:	b2d2      	uxtb	r2, r2
 800404c:	f042 0220 	orr.w	r2, r2, #32
 8004050:	b2d2      	uxtb	r2, r2
 8004052:	f002 021f 	and.w	r2, r2, #31
 8004056:	2101      	movs	r1, #1
 8004058:	fa01 f202 	lsl.w	r2, r1, r2
 800405c:	4013      	ands	r3, r2
 800405e:	2b00      	cmp	r3, #0
 8004060:	d007      	beq.n	8004072 <HAL_RCC_OscConfig+0x3ba>
 8004062:	1d3b      	adds	r3, r7, #4
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d002      	beq.n	8004072 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	f000 bd31 	b.w	8004ad4 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004072:	4ba0      	ldr	r3, [pc, #640]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800407a:	1d3b      	adds	r3, r7, #4
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	691b      	ldr	r3, [r3, #16]
 8004080:	21f8      	movs	r1, #248	; 0xf8
 8004082:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004086:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800408a:	fa91 f1a1 	rbit	r1, r1
 800408e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8004092:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8004096:	fab1 f181 	clz	r1, r1
 800409a:	b2c9      	uxtb	r1, r1
 800409c:	408b      	lsls	r3, r1
 800409e:	4995      	ldr	r1, [pc, #596]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 80040a0:	4313      	orrs	r3, r2
 80040a2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040a4:	e0f5      	b.n	8004292 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80040a6:	1d3b      	adds	r3, r7, #4
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f000 8085 	beq.w	80041bc <HAL_RCC_OscConfig+0x504>
 80040b2:	2301      	movs	r3, #1
 80040b4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80040bc:	fa93 f3a3 	rbit	r3, r3
 80040c0:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 80040c4:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040c8:	fab3 f383 	clz	r3, r3
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80040d2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	461a      	mov	r2, r3
 80040da:	2301      	movs	r3, #1
 80040dc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040de:	f7fe fb37 	bl	8002750 <HAL_GetTick>
 80040e2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040e6:	e00a      	b.n	80040fe <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040e8:	f7fe fb32 	bl	8002750 <HAL_GetTick>
 80040ec:	4602      	mov	r2, r0
 80040ee:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	d902      	bls.n	80040fe <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80040f8:	2303      	movs	r3, #3
 80040fa:	f000 bceb 	b.w	8004ad4 <HAL_RCC_OscConfig+0xe1c>
 80040fe:	2302      	movs	r3, #2
 8004100:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004104:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8004108:	fa93 f3a3 	rbit	r3, r3
 800410c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8004110:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004114:	fab3 f383 	clz	r3, r3
 8004118:	b2db      	uxtb	r3, r3
 800411a:	095b      	lsrs	r3, r3, #5
 800411c:	b2db      	uxtb	r3, r3
 800411e:	f043 0301 	orr.w	r3, r3, #1
 8004122:	b2db      	uxtb	r3, r3
 8004124:	2b01      	cmp	r3, #1
 8004126:	d102      	bne.n	800412e <HAL_RCC_OscConfig+0x476>
 8004128:	4b72      	ldr	r3, [pc, #456]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	e013      	b.n	8004156 <HAL_RCC_OscConfig+0x49e>
 800412e:	2302      	movs	r3, #2
 8004130:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004134:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8004138:	fa93 f3a3 	rbit	r3, r3
 800413c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8004140:	2302      	movs	r3, #2
 8004142:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8004146:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800414a:	fa93 f3a3 	rbit	r3, r3
 800414e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8004152:	4b68      	ldr	r3, [pc, #416]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 8004154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004156:	2202      	movs	r2, #2
 8004158:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800415c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8004160:	fa92 f2a2 	rbit	r2, r2
 8004164:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8004168:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800416c:	fab2 f282 	clz	r2, r2
 8004170:	b2d2      	uxtb	r2, r2
 8004172:	f042 0220 	orr.w	r2, r2, #32
 8004176:	b2d2      	uxtb	r2, r2
 8004178:	f002 021f 	and.w	r2, r2, #31
 800417c:	2101      	movs	r1, #1
 800417e:	fa01 f202 	lsl.w	r2, r1, r2
 8004182:	4013      	ands	r3, r2
 8004184:	2b00      	cmp	r3, #0
 8004186:	d0af      	beq.n	80040e8 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004188:	4b5a      	ldr	r3, [pc, #360]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004190:	1d3b      	adds	r3, r7, #4
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	691b      	ldr	r3, [r3, #16]
 8004196:	21f8      	movs	r1, #248	; 0xf8
 8004198:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800419c:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 80041a0:	fa91 f1a1 	rbit	r1, r1
 80041a4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 80041a8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80041ac:	fab1 f181 	clz	r1, r1
 80041b0:	b2c9      	uxtb	r1, r1
 80041b2:	408b      	lsls	r3, r1
 80041b4:	494f      	ldr	r1, [pc, #316]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	600b      	str	r3, [r1, #0]
 80041ba:	e06a      	b.n	8004292 <HAL_RCC_OscConfig+0x5da>
 80041bc:	2301      	movs	r3, #1
 80041be:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c2:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80041c6:	fa93 f3a3 	rbit	r3, r3
 80041ca:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80041ce:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041d2:	fab3 f383 	clz	r3, r3
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80041dc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	461a      	mov	r2, r3
 80041e4:	2300      	movs	r3, #0
 80041e6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041e8:	f7fe fab2 	bl	8002750 <HAL_GetTick>
 80041ec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041f0:	e00a      	b.n	8004208 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041f2:	f7fe faad 	bl	8002750 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d902      	bls.n	8004208 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	f000 bc66 	b.w	8004ad4 <HAL_RCC_OscConfig+0xe1c>
 8004208:	2302      	movs	r3, #2
 800420a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800420e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8004212:	fa93 f3a3 	rbit	r3, r3
 8004216:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 800421a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800421e:	fab3 f383 	clz	r3, r3
 8004222:	b2db      	uxtb	r3, r3
 8004224:	095b      	lsrs	r3, r3, #5
 8004226:	b2db      	uxtb	r3, r3
 8004228:	f043 0301 	orr.w	r3, r3, #1
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b01      	cmp	r3, #1
 8004230:	d102      	bne.n	8004238 <HAL_RCC_OscConfig+0x580>
 8004232:	4b30      	ldr	r3, [pc, #192]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	e013      	b.n	8004260 <HAL_RCC_OscConfig+0x5a8>
 8004238:	2302      	movs	r3, #2
 800423a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800423e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8004242:	fa93 f3a3 	rbit	r3, r3
 8004246:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800424a:	2302      	movs	r3, #2
 800424c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8004250:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8004254:	fa93 f3a3 	rbit	r3, r3
 8004258:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800425c:	4b25      	ldr	r3, [pc, #148]	; (80042f4 <HAL_RCC_OscConfig+0x63c>)
 800425e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004260:	2202      	movs	r2, #2
 8004262:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8004266:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800426a:	fa92 f2a2 	rbit	r2, r2
 800426e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8004272:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8004276:	fab2 f282 	clz	r2, r2
 800427a:	b2d2      	uxtb	r2, r2
 800427c:	f042 0220 	orr.w	r2, r2, #32
 8004280:	b2d2      	uxtb	r2, r2
 8004282:	f002 021f 	and.w	r2, r2, #31
 8004286:	2101      	movs	r1, #1
 8004288:	fa01 f202 	lsl.w	r2, r1, r2
 800428c:	4013      	ands	r3, r2
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1af      	bne.n	80041f2 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004292:	1d3b      	adds	r3, r7, #4
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0308 	and.w	r3, r3, #8
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 80da 	beq.w	8004456 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80042a2:	1d3b      	adds	r3, r7, #4
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d069      	beq.n	8004380 <HAL_RCC_OscConfig+0x6c8>
 80042ac:	2301      	movs	r3, #1
 80042ae:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80042b6:	fa93 f3a3 	rbit	r3, r3
 80042ba:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80042be:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80042c2:	fab3 f383 	clz	r3, r3
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	461a      	mov	r2, r3
 80042ca:	4b0b      	ldr	r3, [pc, #44]	; (80042f8 <HAL_RCC_OscConfig+0x640>)
 80042cc:	4413      	add	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	461a      	mov	r2, r3
 80042d2:	2301      	movs	r3, #1
 80042d4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042d6:	f7fe fa3b 	bl	8002750 <HAL_GetTick>
 80042da:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042de:	e00d      	b.n	80042fc <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80042e0:	f7fe fa36 	bl	8002750 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	2b02      	cmp	r3, #2
 80042ee:	d905      	bls.n	80042fc <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 80042f0:	2303      	movs	r3, #3
 80042f2:	e3ef      	b.n	8004ad4 <HAL_RCC_OscConfig+0xe1c>
 80042f4:	40021000 	.word	0x40021000
 80042f8:	10908120 	.word	0x10908120
 80042fc:	2302      	movs	r3, #2
 80042fe:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004302:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004306:	fa93 f2a3 	rbit	r2, r3
 800430a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8004314:	2202      	movs	r2, #2
 8004316:	601a      	str	r2, [r3, #0]
 8004318:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	fa93 f2a3 	rbit	r2, r3
 8004322:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8004326:	601a      	str	r2, [r3, #0]
 8004328:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800432c:	2202      	movs	r2, #2
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	fa93 f2a3 	rbit	r2, r3
 800433a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800433e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004340:	4ba4      	ldr	r3, [pc, #656]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 8004342:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004344:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004348:	2102      	movs	r1, #2
 800434a:	6019      	str	r1, [r3, #0]
 800434c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	fa93 f1a3 	rbit	r1, r3
 8004356:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800435a:	6019      	str	r1, [r3, #0]
  return result;
 800435c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	fab3 f383 	clz	r3, r3
 8004366:	b2db      	uxtb	r3, r3
 8004368:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800436c:	b2db      	uxtb	r3, r3
 800436e:	f003 031f 	and.w	r3, r3, #31
 8004372:	2101      	movs	r1, #1
 8004374:	fa01 f303 	lsl.w	r3, r1, r3
 8004378:	4013      	ands	r3, r2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0b0      	beq.n	80042e0 <HAL_RCC_OscConfig+0x628>
 800437e:	e06a      	b.n	8004456 <HAL_RCC_OscConfig+0x79e>
 8004380:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004384:	2201      	movs	r2, #1
 8004386:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004388:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	fa93 f2a3 	rbit	r2, r3
 8004392:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8004396:	601a      	str	r2, [r3, #0]
  return result;
 8004398:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800439c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800439e:	fab3 f383 	clz	r3, r3
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	461a      	mov	r2, r3
 80043a6:	4b8c      	ldr	r3, [pc, #560]	; (80045d8 <HAL_RCC_OscConfig+0x920>)
 80043a8:	4413      	add	r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	461a      	mov	r2, r3
 80043ae:	2300      	movs	r3, #0
 80043b0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043b2:	f7fe f9cd 	bl	8002750 <HAL_GetTick>
 80043b6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043ba:	e009      	b.n	80043d0 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043bc:	f7fe f9c8 	bl	8002750 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d901      	bls.n	80043d0 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80043cc:	2303      	movs	r3, #3
 80043ce:	e381      	b.n	8004ad4 <HAL_RCC_OscConfig+0xe1c>
 80043d0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80043d4:	2202      	movs	r2, #2
 80043d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043d8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	fa93 f2a3 	rbit	r2, r3
 80043e2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80043e6:	601a      	str	r2, [r3, #0]
 80043e8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80043ec:	2202      	movs	r2, #2
 80043ee:	601a      	str	r2, [r3, #0]
 80043f0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	fa93 f2a3 	rbit	r2, r3
 80043fa:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80043fe:	601a      	str	r2, [r3, #0]
 8004400:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8004404:	2202      	movs	r2, #2
 8004406:	601a      	str	r2, [r3, #0]
 8004408:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	fa93 f2a3 	rbit	r2, r3
 8004412:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8004416:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004418:	4b6e      	ldr	r3, [pc, #440]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 800441a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800441c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004420:	2102      	movs	r1, #2
 8004422:	6019      	str	r1, [r3, #0]
 8004424:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	fa93 f1a3 	rbit	r1, r3
 800442e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004432:	6019      	str	r1, [r3, #0]
  return result;
 8004434:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	fab3 f383 	clz	r3, r3
 800443e:	b2db      	uxtb	r3, r3
 8004440:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004444:	b2db      	uxtb	r3, r3
 8004446:	f003 031f 	and.w	r3, r3, #31
 800444a:	2101      	movs	r1, #1
 800444c:	fa01 f303 	lsl.w	r3, r1, r3
 8004450:	4013      	ands	r3, r2
 8004452:	2b00      	cmp	r3, #0
 8004454:	d1b2      	bne.n	80043bc <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004456:	1d3b      	adds	r3, r7, #4
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0304 	and.w	r3, r3, #4
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 8157 	beq.w	8004714 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004466:	2300      	movs	r3, #0
 8004468:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800446c:	4b59      	ldr	r3, [pc, #356]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 800446e:	69db      	ldr	r3, [r3, #28]
 8004470:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d112      	bne.n	800449e <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004478:	4b56      	ldr	r3, [pc, #344]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 800447a:	69db      	ldr	r3, [r3, #28]
 800447c:	4a55      	ldr	r2, [pc, #340]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 800447e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004482:	61d3      	str	r3, [r2, #28]
 8004484:	4b53      	ldr	r3, [pc, #332]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 8004486:	69db      	ldr	r3, [r3, #28]
 8004488:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800448c:	f107 030c 	add.w	r3, r7, #12
 8004490:	601a      	str	r2, [r3, #0]
 8004492:	f107 030c 	add.w	r3, r7, #12
 8004496:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8004498:	2301      	movs	r3, #1
 800449a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800449e:	4b4f      	ldr	r3, [pc, #316]	; (80045dc <HAL_RCC_OscConfig+0x924>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d11a      	bne.n	80044e0 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044aa:	4b4c      	ldr	r3, [pc, #304]	; (80045dc <HAL_RCC_OscConfig+0x924>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4a4b      	ldr	r2, [pc, #300]	; (80045dc <HAL_RCC_OscConfig+0x924>)
 80044b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044b4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044b6:	f7fe f94b 	bl	8002750 <HAL_GetTick>
 80044ba:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044be:	e009      	b.n	80044d4 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044c0:	f7fe f946 	bl	8002750 <HAL_GetTick>
 80044c4:	4602      	mov	r2, r0
 80044c6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	2b64      	cmp	r3, #100	; 0x64
 80044ce:	d901      	bls.n	80044d4 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80044d0:	2303      	movs	r3, #3
 80044d2:	e2ff      	b.n	8004ad4 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044d4:	4b41      	ldr	r3, [pc, #260]	; (80045dc <HAL_RCC_OscConfig+0x924>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d0ef      	beq.n	80044c0 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044e0:	1d3b      	adds	r3, r7, #4
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d106      	bne.n	80044f8 <HAL_RCC_OscConfig+0x840>
 80044ea:	4b3a      	ldr	r3, [pc, #232]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 80044ec:	6a1b      	ldr	r3, [r3, #32]
 80044ee:	4a39      	ldr	r2, [pc, #228]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 80044f0:	f043 0301 	orr.w	r3, r3, #1
 80044f4:	6213      	str	r3, [r2, #32]
 80044f6:	e02f      	b.n	8004558 <HAL_RCC_OscConfig+0x8a0>
 80044f8:	1d3b      	adds	r3, r7, #4
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10c      	bne.n	800451c <HAL_RCC_OscConfig+0x864>
 8004502:	4b34      	ldr	r3, [pc, #208]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 8004504:	6a1b      	ldr	r3, [r3, #32]
 8004506:	4a33      	ldr	r2, [pc, #204]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 8004508:	f023 0301 	bic.w	r3, r3, #1
 800450c:	6213      	str	r3, [r2, #32]
 800450e:	4b31      	ldr	r3, [pc, #196]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	4a30      	ldr	r2, [pc, #192]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 8004514:	f023 0304 	bic.w	r3, r3, #4
 8004518:	6213      	str	r3, [r2, #32]
 800451a:	e01d      	b.n	8004558 <HAL_RCC_OscConfig+0x8a0>
 800451c:	1d3b      	adds	r3, r7, #4
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	2b05      	cmp	r3, #5
 8004524:	d10c      	bne.n	8004540 <HAL_RCC_OscConfig+0x888>
 8004526:	4b2b      	ldr	r3, [pc, #172]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 8004528:	6a1b      	ldr	r3, [r3, #32]
 800452a:	4a2a      	ldr	r2, [pc, #168]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 800452c:	f043 0304 	orr.w	r3, r3, #4
 8004530:	6213      	str	r3, [r2, #32]
 8004532:	4b28      	ldr	r3, [pc, #160]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	4a27      	ldr	r2, [pc, #156]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 8004538:	f043 0301 	orr.w	r3, r3, #1
 800453c:	6213      	str	r3, [r2, #32]
 800453e:	e00b      	b.n	8004558 <HAL_RCC_OscConfig+0x8a0>
 8004540:	4b24      	ldr	r3, [pc, #144]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 8004542:	6a1b      	ldr	r3, [r3, #32]
 8004544:	4a23      	ldr	r2, [pc, #140]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 8004546:	f023 0301 	bic.w	r3, r3, #1
 800454a:	6213      	str	r3, [r2, #32]
 800454c:	4b21      	ldr	r3, [pc, #132]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 800454e:	6a1b      	ldr	r3, [r3, #32]
 8004550:	4a20      	ldr	r2, [pc, #128]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 8004552:	f023 0304 	bic.w	r3, r3, #4
 8004556:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004558:	1d3b      	adds	r3, r7, #4
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d06a      	beq.n	8004638 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004562:	f7fe f8f5 	bl	8002750 <HAL_GetTick>
 8004566:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800456a:	e00b      	b.n	8004584 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800456c:	f7fe f8f0 	bl	8002750 <HAL_GetTick>
 8004570:	4602      	mov	r2, r0
 8004572:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	f241 3288 	movw	r2, #5000	; 0x1388
 800457c:	4293      	cmp	r3, r2
 800457e:	d901      	bls.n	8004584 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e2a7      	b.n	8004ad4 <HAL_RCC_OscConfig+0xe1c>
 8004584:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004588:	2202      	movs	r2, #2
 800458a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800458c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	fa93 f2a3 	rbit	r2, r3
 8004596:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800459a:	601a      	str	r2, [r3, #0]
 800459c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80045a0:	2202      	movs	r2, #2
 80045a2:	601a      	str	r2, [r3, #0]
 80045a4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	fa93 f2a3 	rbit	r2, r3
 80045ae:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80045b2:	601a      	str	r2, [r3, #0]
  return result;
 80045b4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80045b8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ba:	fab3 f383 	clz	r3, r3
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	095b      	lsrs	r3, r3, #5
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	f043 0302 	orr.w	r3, r3, #2
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	2b02      	cmp	r3, #2
 80045cc:	d108      	bne.n	80045e0 <HAL_RCC_OscConfig+0x928>
 80045ce:	4b01      	ldr	r3, [pc, #4]	; (80045d4 <HAL_RCC_OscConfig+0x91c>)
 80045d0:	6a1b      	ldr	r3, [r3, #32]
 80045d2:	e013      	b.n	80045fc <HAL_RCC_OscConfig+0x944>
 80045d4:	40021000 	.word	0x40021000
 80045d8:	10908120 	.word	0x10908120
 80045dc:	40007000 	.word	0x40007000
 80045e0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80045e4:	2202      	movs	r2, #2
 80045e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045e8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	fa93 f2a3 	rbit	r2, r3
 80045f2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80045f6:	601a      	str	r2, [r3, #0]
 80045f8:	4bc0      	ldr	r3, [pc, #768]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 80045fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045fc:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8004600:	2102      	movs	r1, #2
 8004602:	6011      	str	r1, [r2, #0]
 8004604:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8004608:	6812      	ldr	r2, [r2, #0]
 800460a:	fa92 f1a2 	rbit	r1, r2
 800460e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004612:	6011      	str	r1, [r2, #0]
  return result;
 8004614:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8004618:	6812      	ldr	r2, [r2, #0]
 800461a:	fab2 f282 	clz	r2, r2
 800461e:	b2d2      	uxtb	r2, r2
 8004620:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004624:	b2d2      	uxtb	r2, r2
 8004626:	f002 021f 	and.w	r2, r2, #31
 800462a:	2101      	movs	r1, #1
 800462c:	fa01 f202 	lsl.w	r2, r1, r2
 8004630:	4013      	ands	r3, r2
 8004632:	2b00      	cmp	r3, #0
 8004634:	d09a      	beq.n	800456c <HAL_RCC_OscConfig+0x8b4>
 8004636:	e063      	b.n	8004700 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004638:	f7fe f88a 	bl	8002750 <HAL_GetTick>
 800463c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004640:	e00b      	b.n	800465a <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004642:	f7fe f885 	bl	8002750 <HAL_GetTick>
 8004646:	4602      	mov	r2, r0
 8004648:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004652:	4293      	cmp	r3, r2
 8004654:	d901      	bls.n	800465a <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	e23c      	b.n	8004ad4 <HAL_RCC_OscConfig+0xe1c>
 800465a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800465e:	2202      	movs	r2, #2
 8004660:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004662:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	fa93 f2a3 	rbit	r2, r3
 800466c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8004670:	601a      	str	r2, [r3, #0]
 8004672:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004676:	2202      	movs	r2, #2
 8004678:	601a      	str	r2, [r3, #0]
 800467a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	fa93 f2a3 	rbit	r2, r3
 8004684:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004688:	601a      	str	r2, [r3, #0]
  return result;
 800468a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800468e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004690:	fab3 f383 	clz	r3, r3
 8004694:	b2db      	uxtb	r3, r3
 8004696:	095b      	lsrs	r3, r3, #5
 8004698:	b2db      	uxtb	r3, r3
 800469a:	f043 0302 	orr.w	r3, r3, #2
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d102      	bne.n	80046aa <HAL_RCC_OscConfig+0x9f2>
 80046a4:	4b95      	ldr	r3, [pc, #596]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 80046a6:	6a1b      	ldr	r3, [r3, #32]
 80046a8:	e00d      	b.n	80046c6 <HAL_RCC_OscConfig+0xa0e>
 80046aa:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80046ae:	2202      	movs	r2, #2
 80046b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046b2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	fa93 f2a3 	rbit	r2, r3
 80046bc:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80046c0:	601a      	str	r2, [r3, #0]
 80046c2:	4b8e      	ldr	r3, [pc, #568]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 80046c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c6:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80046ca:	2102      	movs	r1, #2
 80046cc:	6011      	str	r1, [r2, #0]
 80046ce:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80046d2:	6812      	ldr	r2, [r2, #0]
 80046d4:	fa92 f1a2 	rbit	r1, r2
 80046d8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80046dc:	6011      	str	r1, [r2, #0]
  return result;
 80046de:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80046e2:	6812      	ldr	r2, [r2, #0]
 80046e4:	fab2 f282 	clz	r2, r2
 80046e8:	b2d2      	uxtb	r2, r2
 80046ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046ee:	b2d2      	uxtb	r2, r2
 80046f0:	f002 021f 	and.w	r2, r2, #31
 80046f4:	2101      	movs	r1, #1
 80046f6:	fa01 f202 	lsl.w	r2, r1, r2
 80046fa:	4013      	ands	r3, r2
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d1a0      	bne.n	8004642 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004700:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8004704:	2b01      	cmp	r3, #1
 8004706:	d105      	bne.n	8004714 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004708:	4b7c      	ldr	r3, [pc, #496]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 800470a:	69db      	ldr	r3, [r3, #28]
 800470c:	4a7b      	ldr	r2, [pc, #492]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 800470e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004712:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004714:	1d3b      	adds	r3, r7, #4
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	699b      	ldr	r3, [r3, #24]
 800471a:	2b00      	cmp	r3, #0
 800471c:	f000 81d9 	beq.w	8004ad2 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004720:	4b76      	ldr	r3, [pc, #472]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f003 030c 	and.w	r3, r3, #12
 8004728:	2b08      	cmp	r3, #8
 800472a:	f000 81a6 	beq.w	8004a7a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800472e:	1d3b      	adds	r3, r7, #4
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	2b02      	cmp	r3, #2
 8004736:	f040 811e 	bne.w	8004976 <HAL_RCC_OscConfig+0xcbe>
 800473a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800473e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004742:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004744:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	fa93 f2a3 	rbit	r2, r3
 800474e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004752:	601a      	str	r2, [r3, #0]
  return result;
 8004754:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8004758:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800475a:	fab3 f383 	clz	r3, r3
 800475e:	b2db      	uxtb	r3, r3
 8004760:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004764:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	461a      	mov	r2, r3
 800476c:	2300      	movs	r3, #0
 800476e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004770:	f7fd ffee 	bl	8002750 <HAL_GetTick>
 8004774:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004778:	e009      	b.n	800478e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800477a:	f7fd ffe9 	bl	8002750 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	2b02      	cmp	r3, #2
 8004788:	d901      	bls.n	800478e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e1a2      	b.n	8004ad4 <HAL_RCC_OscConfig+0xe1c>
 800478e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8004792:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004796:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004798:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	fa93 f2a3 	rbit	r2, r3
 80047a2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80047a6:	601a      	str	r2, [r3, #0]
  return result;
 80047a8:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80047ac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047ae:	fab3 f383 	clz	r3, r3
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	095b      	lsrs	r3, r3, #5
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	f043 0301 	orr.w	r3, r3, #1
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d102      	bne.n	80047c8 <HAL_RCC_OscConfig+0xb10>
 80047c2:	4b4e      	ldr	r3, [pc, #312]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	e01b      	b.n	8004800 <HAL_RCC_OscConfig+0xb48>
 80047c8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80047cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047d2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	fa93 f2a3 	rbit	r2, r3
 80047dc:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80047e0:	601a      	str	r2, [r3, #0]
 80047e2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80047e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80047ea:	601a      	str	r2, [r3, #0]
 80047ec:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	fa93 f2a3 	rbit	r2, r3
 80047f6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80047fa:	601a      	str	r2, [r3, #0]
 80047fc:	4b3f      	ldr	r3, [pc, #252]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 80047fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004800:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8004804:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004808:	6011      	str	r1, [r2, #0]
 800480a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800480e:	6812      	ldr	r2, [r2, #0]
 8004810:	fa92 f1a2 	rbit	r1, r2
 8004814:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8004818:	6011      	str	r1, [r2, #0]
  return result;
 800481a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800481e:	6812      	ldr	r2, [r2, #0]
 8004820:	fab2 f282 	clz	r2, r2
 8004824:	b2d2      	uxtb	r2, r2
 8004826:	f042 0220 	orr.w	r2, r2, #32
 800482a:	b2d2      	uxtb	r2, r2
 800482c:	f002 021f 	and.w	r2, r2, #31
 8004830:	2101      	movs	r1, #1
 8004832:	fa01 f202 	lsl.w	r2, r1, r2
 8004836:	4013      	ands	r3, r2
 8004838:	2b00      	cmp	r3, #0
 800483a:	d19e      	bne.n	800477a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800483c:	4b2f      	ldr	r3, [pc, #188]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 800483e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004840:	f023 020f 	bic.w	r2, r3, #15
 8004844:	1d3b      	adds	r3, r7, #4
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484a:	492c      	ldr	r1, [pc, #176]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 800484c:	4313      	orrs	r3, r2
 800484e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8004850:	4b2a      	ldr	r3, [pc, #168]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8004858:	1d3b      	adds	r3, r7, #4
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	6a19      	ldr	r1, [r3, #32]
 800485e:	1d3b      	adds	r3, r7, #4
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	69db      	ldr	r3, [r3, #28]
 8004864:	430b      	orrs	r3, r1
 8004866:	4925      	ldr	r1, [pc, #148]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 8004868:	4313      	orrs	r3, r2
 800486a:	604b      	str	r3, [r1, #4]
 800486c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004870:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004874:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004876:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	fa93 f2a3 	rbit	r2, r3
 8004880:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004884:	601a      	str	r2, [r3, #0]
  return result;
 8004886:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800488a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800488c:	fab3 f383 	clz	r3, r3
 8004890:	b2db      	uxtb	r3, r3
 8004892:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8004896:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	461a      	mov	r2, r3
 800489e:	2301      	movs	r3, #1
 80048a0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a2:	f7fd ff55 	bl	8002750 <HAL_GetTick>
 80048a6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048aa:	e009      	b.n	80048c0 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048ac:	f7fd ff50 	bl	8002750 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d901      	bls.n	80048c0 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e109      	b.n	8004ad4 <HAL_RCC_OscConfig+0xe1c>
 80048c0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80048c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80048c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ca:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	fa93 f2a3 	rbit	r2, r3
 80048d4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80048d8:	601a      	str	r2, [r3, #0]
  return result;
 80048da:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80048de:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048e0:	fab3 f383 	clz	r3, r3
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	095b      	lsrs	r3, r3, #5
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	f043 0301 	orr.w	r3, r3, #1
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d105      	bne.n	8004900 <HAL_RCC_OscConfig+0xc48>
 80048f4:	4b01      	ldr	r3, [pc, #4]	; (80048fc <HAL_RCC_OscConfig+0xc44>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	e01e      	b.n	8004938 <HAL_RCC_OscConfig+0xc80>
 80048fa:	bf00      	nop
 80048fc:	40021000 	.word	0x40021000
 8004900:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004904:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004908:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800490a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	fa93 f2a3 	rbit	r2, r3
 8004914:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004918:	601a      	str	r2, [r3, #0]
 800491a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800491e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004922:	601a      	str	r2, [r3, #0]
 8004924:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	fa93 f2a3 	rbit	r2, r3
 800492e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004932:	601a      	str	r2, [r3, #0]
 8004934:	4b6a      	ldr	r3, [pc, #424]	; (8004ae0 <HAL_RCC_OscConfig+0xe28>)
 8004936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004938:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800493c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004940:	6011      	str	r1, [r2, #0]
 8004942:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8004946:	6812      	ldr	r2, [r2, #0]
 8004948:	fa92 f1a2 	rbit	r1, r2
 800494c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004950:	6011      	str	r1, [r2, #0]
  return result;
 8004952:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004956:	6812      	ldr	r2, [r2, #0]
 8004958:	fab2 f282 	clz	r2, r2
 800495c:	b2d2      	uxtb	r2, r2
 800495e:	f042 0220 	orr.w	r2, r2, #32
 8004962:	b2d2      	uxtb	r2, r2
 8004964:	f002 021f 	and.w	r2, r2, #31
 8004968:	2101      	movs	r1, #1
 800496a:	fa01 f202 	lsl.w	r2, r1, r2
 800496e:	4013      	ands	r3, r2
 8004970:	2b00      	cmp	r3, #0
 8004972:	d09b      	beq.n	80048ac <HAL_RCC_OscConfig+0xbf4>
 8004974:	e0ad      	b.n	8004ad2 <HAL_RCC_OscConfig+0xe1a>
 8004976:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800497a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800497e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004980:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	fa93 f2a3 	rbit	r2, r3
 800498a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800498e:	601a      	str	r2, [r3, #0]
  return result;
 8004990:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004994:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004996:	fab3 f383 	clz	r3, r3
 800499a:	b2db      	uxtb	r3, r3
 800499c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80049a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	461a      	mov	r2, r3
 80049a8:	2300      	movs	r3, #0
 80049aa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ac:	f7fd fed0 	bl	8002750 <HAL_GetTick>
 80049b0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049b4:	e009      	b.n	80049ca <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049b6:	f7fd fecb 	bl	8002750 <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	2b02      	cmp	r3, #2
 80049c4:	d901      	bls.n	80049ca <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e084      	b.n	8004ad4 <HAL_RCC_OscConfig+0xe1c>
 80049ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80049ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80049d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	fa93 f2a3 	rbit	r2, r3
 80049de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049e2:	601a      	str	r2, [r3, #0]
  return result;
 80049e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049e8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049ea:	fab3 f383 	clz	r3, r3
 80049ee:	b2db      	uxtb	r3, r3
 80049f0:	095b      	lsrs	r3, r3, #5
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	f043 0301 	orr.w	r3, r3, #1
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d102      	bne.n	8004a04 <HAL_RCC_OscConfig+0xd4c>
 80049fe:	4b38      	ldr	r3, [pc, #224]	; (8004ae0 <HAL_RCC_OscConfig+0xe28>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	e01b      	b.n	8004a3c <HAL_RCC_OscConfig+0xd84>
 8004a04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a08:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004a0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	fa93 f2a3 	rbit	r2, r3
 8004a18:	f107 0320 	add.w	r3, r7, #32
 8004a1c:	601a      	str	r2, [r3, #0]
 8004a1e:	f107 031c 	add.w	r3, r7, #28
 8004a22:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004a26:	601a      	str	r2, [r3, #0]
 8004a28:	f107 031c 	add.w	r3, r7, #28
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	fa93 f2a3 	rbit	r2, r3
 8004a32:	f107 0318 	add.w	r3, r7, #24
 8004a36:	601a      	str	r2, [r3, #0]
 8004a38:	4b29      	ldr	r3, [pc, #164]	; (8004ae0 <HAL_RCC_OscConfig+0xe28>)
 8004a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3c:	f107 0214 	add.w	r2, r7, #20
 8004a40:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004a44:	6011      	str	r1, [r2, #0]
 8004a46:	f107 0214 	add.w	r2, r7, #20
 8004a4a:	6812      	ldr	r2, [r2, #0]
 8004a4c:	fa92 f1a2 	rbit	r1, r2
 8004a50:	f107 0210 	add.w	r2, r7, #16
 8004a54:	6011      	str	r1, [r2, #0]
  return result;
 8004a56:	f107 0210 	add.w	r2, r7, #16
 8004a5a:	6812      	ldr	r2, [r2, #0]
 8004a5c:	fab2 f282 	clz	r2, r2
 8004a60:	b2d2      	uxtb	r2, r2
 8004a62:	f042 0220 	orr.w	r2, r2, #32
 8004a66:	b2d2      	uxtb	r2, r2
 8004a68:	f002 021f 	and.w	r2, r2, #31
 8004a6c:	2101      	movs	r1, #1
 8004a6e:	fa01 f202 	lsl.w	r2, r1, r2
 8004a72:	4013      	ands	r3, r2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d19e      	bne.n	80049b6 <HAL_RCC_OscConfig+0xcfe>
 8004a78:	e02b      	b.n	8004ad2 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a7a:	1d3b      	adds	r3, r7, #4
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	699b      	ldr	r3, [r3, #24]
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	d101      	bne.n	8004a88 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e025      	b.n	8004ad4 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a88:	4b15      	ldr	r3, [pc, #84]	; (8004ae0 <HAL_RCC_OscConfig+0xe28>)
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8004a90:	4b13      	ldr	r3, [pc, #76]	; (8004ae0 <HAL_RCC_OscConfig+0xe28>)
 8004a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a94:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004a98:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004a9c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8004aa0:	1d3b      	adds	r3, r7, #4
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	69db      	ldr	r3, [r3, #28]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d111      	bne.n	8004ace <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004aaa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004aae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004ab2:	1d3b      	adds	r3, r7, #4
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d108      	bne.n	8004ace <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8004abc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ac0:	f003 020f 	and.w	r2, r3, #15
 8004ac4:	1d3b      	adds	r3, r7, #4
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d001      	beq.n	8004ad2 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e000      	b.n	8004ad4 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8004ad2:	2300      	movs	r3, #0
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	40021000 	.word	0x40021000

08004ae4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b09e      	sub	sp, #120	; 0x78
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004aee:	2300      	movs	r3, #0
 8004af0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d101      	bne.n	8004afc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e162      	b.n	8004dc2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004afc:	4b90      	ldr	r3, [pc, #576]	; (8004d40 <HAL_RCC_ClockConfig+0x25c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0307 	and.w	r3, r3, #7
 8004b04:	683a      	ldr	r2, [r7, #0]
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d910      	bls.n	8004b2c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b0a:	4b8d      	ldr	r3, [pc, #564]	; (8004d40 <HAL_RCC_ClockConfig+0x25c>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f023 0207 	bic.w	r2, r3, #7
 8004b12:	498b      	ldr	r1, [pc, #556]	; (8004d40 <HAL_RCC_ClockConfig+0x25c>)
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b1a:	4b89      	ldr	r3, [pc, #548]	; (8004d40 <HAL_RCC_ClockConfig+0x25c>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0307 	and.w	r3, r3, #7
 8004b22:	683a      	ldr	r2, [r7, #0]
 8004b24:	429a      	cmp	r2, r3
 8004b26:	d001      	beq.n	8004b2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e14a      	b.n	8004dc2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d008      	beq.n	8004b4a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b38:	4b82      	ldr	r3, [pc, #520]	; (8004d44 <HAL_RCC_ClockConfig+0x260>)
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	497f      	ldr	r1, [pc, #508]	; (8004d44 <HAL_RCC_ClockConfig+0x260>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	f000 80dc 	beq.w	8004d10 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d13c      	bne.n	8004bda <HAL_RCC_ClockConfig+0xf6>
 8004b60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b64:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b66:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b68:	fa93 f3a3 	rbit	r3, r3
 8004b6c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b70:	fab3 f383 	clz	r3, r3
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	095b      	lsrs	r3, r3, #5
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	f043 0301 	orr.w	r3, r3, #1
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d102      	bne.n	8004b8a <HAL_RCC_ClockConfig+0xa6>
 8004b84:	4b6f      	ldr	r3, [pc, #444]	; (8004d44 <HAL_RCC_ClockConfig+0x260>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	e00f      	b.n	8004baa <HAL_RCC_ClockConfig+0xc6>
 8004b8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b8e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b90:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004b92:	fa93 f3a3 	rbit	r3, r3
 8004b96:	667b      	str	r3, [r7, #100]	; 0x64
 8004b98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b9c:	663b      	str	r3, [r7, #96]	; 0x60
 8004b9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ba0:	fa93 f3a3 	rbit	r3, r3
 8004ba4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ba6:	4b67      	ldr	r3, [pc, #412]	; (8004d44 <HAL_RCC_ClockConfig+0x260>)
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004baa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004bae:	65ba      	str	r2, [r7, #88]	; 0x58
 8004bb0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004bb2:	fa92 f2a2 	rbit	r2, r2
 8004bb6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004bb8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004bba:	fab2 f282 	clz	r2, r2
 8004bbe:	b2d2      	uxtb	r2, r2
 8004bc0:	f042 0220 	orr.w	r2, r2, #32
 8004bc4:	b2d2      	uxtb	r2, r2
 8004bc6:	f002 021f 	and.w	r2, r2, #31
 8004bca:	2101      	movs	r1, #1
 8004bcc:	fa01 f202 	lsl.w	r2, r1, r2
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d17b      	bne.n	8004cce <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e0f3      	b.n	8004dc2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	2b02      	cmp	r3, #2
 8004be0:	d13c      	bne.n	8004c5c <HAL_RCC_ClockConfig+0x178>
 8004be2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004be6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004bea:	fa93 f3a3 	rbit	r3, r3
 8004bee:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004bf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bf2:	fab3 f383 	clz	r3, r3
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	095b      	lsrs	r3, r3, #5
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	f043 0301 	orr.w	r3, r3, #1
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	2b01      	cmp	r3, #1
 8004c04:	d102      	bne.n	8004c0c <HAL_RCC_ClockConfig+0x128>
 8004c06:	4b4f      	ldr	r3, [pc, #316]	; (8004d44 <HAL_RCC_ClockConfig+0x260>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	e00f      	b.n	8004c2c <HAL_RCC_ClockConfig+0x148>
 8004c0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c10:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c14:	fa93 f3a3 	rbit	r3, r3
 8004c18:	647b      	str	r3, [r7, #68]	; 0x44
 8004c1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c1e:	643b      	str	r3, [r7, #64]	; 0x40
 8004c20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c22:	fa93 f3a3 	rbit	r3, r3
 8004c26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c28:	4b46      	ldr	r3, [pc, #280]	; (8004d44 <HAL_RCC_ClockConfig+0x260>)
 8004c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004c30:	63ba      	str	r2, [r7, #56]	; 0x38
 8004c32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c34:	fa92 f2a2 	rbit	r2, r2
 8004c38:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004c3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c3c:	fab2 f282 	clz	r2, r2
 8004c40:	b2d2      	uxtb	r2, r2
 8004c42:	f042 0220 	orr.w	r2, r2, #32
 8004c46:	b2d2      	uxtb	r2, r2
 8004c48:	f002 021f 	and.w	r2, r2, #31
 8004c4c:	2101      	movs	r1, #1
 8004c4e:	fa01 f202 	lsl.w	r2, r1, r2
 8004c52:	4013      	ands	r3, r2
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d13a      	bne.n	8004cce <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e0b2      	b.n	8004dc2 <HAL_RCC_ClockConfig+0x2de>
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c62:	fa93 f3a3 	rbit	r3, r3
 8004c66:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c6a:	fab3 f383 	clz	r3, r3
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	095b      	lsrs	r3, r3, #5
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	f043 0301 	orr.w	r3, r3, #1
 8004c78:	b2db      	uxtb	r3, r3
 8004c7a:	2b01      	cmp	r3, #1
 8004c7c:	d102      	bne.n	8004c84 <HAL_RCC_ClockConfig+0x1a0>
 8004c7e:	4b31      	ldr	r3, [pc, #196]	; (8004d44 <HAL_RCC_ClockConfig+0x260>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	e00d      	b.n	8004ca0 <HAL_RCC_ClockConfig+0x1bc>
 8004c84:	2302      	movs	r3, #2
 8004c86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8a:	fa93 f3a3 	rbit	r3, r3
 8004c8e:	627b      	str	r3, [r7, #36]	; 0x24
 8004c90:	2302      	movs	r3, #2
 8004c92:	623b      	str	r3, [r7, #32]
 8004c94:	6a3b      	ldr	r3, [r7, #32]
 8004c96:	fa93 f3a3 	rbit	r3, r3
 8004c9a:	61fb      	str	r3, [r7, #28]
 8004c9c:	4b29      	ldr	r3, [pc, #164]	; (8004d44 <HAL_RCC_ClockConfig+0x260>)
 8004c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca0:	2202      	movs	r2, #2
 8004ca2:	61ba      	str	r2, [r7, #24]
 8004ca4:	69ba      	ldr	r2, [r7, #24]
 8004ca6:	fa92 f2a2 	rbit	r2, r2
 8004caa:	617a      	str	r2, [r7, #20]
  return result;
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	fab2 f282 	clz	r2, r2
 8004cb2:	b2d2      	uxtb	r2, r2
 8004cb4:	f042 0220 	orr.w	r2, r2, #32
 8004cb8:	b2d2      	uxtb	r2, r2
 8004cba:	f002 021f 	and.w	r2, r2, #31
 8004cbe:	2101      	movs	r1, #1
 8004cc0:	fa01 f202 	lsl.w	r2, r1, r2
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e079      	b.n	8004dc2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cce:	4b1d      	ldr	r3, [pc, #116]	; (8004d44 <HAL_RCC_ClockConfig+0x260>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	f023 0203 	bic.w	r2, r3, #3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	491a      	ldr	r1, [pc, #104]	; (8004d44 <HAL_RCC_ClockConfig+0x260>)
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ce0:	f7fd fd36 	bl	8002750 <HAL_GetTick>
 8004ce4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ce6:	e00a      	b.n	8004cfe <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ce8:	f7fd fd32 	bl	8002750 <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d901      	bls.n	8004cfe <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	e061      	b.n	8004dc2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cfe:	4b11      	ldr	r3, [pc, #68]	; (8004d44 <HAL_RCC_ClockConfig+0x260>)
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	f003 020c 	and.w	r2, r3, #12
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d1eb      	bne.n	8004ce8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d10:	4b0b      	ldr	r3, [pc, #44]	; (8004d40 <HAL_RCC_ClockConfig+0x25c>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0307 	and.w	r3, r3, #7
 8004d18:	683a      	ldr	r2, [r7, #0]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d214      	bcs.n	8004d48 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d1e:	4b08      	ldr	r3, [pc, #32]	; (8004d40 <HAL_RCC_ClockConfig+0x25c>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f023 0207 	bic.w	r2, r3, #7
 8004d26:	4906      	ldr	r1, [pc, #24]	; (8004d40 <HAL_RCC_ClockConfig+0x25c>)
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d2e:	4b04      	ldr	r3, [pc, #16]	; (8004d40 <HAL_RCC_ClockConfig+0x25c>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0307 	and.w	r3, r3, #7
 8004d36:	683a      	ldr	r2, [r7, #0]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d005      	beq.n	8004d48 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e040      	b.n	8004dc2 <HAL_RCC_ClockConfig+0x2de>
 8004d40:	40022000 	.word	0x40022000
 8004d44:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f003 0304 	and.w	r3, r3, #4
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d008      	beq.n	8004d66 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d54:	4b1d      	ldr	r3, [pc, #116]	; (8004dcc <HAL_RCC_ClockConfig+0x2e8>)
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	491a      	ldr	r1, [pc, #104]	; (8004dcc <HAL_RCC_ClockConfig+0x2e8>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 0308 	and.w	r3, r3, #8
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d009      	beq.n	8004d86 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d72:	4b16      	ldr	r3, [pc, #88]	; (8004dcc <HAL_RCC_ClockConfig+0x2e8>)
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	00db      	lsls	r3, r3, #3
 8004d80:	4912      	ldr	r1, [pc, #72]	; (8004dcc <HAL_RCC_ClockConfig+0x2e8>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004d86:	f000 f829 	bl	8004ddc <HAL_RCC_GetSysClockFreq>
 8004d8a:	4601      	mov	r1, r0
 8004d8c:	4b0f      	ldr	r3, [pc, #60]	; (8004dcc <HAL_RCC_ClockConfig+0x2e8>)
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d94:	22f0      	movs	r2, #240	; 0xf0
 8004d96:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d98:	693a      	ldr	r2, [r7, #16]
 8004d9a:	fa92 f2a2 	rbit	r2, r2
 8004d9e:	60fa      	str	r2, [r7, #12]
  return result;
 8004da0:	68fa      	ldr	r2, [r7, #12]
 8004da2:	fab2 f282 	clz	r2, r2
 8004da6:	b2d2      	uxtb	r2, r2
 8004da8:	40d3      	lsrs	r3, r2
 8004daa:	4a09      	ldr	r2, [pc, #36]	; (8004dd0 <HAL_RCC_ClockConfig+0x2ec>)
 8004dac:	5cd3      	ldrb	r3, [r2, r3]
 8004dae:	fa21 f303 	lsr.w	r3, r1, r3
 8004db2:	4a08      	ldr	r2, [pc, #32]	; (8004dd4 <HAL_RCC_ClockConfig+0x2f0>)
 8004db4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004db6:	4b08      	ldr	r3, [pc, #32]	; (8004dd8 <HAL_RCC_ClockConfig+0x2f4>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f7fd fc84 	bl	80026c8 <HAL_InitTick>
  
  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3778      	adds	r7, #120	; 0x78
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	40021000 	.word	0x40021000
 8004dd0:	08008a78 	.word	0x08008a78
 8004dd4:	20000000 	.word	0x20000000
 8004dd8:	20000004 	.word	0x20000004

08004ddc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b08b      	sub	sp, #44	; 0x2c
 8004de0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004de2:	2300      	movs	r3, #0
 8004de4:	61fb      	str	r3, [r7, #28]
 8004de6:	2300      	movs	r3, #0
 8004de8:	61bb      	str	r3, [r7, #24]
 8004dea:	2300      	movs	r3, #0
 8004dec:	627b      	str	r3, [r7, #36]	; 0x24
 8004dee:	2300      	movs	r3, #0
 8004df0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004df2:	2300      	movs	r3, #0
 8004df4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8004df6:	4b2a      	ldr	r3, [pc, #168]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	f003 030c 	and.w	r3, r3, #12
 8004e02:	2b04      	cmp	r3, #4
 8004e04:	d002      	beq.n	8004e0c <HAL_RCC_GetSysClockFreq+0x30>
 8004e06:	2b08      	cmp	r3, #8
 8004e08:	d003      	beq.n	8004e12 <HAL_RCC_GetSysClockFreq+0x36>
 8004e0a:	e03f      	b.n	8004e8c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004e0c:	4b25      	ldr	r3, [pc, #148]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004e0e:	623b      	str	r3, [r7, #32]
      break;
 8004e10:	e03f      	b.n	8004e92 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004e18:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004e1c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e1e:	68ba      	ldr	r2, [r7, #8]
 8004e20:	fa92 f2a2 	rbit	r2, r2
 8004e24:	607a      	str	r2, [r7, #4]
  return result;
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	fab2 f282 	clz	r2, r2
 8004e2c:	b2d2      	uxtb	r2, r2
 8004e2e:	40d3      	lsrs	r3, r2
 8004e30:	4a1d      	ldr	r2, [pc, #116]	; (8004ea8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004e32:	5cd3      	ldrb	r3, [r2, r3]
 8004e34:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004e36:	4b1a      	ldr	r3, [pc, #104]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e3a:	f003 030f 	and.w	r3, r3, #15
 8004e3e:	220f      	movs	r2, #15
 8004e40:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e42:	693a      	ldr	r2, [r7, #16]
 8004e44:	fa92 f2a2 	rbit	r2, r2
 8004e48:	60fa      	str	r2, [r7, #12]
  return result;
 8004e4a:	68fa      	ldr	r2, [r7, #12]
 8004e4c:	fab2 f282 	clz	r2, r2
 8004e50:	b2d2      	uxtb	r2, r2
 8004e52:	40d3      	lsrs	r3, r2
 8004e54:	4a15      	ldr	r2, [pc, #84]	; (8004eac <HAL_RCC_GetSysClockFreq+0xd0>)
 8004e56:	5cd3      	ldrb	r3, [r2, r3]
 8004e58:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d008      	beq.n	8004e76 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004e64:	4a0f      	ldr	r2, [pc, #60]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	fb02 f303 	mul.w	r3, r2, r3
 8004e72:	627b      	str	r3, [r7, #36]	; 0x24
 8004e74:	e007      	b.n	8004e86 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004e76:	4a0b      	ldr	r2, [pc, #44]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004e78:	69bb      	ldr	r3, [r7, #24]
 8004e7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	fb02 f303 	mul.w	r3, r2, r3
 8004e84:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e88:	623b      	str	r3, [r7, #32]
      break;
 8004e8a:	e002      	b.n	8004e92 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004e8c:	4b05      	ldr	r3, [pc, #20]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004e8e:	623b      	str	r3, [r7, #32]
      break;
 8004e90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e92:	6a3b      	ldr	r3, [r7, #32]
}
 8004e94:	4618      	mov	r0, r3
 8004e96:	372c      	adds	r7, #44	; 0x2c
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr
 8004ea0:	40021000 	.word	0x40021000
 8004ea4:	007a1200 	.word	0x007a1200
 8004ea8:	08008a90 	.word	0x08008a90
 8004eac:	08008aa0 	.word	0x08008aa0

08004eb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004eb4:	4b03      	ldr	r3, [pc, #12]	; (8004ec4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	20000000 	.word	0x20000000

08004ec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b082      	sub	sp, #8
 8004ecc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004ece:	f7ff ffef 	bl	8004eb0 <HAL_RCC_GetHCLKFreq>
 8004ed2:	4601      	mov	r1, r0
 8004ed4:	4b0b      	ldr	r3, [pc, #44]	; (8004f04 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004edc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004ee0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	fa92 f2a2 	rbit	r2, r2
 8004ee8:	603a      	str	r2, [r7, #0]
  return result;
 8004eea:	683a      	ldr	r2, [r7, #0]
 8004eec:	fab2 f282 	clz	r2, r2
 8004ef0:	b2d2      	uxtb	r2, r2
 8004ef2:	40d3      	lsrs	r3, r2
 8004ef4:	4a04      	ldr	r2, [pc, #16]	; (8004f08 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004ef6:	5cd3      	ldrb	r3, [r2, r3]
 8004ef8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004efc:	4618      	mov	r0, r3
 8004efe:	3708      	adds	r7, #8
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	40021000 	.word	0x40021000
 8004f08:	08008a88 	.word	0x08008a88

08004f0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004f12:	f7ff ffcd 	bl	8004eb0 <HAL_RCC_GetHCLKFreq>
 8004f16:	4601      	mov	r1, r0
 8004f18:	4b0b      	ldr	r3, [pc, #44]	; (8004f48 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8004f20:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004f24:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	fa92 f2a2 	rbit	r2, r2
 8004f2c:	603a      	str	r2, [r7, #0]
  return result;
 8004f2e:	683a      	ldr	r2, [r7, #0]
 8004f30:	fab2 f282 	clz	r2, r2
 8004f34:	b2d2      	uxtb	r2, r2
 8004f36:	40d3      	lsrs	r3, r2
 8004f38:	4a04      	ldr	r2, [pc, #16]	; (8004f4c <HAL_RCC_GetPCLK2Freq+0x40>)
 8004f3a:	5cd3      	ldrb	r3, [r2, r3]
 8004f3c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004f40:	4618      	mov	r0, r3
 8004f42:	3708      	adds	r7, #8
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	40021000 	.word	0x40021000
 8004f4c:	08008a88 	.word	0x08008a88

08004f50 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b092      	sub	sp, #72	; 0x48
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f000 80d7 	beq.w	800511c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f74:	4b4e      	ldr	r3, [pc, #312]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f76:	69db      	ldr	r3, [r3, #28]
 8004f78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d10e      	bne.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f80:	4b4b      	ldr	r3, [pc, #300]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f82:	69db      	ldr	r3, [r3, #28]
 8004f84:	4a4a      	ldr	r2, [pc, #296]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f8a:	61d3      	str	r3, [r2, #28]
 8004f8c:	4b48      	ldr	r3, [pc, #288]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f8e:	69db      	ldr	r3, [r3, #28]
 8004f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f94:	60bb      	str	r3, [r7, #8]
 8004f96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f9e:	4b45      	ldr	r3, [pc, #276]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d118      	bne.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004faa:	4b42      	ldr	r3, [pc, #264]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a41      	ldr	r2, [pc, #260]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004fb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fb4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fb6:	f7fd fbcb 	bl	8002750 <HAL_GetTick>
 8004fba:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fbc:	e008      	b.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fbe:	f7fd fbc7 	bl	8002750 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	2b64      	cmp	r3, #100	; 0x64
 8004fca:	d901      	bls.n	8004fd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e1d6      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fd0:	4b38      	ldr	r3, [pc, #224]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d0f0      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004fdc:	4b34      	ldr	r3, [pc, #208]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fde:	6a1b      	ldr	r3, [r3, #32]
 8004fe0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fe4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004fe6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	f000 8084 	beq.w	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ff6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	d07c      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ffc:	4b2c      	ldr	r3, [pc, #176]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ffe:	6a1b      	ldr	r3, [r3, #32]
 8005000:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005004:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005006:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800500a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800500c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800500e:	fa93 f3a3 	rbit	r3, r3
 8005012:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005016:	fab3 f383 	clz	r3, r3
 800501a:	b2db      	uxtb	r3, r3
 800501c:	461a      	mov	r2, r3
 800501e:	4b26      	ldr	r3, [pc, #152]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005020:	4413      	add	r3, r2
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	461a      	mov	r2, r3
 8005026:	2301      	movs	r3, #1
 8005028:	6013      	str	r3, [r2, #0]
 800502a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800502e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005032:	fa93 f3a3 	rbit	r3, r3
 8005036:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8005038:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800503a:	fab3 f383 	clz	r3, r3
 800503e:	b2db      	uxtb	r3, r3
 8005040:	461a      	mov	r2, r3
 8005042:	4b1d      	ldr	r3, [pc, #116]	; (80050b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005044:	4413      	add	r3, r2
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	461a      	mov	r2, r3
 800504a:	2300      	movs	r3, #0
 800504c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800504e:	4a18      	ldr	r2, [pc, #96]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005050:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005052:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005054:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	2b00      	cmp	r3, #0
 800505c:	d04b      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800505e:	f7fd fb77 	bl	8002750 <HAL_GetTick>
 8005062:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005064:	e00a      	b.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005066:	f7fd fb73 	bl	8002750 <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	f241 3288 	movw	r2, #5000	; 0x1388
 8005074:	4293      	cmp	r3, r2
 8005076:	d901      	bls.n	800507c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e180      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800507c:	2302      	movs	r3, #2
 800507e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005082:	fa93 f3a3 	rbit	r3, r3
 8005086:	627b      	str	r3, [r7, #36]	; 0x24
 8005088:	2302      	movs	r3, #2
 800508a:	623b      	str	r3, [r7, #32]
 800508c:	6a3b      	ldr	r3, [r7, #32]
 800508e:	fa93 f3a3 	rbit	r3, r3
 8005092:	61fb      	str	r3, [r7, #28]
  return result;
 8005094:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005096:	fab3 f383 	clz	r3, r3
 800509a:	b2db      	uxtb	r3, r3
 800509c:	095b      	lsrs	r3, r3, #5
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	f043 0302 	orr.w	r3, r3, #2
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	2b02      	cmp	r3, #2
 80050a8:	d108      	bne.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80050aa:	4b01      	ldr	r3, [pc, #4]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	e00d      	b.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80050b0:	40021000 	.word	0x40021000
 80050b4:	40007000 	.word	0x40007000
 80050b8:	10908100 	.word	0x10908100
 80050bc:	2302      	movs	r3, #2
 80050be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	fa93 f3a3 	rbit	r3, r3
 80050c6:	617b      	str	r3, [r7, #20]
 80050c8:	4ba0      	ldr	r3, [pc, #640]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80050ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050cc:	2202      	movs	r2, #2
 80050ce:	613a      	str	r2, [r7, #16]
 80050d0:	693a      	ldr	r2, [r7, #16]
 80050d2:	fa92 f2a2 	rbit	r2, r2
 80050d6:	60fa      	str	r2, [r7, #12]
  return result;
 80050d8:	68fa      	ldr	r2, [r7, #12]
 80050da:	fab2 f282 	clz	r2, r2
 80050de:	b2d2      	uxtb	r2, r2
 80050e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050e4:	b2d2      	uxtb	r2, r2
 80050e6:	f002 021f 	and.w	r2, r2, #31
 80050ea:	2101      	movs	r1, #1
 80050ec:	fa01 f202 	lsl.w	r2, r1, r2
 80050f0:	4013      	ands	r3, r2
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d0b7      	beq.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80050f6:	4b95      	ldr	r3, [pc, #596]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	4992      	ldr	r1, [pc, #584]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005104:	4313      	orrs	r3, r2
 8005106:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005108:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800510c:	2b01      	cmp	r3, #1
 800510e:	d105      	bne.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005110:	4b8e      	ldr	r3, [pc, #568]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005112:	69db      	ldr	r3, [r3, #28]
 8005114:	4a8d      	ldr	r2, [pc, #564]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005116:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800511a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0301 	and.w	r3, r3, #1
 8005124:	2b00      	cmp	r3, #0
 8005126:	d008      	beq.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005128:	4b88      	ldr	r3, [pc, #544]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800512a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800512c:	f023 0203 	bic.w	r2, r3, #3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	4985      	ldr	r1, [pc, #532]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005136:	4313      	orrs	r3, r2
 8005138:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b00      	cmp	r3, #0
 8005144:	d008      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005146:	4b81      	ldr	r3, [pc, #516]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800514a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	497e      	ldr	r1, [pc, #504]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005154:	4313      	orrs	r3, r2
 8005156:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0304 	and.w	r3, r3, #4
 8005160:	2b00      	cmp	r3, #0
 8005162:	d008      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005164:	4b79      	ldr	r3, [pc, #484]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005168:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	691b      	ldr	r3, [r3, #16]
 8005170:	4976      	ldr	r1, [pc, #472]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005172:	4313      	orrs	r3, r2
 8005174:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 0320 	and.w	r3, r3, #32
 800517e:	2b00      	cmp	r3, #0
 8005180:	d008      	beq.n	8005194 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005182:	4b72      	ldr	r3, [pc, #456]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005186:	f023 0210 	bic.w	r2, r3, #16
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	69db      	ldr	r3, [r3, #28]
 800518e:	496f      	ldr	r1, [pc, #444]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005190:	4313      	orrs	r3, r2
 8005192:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d008      	beq.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80051a0:	4b6a      	ldr	r3, [pc, #424]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ac:	4967      	ldr	r1, [pc, #412]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80051ae:	4313      	orrs	r3, r2
 80051b0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d008      	beq.n	80051d0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80051be:	4b63      	ldr	r3, [pc, #396]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80051c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c2:	f023 0220 	bic.w	r2, r3, #32
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	4960      	ldr	r1, [pc, #384]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80051cc:	4313      	orrs	r3, r2
 80051ce:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d008      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80051dc:	4b5b      	ldr	r3, [pc, #364]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80051de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051e0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e8:	4958      	ldr	r1, [pc, #352]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80051ea:	4313      	orrs	r3, r2
 80051ec:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0308 	and.w	r3, r3, #8
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d008      	beq.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80051fa:	4b54      	ldr	r3, [pc, #336]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80051fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	4951      	ldr	r1, [pc, #324]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005208:	4313      	orrs	r3, r2
 800520a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0310 	and.w	r3, r3, #16
 8005214:	2b00      	cmp	r3, #0
 8005216:	d008      	beq.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005218:	4b4c      	ldr	r3, [pc, #304]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800521a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800521c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	699b      	ldr	r3, [r3, #24]
 8005224:	4949      	ldr	r1, [pc, #292]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005226:	4313      	orrs	r3, r2
 8005228:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005232:	2b00      	cmp	r3, #0
 8005234:	d008      	beq.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005236:	4b45      	ldr	r3, [pc, #276]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005242:	4942      	ldr	r1, [pc, #264]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005244:	4313      	orrs	r3, r2
 8005246:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005250:	2b00      	cmp	r3, #0
 8005252:	d008      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005254:	4b3d      	ldr	r3, [pc, #244]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005258:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005260:	493a      	ldr	r1, [pc, #232]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005262:	4313      	orrs	r3, r2
 8005264:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800526e:	2b00      	cmp	r3, #0
 8005270:	d008      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8005272:	4b36      	ldr	r3, [pc, #216]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005276:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800527e:	4933      	ldr	r1, [pc, #204]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005280:	4313      	orrs	r3, r2
 8005282:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d008      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005290:	4b2e      	ldr	r3, [pc, #184]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005294:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800529c:	492b      	ldr	r1, [pc, #172]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800529e:	4313      	orrs	r3, r2
 80052a0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d008      	beq.n	80052c0 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80052ae:	4b27      	ldr	r3, [pc, #156]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80052b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052b2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ba:	4924      	ldr	r1, [pc, #144]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80052bc:	4313      	orrs	r3, r2
 80052be:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d008      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80052cc:	4b1f      	ldr	r3, [pc, #124]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80052ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d8:	491c      	ldr	r1, [pc, #112]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80052da:	4313      	orrs	r3, r2
 80052dc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d008      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80052ea:	4b18      	ldr	r3, [pc, #96]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80052ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ee:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f6:	4915      	ldr	r1, [pc, #84]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80052f8:	4313      	orrs	r3, r2
 80052fa:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005304:	2b00      	cmp	r3, #0
 8005306:	d008      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005308:	4b10      	ldr	r3, [pc, #64]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800530a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800530c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005314:	490d      	ldr	r1, [pc, #52]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005316:	4313      	orrs	r3, r2
 8005318:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005322:	2b00      	cmp	r3, #0
 8005324:	d008      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8005326:	4b09      	ldr	r3, [pc, #36]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800532a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005332:	4906      	ldr	r1, [pc, #24]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005334:	4313      	orrs	r3, r2
 8005336:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005340:	2b00      	cmp	r3, #0
 8005342:	d00c      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8005344:	4b01      	ldr	r3, [pc, #4]	; (800534c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8005346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005348:	e002      	b.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800534a:	bf00      	nop
 800534c:	40021000 	.word	0x40021000
 8005350:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005358:	490b      	ldr	r1, [pc, #44]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800535a:	4313      	orrs	r3, r2
 800535c:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005366:	2b00      	cmp	r3, #0
 8005368:	d008      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800536a:	4b07      	ldr	r3, [pc, #28]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800536c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800536e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005376:	4904      	ldr	r1, [pc, #16]	; (8005388 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8005378:	4313      	orrs	r3, r2
 800537a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800537c:	2300      	movs	r3, #0
}
 800537e:	4618      	mov	r0, r3
 8005380:	3748      	adds	r7, #72	; 0x48
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	40021000 	.word	0x40021000

0800538c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	b084      	sub	sp, #16
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d101      	bne.n	800539e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e084      	b.n	80054a8 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80053aa:	b2db      	uxtb	r3, r3
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d106      	bne.n	80053be <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f7fc feb3 	bl	8002124 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2202      	movs	r2, #2
 80053c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053d4:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	68db      	ldr	r3, [r3, #12]
 80053da:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053de:	d902      	bls.n	80053e6 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80053e0:	2300      	movs	r3, #0
 80053e2:	60fb      	str	r3, [r7, #12]
 80053e4:	e002      	b.n	80053ec <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80053e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053ea:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80053f4:	d007      	beq.n	8005406 <HAL_SPI_Init+0x7a>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053fe:	d002      	beq.n	8005406 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800540a:	2b00      	cmp	r3, #0
 800540c:	d10b      	bne.n	8005426 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005416:	d903      	bls.n	8005420 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2202      	movs	r2, #2
 800541c:	631a      	str	r2, [r3, #48]	; 0x30
 800541e:	e002      	b.n	8005426 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2201      	movs	r2, #1
 8005424:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685a      	ldr	r2, [r3, #4]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	431a      	orrs	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	691b      	ldr	r3, [r3, #16]
 8005434:	431a      	orrs	r2, r3
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	695b      	ldr	r3, [r3, #20]
 800543a:	431a      	orrs	r2, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	699b      	ldr	r3, [r3, #24]
 8005440:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005444:	431a      	orrs	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	69db      	ldr	r3, [r3, #28]
 800544a:	431a      	orrs	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6a1b      	ldr	r3, [r3, #32]
 8005450:	ea42 0103 	orr.w	r1, r2, r3
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	430a      	orrs	r2, r1
 800545e:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	699b      	ldr	r3, [r3, #24]
 8005464:	0c1b      	lsrs	r3, r3, #16
 8005466:	f003 0204 	and.w	r2, r3, #4
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546e:	431a      	orrs	r2, r3
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005474:	431a      	orrs	r2, r3
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	68db      	ldr	r3, [r3, #12]
 800547a:	ea42 0103 	orr.w	r1, r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	430a      	orrs	r2, r1
 8005486:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	69da      	ldr	r2, [r3, #28]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005496:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2200      	movs	r2, #0
 800549c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3710      	adds	r7, #16
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b088      	sub	sp, #32
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	099b      	lsrs	r3, r3, #6
 80054cc:	f003 0301 	and.w	r3, r3, #1
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d10f      	bne.n	80054f4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d00a      	beq.n	80054f4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	099b      	lsrs	r3, r3, #6
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d004      	beq.n	80054f4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	4798      	blx	r3
    return;
 80054f2:	e0d8      	b.n	80056a6 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	085b      	lsrs	r3, r3, #1
 80054f8:	f003 0301 	and.w	r3, r3, #1
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00a      	beq.n	8005516 <HAL_SPI_IRQHandler+0x66>
 8005500:	69fb      	ldr	r3, [r7, #28]
 8005502:	09db      	lsrs	r3, r3, #7
 8005504:	f003 0301 	and.w	r3, r3, #1
 8005508:	2b00      	cmp	r3, #0
 800550a:	d004      	beq.n	8005516 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	4798      	blx	r3
    return;
 8005514:	e0c7      	b.n	80056a6 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	095b      	lsrs	r3, r3, #5
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10c      	bne.n	800553c <HAL_SPI_IRQHandler+0x8c>
 8005522:	69bb      	ldr	r3, [r7, #24]
 8005524:	099b      	lsrs	r3, r3, #6
 8005526:	f003 0301 	and.w	r3, r3, #1
 800552a:	2b00      	cmp	r3, #0
 800552c:	d106      	bne.n	800553c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800552e:	69bb      	ldr	r3, [r7, #24]
 8005530:	0a1b      	lsrs	r3, r3, #8
 8005532:	f003 0301 	and.w	r3, r3, #1
 8005536:	2b00      	cmp	r3, #0
 8005538:	f000 80b5 	beq.w	80056a6 <HAL_SPI_IRQHandler+0x1f6>
 800553c:	69fb      	ldr	r3, [r7, #28]
 800553e:	095b      	lsrs	r3, r3, #5
 8005540:	f003 0301 	and.w	r3, r3, #1
 8005544:	2b00      	cmp	r3, #0
 8005546:	f000 80ae 	beq.w	80056a6 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	099b      	lsrs	r3, r3, #6
 800554e:	f003 0301 	and.w	r3, r3, #1
 8005552:	2b00      	cmp	r3, #0
 8005554:	d023      	beq.n	800559e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800555c:	b2db      	uxtb	r3, r3
 800555e:	2b03      	cmp	r3, #3
 8005560:	d011      	beq.n	8005586 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005566:	f043 0204 	orr.w	r2, r3, #4
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800556e:	2300      	movs	r3, #0
 8005570:	617b      	str	r3, [r7, #20]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	617b      	str	r3, [r7, #20]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	617b      	str	r3, [r7, #20]
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	e00b      	b.n	800559e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005586:	2300      	movs	r3, #0
 8005588:	613b      	str	r3, [r7, #16]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68db      	ldr	r3, [r3, #12]
 8005590:	613b      	str	r3, [r7, #16]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	613b      	str	r3, [r7, #16]
 800559a:	693b      	ldr	r3, [r7, #16]
        return;
 800559c:	e083      	b.n	80056a6 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	095b      	lsrs	r3, r3, #5
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d014      	beq.n	80055d4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055ae:	f043 0201 	orr.w	r2, r3, #1
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80055b6:	2300      	movs	r3, #0
 80055b8:	60fb      	str	r3, [r7, #12]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	60fb      	str	r3, [r7, #12]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055d0:	601a      	str	r2, [r3, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	0a1b      	lsrs	r3, r3, #8
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d00c      	beq.n	80055fa <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055e4:	f043 0208 	orr.w	r2, r3, #8
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80055ec:	2300      	movs	r3, #0
 80055ee:	60bb      	str	r3, [r7, #8]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	60bb      	str	r3, [r7, #8]
 80055f8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d050      	beq.n	80056a4 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	685a      	ldr	r2, [r3, #4]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005610:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2201      	movs	r2, #1
 8005616:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800561a:	69fb      	ldr	r3, [r7, #28]
 800561c:	f003 0302 	and.w	r3, r3, #2
 8005620:	2b00      	cmp	r3, #0
 8005622:	d104      	bne.n	800562e <HAL_SPI_IRQHandler+0x17e>
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	f003 0301 	and.w	r3, r3, #1
 800562a:	2b00      	cmp	r3, #0
 800562c:	d034      	beq.n	8005698 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	685a      	ldr	r2, [r3, #4]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f022 0203 	bic.w	r2, r2, #3
 800563c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005642:	2b00      	cmp	r3, #0
 8005644:	d011      	beq.n	800566a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800564a:	4a18      	ldr	r2, [pc, #96]	; (80056ac <HAL_SPI_IRQHandler+0x1fc>)
 800564c:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005652:	4618      	mov	r0, r3
 8005654:	f7fd ff85 	bl	8003562 <HAL_DMA_Abort_IT>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d005      	beq.n	800566a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005662:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800566e:	2b00      	cmp	r3, #0
 8005670:	d016      	beq.n	80056a0 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005676:	4a0d      	ldr	r2, [pc, #52]	; (80056ac <HAL_SPI_IRQHandler+0x1fc>)
 8005678:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800567e:	4618      	mov	r0, r3
 8005680:	f7fd ff6f 	bl	8003562 <HAL_DMA_Abort_IT>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d00a      	beq.n	80056a0 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800568e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8005696:	e003      	b.n	80056a0 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f000 f809 	bl	80056b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800569e:	e000      	b.n	80056a2 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80056a0:	bf00      	nop
    return;
 80056a2:	bf00      	nop
 80056a4:	bf00      	nop
  }
}
 80056a6:	3720      	adds	r7, #32
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	080056c5 	.word	0x080056c5

080056b0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80056b8:	bf00      	nop
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f7ff ffe5 	bl	80056b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80056e6:	bf00      	nop
 80056e8:	3710      	adds	r7, #16
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}

080056ee <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056ee:	b580      	push	{r7, lr}
 80056f0:	b082      	sub	sp, #8
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d101      	bne.n	8005700 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056fc:	2301      	movs	r3, #1
 80056fe:	e040      	b.n	8005782 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005704:	2b00      	cmp	r3, #0
 8005706:	d106      	bne.n	8005716 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f7fc fd65 	bl	80021e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2224      	movs	r2, #36	; 0x24
 800571a:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f022 0201 	bic.w	r2, r2, #1
 800572a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 fa1f 	bl	8005b70 <UART_SetConfig>
 8005732:	4603      	mov	r3, r0
 8005734:	2b01      	cmp	r3, #1
 8005736:	d101      	bne.n	800573c <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e022      	b.n	8005782 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005740:	2b00      	cmp	r3, #0
 8005742:	d002      	beq.n	800574a <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 fc2d 	bl	8005fa4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	685a      	ldr	r2, [r3, #4]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005758:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	689a      	ldr	r2, [r3, #8]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005768:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f042 0201 	orr.w	r2, r2, #1
 8005778:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 fcb4 	bl	80060e8 <UART_CheckIdleState>
 8005780:	4603      	mov	r3, r0
}
 8005782:	4618      	mov	r0, r3
 8005784:	3708      	adds	r7, #8
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
	...

0800578c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	4613      	mov	r3, r2
 8005798:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800579e:	2b20      	cmp	r3, #32
 80057a0:	d16c      	bne.n	800587c <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d002      	beq.n	80057ae <HAL_UART_Receive_DMA+0x22>
 80057a8:	88fb      	ldrh	r3, [r7, #6]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d101      	bne.n	80057b2 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e065      	b.n	800587e <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d101      	bne.n	80057c0 <HAL_UART_Receive_DMA+0x34>
 80057bc:	2302      	movs	r3, #2
 80057be:	e05e      	b.n	800587e <HAL_UART_Receive_DMA+0xf2>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2201      	movs	r2, #1
 80057c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	68ba      	ldr	r2, [r7, #8]
 80057cc:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	88fa      	ldrh	r2, [r7, #6]
 80057d2:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2222      	movs	r2, #34	; 0x22
 80057e0:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d02a      	beq.n	8005840 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057ee:	4a26      	ldr	r2, [pc, #152]	; (8005888 <HAL_UART_Receive_DMA+0xfc>)
 80057f0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057f6:	4a25      	ldr	r2, [pc, #148]	; (800588c <HAL_UART_Receive_DMA+0x100>)
 80057f8:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057fe:	4a24      	ldr	r2, [pc, #144]	; (8005890 <HAL_UART_Receive_DMA+0x104>)
 8005800:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005806:	2200      	movs	r2, #0
 8005808:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	3324      	adds	r3, #36	; 0x24
 8005814:	4619      	mov	r1, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800581a:	461a      	mov	r2, r3
 800581c:	88fb      	ldrh	r3, [r7, #6]
 800581e:	f7fd fe41 	bl	80034a4 <HAL_DMA_Start_IT>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d00b      	beq.n	8005840 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2210      	movs	r2, #16
 800582c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	2220      	movs	r2, #32
 800583a:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e01e      	b.n	800587e <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005856:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689a      	ldr	r2, [r3, #8]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 0201 	orr.w	r2, r2, #1
 8005866:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	689a      	ldr	r2, [r3, #8]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005876:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8005878:	2300      	movs	r3, #0
 800587a:	e000      	b.n	800587e <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 800587c:	2302      	movs	r3, #2
  }
}
 800587e:	4618      	mov	r0, r3
 8005880:	3710      	adds	r7, #16
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	080062d3 	.word	0x080062d3
 800588c:	08006335 	.word	0x08006335
 8005890:	08006351 	.word	0x08006351

08005894 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b088      	sub	sp, #32
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	69db      	ldr	r3, [r3, #28]
 80058a2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80058b4:	69fa      	ldr	r2, [r7, #28]
 80058b6:	f640 030f 	movw	r3, #2063	; 0x80f
 80058ba:	4013      	ands	r3, r2
 80058bc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d113      	bne.n	80058ec <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	f003 0320 	and.w	r3, r3, #32
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00e      	beq.n	80058ec <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	f003 0320 	and.w	r3, r3, #32
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d009      	beq.n	80058ec <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f000 8114 	beq.w	8005b0a <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	4798      	blx	r3
      }
      return;
 80058ea:	e10e      	b.n	8005b0a <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80058ec:	693b      	ldr	r3, [r7, #16]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	f000 80d6 	beq.w	8005aa0 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	f003 0301 	and.w	r3, r3, #1
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d105      	bne.n	800590a <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005904:	2b00      	cmp	r3, #0
 8005906:	f000 80cb 	beq.w	8005aa0 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	f003 0301 	and.w	r3, r3, #1
 8005910:	2b00      	cmp	r3, #0
 8005912:	d00e      	beq.n	8005932 <HAL_UART_IRQHandler+0x9e>
 8005914:	69bb      	ldr	r3, [r7, #24]
 8005916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800591a:	2b00      	cmp	r3, #0
 800591c:	d009      	beq.n	8005932 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2201      	movs	r2, #1
 8005924:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800592a:	f043 0201 	orr.w	r2, r3, #1
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	f003 0302 	and.w	r3, r3, #2
 8005938:	2b00      	cmp	r3, #0
 800593a:	d00e      	beq.n	800595a <HAL_UART_IRQHandler+0xc6>
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	f003 0301 	and.w	r3, r3, #1
 8005942:	2b00      	cmp	r3, #0
 8005944:	d009      	beq.n	800595a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	2202      	movs	r2, #2
 800594c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005952:	f043 0204 	orr.w	r2, r3, #4
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	f003 0304 	and.w	r3, r3, #4
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00e      	beq.n	8005982 <HAL_UART_IRQHandler+0xee>
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	f003 0301 	and.w	r3, r3, #1
 800596a:	2b00      	cmp	r3, #0
 800596c:	d009      	beq.n	8005982 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2204      	movs	r2, #4
 8005974:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800597a:	f043 0202 	orr.w	r2, r3, #2
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	f003 0308 	and.w	r3, r3, #8
 8005988:	2b00      	cmp	r3, #0
 800598a:	d013      	beq.n	80059b4 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	f003 0320 	and.w	r3, r3, #32
 8005992:	2b00      	cmp	r3, #0
 8005994:	d104      	bne.n	80059a0 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800599c:	2b00      	cmp	r3, #0
 800599e:	d009      	beq.n	80059b4 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2208      	movs	r2, #8
 80059a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059ac:	f043 0208 	orr.w	r2, r3, #8
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d00f      	beq.n	80059de <HAL_UART_IRQHandler+0x14a>
 80059be:	69bb      	ldr	r3, [r7, #24]
 80059c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d00a      	beq.n	80059de <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059d6:	f043 0220 	orr.w	r2, r3, #32
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	f000 8093 	beq.w	8005b0e <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	f003 0320 	and.w	r3, r3, #32
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d00c      	beq.n	8005a0c <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	f003 0320 	and.w	r3, r3, #32
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d007      	beq.n	8005a0c <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d003      	beq.n	8005a0c <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a10:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a1c:	2b40      	cmp	r3, #64	; 0x40
 8005a1e:	d004      	beq.n	8005a2a <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d031      	beq.n	8005a8e <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 fc31 	bl	8006292 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a3a:	2b40      	cmp	r3, #64	; 0x40
 8005a3c:	d123      	bne.n	8005a86 <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	689a      	ldr	r2, [r3, #8]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a4c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d013      	beq.n	8005a7e <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a5a:	4a30      	ldr	r2, [pc, #192]	; (8005b1c <HAL_UART_IRQHandler+0x288>)
 8005a5c:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a62:	4618      	mov	r0, r3
 8005a64:	f7fd fd7d 	bl	8003562 <HAL_DMA_Abort_IT>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d016      	beq.n	8005a9c <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a74:	687a      	ldr	r2, [r7, #4]
 8005a76:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005a78:	4610      	mov	r0, r2
 8005a7a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a7c:	e00e      	b.n	8005a9c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 f86c 	bl	8005b5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a84:	e00a      	b.n	8005a9c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f000 f868 	bl	8005b5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a8c:	e006      	b.n	8005a9c <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 f864 	bl	8005b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8005a9a:	e038      	b.n	8005b0e <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a9c:	bf00      	nop
    return;
 8005a9e:	e036      	b.n	8005b0e <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00d      	beq.n	8005ac6 <HAL_UART_IRQHandler+0x232>
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d008      	beq.n	8005ac6 <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005abc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 fcb1 	bl	8006426 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ac4:	e026      	b.n	8005b14 <HAL_UART_IRQHandler+0x280>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005ac6:	69fb      	ldr	r3, [r7, #28]
 8005ac8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00d      	beq.n	8005aec <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d008      	beq.n	8005aec <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d017      	beq.n	8005b12 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	4798      	blx	r3
    }
    return;
 8005aea:	e012      	b.n	8005b12 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00e      	beq.n	8005b14 <HAL_UART_IRQHandler+0x280>
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d009      	beq.n	8005b14 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f000 fc77 	bl	80063f4 <UART_EndTransmit_IT>
    return;
 8005b06:	bf00      	nop
 8005b08:	e004      	b.n	8005b14 <HAL_UART_IRQHandler+0x280>
      return;
 8005b0a:	bf00      	nop
 8005b0c:	e002      	b.n	8005b14 <HAL_UART_IRQHandler+0x280>
    return;
 8005b0e:	bf00      	nop
 8005b10:	e000      	b.n	8005b14 <HAL_UART_IRQHandler+0x280>
    return;
 8005b12:	bf00      	nop
  }

}
 8005b14:	3720      	adds	r7, #32
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	080063c9 	.word	0x080063c9

08005b20 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b088      	sub	sp, #32
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689a      	ldr	r2, [r3, #8]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	431a      	orrs	r2, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	695b      	ldr	r3, [r3, #20]
 8005b8e:	431a      	orrs	r2, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	69db      	ldr	r3, [r3, #28]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	681a      	ldr	r2, [r3, #0]
 8005b9e:	4bac      	ldr	r3, [pc, #688]	; (8005e50 <UART_SetConfig+0x2e0>)
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	6812      	ldr	r2, [r2, #0]
 8005ba6:	6939      	ldr	r1, [r7, #16]
 8005ba8:	430b      	orrs	r3, r1
 8005baa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	685b      	ldr	r3, [r3, #4]
 8005bb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	68da      	ldr	r2, [r3, #12]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	430a      	orrs	r2, r1
 8005bc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	699b      	ldr	r3, [r3, #24]
 8005bc6:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6a1b      	ldr	r3, [r3, #32]
 8005bcc:	693a      	ldr	r2, [r7, #16]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	689b      	ldr	r3, [r3, #8]
 8005bd8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	693a      	ldr	r2, [r7, #16]
 8005be2:	430a      	orrs	r2, r1
 8005be4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4a9a      	ldr	r2, [pc, #616]	; (8005e54 <UART_SetConfig+0x2e4>)
 8005bec:	4293      	cmp	r3, r2
 8005bee:	d121      	bne.n	8005c34 <UART_SetConfig+0xc4>
 8005bf0:	4b99      	ldr	r3, [pc, #612]	; (8005e58 <UART_SetConfig+0x2e8>)
 8005bf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf4:	f003 0303 	and.w	r3, r3, #3
 8005bf8:	2b03      	cmp	r3, #3
 8005bfa:	d817      	bhi.n	8005c2c <UART_SetConfig+0xbc>
 8005bfc:	a201      	add	r2, pc, #4	; (adr r2, 8005c04 <UART_SetConfig+0x94>)
 8005bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c02:	bf00      	nop
 8005c04:	08005c15 	.word	0x08005c15
 8005c08:	08005c21 	.word	0x08005c21
 8005c0c:	08005c27 	.word	0x08005c27
 8005c10:	08005c1b 	.word	0x08005c1b
 8005c14:	2301      	movs	r3, #1
 8005c16:	77fb      	strb	r3, [r7, #31]
 8005c18:	e0b2      	b.n	8005d80 <UART_SetConfig+0x210>
 8005c1a:	2302      	movs	r3, #2
 8005c1c:	77fb      	strb	r3, [r7, #31]
 8005c1e:	e0af      	b.n	8005d80 <UART_SetConfig+0x210>
 8005c20:	2304      	movs	r3, #4
 8005c22:	77fb      	strb	r3, [r7, #31]
 8005c24:	e0ac      	b.n	8005d80 <UART_SetConfig+0x210>
 8005c26:	2308      	movs	r3, #8
 8005c28:	77fb      	strb	r3, [r7, #31]
 8005c2a:	e0a9      	b.n	8005d80 <UART_SetConfig+0x210>
 8005c2c:	2310      	movs	r3, #16
 8005c2e:	77fb      	strb	r3, [r7, #31]
 8005c30:	bf00      	nop
 8005c32:	e0a5      	b.n	8005d80 <UART_SetConfig+0x210>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a88      	ldr	r2, [pc, #544]	; (8005e5c <UART_SetConfig+0x2ec>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d123      	bne.n	8005c86 <UART_SetConfig+0x116>
 8005c3e:	4b86      	ldr	r3, [pc, #536]	; (8005e58 <UART_SetConfig+0x2e8>)
 8005c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c42:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c4a:	d012      	beq.n	8005c72 <UART_SetConfig+0x102>
 8005c4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c50:	d802      	bhi.n	8005c58 <UART_SetConfig+0xe8>
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d007      	beq.n	8005c66 <UART_SetConfig+0xf6>
 8005c56:	e012      	b.n	8005c7e <UART_SetConfig+0x10e>
 8005c58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005c5c:	d00c      	beq.n	8005c78 <UART_SetConfig+0x108>
 8005c5e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005c62:	d003      	beq.n	8005c6c <UART_SetConfig+0xfc>
 8005c64:	e00b      	b.n	8005c7e <UART_SetConfig+0x10e>
 8005c66:	2300      	movs	r3, #0
 8005c68:	77fb      	strb	r3, [r7, #31]
 8005c6a:	e089      	b.n	8005d80 <UART_SetConfig+0x210>
 8005c6c:	2302      	movs	r3, #2
 8005c6e:	77fb      	strb	r3, [r7, #31]
 8005c70:	e086      	b.n	8005d80 <UART_SetConfig+0x210>
 8005c72:	2304      	movs	r3, #4
 8005c74:	77fb      	strb	r3, [r7, #31]
 8005c76:	e083      	b.n	8005d80 <UART_SetConfig+0x210>
 8005c78:	2308      	movs	r3, #8
 8005c7a:	77fb      	strb	r3, [r7, #31]
 8005c7c:	e080      	b.n	8005d80 <UART_SetConfig+0x210>
 8005c7e:	2310      	movs	r3, #16
 8005c80:	77fb      	strb	r3, [r7, #31]
 8005c82:	bf00      	nop
 8005c84:	e07c      	b.n	8005d80 <UART_SetConfig+0x210>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a75      	ldr	r2, [pc, #468]	; (8005e60 <UART_SetConfig+0x2f0>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d123      	bne.n	8005cd8 <UART_SetConfig+0x168>
 8005c90:	4b71      	ldr	r3, [pc, #452]	; (8005e58 <UART_SetConfig+0x2e8>)
 8005c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c94:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005c98:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005c9c:	d012      	beq.n	8005cc4 <UART_SetConfig+0x154>
 8005c9e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005ca2:	d802      	bhi.n	8005caa <UART_SetConfig+0x13a>
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d007      	beq.n	8005cb8 <UART_SetConfig+0x148>
 8005ca8:	e012      	b.n	8005cd0 <UART_SetConfig+0x160>
 8005caa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005cae:	d00c      	beq.n	8005cca <UART_SetConfig+0x15a>
 8005cb0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005cb4:	d003      	beq.n	8005cbe <UART_SetConfig+0x14e>
 8005cb6:	e00b      	b.n	8005cd0 <UART_SetConfig+0x160>
 8005cb8:	2300      	movs	r3, #0
 8005cba:	77fb      	strb	r3, [r7, #31]
 8005cbc:	e060      	b.n	8005d80 <UART_SetConfig+0x210>
 8005cbe:	2302      	movs	r3, #2
 8005cc0:	77fb      	strb	r3, [r7, #31]
 8005cc2:	e05d      	b.n	8005d80 <UART_SetConfig+0x210>
 8005cc4:	2304      	movs	r3, #4
 8005cc6:	77fb      	strb	r3, [r7, #31]
 8005cc8:	e05a      	b.n	8005d80 <UART_SetConfig+0x210>
 8005cca:	2308      	movs	r3, #8
 8005ccc:	77fb      	strb	r3, [r7, #31]
 8005cce:	e057      	b.n	8005d80 <UART_SetConfig+0x210>
 8005cd0:	2310      	movs	r3, #16
 8005cd2:	77fb      	strb	r3, [r7, #31]
 8005cd4:	bf00      	nop
 8005cd6:	e053      	b.n	8005d80 <UART_SetConfig+0x210>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a61      	ldr	r2, [pc, #388]	; (8005e64 <UART_SetConfig+0x2f4>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d123      	bne.n	8005d2a <UART_SetConfig+0x1ba>
 8005ce2:	4b5d      	ldr	r3, [pc, #372]	; (8005e58 <UART_SetConfig+0x2e8>)
 8005ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ce6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005cea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cee:	d012      	beq.n	8005d16 <UART_SetConfig+0x1a6>
 8005cf0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cf4:	d802      	bhi.n	8005cfc <UART_SetConfig+0x18c>
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d007      	beq.n	8005d0a <UART_SetConfig+0x19a>
 8005cfa:	e012      	b.n	8005d22 <UART_SetConfig+0x1b2>
 8005cfc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d00:	d00c      	beq.n	8005d1c <UART_SetConfig+0x1ac>
 8005d02:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005d06:	d003      	beq.n	8005d10 <UART_SetConfig+0x1a0>
 8005d08:	e00b      	b.n	8005d22 <UART_SetConfig+0x1b2>
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	77fb      	strb	r3, [r7, #31]
 8005d0e:	e037      	b.n	8005d80 <UART_SetConfig+0x210>
 8005d10:	2302      	movs	r3, #2
 8005d12:	77fb      	strb	r3, [r7, #31]
 8005d14:	e034      	b.n	8005d80 <UART_SetConfig+0x210>
 8005d16:	2304      	movs	r3, #4
 8005d18:	77fb      	strb	r3, [r7, #31]
 8005d1a:	e031      	b.n	8005d80 <UART_SetConfig+0x210>
 8005d1c:	2308      	movs	r3, #8
 8005d1e:	77fb      	strb	r3, [r7, #31]
 8005d20:	e02e      	b.n	8005d80 <UART_SetConfig+0x210>
 8005d22:	2310      	movs	r3, #16
 8005d24:	77fb      	strb	r3, [r7, #31]
 8005d26:	bf00      	nop
 8005d28:	e02a      	b.n	8005d80 <UART_SetConfig+0x210>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a4e      	ldr	r2, [pc, #312]	; (8005e68 <UART_SetConfig+0x2f8>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d123      	bne.n	8005d7c <UART_SetConfig+0x20c>
 8005d34:	4b48      	ldr	r3, [pc, #288]	; (8005e58 <UART_SetConfig+0x2e8>)
 8005d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d38:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005d3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d40:	d012      	beq.n	8005d68 <UART_SetConfig+0x1f8>
 8005d42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d46:	d802      	bhi.n	8005d4e <UART_SetConfig+0x1de>
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d007      	beq.n	8005d5c <UART_SetConfig+0x1ec>
 8005d4c:	e012      	b.n	8005d74 <UART_SetConfig+0x204>
 8005d4e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005d52:	d00c      	beq.n	8005d6e <UART_SetConfig+0x1fe>
 8005d54:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005d58:	d003      	beq.n	8005d62 <UART_SetConfig+0x1f2>
 8005d5a:	e00b      	b.n	8005d74 <UART_SetConfig+0x204>
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	77fb      	strb	r3, [r7, #31]
 8005d60:	e00e      	b.n	8005d80 <UART_SetConfig+0x210>
 8005d62:	2302      	movs	r3, #2
 8005d64:	77fb      	strb	r3, [r7, #31]
 8005d66:	e00b      	b.n	8005d80 <UART_SetConfig+0x210>
 8005d68:	2304      	movs	r3, #4
 8005d6a:	77fb      	strb	r3, [r7, #31]
 8005d6c:	e008      	b.n	8005d80 <UART_SetConfig+0x210>
 8005d6e:	2308      	movs	r3, #8
 8005d70:	77fb      	strb	r3, [r7, #31]
 8005d72:	e005      	b.n	8005d80 <UART_SetConfig+0x210>
 8005d74:	2310      	movs	r3, #16
 8005d76:	77fb      	strb	r3, [r7, #31]
 8005d78:	bf00      	nop
 8005d7a:	e001      	b.n	8005d80 <UART_SetConfig+0x210>
 8005d7c:	2310      	movs	r3, #16
 8005d7e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	69db      	ldr	r3, [r3, #28]
 8005d84:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d88:	f040 8090 	bne.w	8005eac <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8005d8c:	7ffb      	ldrb	r3, [r7, #31]
 8005d8e:	2b08      	cmp	r3, #8
 8005d90:	d86c      	bhi.n	8005e6c <UART_SetConfig+0x2fc>
 8005d92:	a201      	add	r2, pc, #4	; (adr r2, 8005d98 <UART_SetConfig+0x228>)
 8005d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d98:	08005dbd 	.word	0x08005dbd
 8005d9c:	08005ddd 	.word	0x08005ddd
 8005da0:	08005dfd 	.word	0x08005dfd
 8005da4:	08005e6d 	.word	0x08005e6d
 8005da8:	08005e19 	.word	0x08005e19
 8005dac:	08005e6d 	.word	0x08005e6d
 8005db0:	08005e6d 	.word	0x08005e6d
 8005db4:	08005e6d 	.word	0x08005e6d
 8005db8:	08005e39 	.word	0x08005e39
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dbc:	f7ff f884 	bl	8004ec8 <HAL_RCC_GetPCLK1Freq>
 8005dc0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	005a      	lsls	r2, r3, #1
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	085b      	lsrs	r3, r3, #1
 8005dcc:	441a      	add	r2, r3
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dd6:	b29b      	uxth	r3, r3
 8005dd8:	61bb      	str	r3, [r7, #24]
        break;
 8005dda:	e04a      	b.n	8005e72 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ddc:	f7ff f896 	bl	8004f0c <HAL_RCC_GetPCLK2Freq>
 8005de0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	005a      	lsls	r2, r3, #1
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	085b      	lsrs	r3, r3, #1
 8005dec:	441a      	add	r2, r3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005df6:	b29b      	uxth	r3, r3
 8005df8:	61bb      	str	r3, [r7, #24]
        break;
 8005dfa:	e03a      	b.n	8005e72 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	085b      	lsrs	r3, r3, #1
 8005e02:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8005e06:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	6852      	ldr	r2, [r2, #4]
 8005e0e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	61bb      	str	r3, [r7, #24]
        break;
 8005e16:	e02c      	b.n	8005e72 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e18:	f7fe ffe0 	bl	8004ddc <HAL_RCC_GetSysClockFreq>
 8005e1c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	005a      	lsls	r2, r3, #1
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	685b      	ldr	r3, [r3, #4]
 8005e26:	085b      	lsrs	r3, r3, #1
 8005e28:	441a      	add	r2, r3
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	61bb      	str	r3, [r7, #24]
        break;
 8005e36:	e01c      	b.n	8005e72 <UART_SetConfig+0x302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	085b      	lsrs	r3, r3, #1
 8005e3e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	61bb      	str	r3, [r7, #24]
        break;
 8005e4e:	e010      	b.n	8005e72 <UART_SetConfig+0x302>
 8005e50:	efff69f3 	.word	0xefff69f3
 8005e54:	40013800 	.word	0x40013800
 8005e58:	40021000 	.word	0x40021000
 8005e5c:	40004400 	.word	0x40004400
 8005e60:	40004800 	.word	0x40004800
 8005e64:	40004c00 	.word	0x40004c00
 8005e68:	40005000 	.word	0x40005000
      default:
        ret = HAL_ERROR;
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	75fb      	strb	r3, [r7, #23]
        break;
 8005e70:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e72:	69bb      	ldr	r3, [r7, #24]
 8005e74:	2b0f      	cmp	r3, #15
 8005e76:	d916      	bls.n	8005ea6 <UART_SetConfig+0x336>
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e7e:	d212      	bcs.n	8005ea6 <UART_SetConfig+0x336>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e80:	69bb      	ldr	r3, [r7, #24]
 8005e82:	b29b      	uxth	r3, r3
 8005e84:	f023 030f 	bic.w	r3, r3, #15
 8005e88:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	085b      	lsrs	r3, r3, #1
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	f003 0307 	and.w	r3, r3, #7
 8005e94:	b29a      	uxth	r2, r3
 8005e96:	897b      	ldrh	r3, [r7, #10]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	897a      	ldrh	r2, [r7, #10]
 8005ea2:	60da      	str	r2, [r3, #12]
 8005ea4:	e072      	b.n	8005f8c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	75fb      	strb	r3, [r7, #23]
 8005eaa:	e06f      	b.n	8005f8c <UART_SetConfig+0x41c>
    }
  }
  else
  {
    switch (clocksource)
 8005eac:	7ffb      	ldrb	r3, [r7, #31]
 8005eae:	2b08      	cmp	r3, #8
 8005eb0:	d85b      	bhi.n	8005f6a <UART_SetConfig+0x3fa>
 8005eb2:	a201      	add	r2, pc, #4	; (adr r2, 8005eb8 <UART_SetConfig+0x348>)
 8005eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb8:	08005edd 	.word	0x08005edd
 8005ebc:	08005efb 	.word	0x08005efb
 8005ec0:	08005f19 	.word	0x08005f19
 8005ec4:	08005f6b 	.word	0x08005f6b
 8005ec8:	08005f35 	.word	0x08005f35
 8005ecc:	08005f6b 	.word	0x08005f6b
 8005ed0:	08005f6b 	.word	0x08005f6b
 8005ed4:	08005f6b 	.word	0x08005f6b
 8005ed8:	08005f53 	.word	0x08005f53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005edc:	f7fe fff4 	bl	8004ec8 <HAL_RCC_GetPCLK1Freq>
 8005ee0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	085a      	lsrs	r2, r3, #1
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	441a      	add	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	61bb      	str	r3, [r7, #24]
        break;
 8005ef8:	e03a      	b.n	8005f70 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005efa:	f7ff f807 	bl	8004f0c <HAL_RCC_GetPCLK2Freq>
 8005efe:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	685b      	ldr	r3, [r3, #4]
 8005f04:	085a      	lsrs	r2, r3, #1
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	441a      	add	r2, r3
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f12:	b29b      	uxth	r3, r3
 8005f14:	61bb      	str	r3, [r7, #24]
        break;
 8005f16:	e02b      	b.n	8005f70 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	085b      	lsrs	r3, r3, #1
 8005f1e:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8005f22:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	6852      	ldr	r2, [r2, #4]
 8005f2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	61bb      	str	r3, [r7, #24]
        break;
 8005f32:	e01d      	b.n	8005f70 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f34:	f7fe ff52 	bl	8004ddc <HAL_RCC_GetSysClockFreq>
 8005f38:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	085a      	lsrs	r2, r3, #1
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	441a      	add	r2, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	61bb      	str	r3, [r7, #24]
        break;
 8005f50:	e00e      	b.n	8005f70 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	685b      	ldr	r3, [r3, #4]
 8005f56:	085b      	lsrs	r3, r3, #1
 8005f58:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	61bb      	str	r3, [r7, #24]
        break;
 8005f68:	e002      	b.n	8005f70 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	75fb      	strb	r3, [r7, #23]
        break;
 8005f6e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	2b0f      	cmp	r3, #15
 8005f74:	d908      	bls.n	8005f88 <UART_SetConfig+0x418>
 8005f76:	69bb      	ldr	r3, [r7, #24]
 8005f78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f7c:	d204      	bcs.n	8005f88 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	69ba      	ldr	r2, [r7, #24]
 8005f84:	60da      	str	r2, [r3, #12]
 8005f86:	e001      	b.n	8005f8c <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2200      	movs	r2, #0
 8005f90:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2200      	movs	r2, #0
 8005f96:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005f98:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3720      	adds	r7, #32
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop

08005fa4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fb0:	f003 0301 	and.w	r3, r3, #1
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d00a      	beq.n	8005fce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	430a      	orrs	r2, r1
 8005fcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd2:	f003 0302 	and.w	r3, r3, #2
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d00a      	beq.n	8005ff0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	430a      	orrs	r2, r1
 8005fee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff4:	f003 0304 	and.w	r3, r3, #4
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00a      	beq.n	8006012 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	430a      	orrs	r2, r1
 8006010:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006016:	f003 0308 	and.w	r3, r3, #8
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00a      	beq.n	8006034 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	430a      	orrs	r2, r1
 8006032:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006038:	f003 0310 	and.w	r3, r3, #16
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00a      	beq.n	8006056 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	430a      	orrs	r2, r1
 8006054:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605a:	f003 0320 	and.w	r3, r3, #32
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00a      	beq.n	8006078 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	430a      	orrs	r2, r1
 8006076:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006080:	2b00      	cmp	r3, #0
 8006082:	d01a      	beq.n	80060ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	430a      	orrs	r2, r1
 8006098:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800609e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060a2:	d10a      	bne.n	80060ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	685b      	ldr	r3, [r3, #4]
 80060aa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	430a      	orrs	r2, r1
 80060b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d00a      	beq.n	80060dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	430a      	orrs	r2, r1
 80060da:	605a      	str	r2, [r3, #4]
  }
}
 80060dc:	bf00      	nop
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b086      	sub	sp, #24
 80060ec:	af02      	add	r7, sp, #8
 80060ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80060f6:	f7fc fb2b 	bl	8002750 <HAL_GetTick>
 80060fa:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0308 	and.w	r3, r3, #8
 8006106:	2b08      	cmp	r3, #8
 8006108:	d10e      	bne.n	8006128 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800610a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800610e:	9300      	str	r3, [sp, #0]
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f000 f82a 	bl	8006172 <UART_WaitOnFlagUntilTimeout>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d001      	beq.n	8006128 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006124:	2303      	movs	r3, #3
 8006126:	e020      	b.n	800616a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0304 	and.w	r3, r3, #4
 8006132:	2b04      	cmp	r3, #4
 8006134:	d10e      	bne.n	8006154 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006136:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800613a:	9300      	str	r3, [sp, #0]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f000 f814 	bl	8006172 <UART_WaitOnFlagUntilTimeout>
 800614a:	4603      	mov	r3, r0
 800614c:	2b00      	cmp	r3, #0
 800614e:	d001      	beq.n	8006154 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e00a      	b.n	800616a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2220      	movs	r2, #32
 8006158:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2220      	movs	r2, #32
 800615e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b084      	sub	sp, #16
 8006176:	af00      	add	r7, sp, #0
 8006178:	60f8      	str	r0, [r7, #12]
 800617a:	60b9      	str	r1, [r7, #8]
 800617c:	603b      	str	r3, [r7, #0]
 800617e:	4613      	mov	r3, r2
 8006180:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006182:	e05d      	b.n	8006240 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006184:	69bb      	ldr	r3, [r7, #24]
 8006186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800618a:	d059      	beq.n	8006240 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800618c:	f7fc fae0 	bl	8002750 <HAL_GetTick>
 8006190:	4602      	mov	r2, r0
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	1ad3      	subs	r3, r2, r3
 8006196:	69ba      	ldr	r2, [r7, #24]
 8006198:	429a      	cmp	r2, r3
 800619a:	d302      	bcc.n	80061a2 <UART_WaitOnFlagUntilTimeout+0x30>
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d11b      	bne.n	80061da <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80061b0:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	689a      	ldr	r2, [r3, #8]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f022 0201 	bic.w	r2, r2, #1
 80061c0:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2220      	movs	r2, #32
 80061c6:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2220      	movs	r2, #32
 80061cc:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	2200      	movs	r2, #0
 80061d2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80061d6:	2303      	movs	r3, #3
 80061d8:	e042      	b.n	8006260 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 0304 	and.w	r3, r3, #4
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d02b      	beq.n	8006240 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	69db      	ldr	r3, [r3, #28]
 80061ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061f6:	d123      	bne.n	8006240 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006200:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006210:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	689a      	ldr	r2, [r3, #8]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f022 0201 	bic.w	r2, r2, #1
 8006220:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2220      	movs	r2, #32
 8006226:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2220      	movs	r2, #32
 800622c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2220      	movs	r2, #32
 8006232:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800623c:	2303      	movs	r3, #3
 800623e:	e00f      	b.n	8006260 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	69da      	ldr	r2, [r3, #28]
 8006246:	68bb      	ldr	r3, [r7, #8]
 8006248:	4013      	ands	r3, r2
 800624a:	68ba      	ldr	r2, [r7, #8]
 800624c:	429a      	cmp	r2, r3
 800624e:	bf0c      	ite	eq
 8006250:	2301      	moveq	r3, #1
 8006252:	2300      	movne	r3, #0
 8006254:	b2db      	uxtb	r3, r3
 8006256:	461a      	mov	r2, r3
 8006258:	79fb      	ldrb	r3, [r7, #7]
 800625a:	429a      	cmp	r2, r3
 800625c:	d092      	beq.n	8006184 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800625e:	2300      	movs	r3, #0
}
 8006260:	4618      	mov	r0, r3
 8006262:	3710      	adds	r7, #16
 8006264:	46bd      	mov	sp, r7
 8006266:	bd80      	pop	{r7, pc}

08006268 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681a      	ldr	r2, [r3, #0]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800627e:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2220      	movs	r2, #32
 8006284:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006286:	bf00      	nop
 8006288:	370c      	adds	r7, #12
 800628a:	46bd      	mov	sp, r7
 800628c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006290:	4770      	bx	lr

08006292 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006292:	b480      	push	{r7}
 8006294:	b083      	sub	sp, #12
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80062a8:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	689a      	ldr	r2, [r3, #8]
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f022 0201 	bic.w	r2, r2, #1
 80062b8:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2220      	movs	r2, #32
 80062be:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	661a      	str	r2, [r3, #96]	; 0x60
}
 80062c6:	bf00      	nop
 80062c8:	370c      	adds	r7, #12
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr

080062d2 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062d2:	b580      	push	{r7, lr}
 80062d4:	b084      	sub	sp, #16
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062de:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	2b20      	cmp	r3, #32
 80062e6:	d01e      	beq.n	8006326 <UART_DMAReceiveCplt+0x54>
  {
    huart->RxXferCount = 0U;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062fe:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	689a      	ldr	r2, [r3, #8]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f022 0201 	bic.w	r2, r2, #1
 800630e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	689a      	ldr	r2, [r3, #8]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800631e:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2220      	movs	r2, #32
 8006324:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8006326:	68f8      	ldr	r0, [r7, #12]
 8006328:	f7ff fc04 	bl	8005b34 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800632c:	bf00      	nop
 800632e:	3710      	adds	r7, #16
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}

08006334 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b084      	sub	sp, #16
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006340:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8006342:	68f8      	ldr	r0, [r7, #12]
 8006344:	f7ff fc00 	bl	8005b48 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006348:	bf00      	nop
 800634a:	3710      	adds	r7, #16
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}

08006350 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b086      	sub	sp, #24
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800635c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006362:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006368:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006374:	2b80      	cmp	r3, #128	; 0x80
 8006376:	d109      	bne.n	800638c <UART_DMAError+0x3c>
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	2b21      	cmp	r3, #33	; 0x21
 800637c:	d106      	bne.n	800638c <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	2200      	movs	r2, #0
 8006382:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8006386:	6978      	ldr	r0, [r7, #20]
 8006388:	f7ff ff6e 	bl	8006268 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006396:	2b40      	cmp	r3, #64	; 0x40
 8006398:	d109      	bne.n	80063ae <UART_DMAError+0x5e>
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2b22      	cmp	r3, #34	; 0x22
 800639e:	d106      	bne.n	80063ae <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80063a8:	6978      	ldr	r0, [r7, #20]
 80063aa:	f7ff ff72 	bl	8006292 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80063b2:	f043 0210 	orr.w	r2, r3, #16
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063ba:	6978      	ldr	r0, [r7, #20]
 80063bc:	f7ff fbce 	bl	8005b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063c0:	bf00      	nop
 80063c2:	3718      	adds	r7, #24
 80063c4:	46bd      	mov	sp, r7
 80063c6:	bd80      	pop	{r7, pc}

080063c8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b084      	sub	sp, #16
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063e6:	68f8      	ldr	r0, [r7, #12]
 80063e8:	f7ff fbb8 	bl	8005b5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063ec:	bf00      	nop
 80063ee:	3710      	adds	r7, #16
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800640a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2220      	movs	r2, #32
 8006410:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	f7ff fb81 	bl	8005b20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800641e:	bf00      	nop
 8006420:	3708      	adds	r7, #8
 8006422:	46bd      	mov	sp, r7
 8006424:	bd80      	pop	{r7, pc}

08006426 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006426:	b480      	push	{r7}
 8006428:	b083      	sub	sp, #12
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800642e:	bf00      	nop
 8006430:	370c      	adds	r7, #12
 8006432:	46bd      	mov	sp, r7
 8006434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006438:	4770      	bx	lr

0800643a <_Znwj>:
 800643a:	b510      	push	{r4, lr}
 800643c:	2800      	cmp	r0, #0
 800643e:	bf14      	ite	ne
 8006440:	4604      	movne	r4, r0
 8006442:	2401      	moveq	r4, #1
 8006444:	4620      	mov	r0, r4
 8006446:	f000 f843 	bl	80064d0 <malloc>
 800644a:	b930      	cbnz	r0, 800645a <_Znwj+0x20>
 800644c:	f000 f806 	bl	800645c <_ZSt15get_new_handlerv>
 8006450:	b908      	cbnz	r0, 8006456 <_Znwj+0x1c>
 8006452:	f000 f80b 	bl	800646c <abort>
 8006456:	4780      	blx	r0
 8006458:	e7f4      	b.n	8006444 <_Znwj+0xa>
 800645a:	bd10      	pop	{r4, pc}

0800645c <_ZSt15get_new_handlerv>:
 800645c:	4b02      	ldr	r3, [pc, #8]	; (8006468 <_ZSt15get_new_handlerv+0xc>)
 800645e:	6818      	ldr	r0, [r3, #0]
 8006460:	f3bf 8f5b 	dmb	ish
 8006464:	4770      	bx	lr
 8006466:	bf00      	nop
 8006468:	20000514 	.word	0x20000514

0800646c <abort>:
 800646c:	b508      	push	{r3, lr}
 800646e:	2006      	movs	r0, #6
 8006470:	f000 fc68 	bl	8006d44 <raise>
 8006474:	2001      	movs	r0, #1
 8006476:	f7fc f89b 	bl	80025b0 <_exit>
	...

0800647c <__errno>:
 800647c:	4b01      	ldr	r3, [pc, #4]	; (8006484 <__errno+0x8>)
 800647e:	6818      	ldr	r0, [r3, #0]
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	2000000c 	.word	0x2000000c

08006488 <__libc_init_array>:
 8006488:	b570      	push	{r4, r5, r6, lr}
 800648a:	4e0d      	ldr	r6, [pc, #52]	; (80064c0 <__libc_init_array+0x38>)
 800648c:	4c0d      	ldr	r4, [pc, #52]	; (80064c4 <__libc_init_array+0x3c>)
 800648e:	1ba4      	subs	r4, r4, r6
 8006490:	10a4      	asrs	r4, r4, #2
 8006492:	2500      	movs	r5, #0
 8006494:	42a5      	cmp	r5, r4
 8006496:	d109      	bne.n	80064ac <__libc_init_array+0x24>
 8006498:	4e0b      	ldr	r6, [pc, #44]	; (80064c8 <__libc_init_array+0x40>)
 800649a:	4c0c      	ldr	r4, [pc, #48]	; (80064cc <__libc_init_array+0x44>)
 800649c:	f002 facc 	bl	8008a38 <_init>
 80064a0:	1ba4      	subs	r4, r4, r6
 80064a2:	10a4      	asrs	r4, r4, #2
 80064a4:	2500      	movs	r5, #0
 80064a6:	42a5      	cmp	r5, r4
 80064a8:	d105      	bne.n	80064b6 <__libc_init_array+0x2e>
 80064aa:	bd70      	pop	{r4, r5, r6, pc}
 80064ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80064b0:	4798      	blx	r3
 80064b2:	3501      	adds	r5, #1
 80064b4:	e7ee      	b.n	8006494 <__libc_init_array+0xc>
 80064b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80064ba:	4798      	blx	r3
 80064bc:	3501      	adds	r5, #1
 80064be:	e7f2      	b.n	80064a6 <__libc_init_array+0x1e>
 80064c0:	08008d58 	.word	0x08008d58
 80064c4:	08008d58 	.word	0x08008d58
 80064c8:	08008d58 	.word	0x08008d58
 80064cc:	08008d5c 	.word	0x08008d5c

080064d0 <malloc>:
 80064d0:	4b02      	ldr	r3, [pc, #8]	; (80064dc <malloc+0xc>)
 80064d2:	4601      	mov	r1, r0
 80064d4:	6818      	ldr	r0, [r3, #0]
 80064d6:	f000 b859 	b.w	800658c <_malloc_r>
 80064da:	bf00      	nop
 80064dc:	2000000c 	.word	0x2000000c

080064e0 <memset>:
 80064e0:	4402      	add	r2, r0
 80064e2:	4603      	mov	r3, r0
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d100      	bne.n	80064ea <memset+0xa>
 80064e8:	4770      	bx	lr
 80064ea:	f803 1b01 	strb.w	r1, [r3], #1
 80064ee:	e7f9      	b.n	80064e4 <memset+0x4>

080064f0 <_free_r>:
 80064f0:	b538      	push	{r3, r4, r5, lr}
 80064f2:	4605      	mov	r5, r0
 80064f4:	2900      	cmp	r1, #0
 80064f6:	d045      	beq.n	8006584 <_free_r+0x94>
 80064f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064fc:	1f0c      	subs	r4, r1, #4
 80064fe:	2b00      	cmp	r3, #0
 8006500:	bfb8      	it	lt
 8006502:	18e4      	addlt	r4, r4, r3
 8006504:	f001 fac5 	bl	8007a92 <__malloc_lock>
 8006508:	4a1f      	ldr	r2, [pc, #124]	; (8006588 <_free_r+0x98>)
 800650a:	6813      	ldr	r3, [r2, #0]
 800650c:	4610      	mov	r0, r2
 800650e:	b933      	cbnz	r3, 800651e <_free_r+0x2e>
 8006510:	6063      	str	r3, [r4, #4]
 8006512:	6014      	str	r4, [r2, #0]
 8006514:	4628      	mov	r0, r5
 8006516:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800651a:	f001 babb 	b.w	8007a94 <__malloc_unlock>
 800651e:	42a3      	cmp	r3, r4
 8006520:	d90c      	bls.n	800653c <_free_r+0x4c>
 8006522:	6821      	ldr	r1, [r4, #0]
 8006524:	1862      	adds	r2, r4, r1
 8006526:	4293      	cmp	r3, r2
 8006528:	bf04      	itt	eq
 800652a:	681a      	ldreq	r2, [r3, #0]
 800652c:	685b      	ldreq	r3, [r3, #4]
 800652e:	6063      	str	r3, [r4, #4]
 8006530:	bf04      	itt	eq
 8006532:	1852      	addeq	r2, r2, r1
 8006534:	6022      	streq	r2, [r4, #0]
 8006536:	6004      	str	r4, [r0, #0]
 8006538:	e7ec      	b.n	8006514 <_free_r+0x24>
 800653a:	4613      	mov	r3, r2
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	b10a      	cbz	r2, 8006544 <_free_r+0x54>
 8006540:	42a2      	cmp	r2, r4
 8006542:	d9fa      	bls.n	800653a <_free_r+0x4a>
 8006544:	6819      	ldr	r1, [r3, #0]
 8006546:	1858      	adds	r0, r3, r1
 8006548:	42a0      	cmp	r0, r4
 800654a:	d10b      	bne.n	8006564 <_free_r+0x74>
 800654c:	6820      	ldr	r0, [r4, #0]
 800654e:	4401      	add	r1, r0
 8006550:	1858      	adds	r0, r3, r1
 8006552:	4282      	cmp	r2, r0
 8006554:	6019      	str	r1, [r3, #0]
 8006556:	d1dd      	bne.n	8006514 <_free_r+0x24>
 8006558:	6810      	ldr	r0, [r2, #0]
 800655a:	6852      	ldr	r2, [r2, #4]
 800655c:	605a      	str	r2, [r3, #4]
 800655e:	4401      	add	r1, r0
 8006560:	6019      	str	r1, [r3, #0]
 8006562:	e7d7      	b.n	8006514 <_free_r+0x24>
 8006564:	d902      	bls.n	800656c <_free_r+0x7c>
 8006566:	230c      	movs	r3, #12
 8006568:	602b      	str	r3, [r5, #0]
 800656a:	e7d3      	b.n	8006514 <_free_r+0x24>
 800656c:	6820      	ldr	r0, [r4, #0]
 800656e:	1821      	adds	r1, r4, r0
 8006570:	428a      	cmp	r2, r1
 8006572:	bf04      	itt	eq
 8006574:	6811      	ldreq	r1, [r2, #0]
 8006576:	6852      	ldreq	r2, [r2, #4]
 8006578:	6062      	str	r2, [r4, #4]
 800657a:	bf04      	itt	eq
 800657c:	1809      	addeq	r1, r1, r0
 800657e:	6021      	streq	r1, [r4, #0]
 8006580:	605c      	str	r4, [r3, #4]
 8006582:	e7c7      	b.n	8006514 <_free_r+0x24>
 8006584:	bd38      	pop	{r3, r4, r5, pc}
 8006586:	bf00      	nop
 8006588:	20000518 	.word	0x20000518

0800658c <_malloc_r>:
 800658c:	b570      	push	{r4, r5, r6, lr}
 800658e:	1ccd      	adds	r5, r1, #3
 8006590:	f025 0503 	bic.w	r5, r5, #3
 8006594:	3508      	adds	r5, #8
 8006596:	2d0c      	cmp	r5, #12
 8006598:	bf38      	it	cc
 800659a:	250c      	movcc	r5, #12
 800659c:	2d00      	cmp	r5, #0
 800659e:	4606      	mov	r6, r0
 80065a0:	db01      	blt.n	80065a6 <_malloc_r+0x1a>
 80065a2:	42a9      	cmp	r1, r5
 80065a4:	d903      	bls.n	80065ae <_malloc_r+0x22>
 80065a6:	230c      	movs	r3, #12
 80065a8:	6033      	str	r3, [r6, #0]
 80065aa:	2000      	movs	r0, #0
 80065ac:	bd70      	pop	{r4, r5, r6, pc}
 80065ae:	f001 fa70 	bl	8007a92 <__malloc_lock>
 80065b2:	4a21      	ldr	r2, [pc, #132]	; (8006638 <_malloc_r+0xac>)
 80065b4:	6814      	ldr	r4, [r2, #0]
 80065b6:	4621      	mov	r1, r4
 80065b8:	b991      	cbnz	r1, 80065e0 <_malloc_r+0x54>
 80065ba:	4c20      	ldr	r4, [pc, #128]	; (800663c <_malloc_r+0xb0>)
 80065bc:	6823      	ldr	r3, [r4, #0]
 80065be:	b91b      	cbnz	r3, 80065c8 <_malloc_r+0x3c>
 80065c0:	4630      	mov	r0, r6
 80065c2:	f000 fb87 	bl	8006cd4 <_sbrk_r>
 80065c6:	6020      	str	r0, [r4, #0]
 80065c8:	4629      	mov	r1, r5
 80065ca:	4630      	mov	r0, r6
 80065cc:	f000 fb82 	bl	8006cd4 <_sbrk_r>
 80065d0:	1c43      	adds	r3, r0, #1
 80065d2:	d124      	bne.n	800661e <_malloc_r+0x92>
 80065d4:	230c      	movs	r3, #12
 80065d6:	6033      	str	r3, [r6, #0]
 80065d8:	4630      	mov	r0, r6
 80065da:	f001 fa5b 	bl	8007a94 <__malloc_unlock>
 80065de:	e7e4      	b.n	80065aa <_malloc_r+0x1e>
 80065e0:	680b      	ldr	r3, [r1, #0]
 80065e2:	1b5b      	subs	r3, r3, r5
 80065e4:	d418      	bmi.n	8006618 <_malloc_r+0x8c>
 80065e6:	2b0b      	cmp	r3, #11
 80065e8:	d90f      	bls.n	800660a <_malloc_r+0x7e>
 80065ea:	600b      	str	r3, [r1, #0]
 80065ec:	50cd      	str	r5, [r1, r3]
 80065ee:	18cc      	adds	r4, r1, r3
 80065f0:	4630      	mov	r0, r6
 80065f2:	f001 fa4f 	bl	8007a94 <__malloc_unlock>
 80065f6:	f104 000b 	add.w	r0, r4, #11
 80065fa:	1d23      	adds	r3, r4, #4
 80065fc:	f020 0007 	bic.w	r0, r0, #7
 8006600:	1ac3      	subs	r3, r0, r3
 8006602:	d0d3      	beq.n	80065ac <_malloc_r+0x20>
 8006604:	425a      	negs	r2, r3
 8006606:	50e2      	str	r2, [r4, r3]
 8006608:	e7d0      	b.n	80065ac <_malloc_r+0x20>
 800660a:	428c      	cmp	r4, r1
 800660c:	684b      	ldr	r3, [r1, #4]
 800660e:	bf16      	itet	ne
 8006610:	6063      	strne	r3, [r4, #4]
 8006612:	6013      	streq	r3, [r2, #0]
 8006614:	460c      	movne	r4, r1
 8006616:	e7eb      	b.n	80065f0 <_malloc_r+0x64>
 8006618:	460c      	mov	r4, r1
 800661a:	6849      	ldr	r1, [r1, #4]
 800661c:	e7cc      	b.n	80065b8 <_malloc_r+0x2c>
 800661e:	1cc4      	adds	r4, r0, #3
 8006620:	f024 0403 	bic.w	r4, r4, #3
 8006624:	42a0      	cmp	r0, r4
 8006626:	d005      	beq.n	8006634 <_malloc_r+0xa8>
 8006628:	1a21      	subs	r1, r4, r0
 800662a:	4630      	mov	r0, r6
 800662c:	f000 fb52 	bl	8006cd4 <_sbrk_r>
 8006630:	3001      	adds	r0, #1
 8006632:	d0cf      	beq.n	80065d4 <_malloc_r+0x48>
 8006634:	6025      	str	r5, [r4, #0]
 8006636:	e7db      	b.n	80065f0 <_malloc_r+0x64>
 8006638:	20000518 	.word	0x20000518
 800663c:	2000051c 	.word	0x2000051c

08006640 <__cvt>:
 8006640:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006644:	ec55 4b10 	vmov	r4, r5, d0
 8006648:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800664a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800664e:	2d00      	cmp	r5, #0
 8006650:	460e      	mov	r6, r1
 8006652:	4691      	mov	r9, r2
 8006654:	4619      	mov	r1, r3
 8006656:	bfb8      	it	lt
 8006658:	4622      	movlt	r2, r4
 800665a:	462b      	mov	r3, r5
 800665c:	f027 0720 	bic.w	r7, r7, #32
 8006660:	bfbb      	ittet	lt
 8006662:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006666:	461d      	movlt	r5, r3
 8006668:	2300      	movge	r3, #0
 800666a:	232d      	movlt	r3, #45	; 0x2d
 800666c:	bfb8      	it	lt
 800666e:	4614      	movlt	r4, r2
 8006670:	2f46      	cmp	r7, #70	; 0x46
 8006672:	700b      	strb	r3, [r1, #0]
 8006674:	d004      	beq.n	8006680 <__cvt+0x40>
 8006676:	2f45      	cmp	r7, #69	; 0x45
 8006678:	d100      	bne.n	800667c <__cvt+0x3c>
 800667a:	3601      	adds	r6, #1
 800667c:	2102      	movs	r1, #2
 800667e:	e000      	b.n	8006682 <__cvt+0x42>
 8006680:	2103      	movs	r1, #3
 8006682:	ab03      	add	r3, sp, #12
 8006684:	9301      	str	r3, [sp, #4]
 8006686:	ab02      	add	r3, sp, #8
 8006688:	9300      	str	r3, [sp, #0]
 800668a:	4632      	mov	r2, r6
 800668c:	4653      	mov	r3, sl
 800668e:	ec45 4b10 	vmov	d0, r4, r5
 8006692:	f000 fc2d 	bl	8006ef0 <_dtoa_r>
 8006696:	2f47      	cmp	r7, #71	; 0x47
 8006698:	4680      	mov	r8, r0
 800669a:	d102      	bne.n	80066a2 <__cvt+0x62>
 800669c:	f019 0f01 	tst.w	r9, #1
 80066a0:	d026      	beq.n	80066f0 <__cvt+0xb0>
 80066a2:	2f46      	cmp	r7, #70	; 0x46
 80066a4:	eb08 0906 	add.w	r9, r8, r6
 80066a8:	d111      	bne.n	80066ce <__cvt+0x8e>
 80066aa:	f898 3000 	ldrb.w	r3, [r8]
 80066ae:	2b30      	cmp	r3, #48	; 0x30
 80066b0:	d10a      	bne.n	80066c8 <__cvt+0x88>
 80066b2:	2200      	movs	r2, #0
 80066b4:	2300      	movs	r3, #0
 80066b6:	4620      	mov	r0, r4
 80066b8:	4629      	mov	r1, r5
 80066ba:	f7fa fa0d 	bl	8000ad8 <__aeabi_dcmpeq>
 80066be:	b918      	cbnz	r0, 80066c8 <__cvt+0x88>
 80066c0:	f1c6 0601 	rsb	r6, r6, #1
 80066c4:	f8ca 6000 	str.w	r6, [sl]
 80066c8:	f8da 3000 	ldr.w	r3, [sl]
 80066cc:	4499      	add	r9, r3
 80066ce:	2200      	movs	r2, #0
 80066d0:	2300      	movs	r3, #0
 80066d2:	4620      	mov	r0, r4
 80066d4:	4629      	mov	r1, r5
 80066d6:	f7fa f9ff 	bl	8000ad8 <__aeabi_dcmpeq>
 80066da:	b938      	cbnz	r0, 80066ec <__cvt+0xac>
 80066dc:	2230      	movs	r2, #48	; 0x30
 80066de:	9b03      	ldr	r3, [sp, #12]
 80066e0:	454b      	cmp	r3, r9
 80066e2:	d205      	bcs.n	80066f0 <__cvt+0xb0>
 80066e4:	1c59      	adds	r1, r3, #1
 80066e6:	9103      	str	r1, [sp, #12]
 80066e8:	701a      	strb	r2, [r3, #0]
 80066ea:	e7f8      	b.n	80066de <__cvt+0x9e>
 80066ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80066f0:	9b03      	ldr	r3, [sp, #12]
 80066f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066f4:	eba3 0308 	sub.w	r3, r3, r8
 80066f8:	4640      	mov	r0, r8
 80066fa:	6013      	str	r3, [r2, #0]
 80066fc:	b004      	add	sp, #16
 80066fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006702 <__exponent>:
 8006702:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006704:	2900      	cmp	r1, #0
 8006706:	4604      	mov	r4, r0
 8006708:	bfba      	itte	lt
 800670a:	4249      	neglt	r1, r1
 800670c:	232d      	movlt	r3, #45	; 0x2d
 800670e:	232b      	movge	r3, #43	; 0x2b
 8006710:	2909      	cmp	r1, #9
 8006712:	f804 2b02 	strb.w	r2, [r4], #2
 8006716:	7043      	strb	r3, [r0, #1]
 8006718:	dd20      	ble.n	800675c <__exponent+0x5a>
 800671a:	f10d 0307 	add.w	r3, sp, #7
 800671e:	461f      	mov	r7, r3
 8006720:	260a      	movs	r6, #10
 8006722:	fb91 f5f6 	sdiv	r5, r1, r6
 8006726:	fb06 1115 	mls	r1, r6, r5, r1
 800672a:	3130      	adds	r1, #48	; 0x30
 800672c:	2d09      	cmp	r5, #9
 800672e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006732:	f103 32ff 	add.w	r2, r3, #4294967295
 8006736:	4629      	mov	r1, r5
 8006738:	dc09      	bgt.n	800674e <__exponent+0x4c>
 800673a:	3130      	adds	r1, #48	; 0x30
 800673c:	3b02      	subs	r3, #2
 800673e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006742:	42bb      	cmp	r3, r7
 8006744:	4622      	mov	r2, r4
 8006746:	d304      	bcc.n	8006752 <__exponent+0x50>
 8006748:	1a10      	subs	r0, r2, r0
 800674a:	b003      	add	sp, #12
 800674c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800674e:	4613      	mov	r3, r2
 8006750:	e7e7      	b.n	8006722 <__exponent+0x20>
 8006752:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006756:	f804 2b01 	strb.w	r2, [r4], #1
 800675a:	e7f2      	b.n	8006742 <__exponent+0x40>
 800675c:	2330      	movs	r3, #48	; 0x30
 800675e:	4419      	add	r1, r3
 8006760:	7083      	strb	r3, [r0, #2]
 8006762:	1d02      	adds	r2, r0, #4
 8006764:	70c1      	strb	r1, [r0, #3]
 8006766:	e7ef      	b.n	8006748 <__exponent+0x46>

08006768 <_printf_float>:
 8006768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800676c:	b08d      	sub	sp, #52	; 0x34
 800676e:	460c      	mov	r4, r1
 8006770:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006774:	4616      	mov	r6, r2
 8006776:	461f      	mov	r7, r3
 8006778:	4605      	mov	r5, r0
 800677a:	f001 f971 	bl	8007a60 <_localeconv_r>
 800677e:	6803      	ldr	r3, [r0, #0]
 8006780:	9304      	str	r3, [sp, #16]
 8006782:	4618      	mov	r0, r3
 8006784:	f7f9 fd2c 	bl	80001e0 <strlen>
 8006788:	2300      	movs	r3, #0
 800678a:	930a      	str	r3, [sp, #40]	; 0x28
 800678c:	f8d8 3000 	ldr.w	r3, [r8]
 8006790:	9005      	str	r0, [sp, #20]
 8006792:	3307      	adds	r3, #7
 8006794:	f023 0307 	bic.w	r3, r3, #7
 8006798:	f103 0208 	add.w	r2, r3, #8
 800679c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80067a0:	f8d4 b000 	ldr.w	fp, [r4]
 80067a4:	f8c8 2000 	str.w	r2, [r8]
 80067a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ac:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80067b0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80067b4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80067b8:	9307      	str	r3, [sp, #28]
 80067ba:	f8cd 8018 	str.w	r8, [sp, #24]
 80067be:	f04f 32ff 	mov.w	r2, #4294967295
 80067c2:	4ba7      	ldr	r3, [pc, #668]	; (8006a60 <_printf_float+0x2f8>)
 80067c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067c8:	f7fa f9b8 	bl	8000b3c <__aeabi_dcmpun>
 80067cc:	bb70      	cbnz	r0, 800682c <_printf_float+0xc4>
 80067ce:	f04f 32ff 	mov.w	r2, #4294967295
 80067d2:	4ba3      	ldr	r3, [pc, #652]	; (8006a60 <_printf_float+0x2f8>)
 80067d4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067d8:	f7fa f992 	bl	8000b00 <__aeabi_dcmple>
 80067dc:	bb30      	cbnz	r0, 800682c <_printf_float+0xc4>
 80067de:	2200      	movs	r2, #0
 80067e0:	2300      	movs	r3, #0
 80067e2:	4640      	mov	r0, r8
 80067e4:	4649      	mov	r1, r9
 80067e6:	f7fa f981 	bl	8000aec <__aeabi_dcmplt>
 80067ea:	b110      	cbz	r0, 80067f2 <_printf_float+0x8a>
 80067ec:	232d      	movs	r3, #45	; 0x2d
 80067ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067f2:	4a9c      	ldr	r2, [pc, #624]	; (8006a64 <_printf_float+0x2fc>)
 80067f4:	4b9c      	ldr	r3, [pc, #624]	; (8006a68 <_printf_float+0x300>)
 80067f6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80067fa:	bf8c      	ite	hi
 80067fc:	4690      	movhi	r8, r2
 80067fe:	4698      	movls	r8, r3
 8006800:	2303      	movs	r3, #3
 8006802:	f02b 0204 	bic.w	r2, fp, #4
 8006806:	6123      	str	r3, [r4, #16]
 8006808:	6022      	str	r2, [r4, #0]
 800680a:	f04f 0900 	mov.w	r9, #0
 800680e:	9700      	str	r7, [sp, #0]
 8006810:	4633      	mov	r3, r6
 8006812:	aa0b      	add	r2, sp, #44	; 0x2c
 8006814:	4621      	mov	r1, r4
 8006816:	4628      	mov	r0, r5
 8006818:	f000 f9e6 	bl	8006be8 <_printf_common>
 800681c:	3001      	adds	r0, #1
 800681e:	f040 808d 	bne.w	800693c <_printf_float+0x1d4>
 8006822:	f04f 30ff 	mov.w	r0, #4294967295
 8006826:	b00d      	add	sp, #52	; 0x34
 8006828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800682c:	4642      	mov	r2, r8
 800682e:	464b      	mov	r3, r9
 8006830:	4640      	mov	r0, r8
 8006832:	4649      	mov	r1, r9
 8006834:	f7fa f982 	bl	8000b3c <__aeabi_dcmpun>
 8006838:	b110      	cbz	r0, 8006840 <_printf_float+0xd8>
 800683a:	4a8c      	ldr	r2, [pc, #560]	; (8006a6c <_printf_float+0x304>)
 800683c:	4b8c      	ldr	r3, [pc, #560]	; (8006a70 <_printf_float+0x308>)
 800683e:	e7da      	b.n	80067f6 <_printf_float+0x8e>
 8006840:	6861      	ldr	r1, [r4, #4]
 8006842:	1c4b      	adds	r3, r1, #1
 8006844:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006848:	a80a      	add	r0, sp, #40	; 0x28
 800684a:	d13e      	bne.n	80068ca <_printf_float+0x162>
 800684c:	2306      	movs	r3, #6
 800684e:	6063      	str	r3, [r4, #4]
 8006850:	2300      	movs	r3, #0
 8006852:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006856:	ab09      	add	r3, sp, #36	; 0x24
 8006858:	9300      	str	r3, [sp, #0]
 800685a:	ec49 8b10 	vmov	d0, r8, r9
 800685e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006862:	6022      	str	r2, [r4, #0]
 8006864:	f8cd a004 	str.w	sl, [sp, #4]
 8006868:	6861      	ldr	r1, [r4, #4]
 800686a:	4628      	mov	r0, r5
 800686c:	f7ff fee8 	bl	8006640 <__cvt>
 8006870:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006874:	2b47      	cmp	r3, #71	; 0x47
 8006876:	4680      	mov	r8, r0
 8006878:	d109      	bne.n	800688e <_printf_float+0x126>
 800687a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800687c:	1cd8      	adds	r0, r3, #3
 800687e:	db02      	blt.n	8006886 <_printf_float+0x11e>
 8006880:	6862      	ldr	r2, [r4, #4]
 8006882:	4293      	cmp	r3, r2
 8006884:	dd47      	ble.n	8006916 <_printf_float+0x1ae>
 8006886:	f1aa 0a02 	sub.w	sl, sl, #2
 800688a:	fa5f fa8a 	uxtb.w	sl, sl
 800688e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006892:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006894:	d824      	bhi.n	80068e0 <_printf_float+0x178>
 8006896:	3901      	subs	r1, #1
 8006898:	4652      	mov	r2, sl
 800689a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800689e:	9109      	str	r1, [sp, #36]	; 0x24
 80068a0:	f7ff ff2f 	bl	8006702 <__exponent>
 80068a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068a6:	1813      	adds	r3, r2, r0
 80068a8:	2a01      	cmp	r2, #1
 80068aa:	4681      	mov	r9, r0
 80068ac:	6123      	str	r3, [r4, #16]
 80068ae:	dc02      	bgt.n	80068b6 <_printf_float+0x14e>
 80068b0:	6822      	ldr	r2, [r4, #0]
 80068b2:	07d1      	lsls	r1, r2, #31
 80068b4:	d501      	bpl.n	80068ba <_printf_float+0x152>
 80068b6:	3301      	adds	r3, #1
 80068b8:	6123      	str	r3, [r4, #16]
 80068ba:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d0a5      	beq.n	800680e <_printf_float+0xa6>
 80068c2:	232d      	movs	r3, #45	; 0x2d
 80068c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068c8:	e7a1      	b.n	800680e <_printf_float+0xa6>
 80068ca:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80068ce:	f000 8177 	beq.w	8006bc0 <_printf_float+0x458>
 80068d2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80068d6:	d1bb      	bne.n	8006850 <_printf_float+0xe8>
 80068d8:	2900      	cmp	r1, #0
 80068da:	d1b9      	bne.n	8006850 <_printf_float+0xe8>
 80068dc:	2301      	movs	r3, #1
 80068de:	e7b6      	b.n	800684e <_printf_float+0xe6>
 80068e0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80068e4:	d119      	bne.n	800691a <_printf_float+0x1b2>
 80068e6:	2900      	cmp	r1, #0
 80068e8:	6863      	ldr	r3, [r4, #4]
 80068ea:	dd0c      	ble.n	8006906 <_printf_float+0x19e>
 80068ec:	6121      	str	r1, [r4, #16]
 80068ee:	b913      	cbnz	r3, 80068f6 <_printf_float+0x18e>
 80068f0:	6822      	ldr	r2, [r4, #0]
 80068f2:	07d2      	lsls	r2, r2, #31
 80068f4:	d502      	bpl.n	80068fc <_printf_float+0x194>
 80068f6:	3301      	adds	r3, #1
 80068f8:	440b      	add	r3, r1
 80068fa:	6123      	str	r3, [r4, #16]
 80068fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068fe:	65a3      	str	r3, [r4, #88]	; 0x58
 8006900:	f04f 0900 	mov.w	r9, #0
 8006904:	e7d9      	b.n	80068ba <_printf_float+0x152>
 8006906:	b913      	cbnz	r3, 800690e <_printf_float+0x1a6>
 8006908:	6822      	ldr	r2, [r4, #0]
 800690a:	07d0      	lsls	r0, r2, #31
 800690c:	d501      	bpl.n	8006912 <_printf_float+0x1aa>
 800690e:	3302      	adds	r3, #2
 8006910:	e7f3      	b.n	80068fa <_printf_float+0x192>
 8006912:	2301      	movs	r3, #1
 8006914:	e7f1      	b.n	80068fa <_printf_float+0x192>
 8006916:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800691a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800691e:	4293      	cmp	r3, r2
 8006920:	db05      	blt.n	800692e <_printf_float+0x1c6>
 8006922:	6822      	ldr	r2, [r4, #0]
 8006924:	6123      	str	r3, [r4, #16]
 8006926:	07d1      	lsls	r1, r2, #31
 8006928:	d5e8      	bpl.n	80068fc <_printf_float+0x194>
 800692a:	3301      	adds	r3, #1
 800692c:	e7e5      	b.n	80068fa <_printf_float+0x192>
 800692e:	2b00      	cmp	r3, #0
 8006930:	bfd4      	ite	le
 8006932:	f1c3 0302 	rsble	r3, r3, #2
 8006936:	2301      	movgt	r3, #1
 8006938:	4413      	add	r3, r2
 800693a:	e7de      	b.n	80068fa <_printf_float+0x192>
 800693c:	6823      	ldr	r3, [r4, #0]
 800693e:	055a      	lsls	r2, r3, #21
 8006940:	d407      	bmi.n	8006952 <_printf_float+0x1ea>
 8006942:	6923      	ldr	r3, [r4, #16]
 8006944:	4642      	mov	r2, r8
 8006946:	4631      	mov	r1, r6
 8006948:	4628      	mov	r0, r5
 800694a:	47b8      	blx	r7
 800694c:	3001      	adds	r0, #1
 800694e:	d12b      	bne.n	80069a8 <_printf_float+0x240>
 8006950:	e767      	b.n	8006822 <_printf_float+0xba>
 8006952:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006956:	f240 80dc 	bls.w	8006b12 <_printf_float+0x3aa>
 800695a:	2200      	movs	r2, #0
 800695c:	2300      	movs	r3, #0
 800695e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006962:	f7fa f8b9 	bl	8000ad8 <__aeabi_dcmpeq>
 8006966:	2800      	cmp	r0, #0
 8006968:	d033      	beq.n	80069d2 <_printf_float+0x26a>
 800696a:	2301      	movs	r3, #1
 800696c:	4a41      	ldr	r2, [pc, #260]	; (8006a74 <_printf_float+0x30c>)
 800696e:	4631      	mov	r1, r6
 8006970:	4628      	mov	r0, r5
 8006972:	47b8      	blx	r7
 8006974:	3001      	adds	r0, #1
 8006976:	f43f af54 	beq.w	8006822 <_printf_float+0xba>
 800697a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800697e:	429a      	cmp	r2, r3
 8006980:	db02      	blt.n	8006988 <_printf_float+0x220>
 8006982:	6823      	ldr	r3, [r4, #0]
 8006984:	07d8      	lsls	r0, r3, #31
 8006986:	d50f      	bpl.n	80069a8 <_printf_float+0x240>
 8006988:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800698c:	4631      	mov	r1, r6
 800698e:	4628      	mov	r0, r5
 8006990:	47b8      	blx	r7
 8006992:	3001      	adds	r0, #1
 8006994:	f43f af45 	beq.w	8006822 <_printf_float+0xba>
 8006998:	f04f 0800 	mov.w	r8, #0
 800699c:	f104 091a 	add.w	r9, r4, #26
 80069a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069a2:	3b01      	subs	r3, #1
 80069a4:	4543      	cmp	r3, r8
 80069a6:	dc09      	bgt.n	80069bc <_printf_float+0x254>
 80069a8:	6823      	ldr	r3, [r4, #0]
 80069aa:	079b      	lsls	r3, r3, #30
 80069ac:	f100 8103 	bmi.w	8006bb6 <_printf_float+0x44e>
 80069b0:	68e0      	ldr	r0, [r4, #12]
 80069b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069b4:	4298      	cmp	r0, r3
 80069b6:	bfb8      	it	lt
 80069b8:	4618      	movlt	r0, r3
 80069ba:	e734      	b.n	8006826 <_printf_float+0xbe>
 80069bc:	2301      	movs	r3, #1
 80069be:	464a      	mov	r2, r9
 80069c0:	4631      	mov	r1, r6
 80069c2:	4628      	mov	r0, r5
 80069c4:	47b8      	blx	r7
 80069c6:	3001      	adds	r0, #1
 80069c8:	f43f af2b 	beq.w	8006822 <_printf_float+0xba>
 80069cc:	f108 0801 	add.w	r8, r8, #1
 80069d0:	e7e6      	b.n	80069a0 <_printf_float+0x238>
 80069d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	dc2b      	bgt.n	8006a30 <_printf_float+0x2c8>
 80069d8:	2301      	movs	r3, #1
 80069da:	4a26      	ldr	r2, [pc, #152]	; (8006a74 <_printf_float+0x30c>)
 80069dc:	4631      	mov	r1, r6
 80069de:	4628      	mov	r0, r5
 80069e0:	47b8      	blx	r7
 80069e2:	3001      	adds	r0, #1
 80069e4:	f43f af1d 	beq.w	8006822 <_printf_float+0xba>
 80069e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069ea:	b923      	cbnz	r3, 80069f6 <_printf_float+0x28e>
 80069ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069ee:	b913      	cbnz	r3, 80069f6 <_printf_float+0x28e>
 80069f0:	6823      	ldr	r3, [r4, #0]
 80069f2:	07d9      	lsls	r1, r3, #31
 80069f4:	d5d8      	bpl.n	80069a8 <_printf_float+0x240>
 80069f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069fa:	4631      	mov	r1, r6
 80069fc:	4628      	mov	r0, r5
 80069fe:	47b8      	blx	r7
 8006a00:	3001      	adds	r0, #1
 8006a02:	f43f af0e 	beq.w	8006822 <_printf_float+0xba>
 8006a06:	f04f 0900 	mov.w	r9, #0
 8006a0a:	f104 0a1a 	add.w	sl, r4, #26
 8006a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a10:	425b      	negs	r3, r3
 8006a12:	454b      	cmp	r3, r9
 8006a14:	dc01      	bgt.n	8006a1a <_printf_float+0x2b2>
 8006a16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a18:	e794      	b.n	8006944 <_printf_float+0x1dc>
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	4652      	mov	r2, sl
 8006a1e:	4631      	mov	r1, r6
 8006a20:	4628      	mov	r0, r5
 8006a22:	47b8      	blx	r7
 8006a24:	3001      	adds	r0, #1
 8006a26:	f43f aefc 	beq.w	8006822 <_printf_float+0xba>
 8006a2a:	f109 0901 	add.w	r9, r9, #1
 8006a2e:	e7ee      	b.n	8006a0e <_printf_float+0x2a6>
 8006a30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a34:	429a      	cmp	r2, r3
 8006a36:	bfa8      	it	ge
 8006a38:	461a      	movge	r2, r3
 8006a3a:	2a00      	cmp	r2, #0
 8006a3c:	4691      	mov	r9, r2
 8006a3e:	dd07      	ble.n	8006a50 <_printf_float+0x2e8>
 8006a40:	4613      	mov	r3, r2
 8006a42:	4631      	mov	r1, r6
 8006a44:	4642      	mov	r2, r8
 8006a46:	4628      	mov	r0, r5
 8006a48:	47b8      	blx	r7
 8006a4a:	3001      	adds	r0, #1
 8006a4c:	f43f aee9 	beq.w	8006822 <_printf_float+0xba>
 8006a50:	f104 031a 	add.w	r3, r4, #26
 8006a54:	f04f 0b00 	mov.w	fp, #0
 8006a58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a5c:	9306      	str	r3, [sp, #24]
 8006a5e:	e015      	b.n	8006a8c <_printf_float+0x324>
 8006a60:	7fefffff 	.word	0x7fefffff
 8006a64:	08008ab4 	.word	0x08008ab4
 8006a68:	08008ab0 	.word	0x08008ab0
 8006a6c:	08008abc 	.word	0x08008abc
 8006a70:	08008ab8 	.word	0x08008ab8
 8006a74:	08008be6 	.word	0x08008be6
 8006a78:	2301      	movs	r3, #1
 8006a7a:	9a06      	ldr	r2, [sp, #24]
 8006a7c:	4631      	mov	r1, r6
 8006a7e:	4628      	mov	r0, r5
 8006a80:	47b8      	blx	r7
 8006a82:	3001      	adds	r0, #1
 8006a84:	f43f aecd 	beq.w	8006822 <_printf_float+0xba>
 8006a88:	f10b 0b01 	add.w	fp, fp, #1
 8006a8c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006a90:	ebaa 0309 	sub.w	r3, sl, r9
 8006a94:	455b      	cmp	r3, fp
 8006a96:	dcef      	bgt.n	8006a78 <_printf_float+0x310>
 8006a98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	44d0      	add	r8, sl
 8006aa0:	db15      	blt.n	8006ace <_printf_float+0x366>
 8006aa2:	6823      	ldr	r3, [r4, #0]
 8006aa4:	07da      	lsls	r2, r3, #31
 8006aa6:	d412      	bmi.n	8006ace <_printf_float+0x366>
 8006aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aaa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006aac:	eba3 020a 	sub.w	r2, r3, sl
 8006ab0:	eba3 0a01 	sub.w	sl, r3, r1
 8006ab4:	4592      	cmp	sl, r2
 8006ab6:	bfa8      	it	ge
 8006ab8:	4692      	movge	sl, r2
 8006aba:	f1ba 0f00 	cmp.w	sl, #0
 8006abe:	dc0e      	bgt.n	8006ade <_printf_float+0x376>
 8006ac0:	f04f 0800 	mov.w	r8, #0
 8006ac4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ac8:	f104 091a 	add.w	r9, r4, #26
 8006acc:	e019      	b.n	8006b02 <_printf_float+0x39a>
 8006ace:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ad2:	4631      	mov	r1, r6
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	47b8      	blx	r7
 8006ad8:	3001      	adds	r0, #1
 8006ada:	d1e5      	bne.n	8006aa8 <_printf_float+0x340>
 8006adc:	e6a1      	b.n	8006822 <_printf_float+0xba>
 8006ade:	4653      	mov	r3, sl
 8006ae0:	4642      	mov	r2, r8
 8006ae2:	4631      	mov	r1, r6
 8006ae4:	4628      	mov	r0, r5
 8006ae6:	47b8      	blx	r7
 8006ae8:	3001      	adds	r0, #1
 8006aea:	d1e9      	bne.n	8006ac0 <_printf_float+0x358>
 8006aec:	e699      	b.n	8006822 <_printf_float+0xba>
 8006aee:	2301      	movs	r3, #1
 8006af0:	464a      	mov	r2, r9
 8006af2:	4631      	mov	r1, r6
 8006af4:	4628      	mov	r0, r5
 8006af6:	47b8      	blx	r7
 8006af8:	3001      	adds	r0, #1
 8006afa:	f43f ae92 	beq.w	8006822 <_printf_float+0xba>
 8006afe:	f108 0801 	add.w	r8, r8, #1
 8006b02:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b06:	1a9b      	subs	r3, r3, r2
 8006b08:	eba3 030a 	sub.w	r3, r3, sl
 8006b0c:	4543      	cmp	r3, r8
 8006b0e:	dcee      	bgt.n	8006aee <_printf_float+0x386>
 8006b10:	e74a      	b.n	80069a8 <_printf_float+0x240>
 8006b12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b14:	2a01      	cmp	r2, #1
 8006b16:	dc01      	bgt.n	8006b1c <_printf_float+0x3b4>
 8006b18:	07db      	lsls	r3, r3, #31
 8006b1a:	d53a      	bpl.n	8006b92 <_printf_float+0x42a>
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	4642      	mov	r2, r8
 8006b20:	4631      	mov	r1, r6
 8006b22:	4628      	mov	r0, r5
 8006b24:	47b8      	blx	r7
 8006b26:	3001      	adds	r0, #1
 8006b28:	f43f ae7b 	beq.w	8006822 <_printf_float+0xba>
 8006b2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b30:	4631      	mov	r1, r6
 8006b32:	4628      	mov	r0, r5
 8006b34:	47b8      	blx	r7
 8006b36:	3001      	adds	r0, #1
 8006b38:	f108 0801 	add.w	r8, r8, #1
 8006b3c:	f43f ae71 	beq.w	8006822 <_printf_float+0xba>
 8006b40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b42:	2200      	movs	r2, #0
 8006b44:	f103 3aff 	add.w	sl, r3, #4294967295
 8006b48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	f7f9 ffc3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006b52:	b9c8      	cbnz	r0, 8006b88 <_printf_float+0x420>
 8006b54:	4653      	mov	r3, sl
 8006b56:	4642      	mov	r2, r8
 8006b58:	4631      	mov	r1, r6
 8006b5a:	4628      	mov	r0, r5
 8006b5c:	47b8      	blx	r7
 8006b5e:	3001      	adds	r0, #1
 8006b60:	d10e      	bne.n	8006b80 <_printf_float+0x418>
 8006b62:	e65e      	b.n	8006822 <_printf_float+0xba>
 8006b64:	2301      	movs	r3, #1
 8006b66:	4652      	mov	r2, sl
 8006b68:	4631      	mov	r1, r6
 8006b6a:	4628      	mov	r0, r5
 8006b6c:	47b8      	blx	r7
 8006b6e:	3001      	adds	r0, #1
 8006b70:	f43f ae57 	beq.w	8006822 <_printf_float+0xba>
 8006b74:	f108 0801 	add.w	r8, r8, #1
 8006b78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b7a:	3b01      	subs	r3, #1
 8006b7c:	4543      	cmp	r3, r8
 8006b7e:	dcf1      	bgt.n	8006b64 <_printf_float+0x3fc>
 8006b80:	464b      	mov	r3, r9
 8006b82:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006b86:	e6de      	b.n	8006946 <_printf_float+0x1de>
 8006b88:	f04f 0800 	mov.w	r8, #0
 8006b8c:	f104 0a1a 	add.w	sl, r4, #26
 8006b90:	e7f2      	b.n	8006b78 <_printf_float+0x410>
 8006b92:	2301      	movs	r3, #1
 8006b94:	e7df      	b.n	8006b56 <_printf_float+0x3ee>
 8006b96:	2301      	movs	r3, #1
 8006b98:	464a      	mov	r2, r9
 8006b9a:	4631      	mov	r1, r6
 8006b9c:	4628      	mov	r0, r5
 8006b9e:	47b8      	blx	r7
 8006ba0:	3001      	adds	r0, #1
 8006ba2:	f43f ae3e 	beq.w	8006822 <_printf_float+0xba>
 8006ba6:	f108 0801 	add.w	r8, r8, #1
 8006baa:	68e3      	ldr	r3, [r4, #12]
 8006bac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006bae:	1a9b      	subs	r3, r3, r2
 8006bb0:	4543      	cmp	r3, r8
 8006bb2:	dcf0      	bgt.n	8006b96 <_printf_float+0x42e>
 8006bb4:	e6fc      	b.n	80069b0 <_printf_float+0x248>
 8006bb6:	f04f 0800 	mov.w	r8, #0
 8006bba:	f104 0919 	add.w	r9, r4, #25
 8006bbe:	e7f4      	b.n	8006baa <_printf_float+0x442>
 8006bc0:	2900      	cmp	r1, #0
 8006bc2:	f43f ae8b 	beq.w	80068dc <_printf_float+0x174>
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006bcc:	ab09      	add	r3, sp, #36	; 0x24
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	ec49 8b10 	vmov	d0, r8, r9
 8006bd4:	6022      	str	r2, [r4, #0]
 8006bd6:	f8cd a004 	str.w	sl, [sp, #4]
 8006bda:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006bde:	4628      	mov	r0, r5
 8006be0:	f7ff fd2e 	bl	8006640 <__cvt>
 8006be4:	4680      	mov	r8, r0
 8006be6:	e648      	b.n	800687a <_printf_float+0x112>

08006be8 <_printf_common>:
 8006be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bec:	4691      	mov	r9, r2
 8006bee:	461f      	mov	r7, r3
 8006bf0:	688a      	ldr	r2, [r1, #8]
 8006bf2:	690b      	ldr	r3, [r1, #16]
 8006bf4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	bfb8      	it	lt
 8006bfc:	4613      	movlt	r3, r2
 8006bfe:	f8c9 3000 	str.w	r3, [r9]
 8006c02:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c06:	4606      	mov	r6, r0
 8006c08:	460c      	mov	r4, r1
 8006c0a:	b112      	cbz	r2, 8006c12 <_printf_common+0x2a>
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	f8c9 3000 	str.w	r3, [r9]
 8006c12:	6823      	ldr	r3, [r4, #0]
 8006c14:	0699      	lsls	r1, r3, #26
 8006c16:	bf42      	ittt	mi
 8006c18:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006c1c:	3302      	addmi	r3, #2
 8006c1e:	f8c9 3000 	strmi.w	r3, [r9]
 8006c22:	6825      	ldr	r5, [r4, #0]
 8006c24:	f015 0506 	ands.w	r5, r5, #6
 8006c28:	d107      	bne.n	8006c3a <_printf_common+0x52>
 8006c2a:	f104 0a19 	add.w	sl, r4, #25
 8006c2e:	68e3      	ldr	r3, [r4, #12]
 8006c30:	f8d9 2000 	ldr.w	r2, [r9]
 8006c34:	1a9b      	subs	r3, r3, r2
 8006c36:	42ab      	cmp	r3, r5
 8006c38:	dc28      	bgt.n	8006c8c <_printf_common+0xa4>
 8006c3a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006c3e:	6822      	ldr	r2, [r4, #0]
 8006c40:	3300      	adds	r3, #0
 8006c42:	bf18      	it	ne
 8006c44:	2301      	movne	r3, #1
 8006c46:	0692      	lsls	r2, r2, #26
 8006c48:	d42d      	bmi.n	8006ca6 <_printf_common+0xbe>
 8006c4a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c4e:	4639      	mov	r1, r7
 8006c50:	4630      	mov	r0, r6
 8006c52:	47c0      	blx	r8
 8006c54:	3001      	adds	r0, #1
 8006c56:	d020      	beq.n	8006c9a <_printf_common+0xb2>
 8006c58:	6823      	ldr	r3, [r4, #0]
 8006c5a:	68e5      	ldr	r5, [r4, #12]
 8006c5c:	f8d9 2000 	ldr.w	r2, [r9]
 8006c60:	f003 0306 	and.w	r3, r3, #6
 8006c64:	2b04      	cmp	r3, #4
 8006c66:	bf08      	it	eq
 8006c68:	1aad      	subeq	r5, r5, r2
 8006c6a:	68a3      	ldr	r3, [r4, #8]
 8006c6c:	6922      	ldr	r2, [r4, #16]
 8006c6e:	bf0c      	ite	eq
 8006c70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c74:	2500      	movne	r5, #0
 8006c76:	4293      	cmp	r3, r2
 8006c78:	bfc4      	itt	gt
 8006c7a:	1a9b      	subgt	r3, r3, r2
 8006c7c:	18ed      	addgt	r5, r5, r3
 8006c7e:	f04f 0900 	mov.w	r9, #0
 8006c82:	341a      	adds	r4, #26
 8006c84:	454d      	cmp	r5, r9
 8006c86:	d11a      	bne.n	8006cbe <_printf_common+0xd6>
 8006c88:	2000      	movs	r0, #0
 8006c8a:	e008      	b.n	8006c9e <_printf_common+0xb6>
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	4652      	mov	r2, sl
 8006c90:	4639      	mov	r1, r7
 8006c92:	4630      	mov	r0, r6
 8006c94:	47c0      	blx	r8
 8006c96:	3001      	adds	r0, #1
 8006c98:	d103      	bne.n	8006ca2 <_printf_common+0xba>
 8006c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ca2:	3501      	adds	r5, #1
 8006ca4:	e7c3      	b.n	8006c2e <_printf_common+0x46>
 8006ca6:	18e1      	adds	r1, r4, r3
 8006ca8:	1c5a      	adds	r2, r3, #1
 8006caa:	2030      	movs	r0, #48	; 0x30
 8006cac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006cb0:	4422      	add	r2, r4
 8006cb2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006cb6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006cba:	3302      	adds	r3, #2
 8006cbc:	e7c5      	b.n	8006c4a <_printf_common+0x62>
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	4622      	mov	r2, r4
 8006cc2:	4639      	mov	r1, r7
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	47c0      	blx	r8
 8006cc8:	3001      	adds	r0, #1
 8006cca:	d0e6      	beq.n	8006c9a <_printf_common+0xb2>
 8006ccc:	f109 0901 	add.w	r9, r9, #1
 8006cd0:	e7d8      	b.n	8006c84 <_printf_common+0x9c>
	...

08006cd4 <_sbrk_r>:
 8006cd4:	b538      	push	{r3, r4, r5, lr}
 8006cd6:	4c06      	ldr	r4, [pc, #24]	; (8006cf0 <_sbrk_r+0x1c>)
 8006cd8:	2300      	movs	r3, #0
 8006cda:	4605      	mov	r5, r0
 8006cdc:	4608      	mov	r0, r1
 8006cde:	6023      	str	r3, [r4, #0]
 8006ce0:	f7fb fc70 	bl	80025c4 <_sbrk>
 8006ce4:	1c43      	adds	r3, r0, #1
 8006ce6:	d102      	bne.n	8006cee <_sbrk_r+0x1a>
 8006ce8:	6823      	ldr	r3, [r4, #0]
 8006cea:	b103      	cbz	r3, 8006cee <_sbrk_r+0x1a>
 8006cec:	602b      	str	r3, [r5, #0]
 8006cee:	bd38      	pop	{r3, r4, r5, pc}
 8006cf0:	20000524 	.word	0x20000524

08006cf4 <_raise_r>:
 8006cf4:	291f      	cmp	r1, #31
 8006cf6:	b538      	push	{r3, r4, r5, lr}
 8006cf8:	4604      	mov	r4, r0
 8006cfa:	460d      	mov	r5, r1
 8006cfc:	d904      	bls.n	8006d08 <_raise_r+0x14>
 8006cfe:	2316      	movs	r3, #22
 8006d00:	6003      	str	r3, [r0, #0]
 8006d02:	f04f 30ff 	mov.w	r0, #4294967295
 8006d06:	bd38      	pop	{r3, r4, r5, pc}
 8006d08:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006d0a:	b112      	cbz	r2, 8006d12 <_raise_r+0x1e>
 8006d0c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006d10:	b94b      	cbnz	r3, 8006d26 <_raise_r+0x32>
 8006d12:	4620      	mov	r0, r4
 8006d14:	f000 f830 	bl	8006d78 <_getpid_r>
 8006d18:	462a      	mov	r2, r5
 8006d1a:	4601      	mov	r1, r0
 8006d1c:	4620      	mov	r0, r4
 8006d1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d22:	f000 b817 	b.w	8006d54 <_kill_r>
 8006d26:	2b01      	cmp	r3, #1
 8006d28:	d00a      	beq.n	8006d40 <_raise_r+0x4c>
 8006d2a:	1c59      	adds	r1, r3, #1
 8006d2c:	d103      	bne.n	8006d36 <_raise_r+0x42>
 8006d2e:	2316      	movs	r3, #22
 8006d30:	6003      	str	r3, [r0, #0]
 8006d32:	2001      	movs	r0, #1
 8006d34:	e7e7      	b.n	8006d06 <_raise_r+0x12>
 8006d36:	2400      	movs	r4, #0
 8006d38:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006d3c:	4628      	mov	r0, r5
 8006d3e:	4798      	blx	r3
 8006d40:	2000      	movs	r0, #0
 8006d42:	e7e0      	b.n	8006d06 <_raise_r+0x12>

08006d44 <raise>:
 8006d44:	4b02      	ldr	r3, [pc, #8]	; (8006d50 <raise+0xc>)
 8006d46:	4601      	mov	r1, r0
 8006d48:	6818      	ldr	r0, [r3, #0]
 8006d4a:	f7ff bfd3 	b.w	8006cf4 <_raise_r>
 8006d4e:	bf00      	nop
 8006d50:	2000000c 	.word	0x2000000c

08006d54 <_kill_r>:
 8006d54:	b538      	push	{r3, r4, r5, lr}
 8006d56:	4c07      	ldr	r4, [pc, #28]	; (8006d74 <_kill_r+0x20>)
 8006d58:	2300      	movs	r3, #0
 8006d5a:	4605      	mov	r5, r0
 8006d5c:	4608      	mov	r0, r1
 8006d5e:	4611      	mov	r1, r2
 8006d60:	6023      	str	r3, [r4, #0]
 8006d62:	f7fb fc15 	bl	8002590 <_kill>
 8006d66:	1c43      	adds	r3, r0, #1
 8006d68:	d102      	bne.n	8006d70 <_kill_r+0x1c>
 8006d6a:	6823      	ldr	r3, [r4, #0]
 8006d6c:	b103      	cbz	r3, 8006d70 <_kill_r+0x1c>
 8006d6e:	602b      	str	r3, [r5, #0]
 8006d70:	bd38      	pop	{r3, r4, r5, pc}
 8006d72:	bf00      	nop
 8006d74:	20000524 	.word	0x20000524

08006d78 <_getpid_r>:
 8006d78:	f7fb bc02 	b.w	8002580 <_getpid>

08006d7c <siscanf>:
 8006d7c:	b40e      	push	{r1, r2, r3}
 8006d7e:	b530      	push	{r4, r5, lr}
 8006d80:	b09c      	sub	sp, #112	; 0x70
 8006d82:	ac1f      	add	r4, sp, #124	; 0x7c
 8006d84:	f44f 7201 	mov.w	r2, #516	; 0x204
 8006d88:	f854 5b04 	ldr.w	r5, [r4], #4
 8006d8c:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006d90:	9002      	str	r0, [sp, #8]
 8006d92:	9006      	str	r0, [sp, #24]
 8006d94:	f7f9 fa24 	bl	80001e0 <strlen>
 8006d98:	4b0b      	ldr	r3, [pc, #44]	; (8006dc8 <siscanf+0x4c>)
 8006d9a:	9003      	str	r0, [sp, #12]
 8006d9c:	9007      	str	r0, [sp, #28]
 8006d9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006da0:	480a      	ldr	r0, [pc, #40]	; (8006dcc <siscanf+0x50>)
 8006da2:	9401      	str	r4, [sp, #4]
 8006da4:	2300      	movs	r3, #0
 8006da6:	930f      	str	r3, [sp, #60]	; 0x3c
 8006da8:	9314      	str	r3, [sp, #80]	; 0x50
 8006daa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006dae:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006db2:	462a      	mov	r2, r5
 8006db4:	4623      	mov	r3, r4
 8006db6:	a902      	add	r1, sp, #8
 8006db8:	6800      	ldr	r0, [r0, #0]
 8006dba:	f001 f9af 	bl	800811c <__ssvfiscanf_r>
 8006dbe:	b01c      	add	sp, #112	; 0x70
 8006dc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006dc4:	b003      	add	sp, #12
 8006dc6:	4770      	bx	lr
 8006dc8:	08006dd1 	.word	0x08006dd1
 8006dcc:	2000000c 	.word	0x2000000c

08006dd0 <__seofread>:
 8006dd0:	2000      	movs	r0, #0
 8006dd2:	4770      	bx	lr

08006dd4 <quorem>:
 8006dd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd8:	6903      	ldr	r3, [r0, #16]
 8006dda:	690c      	ldr	r4, [r1, #16]
 8006ddc:	42a3      	cmp	r3, r4
 8006dde:	4680      	mov	r8, r0
 8006de0:	f2c0 8082 	blt.w	8006ee8 <quorem+0x114>
 8006de4:	3c01      	subs	r4, #1
 8006de6:	f101 0714 	add.w	r7, r1, #20
 8006dea:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006dee:	f100 0614 	add.w	r6, r0, #20
 8006df2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006df6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006dfa:	eb06 030c 	add.w	r3, r6, ip
 8006dfe:	3501      	adds	r5, #1
 8006e00:	eb07 090c 	add.w	r9, r7, ip
 8006e04:	9301      	str	r3, [sp, #4]
 8006e06:	fbb0 f5f5 	udiv	r5, r0, r5
 8006e0a:	b395      	cbz	r5, 8006e72 <quorem+0x9e>
 8006e0c:	f04f 0a00 	mov.w	sl, #0
 8006e10:	4638      	mov	r0, r7
 8006e12:	46b6      	mov	lr, r6
 8006e14:	46d3      	mov	fp, sl
 8006e16:	f850 2b04 	ldr.w	r2, [r0], #4
 8006e1a:	b293      	uxth	r3, r2
 8006e1c:	fb05 a303 	mla	r3, r5, r3, sl
 8006e20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	ebab 0303 	sub.w	r3, fp, r3
 8006e2a:	0c12      	lsrs	r2, r2, #16
 8006e2c:	f8de b000 	ldr.w	fp, [lr]
 8006e30:	fb05 a202 	mla	r2, r5, r2, sl
 8006e34:	fa13 f38b 	uxtah	r3, r3, fp
 8006e38:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006e3c:	fa1f fb82 	uxth.w	fp, r2
 8006e40:	f8de 2000 	ldr.w	r2, [lr]
 8006e44:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006e48:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e52:	4581      	cmp	r9, r0
 8006e54:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006e58:	f84e 3b04 	str.w	r3, [lr], #4
 8006e5c:	d2db      	bcs.n	8006e16 <quorem+0x42>
 8006e5e:	f856 300c 	ldr.w	r3, [r6, ip]
 8006e62:	b933      	cbnz	r3, 8006e72 <quorem+0x9e>
 8006e64:	9b01      	ldr	r3, [sp, #4]
 8006e66:	3b04      	subs	r3, #4
 8006e68:	429e      	cmp	r6, r3
 8006e6a:	461a      	mov	r2, r3
 8006e6c:	d330      	bcc.n	8006ed0 <quorem+0xfc>
 8006e6e:	f8c8 4010 	str.w	r4, [r8, #16]
 8006e72:	4640      	mov	r0, r8
 8006e74:	f001 f824 	bl	8007ec0 <__mcmp>
 8006e78:	2800      	cmp	r0, #0
 8006e7a:	db25      	blt.n	8006ec8 <quorem+0xf4>
 8006e7c:	3501      	adds	r5, #1
 8006e7e:	4630      	mov	r0, r6
 8006e80:	f04f 0c00 	mov.w	ip, #0
 8006e84:	f857 2b04 	ldr.w	r2, [r7], #4
 8006e88:	f8d0 e000 	ldr.w	lr, [r0]
 8006e8c:	b293      	uxth	r3, r2
 8006e8e:	ebac 0303 	sub.w	r3, ip, r3
 8006e92:	0c12      	lsrs	r2, r2, #16
 8006e94:	fa13 f38e 	uxtah	r3, r3, lr
 8006e98:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006e9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ea0:	b29b      	uxth	r3, r3
 8006ea2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ea6:	45b9      	cmp	r9, r7
 8006ea8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006eac:	f840 3b04 	str.w	r3, [r0], #4
 8006eb0:	d2e8      	bcs.n	8006e84 <quorem+0xb0>
 8006eb2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006eb6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006eba:	b92a      	cbnz	r2, 8006ec8 <quorem+0xf4>
 8006ebc:	3b04      	subs	r3, #4
 8006ebe:	429e      	cmp	r6, r3
 8006ec0:	461a      	mov	r2, r3
 8006ec2:	d30b      	bcc.n	8006edc <quorem+0x108>
 8006ec4:	f8c8 4010 	str.w	r4, [r8, #16]
 8006ec8:	4628      	mov	r0, r5
 8006eca:	b003      	add	sp, #12
 8006ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ed0:	6812      	ldr	r2, [r2, #0]
 8006ed2:	3b04      	subs	r3, #4
 8006ed4:	2a00      	cmp	r2, #0
 8006ed6:	d1ca      	bne.n	8006e6e <quorem+0x9a>
 8006ed8:	3c01      	subs	r4, #1
 8006eda:	e7c5      	b.n	8006e68 <quorem+0x94>
 8006edc:	6812      	ldr	r2, [r2, #0]
 8006ede:	3b04      	subs	r3, #4
 8006ee0:	2a00      	cmp	r2, #0
 8006ee2:	d1ef      	bne.n	8006ec4 <quorem+0xf0>
 8006ee4:	3c01      	subs	r4, #1
 8006ee6:	e7ea      	b.n	8006ebe <quorem+0xea>
 8006ee8:	2000      	movs	r0, #0
 8006eea:	e7ee      	b.n	8006eca <quorem+0xf6>
 8006eec:	0000      	movs	r0, r0
	...

08006ef0 <_dtoa_r>:
 8006ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ef4:	ec57 6b10 	vmov	r6, r7, d0
 8006ef8:	b097      	sub	sp, #92	; 0x5c
 8006efa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006efc:	9106      	str	r1, [sp, #24]
 8006efe:	4604      	mov	r4, r0
 8006f00:	920b      	str	r2, [sp, #44]	; 0x2c
 8006f02:	9312      	str	r3, [sp, #72]	; 0x48
 8006f04:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006f08:	e9cd 6700 	strd	r6, r7, [sp]
 8006f0c:	b93d      	cbnz	r5, 8006f1e <_dtoa_r+0x2e>
 8006f0e:	2010      	movs	r0, #16
 8006f10:	f7ff fade 	bl	80064d0 <malloc>
 8006f14:	6260      	str	r0, [r4, #36]	; 0x24
 8006f16:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006f1a:	6005      	str	r5, [r0, #0]
 8006f1c:	60c5      	str	r5, [r0, #12]
 8006f1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f20:	6819      	ldr	r1, [r3, #0]
 8006f22:	b151      	cbz	r1, 8006f3a <_dtoa_r+0x4a>
 8006f24:	685a      	ldr	r2, [r3, #4]
 8006f26:	604a      	str	r2, [r1, #4]
 8006f28:	2301      	movs	r3, #1
 8006f2a:	4093      	lsls	r3, r2
 8006f2c:	608b      	str	r3, [r1, #8]
 8006f2e:	4620      	mov	r0, r4
 8006f30:	f000 fde5 	bl	8007afe <_Bfree>
 8006f34:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f36:	2200      	movs	r2, #0
 8006f38:	601a      	str	r2, [r3, #0]
 8006f3a:	1e3b      	subs	r3, r7, #0
 8006f3c:	bfbb      	ittet	lt
 8006f3e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006f42:	9301      	strlt	r3, [sp, #4]
 8006f44:	2300      	movge	r3, #0
 8006f46:	2201      	movlt	r2, #1
 8006f48:	bfac      	ite	ge
 8006f4a:	f8c8 3000 	strge.w	r3, [r8]
 8006f4e:	f8c8 2000 	strlt.w	r2, [r8]
 8006f52:	4baf      	ldr	r3, [pc, #700]	; (8007210 <_dtoa_r+0x320>)
 8006f54:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006f58:	ea33 0308 	bics.w	r3, r3, r8
 8006f5c:	d114      	bne.n	8006f88 <_dtoa_r+0x98>
 8006f5e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f60:	f242 730f 	movw	r3, #9999	; 0x270f
 8006f64:	6013      	str	r3, [r2, #0]
 8006f66:	9b00      	ldr	r3, [sp, #0]
 8006f68:	b923      	cbnz	r3, 8006f74 <_dtoa_r+0x84>
 8006f6a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006f6e:	2800      	cmp	r0, #0
 8006f70:	f000 8542 	beq.w	80079f8 <_dtoa_r+0xb08>
 8006f74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f76:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8007224 <_dtoa_r+0x334>
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	f000 8544 	beq.w	8007a08 <_dtoa_r+0xb18>
 8006f80:	f10b 0303 	add.w	r3, fp, #3
 8006f84:	f000 bd3e 	b.w	8007a04 <_dtoa_r+0xb14>
 8006f88:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	2300      	movs	r3, #0
 8006f90:	4630      	mov	r0, r6
 8006f92:	4639      	mov	r1, r7
 8006f94:	f7f9 fda0 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f98:	4681      	mov	r9, r0
 8006f9a:	b168      	cbz	r0, 8006fb8 <_dtoa_r+0xc8>
 8006f9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	6013      	str	r3, [r2, #0]
 8006fa2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	f000 8524 	beq.w	80079f2 <_dtoa_r+0xb02>
 8006faa:	4b9a      	ldr	r3, [pc, #616]	; (8007214 <_dtoa_r+0x324>)
 8006fac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006fae:	f103 3bff 	add.w	fp, r3, #4294967295
 8006fb2:	6013      	str	r3, [r2, #0]
 8006fb4:	f000 bd28 	b.w	8007a08 <_dtoa_r+0xb18>
 8006fb8:	aa14      	add	r2, sp, #80	; 0x50
 8006fba:	a915      	add	r1, sp, #84	; 0x54
 8006fbc:	ec47 6b10 	vmov	d0, r6, r7
 8006fc0:	4620      	mov	r0, r4
 8006fc2:	f000 fff4 	bl	8007fae <__d2b>
 8006fc6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006fca:	9004      	str	r0, [sp, #16]
 8006fcc:	2d00      	cmp	r5, #0
 8006fce:	d07c      	beq.n	80070ca <_dtoa_r+0x1da>
 8006fd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006fd4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006fd8:	46b2      	mov	sl, r6
 8006fda:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8006fde:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006fe2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	4b8b      	ldr	r3, [pc, #556]	; (8007218 <_dtoa_r+0x328>)
 8006fea:	4650      	mov	r0, sl
 8006fec:	4659      	mov	r1, fp
 8006fee:	f7f9 f953 	bl	8000298 <__aeabi_dsub>
 8006ff2:	a381      	add	r3, pc, #516	; (adr r3, 80071f8 <_dtoa_r+0x308>)
 8006ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff8:	f7f9 fb06 	bl	8000608 <__aeabi_dmul>
 8006ffc:	a380      	add	r3, pc, #512	; (adr r3, 8007200 <_dtoa_r+0x310>)
 8006ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007002:	f7f9 f94b 	bl	800029c <__adddf3>
 8007006:	4606      	mov	r6, r0
 8007008:	4628      	mov	r0, r5
 800700a:	460f      	mov	r7, r1
 800700c:	f7f9 fa92 	bl	8000534 <__aeabi_i2d>
 8007010:	a37d      	add	r3, pc, #500	; (adr r3, 8007208 <_dtoa_r+0x318>)
 8007012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007016:	f7f9 faf7 	bl	8000608 <__aeabi_dmul>
 800701a:	4602      	mov	r2, r0
 800701c:	460b      	mov	r3, r1
 800701e:	4630      	mov	r0, r6
 8007020:	4639      	mov	r1, r7
 8007022:	f7f9 f93b 	bl	800029c <__adddf3>
 8007026:	4606      	mov	r6, r0
 8007028:	460f      	mov	r7, r1
 800702a:	f7f9 fd9d 	bl	8000b68 <__aeabi_d2iz>
 800702e:	2200      	movs	r2, #0
 8007030:	4682      	mov	sl, r0
 8007032:	2300      	movs	r3, #0
 8007034:	4630      	mov	r0, r6
 8007036:	4639      	mov	r1, r7
 8007038:	f7f9 fd58 	bl	8000aec <__aeabi_dcmplt>
 800703c:	b148      	cbz	r0, 8007052 <_dtoa_r+0x162>
 800703e:	4650      	mov	r0, sl
 8007040:	f7f9 fa78 	bl	8000534 <__aeabi_i2d>
 8007044:	4632      	mov	r2, r6
 8007046:	463b      	mov	r3, r7
 8007048:	f7f9 fd46 	bl	8000ad8 <__aeabi_dcmpeq>
 800704c:	b908      	cbnz	r0, 8007052 <_dtoa_r+0x162>
 800704e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007052:	f1ba 0f16 	cmp.w	sl, #22
 8007056:	d859      	bhi.n	800710c <_dtoa_r+0x21c>
 8007058:	4970      	ldr	r1, [pc, #448]	; (800721c <_dtoa_r+0x32c>)
 800705a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800705e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007062:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007066:	f7f9 fd5f 	bl	8000b28 <__aeabi_dcmpgt>
 800706a:	2800      	cmp	r0, #0
 800706c:	d050      	beq.n	8007110 <_dtoa_r+0x220>
 800706e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007072:	2300      	movs	r3, #0
 8007074:	930f      	str	r3, [sp, #60]	; 0x3c
 8007076:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007078:	1b5d      	subs	r5, r3, r5
 800707a:	f1b5 0801 	subs.w	r8, r5, #1
 800707e:	bf49      	itett	mi
 8007080:	f1c5 0301 	rsbmi	r3, r5, #1
 8007084:	2300      	movpl	r3, #0
 8007086:	9305      	strmi	r3, [sp, #20]
 8007088:	f04f 0800 	movmi.w	r8, #0
 800708c:	bf58      	it	pl
 800708e:	9305      	strpl	r3, [sp, #20]
 8007090:	f1ba 0f00 	cmp.w	sl, #0
 8007094:	db3e      	blt.n	8007114 <_dtoa_r+0x224>
 8007096:	2300      	movs	r3, #0
 8007098:	44d0      	add	r8, sl
 800709a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800709e:	9307      	str	r3, [sp, #28]
 80070a0:	9b06      	ldr	r3, [sp, #24]
 80070a2:	2b09      	cmp	r3, #9
 80070a4:	f200 8090 	bhi.w	80071c8 <_dtoa_r+0x2d8>
 80070a8:	2b05      	cmp	r3, #5
 80070aa:	bfc4      	itt	gt
 80070ac:	3b04      	subgt	r3, #4
 80070ae:	9306      	strgt	r3, [sp, #24]
 80070b0:	9b06      	ldr	r3, [sp, #24]
 80070b2:	f1a3 0302 	sub.w	r3, r3, #2
 80070b6:	bfcc      	ite	gt
 80070b8:	2500      	movgt	r5, #0
 80070ba:	2501      	movle	r5, #1
 80070bc:	2b03      	cmp	r3, #3
 80070be:	f200 808f 	bhi.w	80071e0 <_dtoa_r+0x2f0>
 80070c2:	e8df f003 	tbb	[pc, r3]
 80070c6:	7f7d      	.short	0x7f7d
 80070c8:	7131      	.short	0x7131
 80070ca:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80070ce:	441d      	add	r5, r3
 80070d0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80070d4:	2820      	cmp	r0, #32
 80070d6:	dd13      	ble.n	8007100 <_dtoa_r+0x210>
 80070d8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80070dc:	9b00      	ldr	r3, [sp, #0]
 80070de:	fa08 f800 	lsl.w	r8, r8, r0
 80070e2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80070e6:	fa23 f000 	lsr.w	r0, r3, r0
 80070ea:	ea48 0000 	orr.w	r0, r8, r0
 80070ee:	f7f9 fa11 	bl	8000514 <__aeabi_ui2d>
 80070f2:	2301      	movs	r3, #1
 80070f4:	4682      	mov	sl, r0
 80070f6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80070fa:	3d01      	subs	r5, #1
 80070fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80070fe:	e772      	b.n	8006fe6 <_dtoa_r+0xf6>
 8007100:	9b00      	ldr	r3, [sp, #0]
 8007102:	f1c0 0020 	rsb	r0, r0, #32
 8007106:	fa03 f000 	lsl.w	r0, r3, r0
 800710a:	e7f0      	b.n	80070ee <_dtoa_r+0x1fe>
 800710c:	2301      	movs	r3, #1
 800710e:	e7b1      	b.n	8007074 <_dtoa_r+0x184>
 8007110:	900f      	str	r0, [sp, #60]	; 0x3c
 8007112:	e7b0      	b.n	8007076 <_dtoa_r+0x186>
 8007114:	9b05      	ldr	r3, [sp, #20]
 8007116:	eba3 030a 	sub.w	r3, r3, sl
 800711a:	9305      	str	r3, [sp, #20]
 800711c:	f1ca 0300 	rsb	r3, sl, #0
 8007120:	9307      	str	r3, [sp, #28]
 8007122:	2300      	movs	r3, #0
 8007124:	930e      	str	r3, [sp, #56]	; 0x38
 8007126:	e7bb      	b.n	80070a0 <_dtoa_r+0x1b0>
 8007128:	2301      	movs	r3, #1
 800712a:	930a      	str	r3, [sp, #40]	; 0x28
 800712c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800712e:	2b00      	cmp	r3, #0
 8007130:	dd59      	ble.n	80071e6 <_dtoa_r+0x2f6>
 8007132:	9302      	str	r3, [sp, #8]
 8007134:	4699      	mov	r9, r3
 8007136:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007138:	2200      	movs	r2, #0
 800713a:	6072      	str	r2, [r6, #4]
 800713c:	2204      	movs	r2, #4
 800713e:	f102 0014 	add.w	r0, r2, #20
 8007142:	4298      	cmp	r0, r3
 8007144:	6871      	ldr	r1, [r6, #4]
 8007146:	d953      	bls.n	80071f0 <_dtoa_r+0x300>
 8007148:	4620      	mov	r0, r4
 800714a:	f000 fca4 	bl	8007a96 <_Balloc>
 800714e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007150:	6030      	str	r0, [r6, #0]
 8007152:	f1b9 0f0e 	cmp.w	r9, #14
 8007156:	f8d3 b000 	ldr.w	fp, [r3]
 800715a:	f200 80e6 	bhi.w	800732a <_dtoa_r+0x43a>
 800715e:	2d00      	cmp	r5, #0
 8007160:	f000 80e3 	beq.w	800732a <_dtoa_r+0x43a>
 8007164:	ed9d 7b00 	vldr	d7, [sp]
 8007168:	f1ba 0f00 	cmp.w	sl, #0
 800716c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007170:	dd74      	ble.n	800725c <_dtoa_r+0x36c>
 8007172:	4a2a      	ldr	r2, [pc, #168]	; (800721c <_dtoa_r+0x32c>)
 8007174:	f00a 030f 	and.w	r3, sl, #15
 8007178:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800717c:	ed93 7b00 	vldr	d7, [r3]
 8007180:	ea4f 162a 	mov.w	r6, sl, asr #4
 8007184:	06f0      	lsls	r0, r6, #27
 8007186:	ed8d 7b08 	vstr	d7, [sp, #32]
 800718a:	d565      	bpl.n	8007258 <_dtoa_r+0x368>
 800718c:	4b24      	ldr	r3, [pc, #144]	; (8007220 <_dtoa_r+0x330>)
 800718e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007192:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007196:	f7f9 fb61 	bl	800085c <__aeabi_ddiv>
 800719a:	e9cd 0100 	strd	r0, r1, [sp]
 800719e:	f006 060f 	and.w	r6, r6, #15
 80071a2:	2503      	movs	r5, #3
 80071a4:	4f1e      	ldr	r7, [pc, #120]	; (8007220 <_dtoa_r+0x330>)
 80071a6:	e04c      	b.n	8007242 <_dtoa_r+0x352>
 80071a8:	2301      	movs	r3, #1
 80071aa:	930a      	str	r3, [sp, #40]	; 0x28
 80071ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80071ae:	4453      	add	r3, sl
 80071b0:	f103 0901 	add.w	r9, r3, #1
 80071b4:	9302      	str	r3, [sp, #8]
 80071b6:	464b      	mov	r3, r9
 80071b8:	2b01      	cmp	r3, #1
 80071ba:	bfb8      	it	lt
 80071bc:	2301      	movlt	r3, #1
 80071be:	e7ba      	b.n	8007136 <_dtoa_r+0x246>
 80071c0:	2300      	movs	r3, #0
 80071c2:	e7b2      	b.n	800712a <_dtoa_r+0x23a>
 80071c4:	2300      	movs	r3, #0
 80071c6:	e7f0      	b.n	80071aa <_dtoa_r+0x2ba>
 80071c8:	2501      	movs	r5, #1
 80071ca:	2300      	movs	r3, #0
 80071cc:	9306      	str	r3, [sp, #24]
 80071ce:	950a      	str	r5, [sp, #40]	; 0x28
 80071d0:	f04f 33ff 	mov.w	r3, #4294967295
 80071d4:	9302      	str	r3, [sp, #8]
 80071d6:	4699      	mov	r9, r3
 80071d8:	2200      	movs	r2, #0
 80071da:	2312      	movs	r3, #18
 80071dc:	920b      	str	r2, [sp, #44]	; 0x2c
 80071de:	e7aa      	b.n	8007136 <_dtoa_r+0x246>
 80071e0:	2301      	movs	r3, #1
 80071e2:	930a      	str	r3, [sp, #40]	; 0x28
 80071e4:	e7f4      	b.n	80071d0 <_dtoa_r+0x2e0>
 80071e6:	2301      	movs	r3, #1
 80071e8:	9302      	str	r3, [sp, #8]
 80071ea:	4699      	mov	r9, r3
 80071ec:	461a      	mov	r2, r3
 80071ee:	e7f5      	b.n	80071dc <_dtoa_r+0x2ec>
 80071f0:	3101      	adds	r1, #1
 80071f2:	6071      	str	r1, [r6, #4]
 80071f4:	0052      	lsls	r2, r2, #1
 80071f6:	e7a2      	b.n	800713e <_dtoa_r+0x24e>
 80071f8:	636f4361 	.word	0x636f4361
 80071fc:	3fd287a7 	.word	0x3fd287a7
 8007200:	8b60c8b3 	.word	0x8b60c8b3
 8007204:	3fc68a28 	.word	0x3fc68a28
 8007208:	509f79fb 	.word	0x509f79fb
 800720c:	3fd34413 	.word	0x3fd34413
 8007210:	7ff00000 	.word	0x7ff00000
 8007214:	08008be7 	.word	0x08008be7
 8007218:	3ff80000 	.word	0x3ff80000
 800721c:	08008af8 	.word	0x08008af8
 8007220:	08008ad0 	.word	0x08008ad0
 8007224:	08008ac9 	.word	0x08008ac9
 8007228:	07f1      	lsls	r1, r6, #31
 800722a:	d508      	bpl.n	800723e <_dtoa_r+0x34e>
 800722c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007230:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007234:	f7f9 f9e8 	bl	8000608 <__aeabi_dmul>
 8007238:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800723c:	3501      	adds	r5, #1
 800723e:	1076      	asrs	r6, r6, #1
 8007240:	3708      	adds	r7, #8
 8007242:	2e00      	cmp	r6, #0
 8007244:	d1f0      	bne.n	8007228 <_dtoa_r+0x338>
 8007246:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800724a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800724e:	f7f9 fb05 	bl	800085c <__aeabi_ddiv>
 8007252:	e9cd 0100 	strd	r0, r1, [sp]
 8007256:	e01a      	b.n	800728e <_dtoa_r+0x39e>
 8007258:	2502      	movs	r5, #2
 800725a:	e7a3      	b.n	80071a4 <_dtoa_r+0x2b4>
 800725c:	f000 80a0 	beq.w	80073a0 <_dtoa_r+0x4b0>
 8007260:	f1ca 0600 	rsb	r6, sl, #0
 8007264:	4b9f      	ldr	r3, [pc, #636]	; (80074e4 <_dtoa_r+0x5f4>)
 8007266:	4fa0      	ldr	r7, [pc, #640]	; (80074e8 <_dtoa_r+0x5f8>)
 8007268:	f006 020f 	and.w	r2, r6, #15
 800726c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007274:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007278:	f7f9 f9c6 	bl	8000608 <__aeabi_dmul>
 800727c:	e9cd 0100 	strd	r0, r1, [sp]
 8007280:	1136      	asrs	r6, r6, #4
 8007282:	2300      	movs	r3, #0
 8007284:	2502      	movs	r5, #2
 8007286:	2e00      	cmp	r6, #0
 8007288:	d17f      	bne.n	800738a <_dtoa_r+0x49a>
 800728a:	2b00      	cmp	r3, #0
 800728c:	d1e1      	bne.n	8007252 <_dtoa_r+0x362>
 800728e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007290:	2b00      	cmp	r3, #0
 8007292:	f000 8087 	beq.w	80073a4 <_dtoa_r+0x4b4>
 8007296:	e9dd 6700 	ldrd	r6, r7, [sp]
 800729a:	2200      	movs	r2, #0
 800729c:	4b93      	ldr	r3, [pc, #588]	; (80074ec <_dtoa_r+0x5fc>)
 800729e:	4630      	mov	r0, r6
 80072a0:	4639      	mov	r1, r7
 80072a2:	f7f9 fc23 	bl	8000aec <__aeabi_dcmplt>
 80072a6:	2800      	cmp	r0, #0
 80072a8:	d07c      	beq.n	80073a4 <_dtoa_r+0x4b4>
 80072aa:	f1b9 0f00 	cmp.w	r9, #0
 80072ae:	d079      	beq.n	80073a4 <_dtoa_r+0x4b4>
 80072b0:	9b02      	ldr	r3, [sp, #8]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	dd35      	ble.n	8007322 <_dtoa_r+0x432>
 80072b6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80072ba:	9308      	str	r3, [sp, #32]
 80072bc:	4639      	mov	r1, r7
 80072be:	2200      	movs	r2, #0
 80072c0:	4b8b      	ldr	r3, [pc, #556]	; (80074f0 <_dtoa_r+0x600>)
 80072c2:	4630      	mov	r0, r6
 80072c4:	f7f9 f9a0 	bl	8000608 <__aeabi_dmul>
 80072c8:	e9cd 0100 	strd	r0, r1, [sp]
 80072cc:	9f02      	ldr	r7, [sp, #8]
 80072ce:	3501      	adds	r5, #1
 80072d0:	4628      	mov	r0, r5
 80072d2:	f7f9 f92f 	bl	8000534 <__aeabi_i2d>
 80072d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072da:	f7f9 f995 	bl	8000608 <__aeabi_dmul>
 80072de:	2200      	movs	r2, #0
 80072e0:	4b84      	ldr	r3, [pc, #528]	; (80074f4 <_dtoa_r+0x604>)
 80072e2:	f7f8 ffdb 	bl	800029c <__adddf3>
 80072e6:	4605      	mov	r5, r0
 80072e8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80072ec:	2f00      	cmp	r7, #0
 80072ee:	d15d      	bne.n	80073ac <_dtoa_r+0x4bc>
 80072f0:	2200      	movs	r2, #0
 80072f2:	4b81      	ldr	r3, [pc, #516]	; (80074f8 <_dtoa_r+0x608>)
 80072f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072f8:	f7f8 ffce 	bl	8000298 <__aeabi_dsub>
 80072fc:	462a      	mov	r2, r5
 80072fe:	4633      	mov	r3, r6
 8007300:	e9cd 0100 	strd	r0, r1, [sp]
 8007304:	f7f9 fc10 	bl	8000b28 <__aeabi_dcmpgt>
 8007308:	2800      	cmp	r0, #0
 800730a:	f040 8288 	bne.w	800781e <_dtoa_r+0x92e>
 800730e:	462a      	mov	r2, r5
 8007310:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007314:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007318:	f7f9 fbe8 	bl	8000aec <__aeabi_dcmplt>
 800731c:	2800      	cmp	r0, #0
 800731e:	f040 827c 	bne.w	800781a <_dtoa_r+0x92a>
 8007322:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007326:	e9cd 2300 	strd	r2, r3, [sp]
 800732a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800732c:	2b00      	cmp	r3, #0
 800732e:	f2c0 8150 	blt.w	80075d2 <_dtoa_r+0x6e2>
 8007332:	f1ba 0f0e 	cmp.w	sl, #14
 8007336:	f300 814c 	bgt.w	80075d2 <_dtoa_r+0x6e2>
 800733a:	4b6a      	ldr	r3, [pc, #424]	; (80074e4 <_dtoa_r+0x5f4>)
 800733c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007340:	ed93 7b00 	vldr	d7, [r3]
 8007344:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007346:	2b00      	cmp	r3, #0
 8007348:	ed8d 7b02 	vstr	d7, [sp, #8]
 800734c:	f280 80d8 	bge.w	8007500 <_dtoa_r+0x610>
 8007350:	f1b9 0f00 	cmp.w	r9, #0
 8007354:	f300 80d4 	bgt.w	8007500 <_dtoa_r+0x610>
 8007358:	f040 825e 	bne.w	8007818 <_dtoa_r+0x928>
 800735c:	2200      	movs	r2, #0
 800735e:	4b66      	ldr	r3, [pc, #408]	; (80074f8 <_dtoa_r+0x608>)
 8007360:	ec51 0b17 	vmov	r0, r1, d7
 8007364:	f7f9 f950 	bl	8000608 <__aeabi_dmul>
 8007368:	e9dd 2300 	ldrd	r2, r3, [sp]
 800736c:	f7f9 fbd2 	bl	8000b14 <__aeabi_dcmpge>
 8007370:	464f      	mov	r7, r9
 8007372:	464e      	mov	r6, r9
 8007374:	2800      	cmp	r0, #0
 8007376:	f040 8234 	bne.w	80077e2 <_dtoa_r+0x8f2>
 800737a:	2331      	movs	r3, #49	; 0x31
 800737c:	f10b 0501 	add.w	r5, fp, #1
 8007380:	f88b 3000 	strb.w	r3, [fp]
 8007384:	f10a 0a01 	add.w	sl, sl, #1
 8007388:	e22f      	b.n	80077ea <_dtoa_r+0x8fa>
 800738a:	07f2      	lsls	r2, r6, #31
 800738c:	d505      	bpl.n	800739a <_dtoa_r+0x4aa>
 800738e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007392:	f7f9 f939 	bl	8000608 <__aeabi_dmul>
 8007396:	3501      	adds	r5, #1
 8007398:	2301      	movs	r3, #1
 800739a:	1076      	asrs	r6, r6, #1
 800739c:	3708      	adds	r7, #8
 800739e:	e772      	b.n	8007286 <_dtoa_r+0x396>
 80073a0:	2502      	movs	r5, #2
 80073a2:	e774      	b.n	800728e <_dtoa_r+0x39e>
 80073a4:	f8cd a020 	str.w	sl, [sp, #32]
 80073a8:	464f      	mov	r7, r9
 80073aa:	e791      	b.n	80072d0 <_dtoa_r+0x3e0>
 80073ac:	4b4d      	ldr	r3, [pc, #308]	; (80074e4 <_dtoa_r+0x5f4>)
 80073ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80073b2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80073b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d047      	beq.n	800744c <_dtoa_r+0x55c>
 80073bc:	4602      	mov	r2, r0
 80073be:	460b      	mov	r3, r1
 80073c0:	2000      	movs	r0, #0
 80073c2:	494e      	ldr	r1, [pc, #312]	; (80074fc <_dtoa_r+0x60c>)
 80073c4:	f7f9 fa4a 	bl	800085c <__aeabi_ddiv>
 80073c8:	462a      	mov	r2, r5
 80073ca:	4633      	mov	r3, r6
 80073cc:	f7f8 ff64 	bl	8000298 <__aeabi_dsub>
 80073d0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80073d4:	465d      	mov	r5, fp
 80073d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073da:	f7f9 fbc5 	bl	8000b68 <__aeabi_d2iz>
 80073de:	4606      	mov	r6, r0
 80073e0:	f7f9 f8a8 	bl	8000534 <__aeabi_i2d>
 80073e4:	4602      	mov	r2, r0
 80073e6:	460b      	mov	r3, r1
 80073e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073ec:	f7f8 ff54 	bl	8000298 <__aeabi_dsub>
 80073f0:	3630      	adds	r6, #48	; 0x30
 80073f2:	f805 6b01 	strb.w	r6, [r5], #1
 80073f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80073fa:	e9cd 0100 	strd	r0, r1, [sp]
 80073fe:	f7f9 fb75 	bl	8000aec <__aeabi_dcmplt>
 8007402:	2800      	cmp	r0, #0
 8007404:	d163      	bne.n	80074ce <_dtoa_r+0x5de>
 8007406:	e9dd 2300 	ldrd	r2, r3, [sp]
 800740a:	2000      	movs	r0, #0
 800740c:	4937      	ldr	r1, [pc, #220]	; (80074ec <_dtoa_r+0x5fc>)
 800740e:	f7f8 ff43 	bl	8000298 <__aeabi_dsub>
 8007412:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007416:	f7f9 fb69 	bl	8000aec <__aeabi_dcmplt>
 800741a:	2800      	cmp	r0, #0
 800741c:	f040 80b7 	bne.w	800758e <_dtoa_r+0x69e>
 8007420:	eba5 030b 	sub.w	r3, r5, fp
 8007424:	429f      	cmp	r7, r3
 8007426:	f77f af7c 	ble.w	8007322 <_dtoa_r+0x432>
 800742a:	2200      	movs	r2, #0
 800742c:	4b30      	ldr	r3, [pc, #192]	; (80074f0 <_dtoa_r+0x600>)
 800742e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007432:	f7f9 f8e9 	bl	8000608 <__aeabi_dmul>
 8007436:	2200      	movs	r2, #0
 8007438:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800743c:	4b2c      	ldr	r3, [pc, #176]	; (80074f0 <_dtoa_r+0x600>)
 800743e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007442:	f7f9 f8e1 	bl	8000608 <__aeabi_dmul>
 8007446:	e9cd 0100 	strd	r0, r1, [sp]
 800744a:	e7c4      	b.n	80073d6 <_dtoa_r+0x4e6>
 800744c:	462a      	mov	r2, r5
 800744e:	4633      	mov	r3, r6
 8007450:	f7f9 f8da 	bl	8000608 <__aeabi_dmul>
 8007454:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007458:	eb0b 0507 	add.w	r5, fp, r7
 800745c:	465e      	mov	r6, fp
 800745e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007462:	f7f9 fb81 	bl	8000b68 <__aeabi_d2iz>
 8007466:	4607      	mov	r7, r0
 8007468:	f7f9 f864 	bl	8000534 <__aeabi_i2d>
 800746c:	3730      	adds	r7, #48	; 0x30
 800746e:	4602      	mov	r2, r0
 8007470:	460b      	mov	r3, r1
 8007472:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007476:	f7f8 ff0f 	bl	8000298 <__aeabi_dsub>
 800747a:	f806 7b01 	strb.w	r7, [r6], #1
 800747e:	42ae      	cmp	r6, r5
 8007480:	e9cd 0100 	strd	r0, r1, [sp]
 8007484:	f04f 0200 	mov.w	r2, #0
 8007488:	d126      	bne.n	80074d8 <_dtoa_r+0x5e8>
 800748a:	4b1c      	ldr	r3, [pc, #112]	; (80074fc <_dtoa_r+0x60c>)
 800748c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007490:	f7f8 ff04 	bl	800029c <__adddf3>
 8007494:	4602      	mov	r2, r0
 8007496:	460b      	mov	r3, r1
 8007498:	e9dd 0100 	ldrd	r0, r1, [sp]
 800749c:	f7f9 fb44 	bl	8000b28 <__aeabi_dcmpgt>
 80074a0:	2800      	cmp	r0, #0
 80074a2:	d174      	bne.n	800758e <_dtoa_r+0x69e>
 80074a4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80074a8:	2000      	movs	r0, #0
 80074aa:	4914      	ldr	r1, [pc, #80]	; (80074fc <_dtoa_r+0x60c>)
 80074ac:	f7f8 fef4 	bl	8000298 <__aeabi_dsub>
 80074b0:	4602      	mov	r2, r0
 80074b2:	460b      	mov	r3, r1
 80074b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074b8:	f7f9 fb18 	bl	8000aec <__aeabi_dcmplt>
 80074bc:	2800      	cmp	r0, #0
 80074be:	f43f af30 	beq.w	8007322 <_dtoa_r+0x432>
 80074c2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80074c6:	2b30      	cmp	r3, #48	; 0x30
 80074c8:	f105 32ff 	add.w	r2, r5, #4294967295
 80074cc:	d002      	beq.n	80074d4 <_dtoa_r+0x5e4>
 80074ce:	f8dd a020 	ldr.w	sl, [sp, #32]
 80074d2:	e04a      	b.n	800756a <_dtoa_r+0x67a>
 80074d4:	4615      	mov	r5, r2
 80074d6:	e7f4      	b.n	80074c2 <_dtoa_r+0x5d2>
 80074d8:	4b05      	ldr	r3, [pc, #20]	; (80074f0 <_dtoa_r+0x600>)
 80074da:	f7f9 f895 	bl	8000608 <__aeabi_dmul>
 80074de:	e9cd 0100 	strd	r0, r1, [sp]
 80074e2:	e7bc      	b.n	800745e <_dtoa_r+0x56e>
 80074e4:	08008af8 	.word	0x08008af8
 80074e8:	08008ad0 	.word	0x08008ad0
 80074ec:	3ff00000 	.word	0x3ff00000
 80074f0:	40240000 	.word	0x40240000
 80074f4:	401c0000 	.word	0x401c0000
 80074f8:	40140000 	.word	0x40140000
 80074fc:	3fe00000 	.word	0x3fe00000
 8007500:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007504:	465d      	mov	r5, fp
 8007506:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800750a:	4630      	mov	r0, r6
 800750c:	4639      	mov	r1, r7
 800750e:	f7f9 f9a5 	bl	800085c <__aeabi_ddiv>
 8007512:	f7f9 fb29 	bl	8000b68 <__aeabi_d2iz>
 8007516:	4680      	mov	r8, r0
 8007518:	f7f9 f80c 	bl	8000534 <__aeabi_i2d>
 800751c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007520:	f7f9 f872 	bl	8000608 <__aeabi_dmul>
 8007524:	4602      	mov	r2, r0
 8007526:	460b      	mov	r3, r1
 8007528:	4630      	mov	r0, r6
 800752a:	4639      	mov	r1, r7
 800752c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007530:	f7f8 feb2 	bl	8000298 <__aeabi_dsub>
 8007534:	f805 6b01 	strb.w	r6, [r5], #1
 8007538:	eba5 060b 	sub.w	r6, r5, fp
 800753c:	45b1      	cmp	r9, r6
 800753e:	4602      	mov	r2, r0
 8007540:	460b      	mov	r3, r1
 8007542:	d139      	bne.n	80075b8 <_dtoa_r+0x6c8>
 8007544:	f7f8 feaa 	bl	800029c <__adddf3>
 8007548:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800754c:	4606      	mov	r6, r0
 800754e:	460f      	mov	r7, r1
 8007550:	f7f9 faea 	bl	8000b28 <__aeabi_dcmpgt>
 8007554:	b9c8      	cbnz	r0, 800758a <_dtoa_r+0x69a>
 8007556:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800755a:	4630      	mov	r0, r6
 800755c:	4639      	mov	r1, r7
 800755e:	f7f9 fabb 	bl	8000ad8 <__aeabi_dcmpeq>
 8007562:	b110      	cbz	r0, 800756a <_dtoa_r+0x67a>
 8007564:	f018 0f01 	tst.w	r8, #1
 8007568:	d10f      	bne.n	800758a <_dtoa_r+0x69a>
 800756a:	9904      	ldr	r1, [sp, #16]
 800756c:	4620      	mov	r0, r4
 800756e:	f000 fac6 	bl	8007afe <_Bfree>
 8007572:	2300      	movs	r3, #0
 8007574:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007576:	702b      	strb	r3, [r5, #0]
 8007578:	f10a 0301 	add.w	r3, sl, #1
 800757c:	6013      	str	r3, [r2, #0]
 800757e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007580:	2b00      	cmp	r3, #0
 8007582:	f000 8241 	beq.w	8007a08 <_dtoa_r+0xb18>
 8007586:	601d      	str	r5, [r3, #0]
 8007588:	e23e      	b.n	8007a08 <_dtoa_r+0xb18>
 800758a:	f8cd a020 	str.w	sl, [sp, #32]
 800758e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007592:	2a39      	cmp	r2, #57	; 0x39
 8007594:	f105 33ff 	add.w	r3, r5, #4294967295
 8007598:	d108      	bne.n	80075ac <_dtoa_r+0x6bc>
 800759a:	459b      	cmp	fp, r3
 800759c:	d10a      	bne.n	80075b4 <_dtoa_r+0x6c4>
 800759e:	9b08      	ldr	r3, [sp, #32]
 80075a0:	3301      	adds	r3, #1
 80075a2:	9308      	str	r3, [sp, #32]
 80075a4:	2330      	movs	r3, #48	; 0x30
 80075a6:	f88b 3000 	strb.w	r3, [fp]
 80075aa:	465b      	mov	r3, fp
 80075ac:	781a      	ldrb	r2, [r3, #0]
 80075ae:	3201      	adds	r2, #1
 80075b0:	701a      	strb	r2, [r3, #0]
 80075b2:	e78c      	b.n	80074ce <_dtoa_r+0x5de>
 80075b4:	461d      	mov	r5, r3
 80075b6:	e7ea      	b.n	800758e <_dtoa_r+0x69e>
 80075b8:	2200      	movs	r2, #0
 80075ba:	4b9b      	ldr	r3, [pc, #620]	; (8007828 <_dtoa_r+0x938>)
 80075bc:	f7f9 f824 	bl	8000608 <__aeabi_dmul>
 80075c0:	2200      	movs	r2, #0
 80075c2:	2300      	movs	r3, #0
 80075c4:	4606      	mov	r6, r0
 80075c6:	460f      	mov	r7, r1
 80075c8:	f7f9 fa86 	bl	8000ad8 <__aeabi_dcmpeq>
 80075cc:	2800      	cmp	r0, #0
 80075ce:	d09a      	beq.n	8007506 <_dtoa_r+0x616>
 80075d0:	e7cb      	b.n	800756a <_dtoa_r+0x67a>
 80075d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075d4:	2a00      	cmp	r2, #0
 80075d6:	f000 808b 	beq.w	80076f0 <_dtoa_r+0x800>
 80075da:	9a06      	ldr	r2, [sp, #24]
 80075dc:	2a01      	cmp	r2, #1
 80075de:	dc6e      	bgt.n	80076be <_dtoa_r+0x7ce>
 80075e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80075e2:	2a00      	cmp	r2, #0
 80075e4:	d067      	beq.n	80076b6 <_dtoa_r+0x7c6>
 80075e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80075ea:	9f07      	ldr	r7, [sp, #28]
 80075ec:	9d05      	ldr	r5, [sp, #20]
 80075ee:	9a05      	ldr	r2, [sp, #20]
 80075f0:	2101      	movs	r1, #1
 80075f2:	441a      	add	r2, r3
 80075f4:	4620      	mov	r0, r4
 80075f6:	9205      	str	r2, [sp, #20]
 80075f8:	4498      	add	r8, r3
 80075fa:	f000 fb20 	bl	8007c3e <__i2b>
 80075fe:	4606      	mov	r6, r0
 8007600:	2d00      	cmp	r5, #0
 8007602:	dd0c      	ble.n	800761e <_dtoa_r+0x72e>
 8007604:	f1b8 0f00 	cmp.w	r8, #0
 8007608:	dd09      	ble.n	800761e <_dtoa_r+0x72e>
 800760a:	4545      	cmp	r5, r8
 800760c:	9a05      	ldr	r2, [sp, #20]
 800760e:	462b      	mov	r3, r5
 8007610:	bfa8      	it	ge
 8007612:	4643      	movge	r3, r8
 8007614:	1ad2      	subs	r2, r2, r3
 8007616:	9205      	str	r2, [sp, #20]
 8007618:	1aed      	subs	r5, r5, r3
 800761a:	eba8 0803 	sub.w	r8, r8, r3
 800761e:	9b07      	ldr	r3, [sp, #28]
 8007620:	b1eb      	cbz	r3, 800765e <_dtoa_r+0x76e>
 8007622:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007624:	2b00      	cmp	r3, #0
 8007626:	d067      	beq.n	80076f8 <_dtoa_r+0x808>
 8007628:	b18f      	cbz	r7, 800764e <_dtoa_r+0x75e>
 800762a:	4631      	mov	r1, r6
 800762c:	463a      	mov	r2, r7
 800762e:	4620      	mov	r0, r4
 8007630:	f000 fba4 	bl	8007d7c <__pow5mult>
 8007634:	9a04      	ldr	r2, [sp, #16]
 8007636:	4601      	mov	r1, r0
 8007638:	4606      	mov	r6, r0
 800763a:	4620      	mov	r0, r4
 800763c:	f000 fb08 	bl	8007c50 <__multiply>
 8007640:	9904      	ldr	r1, [sp, #16]
 8007642:	9008      	str	r0, [sp, #32]
 8007644:	4620      	mov	r0, r4
 8007646:	f000 fa5a 	bl	8007afe <_Bfree>
 800764a:	9b08      	ldr	r3, [sp, #32]
 800764c:	9304      	str	r3, [sp, #16]
 800764e:	9b07      	ldr	r3, [sp, #28]
 8007650:	1bda      	subs	r2, r3, r7
 8007652:	d004      	beq.n	800765e <_dtoa_r+0x76e>
 8007654:	9904      	ldr	r1, [sp, #16]
 8007656:	4620      	mov	r0, r4
 8007658:	f000 fb90 	bl	8007d7c <__pow5mult>
 800765c:	9004      	str	r0, [sp, #16]
 800765e:	2101      	movs	r1, #1
 8007660:	4620      	mov	r0, r4
 8007662:	f000 faec 	bl	8007c3e <__i2b>
 8007666:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007668:	4607      	mov	r7, r0
 800766a:	2b00      	cmp	r3, #0
 800766c:	f000 81d0 	beq.w	8007a10 <_dtoa_r+0xb20>
 8007670:	461a      	mov	r2, r3
 8007672:	4601      	mov	r1, r0
 8007674:	4620      	mov	r0, r4
 8007676:	f000 fb81 	bl	8007d7c <__pow5mult>
 800767a:	9b06      	ldr	r3, [sp, #24]
 800767c:	2b01      	cmp	r3, #1
 800767e:	4607      	mov	r7, r0
 8007680:	dc40      	bgt.n	8007704 <_dtoa_r+0x814>
 8007682:	9b00      	ldr	r3, [sp, #0]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d139      	bne.n	80076fc <_dtoa_r+0x80c>
 8007688:	9b01      	ldr	r3, [sp, #4]
 800768a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800768e:	2b00      	cmp	r3, #0
 8007690:	d136      	bne.n	8007700 <_dtoa_r+0x810>
 8007692:	9b01      	ldr	r3, [sp, #4]
 8007694:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007698:	0d1b      	lsrs	r3, r3, #20
 800769a:	051b      	lsls	r3, r3, #20
 800769c:	b12b      	cbz	r3, 80076aa <_dtoa_r+0x7ba>
 800769e:	9b05      	ldr	r3, [sp, #20]
 80076a0:	3301      	adds	r3, #1
 80076a2:	9305      	str	r3, [sp, #20]
 80076a4:	f108 0801 	add.w	r8, r8, #1
 80076a8:	2301      	movs	r3, #1
 80076aa:	9307      	str	r3, [sp, #28]
 80076ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d12a      	bne.n	8007708 <_dtoa_r+0x818>
 80076b2:	2001      	movs	r0, #1
 80076b4:	e030      	b.n	8007718 <_dtoa_r+0x828>
 80076b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80076b8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80076bc:	e795      	b.n	80075ea <_dtoa_r+0x6fa>
 80076be:	9b07      	ldr	r3, [sp, #28]
 80076c0:	f109 37ff 	add.w	r7, r9, #4294967295
 80076c4:	42bb      	cmp	r3, r7
 80076c6:	bfbf      	itttt	lt
 80076c8:	9b07      	ldrlt	r3, [sp, #28]
 80076ca:	9707      	strlt	r7, [sp, #28]
 80076cc:	1afa      	sublt	r2, r7, r3
 80076ce:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80076d0:	bfbb      	ittet	lt
 80076d2:	189b      	addlt	r3, r3, r2
 80076d4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80076d6:	1bdf      	subge	r7, r3, r7
 80076d8:	2700      	movlt	r7, #0
 80076da:	f1b9 0f00 	cmp.w	r9, #0
 80076de:	bfb5      	itete	lt
 80076e0:	9b05      	ldrlt	r3, [sp, #20]
 80076e2:	9d05      	ldrge	r5, [sp, #20]
 80076e4:	eba3 0509 	sublt.w	r5, r3, r9
 80076e8:	464b      	movge	r3, r9
 80076ea:	bfb8      	it	lt
 80076ec:	2300      	movlt	r3, #0
 80076ee:	e77e      	b.n	80075ee <_dtoa_r+0x6fe>
 80076f0:	9f07      	ldr	r7, [sp, #28]
 80076f2:	9d05      	ldr	r5, [sp, #20]
 80076f4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80076f6:	e783      	b.n	8007600 <_dtoa_r+0x710>
 80076f8:	9a07      	ldr	r2, [sp, #28]
 80076fa:	e7ab      	b.n	8007654 <_dtoa_r+0x764>
 80076fc:	2300      	movs	r3, #0
 80076fe:	e7d4      	b.n	80076aa <_dtoa_r+0x7ba>
 8007700:	9b00      	ldr	r3, [sp, #0]
 8007702:	e7d2      	b.n	80076aa <_dtoa_r+0x7ba>
 8007704:	2300      	movs	r3, #0
 8007706:	9307      	str	r3, [sp, #28]
 8007708:	693b      	ldr	r3, [r7, #16]
 800770a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800770e:	6918      	ldr	r0, [r3, #16]
 8007710:	f000 fa47 	bl	8007ba2 <__hi0bits>
 8007714:	f1c0 0020 	rsb	r0, r0, #32
 8007718:	4440      	add	r0, r8
 800771a:	f010 001f 	ands.w	r0, r0, #31
 800771e:	d047      	beq.n	80077b0 <_dtoa_r+0x8c0>
 8007720:	f1c0 0320 	rsb	r3, r0, #32
 8007724:	2b04      	cmp	r3, #4
 8007726:	dd3b      	ble.n	80077a0 <_dtoa_r+0x8b0>
 8007728:	9b05      	ldr	r3, [sp, #20]
 800772a:	f1c0 001c 	rsb	r0, r0, #28
 800772e:	4403      	add	r3, r0
 8007730:	9305      	str	r3, [sp, #20]
 8007732:	4405      	add	r5, r0
 8007734:	4480      	add	r8, r0
 8007736:	9b05      	ldr	r3, [sp, #20]
 8007738:	2b00      	cmp	r3, #0
 800773a:	dd05      	ble.n	8007748 <_dtoa_r+0x858>
 800773c:	461a      	mov	r2, r3
 800773e:	9904      	ldr	r1, [sp, #16]
 8007740:	4620      	mov	r0, r4
 8007742:	f000 fb69 	bl	8007e18 <__lshift>
 8007746:	9004      	str	r0, [sp, #16]
 8007748:	f1b8 0f00 	cmp.w	r8, #0
 800774c:	dd05      	ble.n	800775a <_dtoa_r+0x86a>
 800774e:	4639      	mov	r1, r7
 8007750:	4642      	mov	r2, r8
 8007752:	4620      	mov	r0, r4
 8007754:	f000 fb60 	bl	8007e18 <__lshift>
 8007758:	4607      	mov	r7, r0
 800775a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800775c:	b353      	cbz	r3, 80077b4 <_dtoa_r+0x8c4>
 800775e:	4639      	mov	r1, r7
 8007760:	9804      	ldr	r0, [sp, #16]
 8007762:	f000 fbad 	bl	8007ec0 <__mcmp>
 8007766:	2800      	cmp	r0, #0
 8007768:	da24      	bge.n	80077b4 <_dtoa_r+0x8c4>
 800776a:	2300      	movs	r3, #0
 800776c:	220a      	movs	r2, #10
 800776e:	9904      	ldr	r1, [sp, #16]
 8007770:	4620      	mov	r0, r4
 8007772:	f000 f9db 	bl	8007b2c <__multadd>
 8007776:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007778:	9004      	str	r0, [sp, #16]
 800777a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800777e:	2b00      	cmp	r3, #0
 8007780:	f000 814d 	beq.w	8007a1e <_dtoa_r+0xb2e>
 8007784:	2300      	movs	r3, #0
 8007786:	4631      	mov	r1, r6
 8007788:	220a      	movs	r2, #10
 800778a:	4620      	mov	r0, r4
 800778c:	f000 f9ce 	bl	8007b2c <__multadd>
 8007790:	9b02      	ldr	r3, [sp, #8]
 8007792:	2b00      	cmp	r3, #0
 8007794:	4606      	mov	r6, r0
 8007796:	dc4f      	bgt.n	8007838 <_dtoa_r+0x948>
 8007798:	9b06      	ldr	r3, [sp, #24]
 800779a:	2b02      	cmp	r3, #2
 800779c:	dd4c      	ble.n	8007838 <_dtoa_r+0x948>
 800779e:	e011      	b.n	80077c4 <_dtoa_r+0x8d4>
 80077a0:	d0c9      	beq.n	8007736 <_dtoa_r+0x846>
 80077a2:	9a05      	ldr	r2, [sp, #20]
 80077a4:	331c      	adds	r3, #28
 80077a6:	441a      	add	r2, r3
 80077a8:	9205      	str	r2, [sp, #20]
 80077aa:	441d      	add	r5, r3
 80077ac:	4498      	add	r8, r3
 80077ae:	e7c2      	b.n	8007736 <_dtoa_r+0x846>
 80077b0:	4603      	mov	r3, r0
 80077b2:	e7f6      	b.n	80077a2 <_dtoa_r+0x8b2>
 80077b4:	f1b9 0f00 	cmp.w	r9, #0
 80077b8:	dc38      	bgt.n	800782c <_dtoa_r+0x93c>
 80077ba:	9b06      	ldr	r3, [sp, #24]
 80077bc:	2b02      	cmp	r3, #2
 80077be:	dd35      	ble.n	800782c <_dtoa_r+0x93c>
 80077c0:	f8cd 9008 	str.w	r9, [sp, #8]
 80077c4:	9b02      	ldr	r3, [sp, #8]
 80077c6:	b963      	cbnz	r3, 80077e2 <_dtoa_r+0x8f2>
 80077c8:	4639      	mov	r1, r7
 80077ca:	2205      	movs	r2, #5
 80077cc:	4620      	mov	r0, r4
 80077ce:	f000 f9ad 	bl	8007b2c <__multadd>
 80077d2:	4601      	mov	r1, r0
 80077d4:	4607      	mov	r7, r0
 80077d6:	9804      	ldr	r0, [sp, #16]
 80077d8:	f000 fb72 	bl	8007ec0 <__mcmp>
 80077dc:	2800      	cmp	r0, #0
 80077de:	f73f adcc 	bgt.w	800737a <_dtoa_r+0x48a>
 80077e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077e4:	465d      	mov	r5, fp
 80077e6:	ea6f 0a03 	mvn.w	sl, r3
 80077ea:	f04f 0900 	mov.w	r9, #0
 80077ee:	4639      	mov	r1, r7
 80077f0:	4620      	mov	r0, r4
 80077f2:	f000 f984 	bl	8007afe <_Bfree>
 80077f6:	2e00      	cmp	r6, #0
 80077f8:	f43f aeb7 	beq.w	800756a <_dtoa_r+0x67a>
 80077fc:	f1b9 0f00 	cmp.w	r9, #0
 8007800:	d005      	beq.n	800780e <_dtoa_r+0x91e>
 8007802:	45b1      	cmp	r9, r6
 8007804:	d003      	beq.n	800780e <_dtoa_r+0x91e>
 8007806:	4649      	mov	r1, r9
 8007808:	4620      	mov	r0, r4
 800780a:	f000 f978 	bl	8007afe <_Bfree>
 800780e:	4631      	mov	r1, r6
 8007810:	4620      	mov	r0, r4
 8007812:	f000 f974 	bl	8007afe <_Bfree>
 8007816:	e6a8      	b.n	800756a <_dtoa_r+0x67a>
 8007818:	2700      	movs	r7, #0
 800781a:	463e      	mov	r6, r7
 800781c:	e7e1      	b.n	80077e2 <_dtoa_r+0x8f2>
 800781e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8007822:	463e      	mov	r6, r7
 8007824:	e5a9      	b.n	800737a <_dtoa_r+0x48a>
 8007826:	bf00      	nop
 8007828:	40240000 	.word	0x40240000
 800782c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800782e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007832:	2b00      	cmp	r3, #0
 8007834:	f000 80fa 	beq.w	8007a2c <_dtoa_r+0xb3c>
 8007838:	2d00      	cmp	r5, #0
 800783a:	dd05      	ble.n	8007848 <_dtoa_r+0x958>
 800783c:	4631      	mov	r1, r6
 800783e:	462a      	mov	r2, r5
 8007840:	4620      	mov	r0, r4
 8007842:	f000 fae9 	bl	8007e18 <__lshift>
 8007846:	4606      	mov	r6, r0
 8007848:	9b07      	ldr	r3, [sp, #28]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d04c      	beq.n	80078e8 <_dtoa_r+0x9f8>
 800784e:	6871      	ldr	r1, [r6, #4]
 8007850:	4620      	mov	r0, r4
 8007852:	f000 f920 	bl	8007a96 <_Balloc>
 8007856:	6932      	ldr	r2, [r6, #16]
 8007858:	3202      	adds	r2, #2
 800785a:	4605      	mov	r5, r0
 800785c:	0092      	lsls	r2, r2, #2
 800785e:	f106 010c 	add.w	r1, r6, #12
 8007862:	300c      	adds	r0, #12
 8007864:	f000 f90a 	bl	8007a7c <memcpy>
 8007868:	2201      	movs	r2, #1
 800786a:	4629      	mov	r1, r5
 800786c:	4620      	mov	r0, r4
 800786e:	f000 fad3 	bl	8007e18 <__lshift>
 8007872:	9b00      	ldr	r3, [sp, #0]
 8007874:	f8cd b014 	str.w	fp, [sp, #20]
 8007878:	f003 0301 	and.w	r3, r3, #1
 800787c:	46b1      	mov	r9, r6
 800787e:	9307      	str	r3, [sp, #28]
 8007880:	4606      	mov	r6, r0
 8007882:	4639      	mov	r1, r7
 8007884:	9804      	ldr	r0, [sp, #16]
 8007886:	f7ff faa5 	bl	8006dd4 <quorem>
 800788a:	4649      	mov	r1, r9
 800788c:	4605      	mov	r5, r0
 800788e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007892:	9804      	ldr	r0, [sp, #16]
 8007894:	f000 fb14 	bl	8007ec0 <__mcmp>
 8007898:	4632      	mov	r2, r6
 800789a:	9000      	str	r0, [sp, #0]
 800789c:	4639      	mov	r1, r7
 800789e:	4620      	mov	r0, r4
 80078a0:	f000 fb28 	bl	8007ef4 <__mdiff>
 80078a4:	68c3      	ldr	r3, [r0, #12]
 80078a6:	4602      	mov	r2, r0
 80078a8:	bb03      	cbnz	r3, 80078ec <_dtoa_r+0x9fc>
 80078aa:	4601      	mov	r1, r0
 80078ac:	9008      	str	r0, [sp, #32]
 80078ae:	9804      	ldr	r0, [sp, #16]
 80078b0:	f000 fb06 	bl	8007ec0 <__mcmp>
 80078b4:	9a08      	ldr	r2, [sp, #32]
 80078b6:	4603      	mov	r3, r0
 80078b8:	4611      	mov	r1, r2
 80078ba:	4620      	mov	r0, r4
 80078bc:	9308      	str	r3, [sp, #32]
 80078be:	f000 f91e 	bl	8007afe <_Bfree>
 80078c2:	9b08      	ldr	r3, [sp, #32]
 80078c4:	b9a3      	cbnz	r3, 80078f0 <_dtoa_r+0xa00>
 80078c6:	9a06      	ldr	r2, [sp, #24]
 80078c8:	b992      	cbnz	r2, 80078f0 <_dtoa_r+0xa00>
 80078ca:	9a07      	ldr	r2, [sp, #28]
 80078cc:	b982      	cbnz	r2, 80078f0 <_dtoa_r+0xa00>
 80078ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80078d2:	d029      	beq.n	8007928 <_dtoa_r+0xa38>
 80078d4:	9b00      	ldr	r3, [sp, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	dd01      	ble.n	80078de <_dtoa_r+0x9ee>
 80078da:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80078de:	9b05      	ldr	r3, [sp, #20]
 80078e0:	1c5d      	adds	r5, r3, #1
 80078e2:	f883 8000 	strb.w	r8, [r3]
 80078e6:	e782      	b.n	80077ee <_dtoa_r+0x8fe>
 80078e8:	4630      	mov	r0, r6
 80078ea:	e7c2      	b.n	8007872 <_dtoa_r+0x982>
 80078ec:	2301      	movs	r3, #1
 80078ee:	e7e3      	b.n	80078b8 <_dtoa_r+0x9c8>
 80078f0:	9a00      	ldr	r2, [sp, #0]
 80078f2:	2a00      	cmp	r2, #0
 80078f4:	db04      	blt.n	8007900 <_dtoa_r+0xa10>
 80078f6:	d125      	bne.n	8007944 <_dtoa_r+0xa54>
 80078f8:	9a06      	ldr	r2, [sp, #24]
 80078fa:	bb1a      	cbnz	r2, 8007944 <_dtoa_r+0xa54>
 80078fc:	9a07      	ldr	r2, [sp, #28]
 80078fe:	bb0a      	cbnz	r2, 8007944 <_dtoa_r+0xa54>
 8007900:	2b00      	cmp	r3, #0
 8007902:	ddec      	ble.n	80078de <_dtoa_r+0x9ee>
 8007904:	2201      	movs	r2, #1
 8007906:	9904      	ldr	r1, [sp, #16]
 8007908:	4620      	mov	r0, r4
 800790a:	f000 fa85 	bl	8007e18 <__lshift>
 800790e:	4639      	mov	r1, r7
 8007910:	9004      	str	r0, [sp, #16]
 8007912:	f000 fad5 	bl	8007ec0 <__mcmp>
 8007916:	2800      	cmp	r0, #0
 8007918:	dc03      	bgt.n	8007922 <_dtoa_r+0xa32>
 800791a:	d1e0      	bne.n	80078de <_dtoa_r+0x9ee>
 800791c:	f018 0f01 	tst.w	r8, #1
 8007920:	d0dd      	beq.n	80078de <_dtoa_r+0x9ee>
 8007922:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007926:	d1d8      	bne.n	80078da <_dtoa_r+0x9ea>
 8007928:	9b05      	ldr	r3, [sp, #20]
 800792a:	9a05      	ldr	r2, [sp, #20]
 800792c:	1c5d      	adds	r5, r3, #1
 800792e:	2339      	movs	r3, #57	; 0x39
 8007930:	7013      	strb	r3, [r2, #0]
 8007932:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007936:	2b39      	cmp	r3, #57	; 0x39
 8007938:	f105 32ff 	add.w	r2, r5, #4294967295
 800793c:	d04f      	beq.n	80079de <_dtoa_r+0xaee>
 800793e:	3301      	adds	r3, #1
 8007940:	7013      	strb	r3, [r2, #0]
 8007942:	e754      	b.n	80077ee <_dtoa_r+0x8fe>
 8007944:	9a05      	ldr	r2, [sp, #20]
 8007946:	2b00      	cmp	r3, #0
 8007948:	f102 0501 	add.w	r5, r2, #1
 800794c:	dd06      	ble.n	800795c <_dtoa_r+0xa6c>
 800794e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007952:	d0e9      	beq.n	8007928 <_dtoa_r+0xa38>
 8007954:	f108 0801 	add.w	r8, r8, #1
 8007958:	9b05      	ldr	r3, [sp, #20]
 800795a:	e7c2      	b.n	80078e2 <_dtoa_r+0x9f2>
 800795c:	9a02      	ldr	r2, [sp, #8]
 800795e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8007962:	eba5 030b 	sub.w	r3, r5, fp
 8007966:	4293      	cmp	r3, r2
 8007968:	d021      	beq.n	80079ae <_dtoa_r+0xabe>
 800796a:	2300      	movs	r3, #0
 800796c:	220a      	movs	r2, #10
 800796e:	9904      	ldr	r1, [sp, #16]
 8007970:	4620      	mov	r0, r4
 8007972:	f000 f8db 	bl	8007b2c <__multadd>
 8007976:	45b1      	cmp	r9, r6
 8007978:	9004      	str	r0, [sp, #16]
 800797a:	f04f 0300 	mov.w	r3, #0
 800797e:	f04f 020a 	mov.w	r2, #10
 8007982:	4649      	mov	r1, r9
 8007984:	4620      	mov	r0, r4
 8007986:	d105      	bne.n	8007994 <_dtoa_r+0xaa4>
 8007988:	f000 f8d0 	bl	8007b2c <__multadd>
 800798c:	4681      	mov	r9, r0
 800798e:	4606      	mov	r6, r0
 8007990:	9505      	str	r5, [sp, #20]
 8007992:	e776      	b.n	8007882 <_dtoa_r+0x992>
 8007994:	f000 f8ca 	bl	8007b2c <__multadd>
 8007998:	4631      	mov	r1, r6
 800799a:	4681      	mov	r9, r0
 800799c:	2300      	movs	r3, #0
 800799e:	220a      	movs	r2, #10
 80079a0:	4620      	mov	r0, r4
 80079a2:	f000 f8c3 	bl	8007b2c <__multadd>
 80079a6:	4606      	mov	r6, r0
 80079a8:	e7f2      	b.n	8007990 <_dtoa_r+0xaa0>
 80079aa:	f04f 0900 	mov.w	r9, #0
 80079ae:	2201      	movs	r2, #1
 80079b0:	9904      	ldr	r1, [sp, #16]
 80079b2:	4620      	mov	r0, r4
 80079b4:	f000 fa30 	bl	8007e18 <__lshift>
 80079b8:	4639      	mov	r1, r7
 80079ba:	9004      	str	r0, [sp, #16]
 80079bc:	f000 fa80 	bl	8007ec0 <__mcmp>
 80079c0:	2800      	cmp	r0, #0
 80079c2:	dcb6      	bgt.n	8007932 <_dtoa_r+0xa42>
 80079c4:	d102      	bne.n	80079cc <_dtoa_r+0xadc>
 80079c6:	f018 0f01 	tst.w	r8, #1
 80079ca:	d1b2      	bne.n	8007932 <_dtoa_r+0xa42>
 80079cc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80079d0:	2b30      	cmp	r3, #48	; 0x30
 80079d2:	f105 32ff 	add.w	r2, r5, #4294967295
 80079d6:	f47f af0a 	bne.w	80077ee <_dtoa_r+0x8fe>
 80079da:	4615      	mov	r5, r2
 80079dc:	e7f6      	b.n	80079cc <_dtoa_r+0xadc>
 80079de:	4593      	cmp	fp, r2
 80079e0:	d105      	bne.n	80079ee <_dtoa_r+0xafe>
 80079e2:	2331      	movs	r3, #49	; 0x31
 80079e4:	f10a 0a01 	add.w	sl, sl, #1
 80079e8:	f88b 3000 	strb.w	r3, [fp]
 80079ec:	e6ff      	b.n	80077ee <_dtoa_r+0x8fe>
 80079ee:	4615      	mov	r5, r2
 80079f0:	e79f      	b.n	8007932 <_dtoa_r+0xa42>
 80079f2:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007a58 <_dtoa_r+0xb68>
 80079f6:	e007      	b.n	8007a08 <_dtoa_r+0xb18>
 80079f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079fa:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007a5c <_dtoa_r+0xb6c>
 80079fe:	b11b      	cbz	r3, 8007a08 <_dtoa_r+0xb18>
 8007a00:	f10b 0308 	add.w	r3, fp, #8
 8007a04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007a06:	6013      	str	r3, [r2, #0]
 8007a08:	4658      	mov	r0, fp
 8007a0a:	b017      	add	sp, #92	; 0x5c
 8007a0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a10:	9b06      	ldr	r3, [sp, #24]
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	f77f ae35 	ble.w	8007682 <_dtoa_r+0x792>
 8007a18:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007a1a:	9307      	str	r3, [sp, #28]
 8007a1c:	e649      	b.n	80076b2 <_dtoa_r+0x7c2>
 8007a1e:	9b02      	ldr	r3, [sp, #8]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	dc03      	bgt.n	8007a2c <_dtoa_r+0xb3c>
 8007a24:	9b06      	ldr	r3, [sp, #24]
 8007a26:	2b02      	cmp	r3, #2
 8007a28:	f73f aecc 	bgt.w	80077c4 <_dtoa_r+0x8d4>
 8007a2c:	465d      	mov	r5, fp
 8007a2e:	4639      	mov	r1, r7
 8007a30:	9804      	ldr	r0, [sp, #16]
 8007a32:	f7ff f9cf 	bl	8006dd4 <quorem>
 8007a36:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007a3a:	f805 8b01 	strb.w	r8, [r5], #1
 8007a3e:	9a02      	ldr	r2, [sp, #8]
 8007a40:	eba5 030b 	sub.w	r3, r5, fp
 8007a44:	429a      	cmp	r2, r3
 8007a46:	ddb0      	ble.n	80079aa <_dtoa_r+0xaba>
 8007a48:	2300      	movs	r3, #0
 8007a4a:	220a      	movs	r2, #10
 8007a4c:	9904      	ldr	r1, [sp, #16]
 8007a4e:	4620      	mov	r0, r4
 8007a50:	f000 f86c 	bl	8007b2c <__multadd>
 8007a54:	9004      	str	r0, [sp, #16]
 8007a56:	e7ea      	b.n	8007a2e <_dtoa_r+0xb3e>
 8007a58:	08008be6 	.word	0x08008be6
 8007a5c:	08008ac0 	.word	0x08008ac0

08007a60 <_localeconv_r>:
 8007a60:	4b04      	ldr	r3, [pc, #16]	; (8007a74 <_localeconv_r+0x14>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	6a18      	ldr	r0, [r3, #32]
 8007a66:	4b04      	ldr	r3, [pc, #16]	; (8007a78 <_localeconv_r+0x18>)
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	bf08      	it	eq
 8007a6c:	4618      	moveq	r0, r3
 8007a6e:	30f0      	adds	r0, #240	; 0xf0
 8007a70:	4770      	bx	lr
 8007a72:	bf00      	nop
 8007a74:	2000000c 	.word	0x2000000c
 8007a78:	20000070 	.word	0x20000070

08007a7c <memcpy>:
 8007a7c:	b510      	push	{r4, lr}
 8007a7e:	1e43      	subs	r3, r0, #1
 8007a80:	440a      	add	r2, r1
 8007a82:	4291      	cmp	r1, r2
 8007a84:	d100      	bne.n	8007a88 <memcpy+0xc>
 8007a86:	bd10      	pop	{r4, pc}
 8007a88:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a90:	e7f7      	b.n	8007a82 <memcpy+0x6>

08007a92 <__malloc_lock>:
 8007a92:	4770      	bx	lr

08007a94 <__malloc_unlock>:
 8007a94:	4770      	bx	lr

08007a96 <_Balloc>:
 8007a96:	b570      	push	{r4, r5, r6, lr}
 8007a98:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007a9a:	4604      	mov	r4, r0
 8007a9c:	460e      	mov	r6, r1
 8007a9e:	b93d      	cbnz	r5, 8007ab0 <_Balloc+0x1a>
 8007aa0:	2010      	movs	r0, #16
 8007aa2:	f7fe fd15 	bl	80064d0 <malloc>
 8007aa6:	6260      	str	r0, [r4, #36]	; 0x24
 8007aa8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007aac:	6005      	str	r5, [r0, #0]
 8007aae:	60c5      	str	r5, [r0, #12]
 8007ab0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007ab2:	68eb      	ldr	r3, [r5, #12]
 8007ab4:	b183      	cbz	r3, 8007ad8 <_Balloc+0x42>
 8007ab6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ab8:	68db      	ldr	r3, [r3, #12]
 8007aba:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007abe:	b9b8      	cbnz	r0, 8007af0 <_Balloc+0x5a>
 8007ac0:	2101      	movs	r1, #1
 8007ac2:	fa01 f506 	lsl.w	r5, r1, r6
 8007ac6:	1d6a      	adds	r2, r5, #5
 8007ac8:	0092      	lsls	r2, r2, #2
 8007aca:	4620      	mov	r0, r4
 8007acc:	f000 fabe 	bl	800804c <_calloc_r>
 8007ad0:	b160      	cbz	r0, 8007aec <_Balloc+0x56>
 8007ad2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007ad6:	e00e      	b.n	8007af6 <_Balloc+0x60>
 8007ad8:	2221      	movs	r2, #33	; 0x21
 8007ada:	2104      	movs	r1, #4
 8007adc:	4620      	mov	r0, r4
 8007ade:	f000 fab5 	bl	800804c <_calloc_r>
 8007ae2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ae4:	60e8      	str	r0, [r5, #12]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d1e4      	bne.n	8007ab6 <_Balloc+0x20>
 8007aec:	2000      	movs	r0, #0
 8007aee:	bd70      	pop	{r4, r5, r6, pc}
 8007af0:	6802      	ldr	r2, [r0, #0]
 8007af2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007af6:	2300      	movs	r3, #0
 8007af8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007afc:	e7f7      	b.n	8007aee <_Balloc+0x58>

08007afe <_Bfree>:
 8007afe:	b570      	push	{r4, r5, r6, lr}
 8007b00:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007b02:	4606      	mov	r6, r0
 8007b04:	460d      	mov	r5, r1
 8007b06:	b93c      	cbnz	r4, 8007b18 <_Bfree+0x1a>
 8007b08:	2010      	movs	r0, #16
 8007b0a:	f7fe fce1 	bl	80064d0 <malloc>
 8007b0e:	6270      	str	r0, [r6, #36]	; 0x24
 8007b10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b14:	6004      	str	r4, [r0, #0]
 8007b16:	60c4      	str	r4, [r0, #12]
 8007b18:	b13d      	cbz	r5, 8007b2a <_Bfree+0x2c>
 8007b1a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007b1c:	686a      	ldr	r2, [r5, #4]
 8007b1e:	68db      	ldr	r3, [r3, #12]
 8007b20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b24:	6029      	str	r1, [r5, #0]
 8007b26:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007b2a:	bd70      	pop	{r4, r5, r6, pc}

08007b2c <__multadd>:
 8007b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b30:	690d      	ldr	r5, [r1, #16]
 8007b32:	461f      	mov	r7, r3
 8007b34:	4606      	mov	r6, r0
 8007b36:	460c      	mov	r4, r1
 8007b38:	f101 0c14 	add.w	ip, r1, #20
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	f8dc 0000 	ldr.w	r0, [ip]
 8007b42:	b281      	uxth	r1, r0
 8007b44:	fb02 7101 	mla	r1, r2, r1, r7
 8007b48:	0c0f      	lsrs	r7, r1, #16
 8007b4a:	0c00      	lsrs	r0, r0, #16
 8007b4c:	fb02 7000 	mla	r0, r2, r0, r7
 8007b50:	b289      	uxth	r1, r1
 8007b52:	3301      	adds	r3, #1
 8007b54:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007b58:	429d      	cmp	r5, r3
 8007b5a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007b5e:	f84c 1b04 	str.w	r1, [ip], #4
 8007b62:	dcec      	bgt.n	8007b3e <__multadd+0x12>
 8007b64:	b1d7      	cbz	r7, 8007b9c <__multadd+0x70>
 8007b66:	68a3      	ldr	r3, [r4, #8]
 8007b68:	42ab      	cmp	r3, r5
 8007b6a:	dc12      	bgt.n	8007b92 <__multadd+0x66>
 8007b6c:	6861      	ldr	r1, [r4, #4]
 8007b6e:	4630      	mov	r0, r6
 8007b70:	3101      	adds	r1, #1
 8007b72:	f7ff ff90 	bl	8007a96 <_Balloc>
 8007b76:	6922      	ldr	r2, [r4, #16]
 8007b78:	3202      	adds	r2, #2
 8007b7a:	f104 010c 	add.w	r1, r4, #12
 8007b7e:	4680      	mov	r8, r0
 8007b80:	0092      	lsls	r2, r2, #2
 8007b82:	300c      	adds	r0, #12
 8007b84:	f7ff ff7a 	bl	8007a7c <memcpy>
 8007b88:	4621      	mov	r1, r4
 8007b8a:	4630      	mov	r0, r6
 8007b8c:	f7ff ffb7 	bl	8007afe <_Bfree>
 8007b90:	4644      	mov	r4, r8
 8007b92:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007b96:	3501      	adds	r5, #1
 8007b98:	615f      	str	r7, [r3, #20]
 8007b9a:	6125      	str	r5, [r4, #16]
 8007b9c:	4620      	mov	r0, r4
 8007b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007ba2 <__hi0bits>:
 8007ba2:	0c02      	lsrs	r2, r0, #16
 8007ba4:	0412      	lsls	r2, r2, #16
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	b9b2      	cbnz	r2, 8007bd8 <__hi0bits+0x36>
 8007baa:	0403      	lsls	r3, r0, #16
 8007bac:	2010      	movs	r0, #16
 8007bae:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007bb2:	bf04      	itt	eq
 8007bb4:	021b      	lsleq	r3, r3, #8
 8007bb6:	3008      	addeq	r0, #8
 8007bb8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007bbc:	bf04      	itt	eq
 8007bbe:	011b      	lsleq	r3, r3, #4
 8007bc0:	3004      	addeq	r0, #4
 8007bc2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007bc6:	bf04      	itt	eq
 8007bc8:	009b      	lsleq	r3, r3, #2
 8007bca:	3002      	addeq	r0, #2
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	db06      	blt.n	8007bde <__hi0bits+0x3c>
 8007bd0:	005b      	lsls	r3, r3, #1
 8007bd2:	d503      	bpl.n	8007bdc <__hi0bits+0x3a>
 8007bd4:	3001      	adds	r0, #1
 8007bd6:	4770      	bx	lr
 8007bd8:	2000      	movs	r0, #0
 8007bda:	e7e8      	b.n	8007bae <__hi0bits+0xc>
 8007bdc:	2020      	movs	r0, #32
 8007bde:	4770      	bx	lr

08007be0 <__lo0bits>:
 8007be0:	6803      	ldr	r3, [r0, #0]
 8007be2:	f013 0207 	ands.w	r2, r3, #7
 8007be6:	4601      	mov	r1, r0
 8007be8:	d00b      	beq.n	8007c02 <__lo0bits+0x22>
 8007bea:	07da      	lsls	r2, r3, #31
 8007bec:	d423      	bmi.n	8007c36 <__lo0bits+0x56>
 8007bee:	0798      	lsls	r0, r3, #30
 8007bf0:	bf49      	itett	mi
 8007bf2:	085b      	lsrmi	r3, r3, #1
 8007bf4:	089b      	lsrpl	r3, r3, #2
 8007bf6:	2001      	movmi	r0, #1
 8007bf8:	600b      	strmi	r3, [r1, #0]
 8007bfa:	bf5c      	itt	pl
 8007bfc:	600b      	strpl	r3, [r1, #0]
 8007bfe:	2002      	movpl	r0, #2
 8007c00:	4770      	bx	lr
 8007c02:	b298      	uxth	r0, r3
 8007c04:	b9a8      	cbnz	r0, 8007c32 <__lo0bits+0x52>
 8007c06:	0c1b      	lsrs	r3, r3, #16
 8007c08:	2010      	movs	r0, #16
 8007c0a:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007c0e:	bf04      	itt	eq
 8007c10:	0a1b      	lsreq	r3, r3, #8
 8007c12:	3008      	addeq	r0, #8
 8007c14:	071a      	lsls	r2, r3, #28
 8007c16:	bf04      	itt	eq
 8007c18:	091b      	lsreq	r3, r3, #4
 8007c1a:	3004      	addeq	r0, #4
 8007c1c:	079a      	lsls	r2, r3, #30
 8007c1e:	bf04      	itt	eq
 8007c20:	089b      	lsreq	r3, r3, #2
 8007c22:	3002      	addeq	r0, #2
 8007c24:	07da      	lsls	r2, r3, #31
 8007c26:	d402      	bmi.n	8007c2e <__lo0bits+0x4e>
 8007c28:	085b      	lsrs	r3, r3, #1
 8007c2a:	d006      	beq.n	8007c3a <__lo0bits+0x5a>
 8007c2c:	3001      	adds	r0, #1
 8007c2e:	600b      	str	r3, [r1, #0]
 8007c30:	4770      	bx	lr
 8007c32:	4610      	mov	r0, r2
 8007c34:	e7e9      	b.n	8007c0a <__lo0bits+0x2a>
 8007c36:	2000      	movs	r0, #0
 8007c38:	4770      	bx	lr
 8007c3a:	2020      	movs	r0, #32
 8007c3c:	4770      	bx	lr

08007c3e <__i2b>:
 8007c3e:	b510      	push	{r4, lr}
 8007c40:	460c      	mov	r4, r1
 8007c42:	2101      	movs	r1, #1
 8007c44:	f7ff ff27 	bl	8007a96 <_Balloc>
 8007c48:	2201      	movs	r2, #1
 8007c4a:	6144      	str	r4, [r0, #20]
 8007c4c:	6102      	str	r2, [r0, #16]
 8007c4e:	bd10      	pop	{r4, pc}

08007c50 <__multiply>:
 8007c50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c54:	4614      	mov	r4, r2
 8007c56:	690a      	ldr	r2, [r1, #16]
 8007c58:	6923      	ldr	r3, [r4, #16]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	bfb8      	it	lt
 8007c5e:	460b      	movlt	r3, r1
 8007c60:	4688      	mov	r8, r1
 8007c62:	bfbc      	itt	lt
 8007c64:	46a0      	movlt	r8, r4
 8007c66:	461c      	movlt	r4, r3
 8007c68:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007c6c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007c70:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007c74:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007c78:	eb07 0609 	add.w	r6, r7, r9
 8007c7c:	42b3      	cmp	r3, r6
 8007c7e:	bfb8      	it	lt
 8007c80:	3101      	addlt	r1, #1
 8007c82:	f7ff ff08 	bl	8007a96 <_Balloc>
 8007c86:	f100 0514 	add.w	r5, r0, #20
 8007c8a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007c8e:	462b      	mov	r3, r5
 8007c90:	2200      	movs	r2, #0
 8007c92:	4573      	cmp	r3, lr
 8007c94:	d316      	bcc.n	8007cc4 <__multiply+0x74>
 8007c96:	f104 0214 	add.w	r2, r4, #20
 8007c9a:	f108 0114 	add.w	r1, r8, #20
 8007c9e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007ca2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007ca6:	9300      	str	r3, [sp, #0]
 8007ca8:	9b00      	ldr	r3, [sp, #0]
 8007caa:	9201      	str	r2, [sp, #4]
 8007cac:	4293      	cmp	r3, r2
 8007cae:	d80c      	bhi.n	8007cca <__multiply+0x7a>
 8007cb0:	2e00      	cmp	r6, #0
 8007cb2:	dd03      	ble.n	8007cbc <__multiply+0x6c>
 8007cb4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d05d      	beq.n	8007d78 <__multiply+0x128>
 8007cbc:	6106      	str	r6, [r0, #16]
 8007cbe:	b003      	add	sp, #12
 8007cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cc4:	f843 2b04 	str.w	r2, [r3], #4
 8007cc8:	e7e3      	b.n	8007c92 <__multiply+0x42>
 8007cca:	f8b2 b000 	ldrh.w	fp, [r2]
 8007cce:	f1bb 0f00 	cmp.w	fp, #0
 8007cd2:	d023      	beq.n	8007d1c <__multiply+0xcc>
 8007cd4:	4689      	mov	r9, r1
 8007cd6:	46ac      	mov	ip, r5
 8007cd8:	f04f 0800 	mov.w	r8, #0
 8007cdc:	f859 4b04 	ldr.w	r4, [r9], #4
 8007ce0:	f8dc a000 	ldr.w	sl, [ip]
 8007ce4:	b2a3      	uxth	r3, r4
 8007ce6:	fa1f fa8a 	uxth.w	sl, sl
 8007cea:	fb0b a303 	mla	r3, fp, r3, sl
 8007cee:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007cf2:	f8dc 4000 	ldr.w	r4, [ip]
 8007cf6:	4443      	add	r3, r8
 8007cf8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007cfc:	fb0b 840a 	mla	r4, fp, sl, r8
 8007d00:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007d04:	46e2      	mov	sl, ip
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007d0c:	454f      	cmp	r7, r9
 8007d0e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007d12:	f84a 3b04 	str.w	r3, [sl], #4
 8007d16:	d82b      	bhi.n	8007d70 <__multiply+0x120>
 8007d18:	f8cc 8004 	str.w	r8, [ip, #4]
 8007d1c:	9b01      	ldr	r3, [sp, #4]
 8007d1e:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007d22:	3204      	adds	r2, #4
 8007d24:	f1ba 0f00 	cmp.w	sl, #0
 8007d28:	d020      	beq.n	8007d6c <__multiply+0x11c>
 8007d2a:	682b      	ldr	r3, [r5, #0]
 8007d2c:	4689      	mov	r9, r1
 8007d2e:	46a8      	mov	r8, r5
 8007d30:	f04f 0b00 	mov.w	fp, #0
 8007d34:	f8b9 c000 	ldrh.w	ip, [r9]
 8007d38:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007d3c:	fb0a 440c 	mla	r4, sl, ip, r4
 8007d40:	445c      	add	r4, fp
 8007d42:	46c4      	mov	ip, r8
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007d4a:	f84c 3b04 	str.w	r3, [ip], #4
 8007d4e:	f859 3b04 	ldr.w	r3, [r9], #4
 8007d52:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007d56:	0c1b      	lsrs	r3, r3, #16
 8007d58:	fb0a b303 	mla	r3, sl, r3, fp
 8007d5c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007d60:	454f      	cmp	r7, r9
 8007d62:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007d66:	d805      	bhi.n	8007d74 <__multiply+0x124>
 8007d68:	f8c8 3004 	str.w	r3, [r8, #4]
 8007d6c:	3504      	adds	r5, #4
 8007d6e:	e79b      	b.n	8007ca8 <__multiply+0x58>
 8007d70:	46d4      	mov	ip, sl
 8007d72:	e7b3      	b.n	8007cdc <__multiply+0x8c>
 8007d74:	46e0      	mov	r8, ip
 8007d76:	e7dd      	b.n	8007d34 <__multiply+0xe4>
 8007d78:	3e01      	subs	r6, #1
 8007d7a:	e799      	b.n	8007cb0 <__multiply+0x60>

08007d7c <__pow5mult>:
 8007d7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d80:	4615      	mov	r5, r2
 8007d82:	f012 0203 	ands.w	r2, r2, #3
 8007d86:	4606      	mov	r6, r0
 8007d88:	460f      	mov	r7, r1
 8007d8a:	d007      	beq.n	8007d9c <__pow5mult+0x20>
 8007d8c:	3a01      	subs	r2, #1
 8007d8e:	4c21      	ldr	r4, [pc, #132]	; (8007e14 <__pow5mult+0x98>)
 8007d90:	2300      	movs	r3, #0
 8007d92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d96:	f7ff fec9 	bl	8007b2c <__multadd>
 8007d9a:	4607      	mov	r7, r0
 8007d9c:	10ad      	asrs	r5, r5, #2
 8007d9e:	d035      	beq.n	8007e0c <__pow5mult+0x90>
 8007da0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007da2:	b93c      	cbnz	r4, 8007db4 <__pow5mult+0x38>
 8007da4:	2010      	movs	r0, #16
 8007da6:	f7fe fb93 	bl	80064d0 <malloc>
 8007daa:	6270      	str	r0, [r6, #36]	; 0x24
 8007dac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007db0:	6004      	str	r4, [r0, #0]
 8007db2:	60c4      	str	r4, [r0, #12]
 8007db4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007db8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007dbc:	b94c      	cbnz	r4, 8007dd2 <__pow5mult+0x56>
 8007dbe:	f240 2171 	movw	r1, #625	; 0x271
 8007dc2:	4630      	mov	r0, r6
 8007dc4:	f7ff ff3b 	bl	8007c3e <__i2b>
 8007dc8:	2300      	movs	r3, #0
 8007dca:	f8c8 0008 	str.w	r0, [r8, #8]
 8007dce:	4604      	mov	r4, r0
 8007dd0:	6003      	str	r3, [r0, #0]
 8007dd2:	f04f 0800 	mov.w	r8, #0
 8007dd6:	07eb      	lsls	r3, r5, #31
 8007dd8:	d50a      	bpl.n	8007df0 <__pow5mult+0x74>
 8007dda:	4639      	mov	r1, r7
 8007ddc:	4622      	mov	r2, r4
 8007dde:	4630      	mov	r0, r6
 8007de0:	f7ff ff36 	bl	8007c50 <__multiply>
 8007de4:	4639      	mov	r1, r7
 8007de6:	4681      	mov	r9, r0
 8007de8:	4630      	mov	r0, r6
 8007dea:	f7ff fe88 	bl	8007afe <_Bfree>
 8007dee:	464f      	mov	r7, r9
 8007df0:	106d      	asrs	r5, r5, #1
 8007df2:	d00b      	beq.n	8007e0c <__pow5mult+0x90>
 8007df4:	6820      	ldr	r0, [r4, #0]
 8007df6:	b938      	cbnz	r0, 8007e08 <__pow5mult+0x8c>
 8007df8:	4622      	mov	r2, r4
 8007dfa:	4621      	mov	r1, r4
 8007dfc:	4630      	mov	r0, r6
 8007dfe:	f7ff ff27 	bl	8007c50 <__multiply>
 8007e02:	6020      	str	r0, [r4, #0]
 8007e04:	f8c0 8000 	str.w	r8, [r0]
 8007e08:	4604      	mov	r4, r0
 8007e0a:	e7e4      	b.n	8007dd6 <__pow5mult+0x5a>
 8007e0c:	4638      	mov	r0, r7
 8007e0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e12:	bf00      	nop
 8007e14:	08008bc0 	.word	0x08008bc0

08007e18 <__lshift>:
 8007e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e1c:	460c      	mov	r4, r1
 8007e1e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007e22:	6923      	ldr	r3, [r4, #16]
 8007e24:	6849      	ldr	r1, [r1, #4]
 8007e26:	eb0a 0903 	add.w	r9, sl, r3
 8007e2a:	68a3      	ldr	r3, [r4, #8]
 8007e2c:	4607      	mov	r7, r0
 8007e2e:	4616      	mov	r6, r2
 8007e30:	f109 0501 	add.w	r5, r9, #1
 8007e34:	42ab      	cmp	r3, r5
 8007e36:	db32      	blt.n	8007e9e <__lshift+0x86>
 8007e38:	4638      	mov	r0, r7
 8007e3a:	f7ff fe2c 	bl	8007a96 <_Balloc>
 8007e3e:	2300      	movs	r3, #0
 8007e40:	4680      	mov	r8, r0
 8007e42:	f100 0114 	add.w	r1, r0, #20
 8007e46:	461a      	mov	r2, r3
 8007e48:	4553      	cmp	r3, sl
 8007e4a:	db2b      	blt.n	8007ea4 <__lshift+0x8c>
 8007e4c:	6920      	ldr	r0, [r4, #16]
 8007e4e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e52:	f104 0314 	add.w	r3, r4, #20
 8007e56:	f016 021f 	ands.w	r2, r6, #31
 8007e5a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e5e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e62:	d025      	beq.n	8007eb0 <__lshift+0x98>
 8007e64:	f1c2 0e20 	rsb	lr, r2, #32
 8007e68:	2000      	movs	r0, #0
 8007e6a:	681e      	ldr	r6, [r3, #0]
 8007e6c:	468a      	mov	sl, r1
 8007e6e:	4096      	lsls	r6, r2
 8007e70:	4330      	orrs	r0, r6
 8007e72:	f84a 0b04 	str.w	r0, [sl], #4
 8007e76:	f853 0b04 	ldr.w	r0, [r3], #4
 8007e7a:	459c      	cmp	ip, r3
 8007e7c:	fa20 f00e 	lsr.w	r0, r0, lr
 8007e80:	d814      	bhi.n	8007eac <__lshift+0x94>
 8007e82:	6048      	str	r0, [r1, #4]
 8007e84:	b108      	cbz	r0, 8007e8a <__lshift+0x72>
 8007e86:	f109 0502 	add.w	r5, r9, #2
 8007e8a:	3d01      	subs	r5, #1
 8007e8c:	4638      	mov	r0, r7
 8007e8e:	f8c8 5010 	str.w	r5, [r8, #16]
 8007e92:	4621      	mov	r1, r4
 8007e94:	f7ff fe33 	bl	8007afe <_Bfree>
 8007e98:	4640      	mov	r0, r8
 8007e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e9e:	3101      	adds	r1, #1
 8007ea0:	005b      	lsls	r3, r3, #1
 8007ea2:	e7c7      	b.n	8007e34 <__lshift+0x1c>
 8007ea4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007ea8:	3301      	adds	r3, #1
 8007eaa:	e7cd      	b.n	8007e48 <__lshift+0x30>
 8007eac:	4651      	mov	r1, sl
 8007eae:	e7dc      	b.n	8007e6a <__lshift+0x52>
 8007eb0:	3904      	subs	r1, #4
 8007eb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eb6:	f841 2f04 	str.w	r2, [r1, #4]!
 8007eba:	459c      	cmp	ip, r3
 8007ebc:	d8f9      	bhi.n	8007eb2 <__lshift+0x9a>
 8007ebe:	e7e4      	b.n	8007e8a <__lshift+0x72>

08007ec0 <__mcmp>:
 8007ec0:	6903      	ldr	r3, [r0, #16]
 8007ec2:	690a      	ldr	r2, [r1, #16]
 8007ec4:	1a9b      	subs	r3, r3, r2
 8007ec6:	b530      	push	{r4, r5, lr}
 8007ec8:	d10c      	bne.n	8007ee4 <__mcmp+0x24>
 8007eca:	0092      	lsls	r2, r2, #2
 8007ecc:	3014      	adds	r0, #20
 8007ece:	3114      	adds	r1, #20
 8007ed0:	1884      	adds	r4, r0, r2
 8007ed2:	4411      	add	r1, r2
 8007ed4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ed8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007edc:	4295      	cmp	r5, r2
 8007ede:	d003      	beq.n	8007ee8 <__mcmp+0x28>
 8007ee0:	d305      	bcc.n	8007eee <__mcmp+0x2e>
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	bd30      	pop	{r4, r5, pc}
 8007ee8:	42a0      	cmp	r0, r4
 8007eea:	d3f3      	bcc.n	8007ed4 <__mcmp+0x14>
 8007eec:	e7fa      	b.n	8007ee4 <__mcmp+0x24>
 8007eee:	f04f 33ff 	mov.w	r3, #4294967295
 8007ef2:	e7f7      	b.n	8007ee4 <__mcmp+0x24>

08007ef4 <__mdiff>:
 8007ef4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ef8:	460d      	mov	r5, r1
 8007efa:	4607      	mov	r7, r0
 8007efc:	4611      	mov	r1, r2
 8007efe:	4628      	mov	r0, r5
 8007f00:	4614      	mov	r4, r2
 8007f02:	f7ff ffdd 	bl	8007ec0 <__mcmp>
 8007f06:	1e06      	subs	r6, r0, #0
 8007f08:	d108      	bne.n	8007f1c <__mdiff+0x28>
 8007f0a:	4631      	mov	r1, r6
 8007f0c:	4638      	mov	r0, r7
 8007f0e:	f7ff fdc2 	bl	8007a96 <_Balloc>
 8007f12:	2301      	movs	r3, #1
 8007f14:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f1c:	bfa4      	itt	ge
 8007f1e:	4623      	movge	r3, r4
 8007f20:	462c      	movge	r4, r5
 8007f22:	4638      	mov	r0, r7
 8007f24:	6861      	ldr	r1, [r4, #4]
 8007f26:	bfa6      	itte	ge
 8007f28:	461d      	movge	r5, r3
 8007f2a:	2600      	movge	r6, #0
 8007f2c:	2601      	movlt	r6, #1
 8007f2e:	f7ff fdb2 	bl	8007a96 <_Balloc>
 8007f32:	692b      	ldr	r3, [r5, #16]
 8007f34:	60c6      	str	r6, [r0, #12]
 8007f36:	6926      	ldr	r6, [r4, #16]
 8007f38:	f105 0914 	add.w	r9, r5, #20
 8007f3c:	f104 0214 	add.w	r2, r4, #20
 8007f40:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007f44:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007f48:	f100 0514 	add.w	r5, r0, #20
 8007f4c:	f04f 0e00 	mov.w	lr, #0
 8007f50:	f852 ab04 	ldr.w	sl, [r2], #4
 8007f54:	f859 4b04 	ldr.w	r4, [r9], #4
 8007f58:	fa1e f18a 	uxtah	r1, lr, sl
 8007f5c:	b2a3      	uxth	r3, r4
 8007f5e:	1ac9      	subs	r1, r1, r3
 8007f60:	0c23      	lsrs	r3, r4, #16
 8007f62:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007f66:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007f6a:	b289      	uxth	r1, r1
 8007f6c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007f70:	45c8      	cmp	r8, r9
 8007f72:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007f76:	4694      	mov	ip, r2
 8007f78:	f845 3b04 	str.w	r3, [r5], #4
 8007f7c:	d8e8      	bhi.n	8007f50 <__mdiff+0x5c>
 8007f7e:	45bc      	cmp	ip, r7
 8007f80:	d304      	bcc.n	8007f8c <__mdiff+0x98>
 8007f82:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007f86:	b183      	cbz	r3, 8007faa <__mdiff+0xb6>
 8007f88:	6106      	str	r6, [r0, #16]
 8007f8a:	e7c5      	b.n	8007f18 <__mdiff+0x24>
 8007f8c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007f90:	fa1e f381 	uxtah	r3, lr, r1
 8007f94:	141a      	asrs	r2, r3, #16
 8007f96:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007f9a:	b29b      	uxth	r3, r3
 8007f9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007fa0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007fa4:	f845 3b04 	str.w	r3, [r5], #4
 8007fa8:	e7e9      	b.n	8007f7e <__mdiff+0x8a>
 8007faa:	3e01      	subs	r6, #1
 8007fac:	e7e9      	b.n	8007f82 <__mdiff+0x8e>

08007fae <__d2b>:
 8007fae:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007fb2:	460e      	mov	r6, r1
 8007fb4:	2101      	movs	r1, #1
 8007fb6:	ec59 8b10 	vmov	r8, r9, d0
 8007fba:	4615      	mov	r5, r2
 8007fbc:	f7ff fd6b 	bl	8007a96 <_Balloc>
 8007fc0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007fc4:	4607      	mov	r7, r0
 8007fc6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007fca:	bb34      	cbnz	r4, 800801a <__d2b+0x6c>
 8007fcc:	9301      	str	r3, [sp, #4]
 8007fce:	f1b8 0300 	subs.w	r3, r8, #0
 8007fd2:	d027      	beq.n	8008024 <__d2b+0x76>
 8007fd4:	a802      	add	r0, sp, #8
 8007fd6:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007fda:	f7ff fe01 	bl	8007be0 <__lo0bits>
 8007fde:	9900      	ldr	r1, [sp, #0]
 8007fe0:	b1f0      	cbz	r0, 8008020 <__d2b+0x72>
 8007fe2:	9a01      	ldr	r2, [sp, #4]
 8007fe4:	f1c0 0320 	rsb	r3, r0, #32
 8007fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fec:	430b      	orrs	r3, r1
 8007fee:	40c2      	lsrs	r2, r0
 8007ff0:	617b      	str	r3, [r7, #20]
 8007ff2:	9201      	str	r2, [sp, #4]
 8007ff4:	9b01      	ldr	r3, [sp, #4]
 8007ff6:	61bb      	str	r3, [r7, #24]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	bf14      	ite	ne
 8007ffc:	2102      	movne	r1, #2
 8007ffe:	2101      	moveq	r1, #1
 8008000:	6139      	str	r1, [r7, #16]
 8008002:	b1c4      	cbz	r4, 8008036 <__d2b+0x88>
 8008004:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008008:	4404      	add	r4, r0
 800800a:	6034      	str	r4, [r6, #0]
 800800c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008010:	6028      	str	r0, [r5, #0]
 8008012:	4638      	mov	r0, r7
 8008014:	b003      	add	sp, #12
 8008016:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800801a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800801e:	e7d5      	b.n	8007fcc <__d2b+0x1e>
 8008020:	6179      	str	r1, [r7, #20]
 8008022:	e7e7      	b.n	8007ff4 <__d2b+0x46>
 8008024:	a801      	add	r0, sp, #4
 8008026:	f7ff fddb 	bl	8007be0 <__lo0bits>
 800802a:	9b01      	ldr	r3, [sp, #4]
 800802c:	617b      	str	r3, [r7, #20]
 800802e:	2101      	movs	r1, #1
 8008030:	6139      	str	r1, [r7, #16]
 8008032:	3020      	adds	r0, #32
 8008034:	e7e5      	b.n	8008002 <__d2b+0x54>
 8008036:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800803a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800803e:	6030      	str	r0, [r6, #0]
 8008040:	6918      	ldr	r0, [r3, #16]
 8008042:	f7ff fdae 	bl	8007ba2 <__hi0bits>
 8008046:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800804a:	e7e1      	b.n	8008010 <__d2b+0x62>

0800804c <_calloc_r>:
 800804c:	b538      	push	{r3, r4, r5, lr}
 800804e:	fb02 f401 	mul.w	r4, r2, r1
 8008052:	4621      	mov	r1, r4
 8008054:	f7fe fa9a 	bl	800658c <_malloc_r>
 8008058:	4605      	mov	r5, r0
 800805a:	b118      	cbz	r0, 8008064 <_calloc_r+0x18>
 800805c:	4622      	mov	r2, r4
 800805e:	2100      	movs	r1, #0
 8008060:	f7fe fa3e 	bl	80064e0 <memset>
 8008064:	4628      	mov	r0, r5
 8008066:	bd38      	pop	{r3, r4, r5, pc}

08008068 <_sungetc_r>:
 8008068:	b538      	push	{r3, r4, r5, lr}
 800806a:	1c4b      	adds	r3, r1, #1
 800806c:	4614      	mov	r4, r2
 800806e:	d103      	bne.n	8008078 <_sungetc_r+0x10>
 8008070:	f04f 35ff 	mov.w	r5, #4294967295
 8008074:	4628      	mov	r0, r5
 8008076:	bd38      	pop	{r3, r4, r5, pc}
 8008078:	8993      	ldrh	r3, [r2, #12]
 800807a:	f023 0320 	bic.w	r3, r3, #32
 800807e:	8193      	strh	r3, [r2, #12]
 8008080:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008082:	6852      	ldr	r2, [r2, #4]
 8008084:	b2cd      	uxtb	r5, r1
 8008086:	b18b      	cbz	r3, 80080ac <_sungetc_r+0x44>
 8008088:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800808a:	4293      	cmp	r3, r2
 800808c:	dd08      	ble.n	80080a0 <_sungetc_r+0x38>
 800808e:	6823      	ldr	r3, [r4, #0]
 8008090:	1e5a      	subs	r2, r3, #1
 8008092:	6022      	str	r2, [r4, #0]
 8008094:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008098:	6863      	ldr	r3, [r4, #4]
 800809a:	3301      	adds	r3, #1
 800809c:	6063      	str	r3, [r4, #4]
 800809e:	e7e9      	b.n	8008074 <_sungetc_r+0xc>
 80080a0:	4621      	mov	r1, r4
 80080a2:	f000 fc2f 	bl	8008904 <__submore>
 80080a6:	2800      	cmp	r0, #0
 80080a8:	d0f1      	beq.n	800808e <_sungetc_r+0x26>
 80080aa:	e7e1      	b.n	8008070 <_sungetc_r+0x8>
 80080ac:	6921      	ldr	r1, [r4, #16]
 80080ae:	6823      	ldr	r3, [r4, #0]
 80080b0:	b151      	cbz	r1, 80080c8 <_sungetc_r+0x60>
 80080b2:	4299      	cmp	r1, r3
 80080b4:	d208      	bcs.n	80080c8 <_sungetc_r+0x60>
 80080b6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80080ba:	42a9      	cmp	r1, r5
 80080bc:	d104      	bne.n	80080c8 <_sungetc_r+0x60>
 80080be:	3b01      	subs	r3, #1
 80080c0:	3201      	adds	r2, #1
 80080c2:	6023      	str	r3, [r4, #0]
 80080c4:	6062      	str	r2, [r4, #4]
 80080c6:	e7d5      	b.n	8008074 <_sungetc_r+0xc>
 80080c8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80080cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080d0:	6363      	str	r3, [r4, #52]	; 0x34
 80080d2:	2303      	movs	r3, #3
 80080d4:	63a3      	str	r3, [r4, #56]	; 0x38
 80080d6:	4623      	mov	r3, r4
 80080d8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80080dc:	6023      	str	r3, [r4, #0]
 80080de:	2301      	movs	r3, #1
 80080e0:	e7dc      	b.n	800809c <_sungetc_r+0x34>

080080e2 <__ssrefill_r>:
 80080e2:	b510      	push	{r4, lr}
 80080e4:	460c      	mov	r4, r1
 80080e6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80080e8:	b169      	cbz	r1, 8008106 <__ssrefill_r+0x24>
 80080ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080ee:	4299      	cmp	r1, r3
 80080f0:	d001      	beq.n	80080f6 <__ssrefill_r+0x14>
 80080f2:	f7fe f9fd 	bl	80064f0 <_free_r>
 80080f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80080f8:	6063      	str	r3, [r4, #4]
 80080fa:	2000      	movs	r0, #0
 80080fc:	6360      	str	r0, [r4, #52]	; 0x34
 80080fe:	b113      	cbz	r3, 8008106 <__ssrefill_r+0x24>
 8008100:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008102:	6023      	str	r3, [r4, #0]
 8008104:	bd10      	pop	{r4, pc}
 8008106:	6923      	ldr	r3, [r4, #16]
 8008108:	6023      	str	r3, [r4, #0]
 800810a:	2300      	movs	r3, #0
 800810c:	6063      	str	r3, [r4, #4]
 800810e:	89a3      	ldrh	r3, [r4, #12]
 8008110:	f043 0320 	orr.w	r3, r3, #32
 8008114:	81a3      	strh	r3, [r4, #12]
 8008116:	f04f 30ff 	mov.w	r0, #4294967295
 800811a:	e7f3      	b.n	8008104 <__ssrefill_r+0x22>

0800811c <__ssvfiscanf_r>:
 800811c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008120:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8008124:	460c      	mov	r4, r1
 8008126:	2100      	movs	r1, #0
 8008128:	9144      	str	r1, [sp, #272]	; 0x110
 800812a:	9145      	str	r1, [sp, #276]	; 0x114
 800812c:	499f      	ldr	r1, [pc, #636]	; (80083ac <__ssvfiscanf_r+0x290>)
 800812e:	91a0      	str	r1, [sp, #640]	; 0x280
 8008130:	f10d 0804 	add.w	r8, sp, #4
 8008134:	499e      	ldr	r1, [pc, #632]	; (80083b0 <__ssvfiscanf_r+0x294>)
 8008136:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80083b4 <__ssvfiscanf_r+0x298>
 800813a:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800813e:	4606      	mov	r6, r0
 8008140:	4692      	mov	sl, r2
 8008142:	91a1      	str	r1, [sp, #644]	; 0x284
 8008144:	9300      	str	r3, [sp, #0]
 8008146:	270a      	movs	r7, #10
 8008148:	f89a 3000 	ldrb.w	r3, [sl]
 800814c:	2b00      	cmp	r3, #0
 800814e:	f000 812a 	beq.w	80083a6 <__ssvfiscanf_r+0x28a>
 8008152:	4655      	mov	r5, sl
 8008154:	f000 fc14 	bl	8008980 <__locale_ctype_ptr>
 8008158:	f815 bb01 	ldrb.w	fp, [r5], #1
 800815c:	4458      	add	r0, fp
 800815e:	7843      	ldrb	r3, [r0, #1]
 8008160:	f013 0308 	ands.w	r3, r3, #8
 8008164:	d01c      	beq.n	80081a0 <__ssvfiscanf_r+0x84>
 8008166:	6863      	ldr	r3, [r4, #4]
 8008168:	2b00      	cmp	r3, #0
 800816a:	dd12      	ble.n	8008192 <__ssvfiscanf_r+0x76>
 800816c:	f000 fc08 	bl	8008980 <__locale_ctype_ptr>
 8008170:	6823      	ldr	r3, [r4, #0]
 8008172:	781a      	ldrb	r2, [r3, #0]
 8008174:	4410      	add	r0, r2
 8008176:	7842      	ldrb	r2, [r0, #1]
 8008178:	0712      	lsls	r2, r2, #28
 800817a:	d401      	bmi.n	8008180 <__ssvfiscanf_r+0x64>
 800817c:	46aa      	mov	sl, r5
 800817e:	e7e3      	b.n	8008148 <__ssvfiscanf_r+0x2c>
 8008180:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008182:	3201      	adds	r2, #1
 8008184:	9245      	str	r2, [sp, #276]	; 0x114
 8008186:	6862      	ldr	r2, [r4, #4]
 8008188:	3301      	adds	r3, #1
 800818a:	3a01      	subs	r2, #1
 800818c:	6062      	str	r2, [r4, #4]
 800818e:	6023      	str	r3, [r4, #0]
 8008190:	e7e9      	b.n	8008166 <__ssvfiscanf_r+0x4a>
 8008192:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8008194:	4621      	mov	r1, r4
 8008196:	4630      	mov	r0, r6
 8008198:	4798      	blx	r3
 800819a:	2800      	cmp	r0, #0
 800819c:	d0e6      	beq.n	800816c <__ssvfiscanf_r+0x50>
 800819e:	e7ed      	b.n	800817c <__ssvfiscanf_r+0x60>
 80081a0:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80081a4:	f040 8082 	bne.w	80082ac <__ssvfiscanf_r+0x190>
 80081a8:	9343      	str	r3, [sp, #268]	; 0x10c
 80081aa:	9341      	str	r3, [sp, #260]	; 0x104
 80081ac:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80081b0:	2b2a      	cmp	r3, #42	; 0x2a
 80081b2:	d103      	bne.n	80081bc <__ssvfiscanf_r+0xa0>
 80081b4:	2310      	movs	r3, #16
 80081b6:	9341      	str	r3, [sp, #260]	; 0x104
 80081b8:	f10a 0502 	add.w	r5, sl, #2
 80081bc:	46aa      	mov	sl, r5
 80081be:	f815 1b01 	ldrb.w	r1, [r5], #1
 80081c2:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80081c6:	2a09      	cmp	r2, #9
 80081c8:	d922      	bls.n	8008210 <__ssvfiscanf_r+0xf4>
 80081ca:	2203      	movs	r2, #3
 80081cc:	4879      	ldr	r0, [pc, #484]	; (80083b4 <__ssvfiscanf_r+0x298>)
 80081ce:	f7f8 f80f 	bl	80001f0 <memchr>
 80081d2:	b138      	cbz	r0, 80081e4 <__ssvfiscanf_r+0xc8>
 80081d4:	eba0 0309 	sub.w	r3, r0, r9
 80081d8:	2001      	movs	r0, #1
 80081da:	4098      	lsls	r0, r3
 80081dc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80081de:	4318      	orrs	r0, r3
 80081e0:	9041      	str	r0, [sp, #260]	; 0x104
 80081e2:	46aa      	mov	sl, r5
 80081e4:	f89a 3000 	ldrb.w	r3, [sl]
 80081e8:	2b67      	cmp	r3, #103	; 0x67
 80081ea:	f10a 0501 	add.w	r5, sl, #1
 80081ee:	d82b      	bhi.n	8008248 <__ssvfiscanf_r+0x12c>
 80081f0:	2b65      	cmp	r3, #101	; 0x65
 80081f2:	f080 809f 	bcs.w	8008334 <__ssvfiscanf_r+0x218>
 80081f6:	2b47      	cmp	r3, #71	; 0x47
 80081f8:	d810      	bhi.n	800821c <__ssvfiscanf_r+0x100>
 80081fa:	2b45      	cmp	r3, #69	; 0x45
 80081fc:	f080 809a 	bcs.w	8008334 <__ssvfiscanf_r+0x218>
 8008200:	2b00      	cmp	r3, #0
 8008202:	d06c      	beq.n	80082de <__ssvfiscanf_r+0x1c2>
 8008204:	2b25      	cmp	r3, #37	; 0x25
 8008206:	d051      	beq.n	80082ac <__ssvfiscanf_r+0x190>
 8008208:	2303      	movs	r3, #3
 800820a:	9347      	str	r3, [sp, #284]	; 0x11c
 800820c:	9742      	str	r7, [sp, #264]	; 0x108
 800820e:	e027      	b.n	8008260 <__ssvfiscanf_r+0x144>
 8008210:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8008212:	fb07 1303 	mla	r3, r7, r3, r1
 8008216:	3b30      	subs	r3, #48	; 0x30
 8008218:	9343      	str	r3, [sp, #268]	; 0x10c
 800821a:	e7cf      	b.n	80081bc <__ssvfiscanf_r+0xa0>
 800821c:	2b5b      	cmp	r3, #91	; 0x5b
 800821e:	d06a      	beq.n	80082f6 <__ssvfiscanf_r+0x1da>
 8008220:	d80c      	bhi.n	800823c <__ssvfiscanf_r+0x120>
 8008222:	2b58      	cmp	r3, #88	; 0x58
 8008224:	d1f0      	bne.n	8008208 <__ssvfiscanf_r+0xec>
 8008226:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8008228:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800822c:	9241      	str	r2, [sp, #260]	; 0x104
 800822e:	2210      	movs	r2, #16
 8008230:	9242      	str	r2, [sp, #264]	; 0x108
 8008232:	2b6e      	cmp	r3, #110	; 0x6e
 8008234:	bf8c      	ite	hi
 8008236:	2304      	movhi	r3, #4
 8008238:	2303      	movls	r3, #3
 800823a:	e010      	b.n	800825e <__ssvfiscanf_r+0x142>
 800823c:	2b63      	cmp	r3, #99	; 0x63
 800823e:	d065      	beq.n	800830c <__ssvfiscanf_r+0x1f0>
 8008240:	2b64      	cmp	r3, #100	; 0x64
 8008242:	d1e1      	bne.n	8008208 <__ssvfiscanf_r+0xec>
 8008244:	9742      	str	r7, [sp, #264]	; 0x108
 8008246:	e7f4      	b.n	8008232 <__ssvfiscanf_r+0x116>
 8008248:	2b70      	cmp	r3, #112	; 0x70
 800824a:	d04b      	beq.n	80082e4 <__ssvfiscanf_r+0x1c8>
 800824c:	d826      	bhi.n	800829c <__ssvfiscanf_r+0x180>
 800824e:	2b6e      	cmp	r3, #110	; 0x6e
 8008250:	d062      	beq.n	8008318 <__ssvfiscanf_r+0x1fc>
 8008252:	d84c      	bhi.n	80082ee <__ssvfiscanf_r+0x1d2>
 8008254:	2b69      	cmp	r3, #105	; 0x69
 8008256:	d1d7      	bne.n	8008208 <__ssvfiscanf_r+0xec>
 8008258:	2300      	movs	r3, #0
 800825a:	9342      	str	r3, [sp, #264]	; 0x108
 800825c:	2303      	movs	r3, #3
 800825e:	9347      	str	r3, [sp, #284]	; 0x11c
 8008260:	6863      	ldr	r3, [r4, #4]
 8008262:	2b00      	cmp	r3, #0
 8008264:	dd68      	ble.n	8008338 <__ssvfiscanf_r+0x21c>
 8008266:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008268:	0659      	lsls	r1, r3, #25
 800826a:	d407      	bmi.n	800827c <__ssvfiscanf_r+0x160>
 800826c:	f000 fb88 	bl	8008980 <__locale_ctype_ptr>
 8008270:	6823      	ldr	r3, [r4, #0]
 8008272:	781a      	ldrb	r2, [r3, #0]
 8008274:	4410      	add	r0, r2
 8008276:	7842      	ldrb	r2, [r0, #1]
 8008278:	0712      	lsls	r2, r2, #28
 800827a:	d464      	bmi.n	8008346 <__ssvfiscanf_r+0x22a>
 800827c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800827e:	2b02      	cmp	r3, #2
 8008280:	dc73      	bgt.n	800836a <__ssvfiscanf_r+0x24e>
 8008282:	466b      	mov	r3, sp
 8008284:	4622      	mov	r2, r4
 8008286:	a941      	add	r1, sp, #260	; 0x104
 8008288:	4630      	mov	r0, r6
 800828a:	f000 f897 	bl	80083bc <_scanf_chars>
 800828e:	2801      	cmp	r0, #1
 8008290:	f000 8089 	beq.w	80083a6 <__ssvfiscanf_r+0x28a>
 8008294:	2802      	cmp	r0, #2
 8008296:	f47f af71 	bne.w	800817c <__ssvfiscanf_r+0x60>
 800829a:	e01d      	b.n	80082d8 <__ssvfiscanf_r+0x1bc>
 800829c:	2b75      	cmp	r3, #117	; 0x75
 800829e:	d0d1      	beq.n	8008244 <__ssvfiscanf_r+0x128>
 80082a0:	2b78      	cmp	r3, #120	; 0x78
 80082a2:	d0c0      	beq.n	8008226 <__ssvfiscanf_r+0x10a>
 80082a4:	2b73      	cmp	r3, #115	; 0x73
 80082a6:	d1af      	bne.n	8008208 <__ssvfiscanf_r+0xec>
 80082a8:	2302      	movs	r3, #2
 80082aa:	e7d8      	b.n	800825e <__ssvfiscanf_r+0x142>
 80082ac:	6863      	ldr	r3, [r4, #4]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	dd0c      	ble.n	80082cc <__ssvfiscanf_r+0x1b0>
 80082b2:	6823      	ldr	r3, [r4, #0]
 80082b4:	781a      	ldrb	r2, [r3, #0]
 80082b6:	455a      	cmp	r2, fp
 80082b8:	d175      	bne.n	80083a6 <__ssvfiscanf_r+0x28a>
 80082ba:	3301      	adds	r3, #1
 80082bc:	6862      	ldr	r2, [r4, #4]
 80082be:	6023      	str	r3, [r4, #0]
 80082c0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80082c2:	3a01      	subs	r2, #1
 80082c4:	3301      	adds	r3, #1
 80082c6:	6062      	str	r2, [r4, #4]
 80082c8:	9345      	str	r3, [sp, #276]	; 0x114
 80082ca:	e757      	b.n	800817c <__ssvfiscanf_r+0x60>
 80082cc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80082ce:	4621      	mov	r1, r4
 80082d0:	4630      	mov	r0, r6
 80082d2:	4798      	blx	r3
 80082d4:	2800      	cmp	r0, #0
 80082d6:	d0ec      	beq.n	80082b2 <__ssvfiscanf_r+0x196>
 80082d8:	9844      	ldr	r0, [sp, #272]	; 0x110
 80082da:	2800      	cmp	r0, #0
 80082dc:	d159      	bne.n	8008392 <__ssvfiscanf_r+0x276>
 80082de:	f04f 30ff 	mov.w	r0, #4294967295
 80082e2:	e05c      	b.n	800839e <__ssvfiscanf_r+0x282>
 80082e4:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80082e6:	f042 0220 	orr.w	r2, r2, #32
 80082ea:	9241      	str	r2, [sp, #260]	; 0x104
 80082ec:	e79b      	b.n	8008226 <__ssvfiscanf_r+0x10a>
 80082ee:	2308      	movs	r3, #8
 80082f0:	9342      	str	r3, [sp, #264]	; 0x108
 80082f2:	2304      	movs	r3, #4
 80082f4:	e7b3      	b.n	800825e <__ssvfiscanf_r+0x142>
 80082f6:	4629      	mov	r1, r5
 80082f8:	4640      	mov	r0, r8
 80082fa:	f000 f9b7 	bl	800866c <__sccl>
 80082fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8008300:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008304:	9341      	str	r3, [sp, #260]	; 0x104
 8008306:	4605      	mov	r5, r0
 8008308:	2301      	movs	r3, #1
 800830a:	e7a8      	b.n	800825e <__ssvfiscanf_r+0x142>
 800830c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800830e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008312:	9341      	str	r3, [sp, #260]	; 0x104
 8008314:	2300      	movs	r3, #0
 8008316:	e7a2      	b.n	800825e <__ssvfiscanf_r+0x142>
 8008318:	9841      	ldr	r0, [sp, #260]	; 0x104
 800831a:	06c3      	lsls	r3, r0, #27
 800831c:	f53f af2e 	bmi.w	800817c <__ssvfiscanf_r+0x60>
 8008320:	9b00      	ldr	r3, [sp, #0]
 8008322:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008324:	1d19      	adds	r1, r3, #4
 8008326:	9100      	str	r1, [sp, #0]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	07c0      	lsls	r0, r0, #31
 800832c:	bf4c      	ite	mi
 800832e:	801a      	strhmi	r2, [r3, #0]
 8008330:	601a      	strpl	r2, [r3, #0]
 8008332:	e723      	b.n	800817c <__ssvfiscanf_r+0x60>
 8008334:	2305      	movs	r3, #5
 8008336:	e792      	b.n	800825e <__ssvfiscanf_r+0x142>
 8008338:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800833a:	4621      	mov	r1, r4
 800833c:	4630      	mov	r0, r6
 800833e:	4798      	blx	r3
 8008340:	2800      	cmp	r0, #0
 8008342:	d090      	beq.n	8008266 <__ssvfiscanf_r+0x14a>
 8008344:	e7c8      	b.n	80082d8 <__ssvfiscanf_r+0x1bc>
 8008346:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8008348:	3201      	adds	r2, #1
 800834a:	9245      	str	r2, [sp, #276]	; 0x114
 800834c:	6862      	ldr	r2, [r4, #4]
 800834e:	3a01      	subs	r2, #1
 8008350:	2a00      	cmp	r2, #0
 8008352:	6062      	str	r2, [r4, #4]
 8008354:	dd02      	ble.n	800835c <__ssvfiscanf_r+0x240>
 8008356:	3301      	adds	r3, #1
 8008358:	6023      	str	r3, [r4, #0]
 800835a:	e787      	b.n	800826c <__ssvfiscanf_r+0x150>
 800835c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800835e:	4621      	mov	r1, r4
 8008360:	4630      	mov	r0, r6
 8008362:	4798      	blx	r3
 8008364:	2800      	cmp	r0, #0
 8008366:	d081      	beq.n	800826c <__ssvfiscanf_r+0x150>
 8008368:	e7b6      	b.n	80082d8 <__ssvfiscanf_r+0x1bc>
 800836a:	2b04      	cmp	r3, #4
 800836c:	dc06      	bgt.n	800837c <__ssvfiscanf_r+0x260>
 800836e:	466b      	mov	r3, sp
 8008370:	4622      	mov	r2, r4
 8008372:	a941      	add	r1, sp, #260	; 0x104
 8008374:	4630      	mov	r0, r6
 8008376:	f000 f885 	bl	8008484 <_scanf_i>
 800837a:	e788      	b.n	800828e <__ssvfiscanf_r+0x172>
 800837c:	4b0e      	ldr	r3, [pc, #56]	; (80083b8 <__ssvfiscanf_r+0x29c>)
 800837e:	2b00      	cmp	r3, #0
 8008380:	f43f aefc 	beq.w	800817c <__ssvfiscanf_r+0x60>
 8008384:	466b      	mov	r3, sp
 8008386:	4622      	mov	r2, r4
 8008388:	a941      	add	r1, sp, #260	; 0x104
 800838a:	4630      	mov	r0, r6
 800838c:	f3af 8000 	nop.w
 8008390:	e77d      	b.n	800828e <__ssvfiscanf_r+0x172>
 8008392:	89a3      	ldrh	r3, [r4, #12]
 8008394:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008398:	bf18      	it	ne
 800839a:	f04f 30ff 	movne.w	r0, #4294967295
 800839e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80083a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a6:	9844      	ldr	r0, [sp, #272]	; 0x110
 80083a8:	e7f9      	b.n	800839e <__ssvfiscanf_r+0x282>
 80083aa:	bf00      	nop
 80083ac:	08008069 	.word	0x08008069
 80083b0:	080080e3 	.word	0x080080e3
 80083b4:	08008bcc 	.word	0x08008bcc
 80083b8:	00000000 	.word	0x00000000

080083bc <_scanf_chars>:
 80083bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083c0:	4615      	mov	r5, r2
 80083c2:	688a      	ldr	r2, [r1, #8]
 80083c4:	4680      	mov	r8, r0
 80083c6:	460c      	mov	r4, r1
 80083c8:	b932      	cbnz	r2, 80083d8 <_scanf_chars+0x1c>
 80083ca:	698a      	ldr	r2, [r1, #24]
 80083cc:	2a00      	cmp	r2, #0
 80083ce:	bf14      	ite	ne
 80083d0:	f04f 32ff 	movne.w	r2, #4294967295
 80083d4:	2201      	moveq	r2, #1
 80083d6:	608a      	str	r2, [r1, #8]
 80083d8:	6822      	ldr	r2, [r4, #0]
 80083da:	06d1      	lsls	r1, r2, #27
 80083dc:	bf5f      	itttt	pl
 80083de:	681a      	ldrpl	r2, [r3, #0]
 80083e0:	1d11      	addpl	r1, r2, #4
 80083e2:	6019      	strpl	r1, [r3, #0]
 80083e4:	6817      	ldrpl	r7, [r2, #0]
 80083e6:	2600      	movs	r6, #0
 80083e8:	69a3      	ldr	r3, [r4, #24]
 80083ea:	b1db      	cbz	r3, 8008424 <_scanf_chars+0x68>
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d107      	bne.n	8008400 <_scanf_chars+0x44>
 80083f0:	682b      	ldr	r3, [r5, #0]
 80083f2:	6962      	ldr	r2, [r4, #20]
 80083f4:	781b      	ldrb	r3, [r3, #0]
 80083f6:	5cd3      	ldrb	r3, [r2, r3]
 80083f8:	b9a3      	cbnz	r3, 8008424 <_scanf_chars+0x68>
 80083fa:	2e00      	cmp	r6, #0
 80083fc:	d132      	bne.n	8008464 <_scanf_chars+0xa8>
 80083fe:	e006      	b.n	800840e <_scanf_chars+0x52>
 8008400:	2b02      	cmp	r3, #2
 8008402:	d007      	beq.n	8008414 <_scanf_chars+0x58>
 8008404:	2e00      	cmp	r6, #0
 8008406:	d12d      	bne.n	8008464 <_scanf_chars+0xa8>
 8008408:	69a3      	ldr	r3, [r4, #24]
 800840a:	2b01      	cmp	r3, #1
 800840c:	d12a      	bne.n	8008464 <_scanf_chars+0xa8>
 800840e:	2001      	movs	r0, #1
 8008410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008414:	f000 fab4 	bl	8008980 <__locale_ctype_ptr>
 8008418:	682b      	ldr	r3, [r5, #0]
 800841a:	781b      	ldrb	r3, [r3, #0]
 800841c:	4418      	add	r0, r3
 800841e:	7843      	ldrb	r3, [r0, #1]
 8008420:	071b      	lsls	r3, r3, #28
 8008422:	d4ef      	bmi.n	8008404 <_scanf_chars+0x48>
 8008424:	6823      	ldr	r3, [r4, #0]
 8008426:	06da      	lsls	r2, r3, #27
 8008428:	bf5e      	ittt	pl
 800842a:	682b      	ldrpl	r3, [r5, #0]
 800842c:	781b      	ldrbpl	r3, [r3, #0]
 800842e:	703b      	strbpl	r3, [r7, #0]
 8008430:	682a      	ldr	r2, [r5, #0]
 8008432:	686b      	ldr	r3, [r5, #4]
 8008434:	f102 0201 	add.w	r2, r2, #1
 8008438:	602a      	str	r2, [r5, #0]
 800843a:	68a2      	ldr	r2, [r4, #8]
 800843c:	f103 33ff 	add.w	r3, r3, #4294967295
 8008440:	f102 32ff 	add.w	r2, r2, #4294967295
 8008444:	606b      	str	r3, [r5, #4]
 8008446:	f106 0601 	add.w	r6, r6, #1
 800844a:	bf58      	it	pl
 800844c:	3701      	addpl	r7, #1
 800844e:	60a2      	str	r2, [r4, #8]
 8008450:	b142      	cbz	r2, 8008464 <_scanf_chars+0xa8>
 8008452:	2b00      	cmp	r3, #0
 8008454:	dcc8      	bgt.n	80083e8 <_scanf_chars+0x2c>
 8008456:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800845a:	4629      	mov	r1, r5
 800845c:	4640      	mov	r0, r8
 800845e:	4798      	blx	r3
 8008460:	2800      	cmp	r0, #0
 8008462:	d0c1      	beq.n	80083e8 <_scanf_chars+0x2c>
 8008464:	6823      	ldr	r3, [r4, #0]
 8008466:	f013 0310 	ands.w	r3, r3, #16
 800846a:	d105      	bne.n	8008478 <_scanf_chars+0xbc>
 800846c:	68e2      	ldr	r2, [r4, #12]
 800846e:	3201      	adds	r2, #1
 8008470:	60e2      	str	r2, [r4, #12]
 8008472:	69a2      	ldr	r2, [r4, #24]
 8008474:	b102      	cbz	r2, 8008478 <_scanf_chars+0xbc>
 8008476:	703b      	strb	r3, [r7, #0]
 8008478:	6923      	ldr	r3, [r4, #16]
 800847a:	441e      	add	r6, r3
 800847c:	6126      	str	r6, [r4, #16]
 800847e:	2000      	movs	r0, #0
 8008480:	e7c6      	b.n	8008410 <_scanf_chars+0x54>
	...

08008484 <_scanf_i>:
 8008484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008488:	469a      	mov	sl, r3
 800848a:	4b74      	ldr	r3, [pc, #464]	; (800865c <_scanf_i+0x1d8>)
 800848c:	460c      	mov	r4, r1
 800848e:	4683      	mov	fp, r0
 8008490:	4616      	mov	r6, r2
 8008492:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008496:	b087      	sub	sp, #28
 8008498:	ab03      	add	r3, sp, #12
 800849a:	68a7      	ldr	r7, [r4, #8]
 800849c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80084a0:	4b6f      	ldr	r3, [pc, #444]	; (8008660 <_scanf_i+0x1dc>)
 80084a2:	69a1      	ldr	r1, [r4, #24]
 80084a4:	4a6f      	ldr	r2, [pc, #444]	; (8008664 <_scanf_i+0x1e0>)
 80084a6:	2903      	cmp	r1, #3
 80084a8:	bf08      	it	eq
 80084aa:	461a      	moveq	r2, r3
 80084ac:	1e7b      	subs	r3, r7, #1
 80084ae:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80084b2:	bf84      	itt	hi
 80084b4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80084b8:	60a3      	strhi	r3, [r4, #8]
 80084ba:	6823      	ldr	r3, [r4, #0]
 80084bc:	9200      	str	r2, [sp, #0]
 80084be:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80084c2:	bf88      	it	hi
 80084c4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80084c8:	f104 091c 	add.w	r9, r4, #28
 80084cc:	6023      	str	r3, [r4, #0]
 80084ce:	bf8c      	ite	hi
 80084d0:	197f      	addhi	r7, r7, r5
 80084d2:	2700      	movls	r7, #0
 80084d4:	464b      	mov	r3, r9
 80084d6:	f04f 0800 	mov.w	r8, #0
 80084da:	9301      	str	r3, [sp, #4]
 80084dc:	6831      	ldr	r1, [r6, #0]
 80084de:	ab03      	add	r3, sp, #12
 80084e0:	2202      	movs	r2, #2
 80084e2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80084e6:	7809      	ldrb	r1, [r1, #0]
 80084e8:	f7f7 fe82 	bl	80001f0 <memchr>
 80084ec:	9b01      	ldr	r3, [sp, #4]
 80084ee:	b330      	cbz	r0, 800853e <_scanf_i+0xba>
 80084f0:	f1b8 0f01 	cmp.w	r8, #1
 80084f4:	d15a      	bne.n	80085ac <_scanf_i+0x128>
 80084f6:	6862      	ldr	r2, [r4, #4]
 80084f8:	b92a      	cbnz	r2, 8008506 <_scanf_i+0x82>
 80084fa:	6822      	ldr	r2, [r4, #0]
 80084fc:	2108      	movs	r1, #8
 80084fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008502:	6061      	str	r1, [r4, #4]
 8008504:	6022      	str	r2, [r4, #0]
 8008506:	6822      	ldr	r2, [r4, #0]
 8008508:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800850c:	6022      	str	r2, [r4, #0]
 800850e:	68a2      	ldr	r2, [r4, #8]
 8008510:	1e51      	subs	r1, r2, #1
 8008512:	60a1      	str	r1, [r4, #8]
 8008514:	b19a      	cbz	r2, 800853e <_scanf_i+0xba>
 8008516:	6832      	ldr	r2, [r6, #0]
 8008518:	1c51      	adds	r1, r2, #1
 800851a:	6031      	str	r1, [r6, #0]
 800851c:	7812      	ldrb	r2, [r2, #0]
 800851e:	701a      	strb	r2, [r3, #0]
 8008520:	1c5d      	adds	r5, r3, #1
 8008522:	6873      	ldr	r3, [r6, #4]
 8008524:	3b01      	subs	r3, #1
 8008526:	2b00      	cmp	r3, #0
 8008528:	6073      	str	r3, [r6, #4]
 800852a:	dc07      	bgt.n	800853c <_scanf_i+0xb8>
 800852c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008530:	4631      	mov	r1, r6
 8008532:	4658      	mov	r0, fp
 8008534:	4798      	blx	r3
 8008536:	2800      	cmp	r0, #0
 8008538:	f040 8086 	bne.w	8008648 <_scanf_i+0x1c4>
 800853c:	462b      	mov	r3, r5
 800853e:	f108 0801 	add.w	r8, r8, #1
 8008542:	f1b8 0f03 	cmp.w	r8, #3
 8008546:	d1c8      	bne.n	80084da <_scanf_i+0x56>
 8008548:	6862      	ldr	r2, [r4, #4]
 800854a:	b90a      	cbnz	r2, 8008550 <_scanf_i+0xcc>
 800854c:	220a      	movs	r2, #10
 800854e:	6062      	str	r2, [r4, #4]
 8008550:	6862      	ldr	r2, [r4, #4]
 8008552:	4945      	ldr	r1, [pc, #276]	; (8008668 <_scanf_i+0x1e4>)
 8008554:	6960      	ldr	r0, [r4, #20]
 8008556:	9301      	str	r3, [sp, #4]
 8008558:	1a89      	subs	r1, r1, r2
 800855a:	f000 f887 	bl	800866c <__sccl>
 800855e:	9b01      	ldr	r3, [sp, #4]
 8008560:	f04f 0800 	mov.w	r8, #0
 8008564:	461d      	mov	r5, r3
 8008566:	68a3      	ldr	r3, [r4, #8]
 8008568:	6822      	ldr	r2, [r4, #0]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d03a      	beq.n	80085e4 <_scanf_i+0x160>
 800856e:	6831      	ldr	r1, [r6, #0]
 8008570:	6960      	ldr	r0, [r4, #20]
 8008572:	f891 c000 	ldrb.w	ip, [r1]
 8008576:	f810 000c 	ldrb.w	r0, [r0, ip]
 800857a:	2800      	cmp	r0, #0
 800857c:	d032      	beq.n	80085e4 <_scanf_i+0x160>
 800857e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8008582:	d121      	bne.n	80085c8 <_scanf_i+0x144>
 8008584:	0510      	lsls	r0, r2, #20
 8008586:	d51f      	bpl.n	80085c8 <_scanf_i+0x144>
 8008588:	f108 0801 	add.w	r8, r8, #1
 800858c:	b117      	cbz	r7, 8008594 <_scanf_i+0x110>
 800858e:	3301      	adds	r3, #1
 8008590:	3f01      	subs	r7, #1
 8008592:	60a3      	str	r3, [r4, #8]
 8008594:	6873      	ldr	r3, [r6, #4]
 8008596:	3b01      	subs	r3, #1
 8008598:	2b00      	cmp	r3, #0
 800859a:	6073      	str	r3, [r6, #4]
 800859c:	dd1b      	ble.n	80085d6 <_scanf_i+0x152>
 800859e:	6833      	ldr	r3, [r6, #0]
 80085a0:	3301      	adds	r3, #1
 80085a2:	6033      	str	r3, [r6, #0]
 80085a4:	68a3      	ldr	r3, [r4, #8]
 80085a6:	3b01      	subs	r3, #1
 80085a8:	60a3      	str	r3, [r4, #8]
 80085aa:	e7dc      	b.n	8008566 <_scanf_i+0xe2>
 80085ac:	f1b8 0f02 	cmp.w	r8, #2
 80085b0:	d1ad      	bne.n	800850e <_scanf_i+0x8a>
 80085b2:	6822      	ldr	r2, [r4, #0]
 80085b4:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 80085b8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80085bc:	d1bf      	bne.n	800853e <_scanf_i+0xba>
 80085be:	2110      	movs	r1, #16
 80085c0:	6061      	str	r1, [r4, #4]
 80085c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80085c6:	e7a1      	b.n	800850c <_scanf_i+0x88>
 80085c8:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 80085cc:	6022      	str	r2, [r4, #0]
 80085ce:	780b      	ldrb	r3, [r1, #0]
 80085d0:	702b      	strb	r3, [r5, #0]
 80085d2:	3501      	adds	r5, #1
 80085d4:	e7de      	b.n	8008594 <_scanf_i+0x110>
 80085d6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80085da:	4631      	mov	r1, r6
 80085dc:	4658      	mov	r0, fp
 80085de:	4798      	blx	r3
 80085e0:	2800      	cmp	r0, #0
 80085e2:	d0df      	beq.n	80085a4 <_scanf_i+0x120>
 80085e4:	6823      	ldr	r3, [r4, #0]
 80085e6:	05d9      	lsls	r1, r3, #23
 80085e8:	d50c      	bpl.n	8008604 <_scanf_i+0x180>
 80085ea:	454d      	cmp	r5, r9
 80085ec:	d908      	bls.n	8008600 <_scanf_i+0x17c>
 80085ee:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80085f2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80085f6:	4632      	mov	r2, r6
 80085f8:	4658      	mov	r0, fp
 80085fa:	4798      	blx	r3
 80085fc:	1e6f      	subs	r7, r5, #1
 80085fe:	463d      	mov	r5, r7
 8008600:	454d      	cmp	r5, r9
 8008602:	d029      	beq.n	8008658 <_scanf_i+0x1d4>
 8008604:	6822      	ldr	r2, [r4, #0]
 8008606:	f012 0210 	ands.w	r2, r2, #16
 800860a:	d113      	bne.n	8008634 <_scanf_i+0x1b0>
 800860c:	702a      	strb	r2, [r5, #0]
 800860e:	6863      	ldr	r3, [r4, #4]
 8008610:	9e00      	ldr	r6, [sp, #0]
 8008612:	4649      	mov	r1, r9
 8008614:	4658      	mov	r0, fp
 8008616:	47b0      	blx	r6
 8008618:	f8da 3000 	ldr.w	r3, [sl]
 800861c:	6821      	ldr	r1, [r4, #0]
 800861e:	1d1a      	adds	r2, r3, #4
 8008620:	f8ca 2000 	str.w	r2, [sl]
 8008624:	f011 0f20 	tst.w	r1, #32
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	d010      	beq.n	800864e <_scanf_i+0x1ca>
 800862c:	6018      	str	r0, [r3, #0]
 800862e:	68e3      	ldr	r3, [r4, #12]
 8008630:	3301      	adds	r3, #1
 8008632:	60e3      	str	r3, [r4, #12]
 8008634:	eba5 0509 	sub.w	r5, r5, r9
 8008638:	44a8      	add	r8, r5
 800863a:	6925      	ldr	r5, [r4, #16]
 800863c:	4445      	add	r5, r8
 800863e:	6125      	str	r5, [r4, #16]
 8008640:	2000      	movs	r0, #0
 8008642:	b007      	add	sp, #28
 8008644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008648:	f04f 0800 	mov.w	r8, #0
 800864c:	e7ca      	b.n	80085e4 <_scanf_i+0x160>
 800864e:	07ca      	lsls	r2, r1, #31
 8008650:	bf4c      	ite	mi
 8008652:	8018      	strhmi	r0, [r3, #0]
 8008654:	6018      	strpl	r0, [r3, #0]
 8008656:	e7ea      	b.n	800862e <_scanf_i+0x1aa>
 8008658:	2001      	movs	r0, #1
 800865a:	e7f2      	b.n	8008642 <_scanf_i+0x1be>
 800865c:	08008a6c 	.word	0x08008a6c
 8008660:	080087c9 	.word	0x080087c9
 8008664:	080088e1 	.word	0x080088e1
 8008668:	08008be0 	.word	0x08008be0

0800866c <__sccl>:
 800866c:	b570      	push	{r4, r5, r6, lr}
 800866e:	780b      	ldrb	r3, [r1, #0]
 8008670:	2b5e      	cmp	r3, #94	; 0x5e
 8008672:	bf13      	iteet	ne
 8008674:	1c4a      	addne	r2, r1, #1
 8008676:	1c8a      	addeq	r2, r1, #2
 8008678:	784b      	ldrbeq	r3, [r1, #1]
 800867a:	2100      	movne	r1, #0
 800867c:	bf08      	it	eq
 800867e:	2101      	moveq	r1, #1
 8008680:	1e44      	subs	r4, r0, #1
 8008682:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8008686:	f804 1f01 	strb.w	r1, [r4, #1]!
 800868a:	42ac      	cmp	r4, r5
 800868c:	d1fb      	bne.n	8008686 <__sccl+0x1a>
 800868e:	b913      	cbnz	r3, 8008696 <__sccl+0x2a>
 8008690:	3a01      	subs	r2, #1
 8008692:	4610      	mov	r0, r2
 8008694:	bd70      	pop	{r4, r5, r6, pc}
 8008696:	f081 0401 	eor.w	r4, r1, #1
 800869a:	54c4      	strb	r4, [r0, r3]
 800869c:	1c51      	adds	r1, r2, #1
 800869e:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 80086a2:	2d2d      	cmp	r5, #45	; 0x2d
 80086a4:	f101 36ff 	add.w	r6, r1, #4294967295
 80086a8:	460a      	mov	r2, r1
 80086aa:	d006      	beq.n	80086ba <__sccl+0x4e>
 80086ac:	2d5d      	cmp	r5, #93	; 0x5d
 80086ae:	d0f0      	beq.n	8008692 <__sccl+0x26>
 80086b0:	b90d      	cbnz	r5, 80086b6 <__sccl+0x4a>
 80086b2:	4632      	mov	r2, r6
 80086b4:	e7ed      	b.n	8008692 <__sccl+0x26>
 80086b6:	462b      	mov	r3, r5
 80086b8:	e7ef      	b.n	800869a <__sccl+0x2e>
 80086ba:	780e      	ldrb	r6, [r1, #0]
 80086bc:	2e5d      	cmp	r6, #93	; 0x5d
 80086be:	d0fa      	beq.n	80086b6 <__sccl+0x4a>
 80086c0:	42b3      	cmp	r3, r6
 80086c2:	dcf8      	bgt.n	80086b6 <__sccl+0x4a>
 80086c4:	3301      	adds	r3, #1
 80086c6:	429e      	cmp	r6, r3
 80086c8:	54c4      	strb	r4, [r0, r3]
 80086ca:	dcfb      	bgt.n	80086c4 <__sccl+0x58>
 80086cc:	3102      	adds	r1, #2
 80086ce:	e7e6      	b.n	800869e <__sccl+0x32>

080086d0 <_strtol_l.isra.0>:
 80086d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086d4:	4680      	mov	r8, r0
 80086d6:	4689      	mov	r9, r1
 80086d8:	4692      	mov	sl, r2
 80086da:	461e      	mov	r6, r3
 80086dc:	460f      	mov	r7, r1
 80086de:	463d      	mov	r5, r7
 80086e0:	9808      	ldr	r0, [sp, #32]
 80086e2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80086e6:	f000 f947 	bl	8008978 <__locale_ctype_ptr_l>
 80086ea:	4420      	add	r0, r4
 80086ec:	7843      	ldrb	r3, [r0, #1]
 80086ee:	f013 0308 	ands.w	r3, r3, #8
 80086f2:	d132      	bne.n	800875a <_strtol_l.isra.0+0x8a>
 80086f4:	2c2d      	cmp	r4, #45	; 0x2d
 80086f6:	d132      	bne.n	800875e <_strtol_l.isra.0+0x8e>
 80086f8:	787c      	ldrb	r4, [r7, #1]
 80086fa:	1cbd      	adds	r5, r7, #2
 80086fc:	2201      	movs	r2, #1
 80086fe:	2e00      	cmp	r6, #0
 8008700:	d05d      	beq.n	80087be <_strtol_l.isra.0+0xee>
 8008702:	2e10      	cmp	r6, #16
 8008704:	d109      	bne.n	800871a <_strtol_l.isra.0+0x4a>
 8008706:	2c30      	cmp	r4, #48	; 0x30
 8008708:	d107      	bne.n	800871a <_strtol_l.isra.0+0x4a>
 800870a:	782b      	ldrb	r3, [r5, #0]
 800870c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008710:	2b58      	cmp	r3, #88	; 0x58
 8008712:	d14f      	bne.n	80087b4 <_strtol_l.isra.0+0xe4>
 8008714:	786c      	ldrb	r4, [r5, #1]
 8008716:	2610      	movs	r6, #16
 8008718:	3502      	adds	r5, #2
 800871a:	2a00      	cmp	r2, #0
 800871c:	bf14      	ite	ne
 800871e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008722:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008726:	2700      	movs	r7, #0
 8008728:	fbb1 fcf6 	udiv	ip, r1, r6
 800872c:	4638      	mov	r0, r7
 800872e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8008732:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008736:	2b09      	cmp	r3, #9
 8008738:	d817      	bhi.n	800876a <_strtol_l.isra.0+0x9a>
 800873a:	461c      	mov	r4, r3
 800873c:	42a6      	cmp	r6, r4
 800873e:	dd23      	ble.n	8008788 <_strtol_l.isra.0+0xb8>
 8008740:	1c7b      	adds	r3, r7, #1
 8008742:	d007      	beq.n	8008754 <_strtol_l.isra.0+0x84>
 8008744:	4584      	cmp	ip, r0
 8008746:	d31c      	bcc.n	8008782 <_strtol_l.isra.0+0xb2>
 8008748:	d101      	bne.n	800874e <_strtol_l.isra.0+0x7e>
 800874a:	45a6      	cmp	lr, r4
 800874c:	db19      	blt.n	8008782 <_strtol_l.isra.0+0xb2>
 800874e:	fb00 4006 	mla	r0, r0, r6, r4
 8008752:	2701      	movs	r7, #1
 8008754:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008758:	e7eb      	b.n	8008732 <_strtol_l.isra.0+0x62>
 800875a:	462f      	mov	r7, r5
 800875c:	e7bf      	b.n	80086de <_strtol_l.isra.0+0xe>
 800875e:	2c2b      	cmp	r4, #43	; 0x2b
 8008760:	bf04      	itt	eq
 8008762:	1cbd      	addeq	r5, r7, #2
 8008764:	787c      	ldrbeq	r4, [r7, #1]
 8008766:	461a      	mov	r2, r3
 8008768:	e7c9      	b.n	80086fe <_strtol_l.isra.0+0x2e>
 800876a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800876e:	2b19      	cmp	r3, #25
 8008770:	d801      	bhi.n	8008776 <_strtol_l.isra.0+0xa6>
 8008772:	3c37      	subs	r4, #55	; 0x37
 8008774:	e7e2      	b.n	800873c <_strtol_l.isra.0+0x6c>
 8008776:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800877a:	2b19      	cmp	r3, #25
 800877c:	d804      	bhi.n	8008788 <_strtol_l.isra.0+0xb8>
 800877e:	3c57      	subs	r4, #87	; 0x57
 8008780:	e7dc      	b.n	800873c <_strtol_l.isra.0+0x6c>
 8008782:	f04f 37ff 	mov.w	r7, #4294967295
 8008786:	e7e5      	b.n	8008754 <_strtol_l.isra.0+0x84>
 8008788:	1c7b      	adds	r3, r7, #1
 800878a:	d108      	bne.n	800879e <_strtol_l.isra.0+0xce>
 800878c:	2322      	movs	r3, #34	; 0x22
 800878e:	f8c8 3000 	str.w	r3, [r8]
 8008792:	4608      	mov	r0, r1
 8008794:	f1ba 0f00 	cmp.w	sl, #0
 8008798:	d107      	bne.n	80087aa <_strtol_l.isra.0+0xda>
 800879a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800879e:	b102      	cbz	r2, 80087a2 <_strtol_l.isra.0+0xd2>
 80087a0:	4240      	negs	r0, r0
 80087a2:	f1ba 0f00 	cmp.w	sl, #0
 80087a6:	d0f8      	beq.n	800879a <_strtol_l.isra.0+0xca>
 80087a8:	b10f      	cbz	r7, 80087ae <_strtol_l.isra.0+0xde>
 80087aa:	f105 39ff 	add.w	r9, r5, #4294967295
 80087ae:	f8ca 9000 	str.w	r9, [sl]
 80087b2:	e7f2      	b.n	800879a <_strtol_l.isra.0+0xca>
 80087b4:	2430      	movs	r4, #48	; 0x30
 80087b6:	2e00      	cmp	r6, #0
 80087b8:	d1af      	bne.n	800871a <_strtol_l.isra.0+0x4a>
 80087ba:	2608      	movs	r6, #8
 80087bc:	e7ad      	b.n	800871a <_strtol_l.isra.0+0x4a>
 80087be:	2c30      	cmp	r4, #48	; 0x30
 80087c0:	d0a3      	beq.n	800870a <_strtol_l.isra.0+0x3a>
 80087c2:	260a      	movs	r6, #10
 80087c4:	e7a9      	b.n	800871a <_strtol_l.isra.0+0x4a>
	...

080087c8 <_strtol_r>:
 80087c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087ca:	4c06      	ldr	r4, [pc, #24]	; (80087e4 <_strtol_r+0x1c>)
 80087cc:	4d06      	ldr	r5, [pc, #24]	; (80087e8 <_strtol_r+0x20>)
 80087ce:	6824      	ldr	r4, [r4, #0]
 80087d0:	6a24      	ldr	r4, [r4, #32]
 80087d2:	2c00      	cmp	r4, #0
 80087d4:	bf08      	it	eq
 80087d6:	462c      	moveq	r4, r5
 80087d8:	9400      	str	r4, [sp, #0]
 80087da:	f7ff ff79 	bl	80086d0 <_strtol_l.isra.0>
 80087de:	b003      	add	sp, #12
 80087e0:	bd30      	pop	{r4, r5, pc}
 80087e2:	bf00      	nop
 80087e4:	2000000c 	.word	0x2000000c
 80087e8:	20000070 	.word	0x20000070

080087ec <_strtoul_l.isra.0>:
 80087ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087f0:	4680      	mov	r8, r0
 80087f2:	4689      	mov	r9, r1
 80087f4:	4692      	mov	sl, r2
 80087f6:	461e      	mov	r6, r3
 80087f8:	460f      	mov	r7, r1
 80087fa:	463d      	mov	r5, r7
 80087fc:	9808      	ldr	r0, [sp, #32]
 80087fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008802:	f000 f8b9 	bl	8008978 <__locale_ctype_ptr_l>
 8008806:	4420      	add	r0, r4
 8008808:	7843      	ldrb	r3, [r0, #1]
 800880a:	f013 0308 	ands.w	r3, r3, #8
 800880e:	d130      	bne.n	8008872 <_strtoul_l.isra.0+0x86>
 8008810:	2c2d      	cmp	r4, #45	; 0x2d
 8008812:	d130      	bne.n	8008876 <_strtoul_l.isra.0+0x8a>
 8008814:	787c      	ldrb	r4, [r7, #1]
 8008816:	1cbd      	adds	r5, r7, #2
 8008818:	2101      	movs	r1, #1
 800881a:	2e00      	cmp	r6, #0
 800881c:	d05c      	beq.n	80088d8 <_strtoul_l.isra.0+0xec>
 800881e:	2e10      	cmp	r6, #16
 8008820:	d109      	bne.n	8008836 <_strtoul_l.isra.0+0x4a>
 8008822:	2c30      	cmp	r4, #48	; 0x30
 8008824:	d107      	bne.n	8008836 <_strtoul_l.isra.0+0x4a>
 8008826:	782b      	ldrb	r3, [r5, #0]
 8008828:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800882c:	2b58      	cmp	r3, #88	; 0x58
 800882e:	d14e      	bne.n	80088ce <_strtoul_l.isra.0+0xe2>
 8008830:	786c      	ldrb	r4, [r5, #1]
 8008832:	2610      	movs	r6, #16
 8008834:	3502      	adds	r5, #2
 8008836:	f04f 32ff 	mov.w	r2, #4294967295
 800883a:	2300      	movs	r3, #0
 800883c:	fbb2 f2f6 	udiv	r2, r2, r6
 8008840:	fb06 fc02 	mul.w	ip, r6, r2
 8008844:	ea6f 0c0c 	mvn.w	ip, ip
 8008848:	4618      	mov	r0, r3
 800884a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800884e:	2f09      	cmp	r7, #9
 8008850:	d817      	bhi.n	8008882 <_strtoul_l.isra.0+0x96>
 8008852:	463c      	mov	r4, r7
 8008854:	42a6      	cmp	r6, r4
 8008856:	dd23      	ble.n	80088a0 <_strtoul_l.isra.0+0xb4>
 8008858:	2b00      	cmp	r3, #0
 800885a:	db1e      	blt.n	800889a <_strtoul_l.isra.0+0xae>
 800885c:	4282      	cmp	r2, r0
 800885e:	d31c      	bcc.n	800889a <_strtoul_l.isra.0+0xae>
 8008860:	d101      	bne.n	8008866 <_strtoul_l.isra.0+0x7a>
 8008862:	45a4      	cmp	ip, r4
 8008864:	db19      	blt.n	800889a <_strtoul_l.isra.0+0xae>
 8008866:	fb00 4006 	mla	r0, r0, r6, r4
 800886a:	2301      	movs	r3, #1
 800886c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008870:	e7eb      	b.n	800884a <_strtoul_l.isra.0+0x5e>
 8008872:	462f      	mov	r7, r5
 8008874:	e7c1      	b.n	80087fa <_strtoul_l.isra.0+0xe>
 8008876:	2c2b      	cmp	r4, #43	; 0x2b
 8008878:	bf04      	itt	eq
 800887a:	1cbd      	addeq	r5, r7, #2
 800887c:	787c      	ldrbeq	r4, [r7, #1]
 800887e:	4619      	mov	r1, r3
 8008880:	e7cb      	b.n	800881a <_strtoul_l.isra.0+0x2e>
 8008882:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008886:	2f19      	cmp	r7, #25
 8008888:	d801      	bhi.n	800888e <_strtoul_l.isra.0+0xa2>
 800888a:	3c37      	subs	r4, #55	; 0x37
 800888c:	e7e2      	b.n	8008854 <_strtoul_l.isra.0+0x68>
 800888e:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008892:	2f19      	cmp	r7, #25
 8008894:	d804      	bhi.n	80088a0 <_strtoul_l.isra.0+0xb4>
 8008896:	3c57      	subs	r4, #87	; 0x57
 8008898:	e7dc      	b.n	8008854 <_strtoul_l.isra.0+0x68>
 800889a:	f04f 33ff 	mov.w	r3, #4294967295
 800889e:	e7e5      	b.n	800886c <_strtoul_l.isra.0+0x80>
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	da09      	bge.n	80088b8 <_strtoul_l.isra.0+0xcc>
 80088a4:	2322      	movs	r3, #34	; 0x22
 80088a6:	f8c8 3000 	str.w	r3, [r8]
 80088aa:	f04f 30ff 	mov.w	r0, #4294967295
 80088ae:	f1ba 0f00 	cmp.w	sl, #0
 80088b2:	d107      	bne.n	80088c4 <_strtoul_l.isra.0+0xd8>
 80088b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088b8:	b101      	cbz	r1, 80088bc <_strtoul_l.isra.0+0xd0>
 80088ba:	4240      	negs	r0, r0
 80088bc:	f1ba 0f00 	cmp.w	sl, #0
 80088c0:	d0f8      	beq.n	80088b4 <_strtoul_l.isra.0+0xc8>
 80088c2:	b10b      	cbz	r3, 80088c8 <_strtoul_l.isra.0+0xdc>
 80088c4:	f105 39ff 	add.w	r9, r5, #4294967295
 80088c8:	f8ca 9000 	str.w	r9, [sl]
 80088cc:	e7f2      	b.n	80088b4 <_strtoul_l.isra.0+0xc8>
 80088ce:	2430      	movs	r4, #48	; 0x30
 80088d0:	2e00      	cmp	r6, #0
 80088d2:	d1b0      	bne.n	8008836 <_strtoul_l.isra.0+0x4a>
 80088d4:	2608      	movs	r6, #8
 80088d6:	e7ae      	b.n	8008836 <_strtoul_l.isra.0+0x4a>
 80088d8:	2c30      	cmp	r4, #48	; 0x30
 80088da:	d0a4      	beq.n	8008826 <_strtoul_l.isra.0+0x3a>
 80088dc:	260a      	movs	r6, #10
 80088de:	e7aa      	b.n	8008836 <_strtoul_l.isra.0+0x4a>

080088e0 <_strtoul_r>:
 80088e0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80088e2:	4c06      	ldr	r4, [pc, #24]	; (80088fc <_strtoul_r+0x1c>)
 80088e4:	4d06      	ldr	r5, [pc, #24]	; (8008900 <_strtoul_r+0x20>)
 80088e6:	6824      	ldr	r4, [r4, #0]
 80088e8:	6a24      	ldr	r4, [r4, #32]
 80088ea:	2c00      	cmp	r4, #0
 80088ec:	bf08      	it	eq
 80088ee:	462c      	moveq	r4, r5
 80088f0:	9400      	str	r4, [sp, #0]
 80088f2:	f7ff ff7b 	bl	80087ec <_strtoul_l.isra.0>
 80088f6:	b003      	add	sp, #12
 80088f8:	bd30      	pop	{r4, r5, pc}
 80088fa:	bf00      	nop
 80088fc:	2000000c 	.word	0x2000000c
 8008900:	20000070 	.word	0x20000070

08008904 <__submore>:
 8008904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008908:	460c      	mov	r4, r1
 800890a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800890c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008910:	4299      	cmp	r1, r3
 8008912:	d11d      	bne.n	8008950 <__submore+0x4c>
 8008914:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008918:	f7fd fe38 	bl	800658c <_malloc_r>
 800891c:	b918      	cbnz	r0, 8008926 <__submore+0x22>
 800891e:	f04f 30ff 	mov.w	r0, #4294967295
 8008922:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008926:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800892a:	63a3      	str	r3, [r4, #56]	; 0x38
 800892c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8008930:	6360      	str	r0, [r4, #52]	; 0x34
 8008932:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8008936:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800893a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800893e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008942:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8008946:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800894a:	6020      	str	r0, [r4, #0]
 800894c:	2000      	movs	r0, #0
 800894e:	e7e8      	b.n	8008922 <__submore+0x1e>
 8008950:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8008952:	0077      	lsls	r7, r6, #1
 8008954:	463a      	mov	r2, r7
 8008956:	f000 f833 	bl	80089c0 <_realloc_r>
 800895a:	4605      	mov	r5, r0
 800895c:	2800      	cmp	r0, #0
 800895e:	d0de      	beq.n	800891e <__submore+0x1a>
 8008960:	eb00 0806 	add.w	r8, r0, r6
 8008964:	4601      	mov	r1, r0
 8008966:	4632      	mov	r2, r6
 8008968:	4640      	mov	r0, r8
 800896a:	f7ff f887 	bl	8007a7c <memcpy>
 800896e:	f8c4 8000 	str.w	r8, [r4]
 8008972:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8008976:	e7e9      	b.n	800894c <__submore+0x48>

08008978 <__locale_ctype_ptr_l>:
 8008978:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800897c:	4770      	bx	lr
	...

08008980 <__locale_ctype_ptr>:
 8008980:	4b04      	ldr	r3, [pc, #16]	; (8008994 <__locale_ctype_ptr+0x14>)
 8008982:	4a05      	ldr	r2, [pc, #20]	; (8008998 <__locale_ctype_ptr+0x18>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	6a1b      	ldr	r3, [r3, #32]
 8008988:	2b00      	cmp	r3, #0
 800898a:	bf08      	it	eq
 800898c:	4613      	moveq	r3, r2
 800898e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8008992:	4770      	bx	lr
 8008994:	2000000c 	.word	0x2000000c
 8008998:	20000070 	.word	0x20000070

0800899c <__ascii_mbtowc>:
 800899c:	b082      	sub	sp, #8
 800899e:	b901      	cbnz	r1, 80089a2 <__ascii_mbtowc+0x6>
 80089a0:	a901      	add	r1, sp, #4
 80089a2:	b142      	cbz	r2, 80089b6 <__ascii_mbtowc+0x1a>
 80089a4:	b14b      	cbz	r3, 80089ba <__ascii_mbtowc+0x1e>
 80089a6:	7813      	ldrb	r3, [r2, #0]
 80089a8:	600b      	str	r3, [r1, #0]
 80089aa:	7812      	ldrb	r2, [r2, #0]
 80089ac:	1c10      	adds	r0, r2, #0
 80089ae:	bf18      	it	ne
 80089b0:	2001      	movne	r0, #1
 80089b2:	b002      	add	sp, #8
 80089b4:	4770      	bx	lr
 80089b6:	4610      	mov	r0, r2
 80089b8:	e7fb      	b.n	80089b2 <__ascii_mbtowc+0x16>
 80089ba:	f06f 0001 	mvn.w	r0, #1
 80089be:	e7f8      	b.n	80089b2 <__ascii_mbtowc+0x16>

080089c0 <_realloc_r>:
 80089c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089c2:	4607      	mov	r7, r0
 80089c4:	4614      	mov	r4, r2
 80089c6:	460e      	mov	r6, r1
 80089c8:	b921      	cbnz	r1, 80089d4 <_realloc_r+0x14>
 80089ca:	4611      	mov	r1, r2
 80089cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80089d0:	f7fd bddc 	b.w	800658c <_malloc_r>
 80089d4:	b922      	cbnz	r2, 80089e0 <_realloc_r+0x20>
 80089d6:	f7fd fd8b 	bl	80064f0 <_free_r>
 80089da:	4625      	mov	r5, r4
 80089dc:	4628      	mov	r0, r5
 80089de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089e0:	f000 f821 	bl	8008a26 <_malloc_usable_size_r>
 80089e4:	42a0      	cmp	r0, r4
 80089e6:	d20f      	bcs.n	8008a08 <_realloc_r+0x48>
 80089e8:	4621      	mov	r1, r4
 80089ea:	4638      	mov	r0, r7
 80089ec:	f7fd fdce 	bl	800658c <_malloc_r>
 80089f0:	4605      	mov	r5, r0
 80089f2:	2800      	cmp	r0, #0
 80089f4:	d0f2      	beq.n	80089dc <_realloc_r+0x1c>
 80089f6:	4631      	mov	r1, r6
 80089f8:	4622      	mov	r2, r4
 80089fa:	f7ff f83f 	bl	8007a7c <memcpy>
 80089fe:	4631      	mov	r1, r6
 8008a00:	4638      	mov	r0, r7
 8008a02:	f7fd fd75 	bl	80064f0 <_free_r>
 8008a06:	e7e9      	b.n	80089dc <_realloc_r+0x1c>
 8008a08:	4635      	mov	r5, r6
 8008a0a:	e7e7      	b.n	80089dc <_realloc_r+0x1c>

08008a0c <__ascii_wctomb>:
 8008a0c:	b149      	cbz	r1, 8008a22 <__ascii_wctomb+0x16>
 8008a0e:	2aff      	cmp	r2, #255	; 0xff
 8008a10:	bf85      	ittet	hi
 8008a12:	238a      	movhi	r3, #138	; 0x8a
 8008a14:	6003      	strhi	r3, [r0, #0]
 8008a16:	700a      	strbls	r2, [r1, #0]
 8008a18:	f04f 30ff 	movhi.w	r0, #4294967295
 8008a1c:	bf98      	it	ls
 8008a1e:	2001      	movls	r0, #1
 8008a20:	4770      	bx	lr
 8008a22:	4608      	mov	r0, r1
 8008a24:	4770      	bx	lr

08008a26 <_malloc_usable_size_r>:
 8008a26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a2a:	1f18      	subs	r0, r3, #4
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	bfbc      	itt	lt
 8008a30:	580b      	ldrlt	r3, [r1, r0]
 8008a32:	18c0      	addlt	r0, r0, r3
 8008a34:	4770      	bx	lr
	...

08008a38 <_init>:
 8008a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a3a:	bf00      	nop
 8008a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a3e:	bc08      	pop	{r3}
 8008a40:	469e      	mov	lr, r3
 8008a42:	4770      	bx	lr

08008a44 <_fini>:
 8008a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a46:	bf00      	nop
 8008a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a4a:	bc08      	pop	{r3}
 8008a4c:	469e      	mov	lr, r3
 8008a4e:	4770      	bx	lr
