library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity sumador is
	Port( S0: out std_logic;
			C0: in std_logic;
			S1: out std_logic;
			C1: in std_logic;
			S2: out std_logic;
			Cs: out std_logic);
	end sumador;
	
architecture sum of sumador is
begin
	S0 <= B0 XOR A0;
	C0 <= (B0 AND A0);
	S1 <= C0 XOR B1 XOR A1;
	C1 <= (B1 AND C0) OR (A1 AND C0) OR (B1 AND A1);
	S2 <= B2 XOR A2 XOR C1;
	Cs <= (B2 AND C1) OR (A2 AND C1) OR (B2 AND A2);
end sum;