$date
	Sun Oct 23 03:32:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#987266
b100 &
b100 %
1$
b100 !
1"
#987267
0"
#987270
b10 &
b10 %
#987274
b1 &
b1 %
1#
#987278
b0 &
0#
b0 %
0$
#2035669
b10111 !
1"
#2035670
b10111 &
b10111 %
1$
#2035671
0"
#2035674
b1000110 &
b1000110 %
#2035678
b100011 &
b100011 %
#2035682
b1101010 &
b1101010 %
#2035686
b110101 &
b110101 %
#2035690
b10100000 &
b10100000 %
#2035694
b1010000 &
b1010000 %
#2035698
b101000 &
b101000 %
#2035702
b10100 &
b10100 %
#2035706
b1010 &
b1010 %
#2035710
b101 &
b101 %
#2035714
b10000 &
b10000 %
#2035718
b1000 &
b1000 %
#2035722
b100 &
b100 %
#2035726
b10 &
b10 %
#2035730
b1 &
b1 %
1#
#2035734
b0 &
0#
b0 %
0$
#3052202
b10111 &
b10111 %
1$
1"
#3052203
0"
#3052206
b1000110 &
b1000110 %
#3052210
b100011 &
b100011 %
#3052214
b1101010 &
b1101010 %
#3052218
b110101 &
b110101 %
#3052222
b10100000 &
b10100000 %
#3052226
b1010000 &
b1010000 %
#3052230
b101000 &
b101000 %
#3052234
b10100 &
b10100 %
#3052238
b1010 &
b1010 %
#3052242
b101 &
b101 %
#3052246
b10000 &
b10000 %
#3052250
b1000 &
b1000 %
#3052254
b100 &
b100 %
#3052258
b10 &
b10 %
#3052262
b1 &
1#
b1 %
#3052266
b0 &
b0 %
0#
0$
#4500012
