<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1139' ll='1144' type='llvm::MachineInstr &amp; llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1146' u='c' c='_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1138'>// Retrieve a reference to the current operand.</doc>
<use f='llvm/llvm/lib/CodeGen/CalcSpillWeights.cpp' l='208' u='c' c='_ZN4llvm14VirtRegAuxInfo16weightCalcHelperERNS_12LiveIntervalEPNS_9SlotIndexES4_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='188' u='c' c='_ZN4llvm17InstructionSelect20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='190' u='c' c='_ZN4llvm17InstructionSelect20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='293' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller9isSnippetERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='332' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller18collectRegsToSpillEv'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='461' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller24eliminateRedundantSpillsERN4llvm12LiveIntervalEPNS1_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='661' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller16reMaterializeAllEv'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='980' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller15spillAroundUsesEj'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1106' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller8spillAllEv'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeShrink.cpp' l='198' u='c' c='_ZN12_GLOBAL__N_115LiveRangeShrink20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='735' u='c' c='_ZN4llvm17SwingSchedulerDAG20updatePhiDependencesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='405' u='c' c='_ZNK4llvm19MachineRegisterInfo10getVRegDefEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='416' u='c' c='_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='544' u='c' c='_ZNK4llvm19MachineRegisterInfo27markUsesInDebugValueAsUndefEj'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1514' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEjRKN4llvm8SmallSetIjLj2ESt4lessIjEEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='122' u='c' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocFast.cpp' l='790' u='c' c='_ZN12_GLOBAL__N_112RegAllocFast13defineVirtRegERN4llvm12MachineInstrEjjj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1667' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEjjj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2046' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='615' u='c' c='_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='528' u='c' c='_ZL22findOnlyInterestingUsejPN4llvm17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRjS7_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='212' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='225' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='246' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='246' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='305' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='324' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='237' u='c' c='_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='238' u='c' c='_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='239' u='c' c='_ZNK12_GLOBAL__N_119R600VectorRegMerger13RebuildVectorEPNS_10RegSeqInfoEPKS1_RKSt6vectorISt4pairIjjESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='285' u='c' c='_ZNK12_GLOBAL__N_119R600VectorRegMerger20areAllUsesSwizzeableEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp' l='357' u='c' c='_ZN12_GLOBAL__N_119R600VectorRegMerger20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='247' u='c' c='_ZL27foldVGPRCopyIntoRegSequenceRN4llvm12MachineInstrEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='315' u='c' c='_ZL12isDefBetweenjN4llvm9SlotIndexES0_PKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2783' u='c' c='_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='123' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion9getDefRegEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='132' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion9getDefRegEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1456' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1707' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1733' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1770' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1885' u='c' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='467' u='c' c='_ZL12regIsPICBasejRKN4llvm19MachineRegisterInfoE'/>
