<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>RX DMA Calypte &mdash; Open FPGA Modules Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../../_static/css/theme_overrides.css?v=b530091d" />

  
  <!--[if lt IE 9]>
    <script src="../../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../../../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../../../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../../../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../search.html" />
    <link rel="next" title="Input Buffer" href="comp/input_buffer/readme.html" />
    <link rel="prev" title="DMA Calypte" href="../../readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../../index.html" class="icon icon-home">
            Open FPGA Modules Docs
          </a>
              <div class="version">
                Git branch: main, <br> Git hash: 6c9ac4a5
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Build system:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../build/readme.html">Build System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../fl.html">FL Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../flu.html">FLU Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../../pcie.html">PCIe Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/mtc/readme.html">MTC (MI Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/ptc/readme.html">PTC (PCIe Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/ptc/comp/tag_manager/readme.html">PTC Tag Manager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/common/readme.html">PCI_EXT_CAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/logic/byte_count/readme.html">PCIE Byte Count</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/logic/byte_en_decoder/readme.html">PCIe Byte Enable Decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/others/hdr_gen/readme.html">PCIE Header parsing/deparsing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/convertors/readme.html">PCIE CONVERSION UNITS</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../readme.html">DMA Calypte</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../readme.html#provided-dma-configurations">Provided DMA configurations</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../readme.html#subcomponents">Subcomponents</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#">RX DMA Calypte</a></li>
<li class="toctree-l4"><a class="reference internal" href="../tx/readme.html">TX DMA Calypte</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ver.html">UVM Verification</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Packages:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../base/pkg/readme.html">Packages</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../../index.html">Open FPGA Modules Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../../pcie.html">PCIe Tools</a></li>
          <li class="breadcrumb-item"><a href="../../readme.html">DMA Calypte</a></li>
      <li class="breadcrumb-item active">RX DMA Calypte</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../../_sources/comp/dma/dma_calypte/comp/rx/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="rx-dma-calypte">
<span id="id1"></span><h1>RX DMA Calypte<a class="headerlink" href="#rx-dma-calypte" title="Link to this heading"></a></h1>
<p>This is receiving part of the DMA Calypte core. Simple block scheme is provided
in the following figure:</p>
<figure class="align-center">
<a class="reference internal image-reference" href="../../../../../_images/rx_dma_calypte_arch.svg"><img alt="../../../../../_images/rx_dma_calypte_arch.svg" height="3961" src="../../../../../_images/rx_dma_calypte_arch.svg" width="8713" /></a>
</figure>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-rx_dma_calypte">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">RX_DMA_CALYPTE</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-rx_dma_calypte" title="Link to this definition"></a></dt>
<dd><span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“ULTRASCALE”</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte-mi_width"><td><p>MI_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td><p>Width of MI bus</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte-user_rx_mfb_regions"><td><p>USER_RX_MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td><p>User Logic MFB configuration</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte-user_rx_mfb_region_size"><td><p>USER_RX_MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte-user_rx_mfb_block_size"><td><p>USER_RX_MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte-user_rx_mfb_item_width"><td><p>USER_RX_MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte-pcie_up_mfb_regions"><td><p>PCIE_UP_MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td><p>PCIe MFB configuration</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte-pcie_up_mfb_region_size"><td><p>PCIE_UP_MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte-pcie_up_mfb_block_size"><td><p>PCIE_UP_MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte-pcie_up_mfb_item_width"><td><p>PCIE_UP_MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte-channels"><td><p>CHANNELS</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Total number of DMA Channels within this DMA Endpoint</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte-pointer_width"><td><p>POINTER_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>16</p></td>
<td><ul class="simple">
<li><p>Width of Software and Hardware Descriptor/Header Pointer</p></li>
<li><p>Defines width of signals used for these values in DMA Module</p></li>
<li><p>Affects logic complexity</p></li>
<li><p>Maximum value: 32 (restricted by size of pointer MI registers)</p></li>
</ul>
</td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte-sw_addr_width"><td><p>SW_ADDR_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td><p>Width of RAM address</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte-cntrs_width"><td><p>CNTRS_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td><p>Actual width of packet and byte counters</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte-hdr_meta_width"><td><p>HDR_META_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>24</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-rx_dma_calypte-pkt_size_max"><td><p>PKT_SIZE_MAX</p></td>
<td><p>natural</p></td>
<td><p>2**16 - 1</p></td>
<td><ul class="simple">
<li><p>Maximum size of a packet (in bytes).</p></li>
<li><p>Defines width of Packet length signals.</p></li>
<li><p>Maximum allowed value is 2**16 - 1</p></li>
</ul>
</td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-rx_dma_calypte-trbuf_fifo_en"><td><p>TRBUF_FIFO_EN</p></td>
<td><p>boolean</p></td>
<td><p>FALSE</p></td>
<td></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>MI interface for SW access</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-mi_addr"><td><p>MI_ADDR</p></td>
<td><p>std_logic_vector(MI_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-mi_dwr"><td><p>MI_DWR</p></td>
<td><p>std_logic_vector(MI_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-mi_be"><td><p>MI_BE</p></td>
<td><p>std_logic_vector(MI_WIDTH/8-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-mi_rd"><td><p>MI_RD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-mi_wr"><td><p>MI_WR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-mi_drd"><td><p>MI_DRD</p></td>
<td><p>std_logic_vector(MI_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-mi_ardy"><td><p>MI_ARDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-mi_drdy"><td><p>MI_DRDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>MFB input interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-user_rx_mfb_meta_hdr_meta"><td><p>USER_RX_MFB_META_HDR_META</p></td>
<td><p>std_logic_vector(HDR_META_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-user_rx_mfb_meta_chan"><td><p>USER_RX_MFB_META_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-user_rx_mfb_meta_pkt_size"><td><p>USER_RX_MFB_META_PKT_SIZE</p></td>
<td><p>std_logic_vector(log2(PKT_SIZE_MAX+1)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-user_rx_mfb_data"><td><p>USER_RX_MFB_DATA</p></td>
<td><p>std_logic_vector(USER_RX_MFB_REGIONS*USER_RX_MFB_REGION_SIZE*USER_RX_MFB_BLOCK_SIZE*USER_RX_MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-user_rx_mfb_sof"><td><p>USER_RX_MFB_SOF</p></td>
<td><p>std_logic_vector(USER_RX_MFB_REGIONS - 1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-user_rx_mfb_eof"><td><p>USER_RX_MFB_EOF</p></td>
<td><p>std_logic_vector(USER_RX_MFB_REGIONS - 1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-user_rx_mfb_sof_pos"><td><p>USER_RX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(USER_RX_MFB_REGIONS*max(1, log2(USER_RX_MFB_REGION_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-user_rx_mfb_eof_pos"><td><p>USER_RX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(USER_RX_MFB_REGIONS*max(1, log2(USER_RX_MFB_REGION_SIZE*USER_RX_MFB_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-user_rx_mfb_src_rdy"><td><p>USER_RX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-user_rx_mfb_dst_rdy"><td><p>USER_RX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>MFB output interface</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-pcie_up_mfb_data"><td><p>PCIE_UP_MFB_DATA</p></td>
<td><p>std_logic_vector(PCIE_UP_MFB_REGIONS*PCIE_UP_MFB_REGION_SIZE*PCIE_UP_MFB_BLOCK_SIZE*PCIE_UP_MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-pcie_up_mfb_meta"><td><p>PCIE_UP_MFB_META</p></td>
<td><p>std_logic_vector(PCIE_UP_MFB_REGIONS*PCIE_RQ_META_WIDTH - 1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-pcie_up_mfb_sof"><td><p>PCIE_UP_MFB_SOF</p></td>
<td><p>std_logic_vector(PCIE_UP_MFB_REGIONS - 1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-pcie_up_mfb_eof"><td><p>PCIE_UP_MFB_EOF</p></td>
<td><p>std_logic_vector(PCIE_UP_MFB_REGIONS - 1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-pcie_up_mfb_sof_pos"><td><p>PCIE_UP_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(PCIE_UP_MFB_REGIONS*max(1, log2(PCIE_UP_MFB_REGION_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-pcie_up_mfb_eof_pos"><td><p>PCIE_UP_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(PCIE_UP_MFB_REGIONS*max(1, log2(PCIE_UP_MFB_REGION_SIZE*PCIE_UP_MFB_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-rx_dma_calypte-pcie_up_mfb_src_rdy"><td><p>PCIE_UP_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-rx_dma_calypte-pcie_up_mfb_dst_rdy"><td><p>PCIE_UP_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

<section id="subcomponents">
<h2>Subcomponents<a class="headerlink" href="#subcomponents" title="Link to this heading"></a></h2>
<div class="toctree-wrapper compound">
<p class="caption" role="heading"><span class="caption-text">Subcomponents</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="comp/input_buffer/readme.html">Input Buffer</a></li>
<li class="toctree-l1"><a class="reference internal" href="comp/trans_buffer/readme.html">Transaction Buffer</a></li>
<li class="toctree-l1"><a class="reference internal" href="comp/hdr_insertor/readme.html">Header Insertor</a></li>
<li class="toctree-l1"><a class="reference internal" href="comp/hdr_manager/readme.html">Header Manager</a></li>
<li class="toctree-l1"><a class="reference internal" href="comp/software_manager/readme.html">Software Manager</a></li>
</ul>
</div>
<section id="uvm-verification">
<h3>UVM Verification<a class="headerlink" href="#uvm-verification" title="Link to this heading"></a></h3>
<figure class="align-center">
<a class="reference internal image-reference" href="../../../../../_images/uvm_ver.jpg"><img alt="../../../../../_images/uvm_ver.jpg" src="../../../../../_images/uvm_ver.jpg" style="width: 390.59999999999997px; height: 294.59999999999997px;" /></a>
</figure>
</section>
</section>
<section id="verification-plan">
<h2>Verification Plan<a class="headerlink" href="#verification-plan" title="Link to this heading"></a></h2>
<p>TODO:</p>
</section>
<section id="coverage-mesure">
<h2>Coverage Mesure<a class="headerlink" href="#coverage-mesure" title="Link to this heading"></a></h2>
<p>There is three test in Multiver script. High percentage of uncovered lines is due to unreacheable states and due to mi comunication with software manager. Mi comunication is tested by hw tests.</p>
<table class="docutils align-default" id="id2">
<caption><span class="caption-text">test configuration</span><a class="headerlink" href="#id2" title="Link to this table"></a></caption>
<colgroup>
<col style="width: 16.7%" />
<col style="width: 16.7%" />
<col style="width: 16.7%" />
<col style="width: 16.7%" />
<col style="width: 16.7%" />
<col style="width: 16.7%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>conf name</p></th>
<th class="head"><p>Regions</p></th>
<th class="head"><p>Max packet size</p></th>
<th class="head"><p>buffer addres width</p></th>
<th class="head"><p>input fifo (RX)</p></th>
<th class="head"><p>channels num</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>default</p></td>
<td><p>1(~40Gb/s)</p></td>
<td><p>2^16-1</p></td>
<td><p>16-bit</p></td>
<td><p>NONE</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>32_channel</p></td>
<td><p>1(~40Gb/s)</p></td>
<td><p>2^16-1</p></td>
<td><p>16-bit</p></td>
<td><p>NONE</p></td>
<td><p>32</p></td>
</tr>
<tr class="row-even"><td><p>32_channel</p></td>
<td><p>1(~40Gb/s)</p></td>
<td><p>2^16-1</p></td>
<td><p>16-bit</p></td>
<td><p>On input</p></td>
<td><p>2</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default" id="id3">
<caption><span class="caption-text">coverage</span><a class="headerlink" href="#id3" title="Link to this table"></a></caption>
<colgroup>
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>conf name</p></th>
<th class="head"><p>base</p></th>
<th class="head"><p>full speed</p></th>
<th class="head"><p>merge</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>default</p></td>
<td><p>63.1942%</p></td>
<td><p>63.4521%</p></td>
<td><p>64.0038%</p></td>
</tr>
<tr class="row-odd"><td><p>32_channels</p></td>
<td><p>62.6153%</p></td>
<td><p>61.4392%</p></td>
<td><p>62.7494%</p></td>
</tr>
<tr class="row-even"><td><p>opt_fifo_en</p></td>
<td><p>65.3934%</p></td>
<td><p>64.9822%</p></td>
<td><p>65.9905%</p></td>
</tr>
</tbody>
</table>
<p>Delay is mesure only for full spead test. Which allweys accept output from DUT. Delay represents how many nanoseconds take to go through DMA Calypte.</p>
<table class="docutils align-default" id="id4">
<caption><span class="caption-text">delay</span><a class="headerlink" href="#id4" title="Link to this table"></a></caption>
<colgroup>
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>conf name</p></th>
<th class="head"><p>min</p></th>
<th class="head"><p>max</p></th>
<th class="head"><p>average</p></th>
<th class="head"><p>standard deviation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>default</p></td>
<td><p>53ns</p></td>
<td><p>68ns</p></td>
<td><p>57ns</p></td>
<td><p>5ns</p></td>
</tr>
<tr class="row-odd"><td><p>32_channels</p></td>
<td><p>40ns</p></td>
<td><p>1752ns</p></td>
<td><p>56ns</p></td>
<td><p>63ns</p></td>
</tr>
<tr class="row-even"><td><p>opt_fifo_en</p></td>
<td><p>44ns</p></td>
<td><p>428ns</p></td>
<td><p>294ns</p></td>
<td><p>158ns</p></td>
</tr>
</tbody>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../../readme.html" class="btn btn-neutral float-left" title="DMA Calypte" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="comp/input_buffer/readme.html" class="btn btn-neutral float-right" title="Input Buffer" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>