Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=F:/Qsys/qsys_lcd/qsys/hardware/ --output-directory=F:/Qsys/qsys_lcd/qsys/hardware/nios2os/ --report-file=bsf:F:/Qsys/qsys_lcd/qsys/hardware/nios2os.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/qsys_lcd/qsys/hardware/nios2os.qsys
Progress: Loading hardware/nios2os.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.1]
Progress: Parameterizing module epcs_flash
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd_data [altera_avalon_pio 13.1]
Progress: Parameterizing module lcd_data
Progress: Adding lcd_cs [altera_avalon_pio 13.1]
Progress: Parameterizing module lcd_cs
Progress: Adding lcd_wr [altera_avalon_pio 13.1]
Progress: Parameterizing module lcd_wr
Progress: Adding lcd_rd [altera_avalon_pio 13.1]
Progress: Parameterizing module lcd_rd
Progress: Adding lcd_rst [altera_avalon_pio 13.1]
Progress: Parameterizing module lcd_rst
Progress: Adding lcd_rs [altera_avalon_pio 13.1]
Progress: Parameterizing module lcd_rs
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2os.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design.
Info: nios2os.lcd_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:/Qsys/qsys_lcd/qsys/hardware/ --output-directory=F:/Qsys/qsys_lcd/qsys/hardware/nios2os/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:F:/Qsys/qsys_lcd/qsys/hardware/nios2os.html --report-file=sopcinfo:F:/Qsys/qsys_lcd/qsys/hardware/nios2os.sopcinfo --report-file=cmp:F:/Qsys/qsys_lcd/qsys/hardware/nios2os.cmp --report-file=qip:F:/Qsys/qsys_lcd/qsys/hardware/nios2os/synthesis/nios2os.qip --report-file=svd --report-file=regmap:F:/Qsys/qsys_lcd/qsys/hardware/nios2os/synthesis/nios2os.regmap --report-file=debuginfo:F:/Qsys/qsys_lcd/qsys/hardware/nios2os/synthesis/nios2os.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=F:/Qsys/qsys_lcd/qsys/hardware/nios2os.qsys --language=VERILOG
Progress: Loading hardware/nios2os.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.1]
Progress: Parameterizing module epcs_flash
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding lcd_data [altera_avalon_pio 13.1]
Progress: Parameterizing module lcd_data
Progress: Adding lcd_cs [altera_avalon_pio 13.1]
Progress: Parameterizing module lcd_cs
Progress: Adding lcd_wr [altera_avalon_pio 13.1]
Progress: Parameterizing module lcd_wr
Progress: Adding lcd_rd [altera_avalon_pio 13.1]
Progress: Parameterizing module lcd_rd
Progress: Adding lcd_rst [altera_avalon_pio 13.1]
Progress: Parameterizing module lcd_rst
Progress: Adding lcd_rs [altera_avalon_pio 13.1]
Progress: Parameterizing module lcd_rs
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2os.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design.
Info: nios2os.lcd_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios2os: Generating nios2os "nios2os" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 11 modules, 45 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 11 modules, 43 connections
Info: merlin_translator_transform: After transform: 23 modules, 91 connections
Info: merlin_domain_transform: After transform: 47 modules, 250 connections
Info: merlin_router_transform: After transform: 59 modules, 298 connections
Info: merlin_traffic_limiter_transform: After transform: 61 modules, 308 connections
Info: merlin_burst_transform: After transform: 62 modules, 312 connections
Info: merlin_network_to_switch_transform: After transform: 85 modules, 374 connections
Info: merlin_width_transform: After transform: 87 modules, 382 connections
Info: limiter_update_transform: After transform: 87 modules, 384 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 89 modules, 472 connections
Info: merlin_hierarchy_transform: After transform: 12 modules, 47 connections
Info: merlin_mm_transform: After transform: 12 modules, 47 connections
Info: merlin_interrupt_mapper_transform: After transform: 13 modules, 51 connections
Info: reset_adaptation_transform: After transform: 15 modules, 53 connections
Warning: nios2os: "No matching role found for epcs_flash:epcs_control_port:endofpacket (endofpacket)"
Warning: nios2os: "No matching role found for epcs_flash:epcs_control_port:dataavailable (dataavailable)"
Warning: nios2os: "No matching role found for epcs_flash:epcs_control_port:readyfordata (readyfordata)"
Info: nios2: Starting RTL generation for module 'nios2os_nios2'
Info: nios2:   Generation command is [exec D:/quartus13/quartus/bin/eperlcmd.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/quartus13/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios2os_nios2 --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7803_8662523071386414750.dir/0029_nios2_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7803_8662523071386414750.dir/0029_nios2_gen//nios2os_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2: # 2018.09.29 09:11:45 (*) Starting Nios II generation
Info: nios2: # 2018.09.29 09:11:46 (*)   Checking for plaintext license.
Info: nios2: # 2018.09.29 09:11:47 (*)   Plaintext license not found.
Info: nios2: # 2018.09.29 09:11:47 (*)   Checking for encrypted license (non-evaluation).
Info: nios2: # 2018.09.29 09:11:48 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2: # 2018.09.29 09:11:48 (*)   Elaborating CPU configuration settings
Info: nios2: # 2018.09.29 09:11:48 (*)   Creating all objects for CPU
Info: nios2: # 2018.09.29 09:11:48 (*)     Testbench
Info: nios2: # 2018.09.29 09:11:48 (*)     Instruction decoding
Info: nios2: # 2018.09.29 09:11:48 (*)       Instruction fields
Info: nios2: # 2018.09.29 09:11:48 (*)       Instruction decodes
Info: nios2: # 2018.09.29 09:11:49 (*)       Signals for RTL simulation waveforms
Info: nios2: # 2018.09.29 09:11:49 (*)       Instruction controls
Info: nios2: # 2018.09.29 09:11:49 (*)     Pipeline frontend
Info: nios2: # 2018.09.29 09:11:49 (*)     Pipeline backend
Info: nios2: # 2018.09.29 09:11:51 (*)   Generating RTL from CPU objects
Info: nios2: # 2018.09.29 09:11:54 (*)   Creating encrypted RTL
Info: nios2: # 2018.09.29 09:11:54 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'nios2os_nios2'
Info: nios2: "nios2os" instantiated altera_nios2_qsys "nios2"
Info: sdram: Starting RTL generation for module 'nios2os_sdram'
Info: sdram:   Generation command is [exec D:/quartus13/quartus/bin/perl/bin/perl.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2os_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7803_8662523071386414750.dir/0030_sdram_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7803_8662523071386414750.dir/0030_sdram_gen//nios2os_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios2os_sdram'
Info: sdram: "nios2os" instantiated altera_avalon_new_sdram_controller "sdram"
Info: epcs_flash: Starting RTL generation for module 'nios2os_epcs_flash'
Info: epcs_flash:   Generation command is [exec D:/quartus13/quartus/bin/perl/bin/perl.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=nios2os_epcs_flash --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7803_8662523071386414750.dir/0031_epcs_flash_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7803_8662523071386414750.dir/0031_epcs_flash_gen//nios2os_epcs_flash_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash: Done RTL generation for module 'nios2os_epcs_flash'
Info: epcs_flash: "nios2os" instantiated altera_avalon_epcs_flash_controller "epcs_flash"
Info: jtag_uart: Starting RTL generation for module 'nios2os_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/quartus13/quartus/bin/perl/bin/perl.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2os_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7803_8662523071386414750.dir/0032_jtag_uart_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7803_8662523071386414750.dir/0032_jtag_uart_gen//nios2os_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios2os_jtag_uart'
Info: jtag_uart: "nios2os" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: lcd_data: Starting RTL generation for module 'nios2os_lcd_data'
Info: lcd_data:   Generation command is [exec D:/quartus13/quartus/bin/perl/bin/perl.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2os_lcd_data --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7803_8662523071386414750.dir/0033_lcd_data_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7803_8662523071386414750.dir/0033_lcd_data_gen//nios2os_lcd_data_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_data: Done RTL generation for module 'nios2os_lcd_data'
Info: lcd_data: "nios2os" instantiated altera_avalon_pio "lcd_data"
Info: lcd_cs: Starting RTL generation for module 'nios2os_lcd_cs'
Info: lcd_cs:   Generation command is [exec D:/quartus13/quartus/bin/perl/bin/perl.exe -I D:/quartus13/quartus/bin/perl/lib -I D:/quartus13/quartus/sopc_builder/bin/europa -I D:/quartus13/quartus/sopc_builder/bin/perl_lib -I D:/quartus13/quartus/sopc_builder/bin -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/common -I D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/quartus13/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2os_lcd_cs --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7803_8662523071386414750.dir/0034_lcd_cs_gen/ --quartus_dir=D:/quartus13/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7803_8662523071386414750.dir/0034_lcd_cs_gen//nios2os_lcd_cs_component_configuration.pl  --do_build_sim=0  ]
Info: lcd_cs: Done RTL generation for module 'nios2os_lcd_cs'
Info: lcd_cs: "nios2os" instantiated altera_avalon_pio "lcd_cs"
Info: pipeline_bridge_swap_transform: After transform: 78 modules, 267 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 78 modules, 267 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 78 modules, 267 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 78 modules, 267 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 78 modules, 267 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 78 modules, 267 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 78 modules, 267 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 78 modules, 267 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 78 modules, 267 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 78 modules, 267 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 78 modules, 267 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 78 modules, 267 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 78 modules, 267 connections
Info: mm_interconnect_0: "nios2os" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "nios2os" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2os" instantiated altera_reset_controller "rst_controller"
Info: nios2_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_instruction_master_translator"
Info: nios2_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_jtag_debug_module_translator"
Info: nios2_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_001: "mm_interconnect_0" instantiated altera_merlin_router "id_router_001"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file F:/Qsys/qsys_lcd/qsys/hardware/nios2os/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file F:/Qsys/qsys_lcd/qsys/hardware/nios2os/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file F:/Qsys/qsys_lcd/qsys/hardware/nios2os/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file F:/Qsys/qsys_lcd/qsys/hardware/nios2os/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file F:/Qsys/qsys_lcd/qsys/hardware/nios2os/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file F:/Qsys/qsys_lcd/qsys/hardware/nios2os/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: nios2os: Done "nios2os" with 31 modules, 53 files, 1527037 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
