<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: chips/p9/procedures/xml/error_info/p9_build_smp_errors.xml $  -->
<!--                                                                        -->
<!-- IBM CONFIDENTIAL                                                       -->
<!--                                                                        -->
<!-- EKB Project                                                            -->
<!--                                                                        -->
<!-- COPYRIGHT 2015,2016                                                    -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- The source code for this program is not published or otherwise         -->
<!-- divested of its trade secrets, irrespective of what has been           -->
<!-- deposited with the U.S. Copyright Office.                              -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- Error definitions for p9_build_smp HWP -->
<hwpErrors>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_P9_BUILD_SMP_MASTER_DESIGNATION_ERR</rc>
    <description>Node or system master chip designation error.</description>
    <ffdc>TARGET</ffdc>
    <ffdc>OP</ffdc>
    <ffdc>MASTER_CHIP_SYS_CURR</ffdc>
    <ffdc>MASTER_CHIP_GROUP_CURR</ffdc>
    <ffdc>MASTER_CHIP_SYS_NEXT</ffdc>
    <ffdc>MASTER_CHIP_GROUP_NEXT</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_P9_BUILD_SMP_GROUP_ADD_INTERNAL_ERR</rc>
    <description>Internal Error.  Error encountered adding node to SMP structure.</description>
    <ffdc>TARGET</ffdc>
    <ffdc>GROUP_ID</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_P9_BUILD_SMP_DUPLICATE_FABRIC_ID_ERR</rc>
    <description>Multiple chips found with identifcal fabric node/chip ID attribute values.</description>
    <ffdc>TARGET1</ffdc>
    <ffdc>TARGET2</ffdc>
    <ffdc>GROUP_ID</ffdc>
    <ffdc>CHIP_ID</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_P9_BUILD_SMP_MULTIPLE_MASTER_DESIGNATION_ERR</rc>
    <description>Input parameter designating master matches more than one chip in HWP input targets.</description>
    <ffdc>TARGET</ffdc>
    <ffdc>OP</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_P9_BUILD_SMP_NO_MASTER_SPECIFIED_ERR</rc>
    <description>Input parameters do not specify a new fabric system master.</description>
    <ffdc>OP</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_P9_BUILD_SMP_INVALID_TOPOLOGY</rc>
    <description>Invalid fabric topology specified by input parameters.</description>
    <ffdc>TARGET</ffdc>
    <ffdc>A_CONNECTIONS_OK</ffdc>
    <ffdc>A_CONNECTED_GROUP_IDS</ffdc>
    <ffdc>X_CONNECTIONS_OK</ffdc>
    <ffdc>X_CONNECTED_CHIP_IDS</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_P9_BUILD_SMP_HOTPLUG_SHADOW_ERR</rc>
    <description>Inconsistent state in hotplug (CURR) shadow copies.</description>
    <ffdc>TARGET</ffdc>
    <ffdc>ADDRESS0</ffdc>
    <ffdc>ADDRESS1</ffdc>
    <ffdc>DATA0</ffdc>
    <ffdc>DATA1</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_P9_BUILD_SMP_BAD_ADU_ACTION_ERR</rc>
    <description>Invalid ADU action specified.</description>
    <ffdc>OP</ffdc>
    <ffdc>ACTION</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
  <!-- ******************************************************************** -->
  <hwpError>
    <rc>RC_P9_BUILD_SMP_ADU_STATUS_MISMATCH_ERR</rc>
    <description>Status mismatch detected on ADU operation execution for SMP configuration.</description>
    <ffdc>TARGET</ffdc>
    <ffdc>ADU_NUM_POLLS</ffdc>
    <ffdc>NUM_CHIPS</ffdc>
    <ffdc>GROUP_IDS</ffdc>
    <ffdc>CHIP_IDS</ffdc>
    <ffdc>PB_CENT_MODE</ffdc>
    <ffdc>PB_CENT_HP_MODE_CURR</ffdc>
    <ffdc>PB_CENT_HP_MODE_NEXT</ffdc>
    <ffdc>PB_CENT_HPX_MODE_CURR</ffdc>
    <ffdc>PB_CENT_HPX_MODE_NEXT</ffdc>
    <ffdc>PB_CENT_HPA_MODE_CURR</ffdc>
    <ffdc>PB_CENT_HPA_MODE_NEXT</ffdc>
    <ffdc>XB_CPLT_CONF1</ffdc>
    <ffdc>PB_IOE_FIR_REG</ffdc>
    <ffdc>OB0_CPLT_CONF1</ffdc>
    <ffdc>OB1_CPLT_CONF1</ffdc>
    <ffdc>OB2_CPLT_CONF1</ffdc>
    <ffdc>OB3_CPLT_CONF1</ffdc>
    <ffdc>IOE_PB_IOO_FIR_REG</ffdc>
    <ffdc>ADU_SND_MODE_REG</ffdc>
  </hwpError>
  <!-- ******************************************************************** -->
</hwpErrors>
