<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RegAllocBasic.cpp source code [llvm/llvm/lib/CodeGen/RegAllocBasic.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/RegAllocBasic.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='RegAllocBasic.cpp.html'>RegAllocBasic.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- RegAllocBasic.cpp - Basic Register Allocator ----------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the RABasic function pass, which provides a minimal</i></td></tr>
<tr><th id="10">10</th><td><i>// implementation of the basic register allocator.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AllocationOrder.h.html">"AllocationOrder.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="LiveDebugVariables.h.html">"LiveDebugVariables.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="RegAllocBase.h.html">"RegAllocBase.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="Spiller.h.html">"Spiller.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../include/llvm/CodeGen/CalcSpillWeights.h.html">"llvm/CodeGen/CalcSpillWeights.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveRangeEdit.h.html">"llvm/CodeGen/LiveRangeEdit.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveRegMatrix.h.html">"llvm/CodeGen/LiveRegMatrix.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/LiveStacks.h.html">"llvm/CodeGen/LiveStacks.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html">"llvm/CodeGen/MachineBlockFrequencyInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/llvm/CodeGen/RegAllocRegistry.h.html">"llvm/CodeGen/RegAllocRegistry.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/PassAnalysisSupport.h.html">"llvm/PassAnalysisSupport.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../include/c++/7/queue.html">&lt;queue&gt;</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "regalloc"</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><em>static</em> <a class="type" href="../../include/llvm/CodeGen/RegAllocRegistry.h.html#llvm::RegisterRegAlloc" title='llvm::RegisterRegAlloc' data-ref="llvm::RegisterRegAlloc">RegisterRegAlloc</a> <dfn class="tu decl def" id="basicRegAlloc" title='basicRegAlloc' data-type='llvm::RegisterRegAlloc' data-ref="basicRegAlloc">basicRegAlloc</dfn><a class="ref" href="../../include/llvm/CodeGen/RegAllocRegistry.h.html#_ZN4llvm16RegisterRegAllocC1EPKcS2_PFPNS_12FunctionPassEvE" title='llvm::RegisterRegAlloc::RegisterRegAlloc' data-ref="_ZN4llvm16RegisterRegAllocC1EPKcS2_PFPNS_12FunctionPassEvE">(</a><q>"basic"</q>, <q>"basic register allocator"</q>,</td></tr>
<tr><th id="44">44</th><td>                                      <a class="ref" href="#_ZN4llvm28createBasicRegisterAllocatorEv" title='llvm::createBasicRegisterAllocator' data-ref="_ZN4llvm28createBasicRegisterAllocatorEv">createBasicRegisterAllocator</a>);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>namespace</b> {</td></tr>
<tr><th id="47">47</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::CompSpillWeight" title='(anonymous namespace)::CompSpillWeight' data-ref="(anonymousnamespace)::CompSpillWeight">CompSpillWeight</dfn> {</td></tr>
<tr><th id="48">48</th><td>    <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115CompSpillWeightclEPN4llvm12LiveIntervalES3_" title='(anonymous namespace)::CompSpillWeight::operator()' data-type='bool (anonymous namespace)::CompSpillWeight::operator()(llvm::LiveInterval * A, llvm::LiveInterval * B) const' data-ref="_ZNK12_GLOBAL__N_115CompSpillWeightclEPN4llvm12LiveIntervalES3_"><b>operator</b>()</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col1 decl" id="1A" title='A' data-type='llvm::LiveInterval *' data-ref="1A">A</dfn>, <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col2 decl" id="2B" title='B' data-type='llvm::LiveInterval *' data-ref="2B">B</dfn>) <em>const</em> {</td></tr>
<tr><th id="49">49</th><td>      <b>return</b> <a class="local col1 ref" href="#1A" title='A' data-ref="1A">A</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a> &lt; <a class="local col2 ref" href="#2B" title='B' data-ref="2B">B</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a>;</td></tr>
<tr><th id="50">50</th><td>    }</td></tr>
<tr><th id="51">51</th><td>  };</td></tr>
<tr><th id="52">52</th><td>}</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><b>namespace</b> {</td></tr>
<tr><th id="55">55</th><td><i class="doc" data-doc="(anonymousnamespace)::RABasic">/// RABasic provides a minimal implementation of the basic register allocation</i></td></tr>
<tr><th id="56">56</th><td><i class="doc" data-doc="(anonymousnamespace)::RABasic">/// algorithm. It prioritizes live virtual registers by spill weight and spills</i></td></tr>
<tr><th id="57">57</th><td><i class="doc" data-doc="(anonymousnamespace)::RABasic">/// whenever a register is unavailable. This is not practical in production but</i></td></tr>
<tr><th id="58">58</th><td><i class="doc" data-doc="(anonymousnamespace)::RABasic">/// provides a useful baseline both for measuring other allocators and comparing</i></td></tr>
<tr><th id="59">59</th><td><i class="doc" data-doc="(anonymousnamespace)::RABasic">/// the speed of the basic algorithm against other styles of allocators.</i></td></tr>
<tr><th id="60">60</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>,</td></tr>
<tr><th id="61">61</th><td>                <b>public</b> <a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>,</td></tr>
<tr><th id="62">62</th><td>                <b>private</b> <a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a>::<a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit::Delegate" title='llvm::LiveRangeEdit::Delegate' data-ref="llvm::LiveRangeEdit::Delegate">Delegate</a> {</td></tr>
<tr><th id="63">63</th><td>  <i  data-doc="(anonymousnamespace)::RABasic::MF">// context</i></td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::RABasic::MF" title='(anonymous namespace)::RABasic::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::RABasic::MF">MF</dfn>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i  data-doc="(anonymousnamespace)::RABasic::SpillerInstance">// state</i></td></tr>
<tr><th id="67">67</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="Spiller.h.html#llvm::Spiller" title='llvm::Spiller' data-ref="llvm::Spiller">Spiller</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RABasic::SpillerInstance" title='(anonymous namespace)::RABasic::SpillerInstance' data-type='std::unique_ptr&lt;Spiller&gt;' data-ref="(anonymousnamespace)::RABasic::SpillerInstance">SpillerInstance</dfn>;</td></tr>
<tr><th id="68">68</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_queue.h.html#std::priority_queue" title='std::priority_queue' data-ref="std::priority_queue">priority_queue</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>*, <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>*&gt;,</td></tr>
<tr><th id="69">69</th><td>                      <a class="tu type" href="#(anonymousnamespace)::CompSpillWeight" title='(anonymous namespace)::CompSpillWeight' data-ref="(anonymousnamespace)::CompSpillWeight">CompSpillWeight</a>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RABasic::Queue" title='(anonymous namespace)::RABasic::Queue' data-type='std::priority_queue&lt;LiveInterval *, std::vector&lt;LiveInterval *&gt;, CompSpillWeight&gt;' data-ref="(anonymousnamespace)::RABasic::Queue">Queue</dfn>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i  data-doc="(anonymousnamespace)::RABasic::UsableRegs">// Scratch space.  Allocated here to avoid repeated malloc calls in</i></td></tr>
<tr><th id="72">72</th><td><i  data-doc="(anonymousnamespace)::RABasic::UsableRegs">  // selectOrSplit().</i></td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="(anonymousnamespace)::RABasic::UsableRegs" title='(anonymous namespace)::RABasic::UsableRegs' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::RABasic::UsableRegs">UsableRegs</dfn>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_17RABasic19LRE_CanEraseVirtRegEj" title='(anonymous namespace)::RABasic::LRE_CanEraseVirtReg' data-type='bool (anonymous namespace)::RABasic::LRE_CanEraseVirtReg(unsigned int )' data-ref="_ZN12_GLOBAL__N_17RABasic19LRE_CanEraseVirtRegEj">LRE_CanEraseVirtReg</a>(<em>unsigned</em>) override;</td></tr>
<tr><th id="76">76</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_17RABasic21LRE_WillShrinkVirtRegEj" title='(anonymous namespace)::RABasic::LRE_WillShrinkVirtReg' data-type='void (anonymous namespace)::RABasic::LRE_WillShrinkVirtReg(unsigned int )' data-ref="_ZN12_GLOBAL__N_17RABasic21LRE_WillShrinkVirtRegEj">LRE_WillShrinkVirtReg</a>(<em>unsigned</em>) override;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><b>public</b>:</td></tr>
<tr><th id="79">79</th><td>  <a class="tu decl" href="#_ZN12_GLOBAL__N_17RABasicC1Ev" title='(anonymous namespace)::RABasic::RABasic' data-type='void (anonymous namespace)::RABasic::RABasic()' data-ref="_ZN12_GLOBAL__N_17RABasicC1Ev">RABasic</a>();</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_17RABasic11getPassNameEv">/// Return the pass name.</i></td></tr>
<tr><th id="82">82</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_17RABasic11getPassNameEv" title='(anonymous namespace)::RABasic::getPassName' data-type='llvm::StringRef (anonymous namespace)::RABasic::getPassName() const' data-ref="_ZNK12_GLOBAL__N_17RABasic11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Basic Register Allocator"</q>; }</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_17RABasic16getAnalysisUsageERN4llvm13AnalysisUsageE">/// RABasic analysis usage.</i></td></tr>
<tr><th id="85">85</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_17RABasic16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::RABasic::getAnalysisUsage' data-type='void (anonymous namespace)::RABasic::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_17RABasic16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="3AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="3AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_17RABasic13releaseMemoryEv" title='(anonymous namespace)::RABasic::releaseMemory' data-type='void (anonymous namespace)::RABasic::releaseMemory()' data-ref="_ZN12_GLOBAL__N_17RABasic13releaseMemoryEv">releaseMemory</a>() override;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="Spiller.h.html#llvm::Spiller" title='llvm::Spiller' data-ref="llvm::Spiller">Spiller</a> &amp;<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_17RABasic7spillerEv" title='(anonymous namespace)::RABasic::spiller' data-type='llvm::Spiller &amp; (anonymous namespace)::RABasic::spiller()' data-ref="_ZN12_GLOBAL__N_17RABasic7spillerEv">spiller</dfn>() override { <b>return</b> <a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrdeEv" title='std::unique_ptr::operator*' data-ref="_ZNKSt10unique_ptrdeEv">*</a><a class="tu member" href="#(anonymousnamespace)::RABasic::SpillerInstance" title='(anonymous namespace)::RABasic::SpillerInstance' data-use='m' data-ref="(anonymousnamespace)::RABasic::SpillerInstance">SpillerInstance</a>; }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_17RABasic7enqueueEPN4llvm12LiveIntervalE" title='(anonymous namespace)::RABasic::enqueue' data-type='void (anonymous namespace)::RABasic::enqueue(llvm::LiveInterval * LI)' data-ref="_ZN12_GLOBAL__N_17RABasic7enqueueEPN4llvm12LiveIntervalE">enqueue</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col4 decl" id="4LI" title='LI' data-type='llvm::LiveInterval *' data-ref="4LI">LI</dfn>) override {</td></tr>
<tr><th id="92">92</th><td>    <a class="tu member" href="#(anonymousnamespace)::RABasic::Queue" title='(anonymous namespace)::RABasic::Queue' data-use='m' data-ref="(anonymousnamespace)::RABasic::Queue">Queue</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queue4pushERKNT0_10value_typeE" title='std::priority_queue::push' data-use='c' data-ref="_ZNSt14priority_queue4pushERKNT0_10value_typeE">push</a>(<a class="local col4 ref" href="#4LI" title='LI' data-ref="4LI">LI</a>);</td></tr>
<tr><th id="93">93</th><td>  }</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_17RABasic7dequeueEv" title='(anonymous namespace)::RABasic::dequeue' data-type='llvm::LiveInterval * (anonymous namespace)::RABasic::dequeue()' data-ref="_ZN12_GLOBAL__N_17RABasic7dequeueEv">dequeue</dfn>() override {</td></tr>
<tr><th id="96">96</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RABasic::Queue" title='(anonymous namespace)::RABasic::Queue' data-use='m' data-ref="(anonymousnamespace)::RABasic::Queue">Queue</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue5emptyEv" title='std::priority_queue::empty' data-use='c' data-ref="_ZNKSt14priority_queue5emptyEv">empty</a>())</td></tr>
<tr><th id="97">97</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="98">98</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col5 decl" id="5LI" title='LI' data-type='llvm::LiveInterval *' data-ref="5LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::RABasic::Queue" title='(anonymous namespace)::RABasic::Queue' data-use='m' data-ref="(anonymousnamespace)::RABasic::Queue">Queue</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue3topEv" title='std::priority_queue::top' data-use='c' data-ref="_ZNKSt14priority_queue3topEv">top</a>();</td></tr>
<tr><th id="99">99</th><td>    <a class="tu member" href="#(anonymousnamespace)::RABasic::Queue" title='(anonymous namespace)::RABasic::Queue' data-use='m' data-ref="(anonymousnamespace)::RABasic::Queue">Queue</a>.<a class="tu ref" href="../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queue3popEv" title='std::priority_queue::pop' data-use='c' data-ref="_ZNSt14priority_queue3popEv">pop</a>();</td></tr>
<tr><th id="100">100</th><td>    <b>return</b> <a class="local col5 ref" href="#5LI" title='LI' data-ref="5LI">LI</a>;</td></tr>
<tr><th id="101">101</th><td>  }</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <em>unsigned</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RABasic::selectOrSplit' data-type='unsigned int (anonymous namespace)::RABasic::selectOrSplit(llvm::LiveInterval &amp; VirtReg, SmallVectorImpl&lt;unsigned int&gt; &amp; SplitVRegs)' data-ref="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">selectOrSplit</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col6 decl" id="6VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="6VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="104">104</th><td>                         <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="7SplitVRegs" title='SplitVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="7SplitVRegs">SplitVRegs</dfn>) override;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_17RABasic20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Perform register allocation.</i></td></tr>
<tr><th id="107">107</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_17RABasic20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RABasic::runOnMachineFunction' data-type='bool (anonymous namespace)::RABasic::runOnMachineFunction(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_17RABasic20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="8mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="8mf">mf</dfn>) override;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_17RABasic21getRequiredPropertiesEv" title='(anonymous namespace)::RABasic::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::RABasic::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_17RABasic21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="111">111</th><td>        <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoPHIs" title='llvm::MachineFunctionProperties::Property::NoPHIs' data-ref="llvm::MachineFunctionProperties::Property::NoPHIs">NoPHIs</a>);</td></tr>
<tr><th id="112">112</th><td>  }</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i  data-doc="_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">// Helper for spilling all live virtual registers currently unified under preg</i></td></tr>
<tr><th id="115">115</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">  // that interfere with the most recently queried lvr.  Return true if spilling</i></td></tr>
<tr><th id="116">116</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">  // was successful, and append any new spilled/split intervals to splitLVRs.</i></td></tr>
<tr><th id="117">117</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RABasic::spillInterferences' data-type='bool (anonymous namespace)::RABasic::spillInterferences(llvm::LiveInterval &amp; VirtReg, unsigned int PhysReg, SmallVectorImpl&lt;unsigned int&gt; &amp; SplitVRegs)' data-ref="_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">spillInterferences</a>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="9VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="9VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10PhysReg" title='PhysReg' data-type='unsigned int' data-ref="10PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="118">118</th><td>                          <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="11SplitVRegs" title='SplitVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="11SplitVRegs">SplitVRegs</dfn>);</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::RABasic::ID" title='(anonymous namespace)::RABasic::ID' data-type='char' data-ref="(anonymousnamespace)::RABasic::ID">ID</dfn>;</td></tr>
<tr><th id="121">121</th><td>};</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</a>::<dfn class="tu decl def" id="(anonymousnamespace)::RABasic::ID" title='(anonymous namespace)::RABasic::ID' data-type='char' data-ref="(anonymousnamespace)::RABasic::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::RABasicID" title='llvm::RABasicID' data-ref="llvm::RABasicID">RABasicID</dfn> = <a class="tu type" href="#(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</a>::<a class="tu ref" href="#(anonymousnamespace)::RABasic::ID" title='(anonymous namespace)::RABasic::ID' data-ref="(anonymousnamespace)::RABasic::ID">ID</a>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeRABasicPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(RABasic, <q>"regallocbasic"</q>, <q>"Basic Register Allocator"</q>,</td></tr>
<tr><th id="130">130</th><td>                      <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="131">131</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveDebugVariablesPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveDebugVariables)</td></tr>
<tr><th id="132">132</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeSlotIndexesPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(SlotIndexes)</td></tr>
<tr><th id="133">133</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="134">134</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeRegisterCoalescerPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(RegisterCoalescer)</td></tr>
<tr><th id="135">135</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineSchedulerPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineScheduler)</td></tr>
<tr><th id="136">136</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveStacksPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveStacks)</td></tr>
<tr><th id="137">137</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="138">138</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeMachineLoopInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineLoopInfo)</td></tr>
<tr><th id="139">139</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeVirtRegMapPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(VirtRegMap)</td></tr>
<tr><th id="140">140</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeLiveRegMatrixPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveRegMatrix)</td></tr>
<tr><th id="141">141</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;Basic Register Allocator&quot;, &quot;regallocbasic&quot;, &amp;RABasic::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;RABasic&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeRABasicPassFlag; void llvm::initializeRABasicPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeRABasicPassFlag, initializeRABasicPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"regallocbasic"</q>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Basic Register Allocator"</q>, <b>false</b>,</td></tr>
<tr><th id="142">142</th><td>                    <b>false</b>)</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_17RABasic19LRE_CanEraseVirtRegEj" title='(anonymous namespace)::RABasic::LRE_CanEraseVirtReg' data-type='bool (anonymous namespace)::RABasic::LRE_CanEraseVirtReg(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_17RABasic19LRE_CanEraseVirtRegEj">LRE_CanEraseVirtReg</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="12VirtReg" title='VirtReg' data-type='unsigned int' data-ref="12VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col3 decl" id="13LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="13LI">LI</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col2 ref" href="#12VirtReg" title='VirtReg' data-ref="12VirtReg">VirtReg</a>);</td></tr>
<tr><th id="146">146</th><td>  <b>if</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col2 ref" href="#12VirtReg" title='VirtReg' data-ref="12VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="147">147</th><td>    <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'><a class="local col3 ref" href="#13LI" title='LI' data-ref="13LI">LI</a></span>);</td></tr>
<tr><th id="148">148</th><td>    <a class="virtual member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase21aboutToRemoveIntervalERNS_12LiveIntervalE" title='llvm::RegAllocBase::aboutToRemoveInterval' data-ref="_ZN4llvm12RegAllocBase21aboutToRemoveIntervalERNS_12LiveIntervalE">aboutToRemoveInterval</a>(<span class='refarg'><a class="local col3 ref" href="#13LI" title='LI' data-ref="13LI">LI</a></span>);</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="150">150</th><td>  }</td></tr>
<tr><th id="151">151</th><td>  <i>// Unassigned virtreg is probably in the priority queue.</i></td></tr>
<tr><th id="152">152</th><td><i>  // RegAllocBase will erase it after dequeueing.</i></td></tr>
<tr><th id="153">153</th><td><i>  // Nonetheless, clear the live-range so that the debug</i></td></tr>
<tr><th id="154">154</th><td><i>  // dump will show the right state for that VirtReg.</i></td></tr>
<tr><th id="155">155</th><td>  <a class="local col3 ref" href="#13LI" title='LI' data-ref="13LI">LI</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvm9LiveRange5clearEv" title='llvm::LiveRange::clear' data-ref="_ZN4llvm9LiveRange5clearEv">clear</a>();</td></tr>
<tr><th id="156">156</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="157">157</th><td>}</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_17RABasic21LRE_WillShrinkVirtRegEj" title='(anonymous namespace)::RABasic::LRE_WillShrinkVirtReg' data-type='void (anonymous namespace)::RABasic::LRE_WillShrinkVirtReg(unsigned int VirtReg)' data-ref="_ZN12_GLOBAL__N_17RABasic21LRE_WillShrinkVirtRegEj">LRE_WillShrinkVirtReg</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="14VirtReg" title='VirtReg' data-type='unsigned int' data-ref="14VirtReg">VirtReg</dfn>) {</td></tr>
<tr><th id="160">160</th><td>  <b>if</b> (!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col4 ref" href="#14VirtReg" title='VirtReg' data-ref="14VirtReg">VirtReg</a>))</td></tr>
<tr><th id="161">161</th><td>    <b>return</b>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <i>// Register is assigned, put it back on the queue for reassignment.</i></td></tr>
<tr><th id="164">164</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col5 decl" id="15LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="15LI">LI</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col4 ref" href="#14VirtReg" title='VirtReg' data-ref="14VirtReg">VirtReg</a>);</td></tr>
<tr><th id="165">165</th><td>  <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'><a class="local col5 ref" href="#15LI" title='LI' data-ref="15LI">LI</a></span>);</td></tr>
<tr><th id="166">166</th><td>  <a class="virtual tu member" href="#_ZN12_GLOBAL__N_17RABasic7enqueueEPN4llvm12LiveIntervalE" title='(anonymous namespace)::RABasic::enqueue' data-use='c' data-ref="_ZN12_GLOBAL__N_17RABasic7enqueueEPN4llvm12LiveIntervalE">enqueue</a>(&amp;<a class="local col5 ref" href="#15LI" title='LI' data-ref="15LI">LI</a>);</td></tr>
<tr><th id="167">167</th><td>}</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><a class="tu type" href="#(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_17RABasicC1Ev" title='(anonymous namespace)::RABasic::RABasic' data-type='void (anonymous namespace)::RABasic::RABasic()' data-ref="_ZN12_GLOBAL__N_17RABasicC1Ev">RABasic</dfn>(): <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::RABasic::ID" title='(anonymous namespace)::RABasic::ID' data-use='a' data-ref="(anonymousnamespace)::RABasic::ID">ID</a>) {</td></tr>
<tr><th id="170">170</th><td>}</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_17RABasic16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::RABasic::getAnalysisUsage' data-type='void (anonymous namespace)::RABasic::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_17RABasic16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col6 decl" id="16AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="16AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="173">173</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="174">174</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="175">175</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AAResultsWrapperPass" title='llvm::AAResultsWrapperPass' data-ref="llvm::AAResultsWrapperPass">AAResultsWrapperPass</a>&gt;();</td></tr>
<tr><th id="176">176</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="177">177</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="178">178</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="179">179</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="LiveDebugVariables.h.html#llvm::LiveDebugVariables" title='llvm::LiveDebugVariables' data-ref="llvm::LiveDebugVariables">LiveDebugVariables</a>&gt;();</td></tr>
<tr><th id="180">180</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="LiveDebugVariables.h.html#llvm::LiveDebugVariables" title='llvm::LiveDebugVariables' data-ref="llvm::LiveDebugVariables">LiveDebugVariables</a>&gt;();</td></tr>
<tr><th id="181">181</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveStacks.h.html#llvm::LiveStacks" title='llvm::LiveStacks' data-ref="llvm::LiveStacks">LiveStacks</a>&gt;();</td></tr>
<tr><th id="182">182</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveStacks.h.html#llvm::LiveStacks" title='llvm::LiveStacks' data-ref="llvm::LiveStacks">LiveStacks</a>&gt;();</td></tr>
<tr><th id="183">183</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;();</td></tr>
<tr><th id="184">184</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;();</td></tr>
<tr><th id="185">185</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage13addRequiredIDERc" title='llvm::AnalysisUsage::addRequiredID' data-ref="_ZN4llvm13AnalysisUsage13addRequiredIDERc">addRequiredID</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/Passes.h.html#llvm::MachineDominatorsID" title='llvm::MachineDominatorsID' data-ref="llvm::MachineDominatorsID">MachineDominatorsID</a></span>);</td></tr>
<tr><th id="186">186</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage14addPreservedIDERc" title='llvm::AnalysisUsage::addPreservedID' data-ref="_ZN4llvm13AnalysisUsage14addPreservedIDERc">addPreservedID</a>(<span class='refarg'><a class="ref" href="../../include/llvm/CodeGen/Passes.h.html#llvm::MachineDominatorsID" title='llvm::MachineDominatorsID' data-ref="llvm::MachineDominatorsID">MachineDominatorsID</a></span>);</td></tr>
<tr><th id="187">187</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="188">188</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="189">189</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="190">190</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="191">191</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>&gt;();</td></tr>
<tr><th id="192">192</th><td>  <a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>&gt;();</td></tr>
<tr><th id="193">193</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col6 ref" href="#16AU" title='AU' data-ref="16AU">AU</a></span>);</td></tr>
<tr><th id="194">194</th><td>}</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_17RABasic13releaseMemoryEv" title='(anonymous namespace)::RABasic::releaseMemory' data-type='void (anonymous namespace)::RABasic::releaseMemory()' data-ref="_ZN12_GLOBAL__N_17RABasic13releaseMemoryEv">releaseMemory</dfn>() {</td></tr>
<tr><th id="197">197</th><td>  <a class="tu member" href="#(anonymousnamespace)::RABasic::SpillerInstance" title='(anonymous namespace)::RABasic::SpillerInstance' data-use='m' data-ref="(anonymousnamespace)::RABasic::SpillerInstance">SpillerInstance</a>.<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>();</td></tr>
<tr><th id="198">198</th><td>}</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">// Spill or split all live virtual registers currently unified under PhysReg</i></td></tr>
<tr><th id="202">202</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">// that interfere with VirtReg. The newly spilled or split live intervals are</i></td></tr>
<tr><th id="203">203</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">// returned by appending them to SplitVRegs.</i></td></tr>
<tr><th id="204">204</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RABasic::spillInterferences' data-type='bool (anonymous namespace)::RABasic::spillInterferences(llvm::LiveInterval &amp; VirtReg, unsigned int PhysReg, SmallVectorImpl&lt;unsigned int&gt; &amp; SplitVRegs)' data-ref="_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">spillInterferences</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="17VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="17VirtReg">VirtReg</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="18PhysReg" title='PhysReg' data-type='unsigned int' data-ref="18PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="205">205</th><td>                                 <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="19SplitVRegs" title='SplitVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="19SplitVRegs">SplitVRegs</dfn>) {</td></tr>
<tr><th id="206">206</th><td>  <i>// Record each interference and determine if all are spillable before mutating</i></td></tr>
<tr><th id="207">207</th><td><i>  // either the union or live intervals.</i></td></tr>
<tr><th id="208">208</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a>*, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="20Intfs" title='Intfs' data-type='SmallVector&lt;llvm::LiveInterval *, 8&gt;' data-ref="20Intfs">Intfs</dfn>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <i>// Collect interferences assigned to any alias of the physical register.</i></td></tr>
<tr><th id="211">211</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col1 decl" id="21Units" title='Units' data-type='llvm::MCRegUnitIterator' data-ref="21Units">Units</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col8 ref" href="#18PhysReg" title='PhysReg' data-ref="18PhysReg">PhysReg</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TRI" title='llvm::RegAllocBase::TRI' data-ref="llvm::RegAllocBase::TRI">TRI</a>); <a class="local col1 ref" href="#21Units" title='Units' data-ref="21Units">Units</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col1 ref" href="#21Units" title='Units' data-ref="21Units">Units</a>) {</td></tr>
<tr><th id="212">212</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion" title='llvm::LiveIntervalUnion' data-ref="llvm::LiveIntervalUnion">LiveIntervalUnion</a>::<a class="type" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#llvm::LiveIntervalUnion::Query" title='llvm::LiveIntervalUnion::Query' data-ref="llvm::LiveIntervalUnion::Query">Query</a> &amp;<dfn class="local col2 decl" id="22Q" title='Q' data-type='LiveIntervalUnion::Query &amp;' data-ref="22Q">Q</dfn> = <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj" title='llvm::LiveRegMatrix::query' data-ref="_ZN4llvm13LiveRegMatrix5queryERKNS_9LiveRangeEj">query</a>(<a class="local col7 ref" href="#17VirtReg" title='VirtReg' data-ref="17VirtReg">VirtReg</a>, <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col1 ref" href="#21Units" title='Units' data-ref="21Units">Units</a>);</td></tr>
<tr><th id="213">213</th><td>    <a class="local col2 ref" href="#22Q" title='Q' data-ref="22Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZN4llvm17LiveIntervalUnion5Query23collectInterferingVRegsEj" title='llvm::LiveIntervalUnion::Query::collectInterferingVRegs' data-ref="_ZN4llvm17LiveIntervalUnion5Query23collectInterferingVRegsEj">collectInterferingVRegs</a>();</td></tr>
<tr><th id="214">214</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="23i" title='i' data-type='unsigned int' data-ref="23i">i</dfn> = <a class="local col2 ref" href="#22Q" title='Q' data-ref="22Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv" title='llvm::LiveIntervalUnion::Query::interferingVRegs' data-ref="_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv">interferingVRegs</a>().<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col3 ref" href="#23i" title='i' data-ref="23i">i</a>; --<a class="local col3 ref" href="#23i" title='i' data-ref="23i">i</a>) {</td></tr>
<tr><th id="215">215</th><td>      <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> *<dfn class="local col4 decl" id="24Intf" title='Intf' data-type='llvm::LiveInterval *' data-ref="24Intf">Intf</dfn> = <a class="local col2 ref" href="#22Q" title='Q' data-ref="22Q">Q</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveIntervalUnion.h.html#_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv" title='llvm::LiveIntervalUnion::Query::interferingVRegs' data-ref="_ZNK4llvm17LiveIntervalUnion5Query16interferingVRegsEv">interferingVRegs</a>()<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col3 ref" href="#23i" title='i' data-ref="23i">i</a> - <var>1</var>]</a>;</td></tr>
<tr><th id="216">216</th><td>      <b>if</b> (!<a class="local col4 ref" href="#24Intf" title='Intf' data-ref="24Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval11isSpillableEv" title='llvm::LiveInterval::isSpillable' data-ref="_ZNK4llvm12LiveInterval11isSpillableEv">isSpillable</a>() || <a class="local col4 ref" href="#24Intf" title='Intf' data-ref="24Intf">Intf</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a> &gt; <a class="local col7 ref" href="#17VirtReg" title='VirtReg' data-ref="17VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::weight" title='llvm::LiveInterval::weight' data-ref="llvm::LiveInterval::weight">weight</a>)</td></tr>
<tr><th id="217">217</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="218">218</th><td>      <a class="local col0 ref" href="#20Intfs" title='Intfs' data-ref="20Intfs">Intfs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col4 ref" href="#24Intf" title='Intf' data-ref="24Intf">Intf</a>);</td></tr>
<tr><th id="219">219</th><td>    }</td></tr>
<tr><th id="220">220</th><td>  }</td></tr>
<tr><th id="221">221</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;spilling &quot; &lt;&lt; printReg(PhysReg, TRI) &lt;&lt; &quot; interferences with &quot; &lt;&lt; VirtReg &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"spilling "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col8 ref" href="#18PhysReg" title='PhysReg' data-ref="18PhysReg">PhysReg</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::TRI" title='llvm::RegAllocBase::TRI' data-ref="llvm::RegAllocBase::TRI">TRI</a>)</td></tr>
<tr><th id="222">222</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" interferences with "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col7 ref" href="#17VirtReg" title='VirtReg' data-ref="17VirtReg">VirtReg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="223">223</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Intfs.empty() &amp;&amp; &quot;expected interference&quot;) ? void (0) : __assert_fail (&quot;!Intfs.empty() &amp;&amp; \&quot;expected interference\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocBasic.cpp&quot;, 223, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#20Intfs" title='Intfs' data-ref="20Intfs">Intfs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"expected interference"</q>);</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i>// Spill each interfering vreg allocated to PhysReg or an alias.</i></td></tr>
<tr><th id="226">226</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="25i" title='i' data-type='unsigned int' data-ref="25i">i</dfn> = <var>0</var>, <dfn class="local col6 decl" id="26e" title='e' data-type='unsigned int' data-ref="26e">e</dfn> = <a class="local col0 ref" href="#20Intfs" title='Intfs' data-ref="20Intfs">Intfs</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col5 ref" href="#25i" title='i' data-ref="25i">i</a> != <a class="local col6 ref" href="#26e" title='e' data-ref="26e">e</a>; ++<a class="local col5 ref" href="#25i" title='i' data-ref="25i">i</a>) {</td></tr>
<tr><th id="227">227</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="27Spill" title='Spill' data-type='llvm::LiveInterval &amp;' data-ref="27Spill">Spill</dfn> = *<a class="local col0 ref" href="#20Intfs" title='Intfs' data-ref="20Intfs">Intfs</a><a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#25i" title='i' data-ref="25i">i</a>]</a>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>    <i>// Skip duplicates.</i></td></tr>
<tr><th id="230">230</th><td>    <b>if</b> (!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col7 ref" href="#27Spill" title='Spill' data-ref="27Spill">Spill</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>))</td></tr>
<tr><th id="231">231</th><td>      <b>continue</b>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>    <i>// Deallocate the interfering vreg by removing it from the union.</i></td></tr>
<tr><th id="234">234</th><td><i>    // A LiveInterval instance may not be in a union during modification!</i></td></tr>
<tr><th id="235">235</th><td>    <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE" title='llvm::LiveRegMatrix::unassign' data-ref="_ZN4llvm13LiveRegMatrix8unassignERNS_12LiveIntervalE">unassign</a>(<span class='refarg'><a class="local col7 ref" href="#27Spill" title='Spill' data-ref="27Spill">Spill</a></span>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>    <i>// Spill the extracted interval.</i></td></tr>
<tr><th id="238">238</th><td>    <a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a> <dfn class="local col8 decl" id="28LRE" title='LRE' data-type='llvm::LiveRangeEdit' data-ref="28LRE">LRE</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405" title='llvm::LiveRangeEdit::LiveRangeEdit' data-ref="_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405">(</a>&amp;<a class="local col7 ref" href="#27Spill" title='Spill' data-ref="27Spill">Spill</a>, <a class="local col9 ref" href="#19SplitVRegs" title='SplitVRegs' data-ref="19SplitVRegs">SplitVRegs</a>, *<a class="tu member" href="#(anonymousnamespace)::RABasic::MF" title='(anonymous namespace)::RABasic::MF' data-use='r' data-ref="(anonymousnamespace)::RABasic::MF">MF</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, <b>this</b>, &amp;<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::DeadRemats" title='llvm::RegAllocBase::DeadRemats' data-ref="llvm::RegAllocBase::DeadRemats">DeadRemats</a>);</td></tr>
<tr><th id="239">239</th><td>    <a class="virtual tu member" href="#_ZN12_GLOBAL__N_17RABasic7spillerEv" title='(anonymous namespace)::RABasic::spiller' data-use='c' data-ref="_ZN12_GLOBAL__N_17RABasic7spillerEv">spiller</a>().<a class="virtual ref" href="Spiller.h.html#_ZN4llvm7Spiller5spillERNS_13LiveRangeEditE" title='llvm::Spiller::spill' data-ref="_ZN4llvm7Spiller5spillERNS_13LiveRangeEditE">spill</a>(<span class='refarg'><a class="local col8 ref" href="#28LRE" title='LRE' data-ref="28LRE">LRE</a></span>);</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="242">242</th><td>}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">// Driver for the register assignment and splitting heuristics.</i></td></tr>
<tr><th id="245">245</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">// Manages iteration over the LiveIntervalUnions.</i></td></tr>
<tr><th id="246">246</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">//</i></td></tr>
<tr><th id="247">247</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">// This is a minimal implementation of register assignment and splitting that</i></td></tr>
<tr><th id="248">248</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">// spills whenever we run out of registers.</i></td></tr>
<tr><th id="249">249</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">//</i></td></tr>
<tr><th id="250">250</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">// selectOrSplit can only be called once per live virtual register. We then do a</i></td></tr>
<tr><th id="251">251</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">// single interference test for each register the correct class until we find an</i></td></tr>
<tr><th id="252">252</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">// available register. So, the number of interference tests in the worst case is</i></td></tr>
<tr><th id="253">253</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">// |vregs| * |machineregs|. And since the number of interference tests is</i></td></tr>
<tr><th id="254">254</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">// minimal, there is no value in caching them outside the scope of</i></td></tr>
<tr><th id="255">255</th><td><i  data-doc="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">// selectOrSplit().</i></td></tr>
<tr><th id="256">256</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RABasic::selectOrSplit' data-type='unsigned int (anonymous namespace)::RABasic::selectOrSplit(llvm::LiveInterval &amp; VirtReg, SmallVectorImpl&lt;unsigned int&gt; &amp; SplitVRegs)' data-ref="_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE">selectOrSplit</dfn>(<a class="type" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col9 decl" id="29VirtReg" title='VirtReg' data-type='llvm::LiveInterval &amp;' data-ref="29VirtReg">VirtReg</dfn>,</td></tr>
<tr><th id="257">257</th><td>                                <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="30SplitVRegs" title='SplitVRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="30SplitVRegs">SplitVRegs</dfn>) {</td></tr>
<tr><th id="258">258</th><td>  <i>// Populate a list of physical register spill candidates.</i></td></tr>
<tr><th id="259">259</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>8</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="31PhysRegSpillCands" title='PhysRegSpillCands' data-type='SmallVector&lt;unsigned int, 8&gt;' data-ref="31PhysRegSpillCands">PhysRegSpillCands</dfn>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <i>// Check for an available register in this class.</i></td></tr>
<tr><th id="262">262</th><td>  <a class="type" href="AllocationOrder.h.html#llvm::AllocationOrder" title='llvm::AllocationOrder' data-ref="llvm::AllocationOrder">AllocationOrder</a> <dfn class="local col2 decl" id="32Order" title='Order' data-type='llvm::AllocationOrder' data-ref="32Order">Order</dfn><a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrderC1EjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE" title='llvm::AllocationOrder::AllocationOrder' data-ref="_ZN4llvm15AllocationOrderC1EjRKNS_10VirtRegMapERKNS_17RegisterClassInfoEPKNS_13LiveRegMatrixE">(</a><a class="local col9 ref" href="#29VirtReg" title='VirtReg' data-ref="29VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval::reg" title='llvm::LiveInterval::reg' data-ref="llvm::LiveInterval::reg">reg</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::RegClassInfo" title='llvm::RegAllocBase::RegClassInfo' data-ref="llvm::RegAllocBase::RegClassInfo">RegClassInfo</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>);</td></tr>
<tr><th id="263">263</th><td>  <b>while</b> (<em>unsigned</em> <dfn class="local col3 decl" id="33PhysReg" title='PhysReg' data-type='unsigned int' data-ref="33PhysReg"><a class="local col3 ref" href="#33PhysReg" title='PhysReg' data-ref="33PhysReg">PhysReg</a></dfn> = <a class="local col2 ref" href="#32Order" title='Order' data-ref="32Order">Order</a>.<a class="ref" href="AllocationOrder.h.html#_ZN4llvm15AllocationOrder4nextEj" title='llvm::AllocationOrder::next' data-ref="_ZN4llvm15AllocationOrder4nextEj">next</a>()) {</td></tr>
<tr><th id="264">264</th><td>    <i>// Check for interference in PhysReg</i></td></tr>
<tr><th id="265">265</th><td>    <b>switch</b> (<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj">checkInterference</a>(<span class='refarg'><a class="local col9 ref" href="#29VirtReg" title='VirtReg' data-ref="29VirtReg">VirtReg</a></span>, <a class="local col3 ref" href="#33PhysReg" title='PhysReg' data-ref="33PhysReg">PhysReg</a>)) {</td></tr>
<tr><th id="266">266</th><td>    <b>case</b> <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<a class="enum" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::InterferenceKind::IK_Free" title='llvm::LiveRegMatrix::InterferenceKind::IK_Free' data-ref="llvm::LiveRegMatrix::InterferenceKind::IK_Free">IK_Free</a>:</td></tr>
<tr><th id="267">267</th><td>      <i>// PhysReg is available, allocate it.</i></td></tr>
<tr><th id="268">268</th><td>      <b>return</b> <a class="local col3 ref" href="#33PhysReg" title='PhysReg' data-ref="33PhysReg">PhysReg</a>;</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>    <b>case</b> <a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<a class="enum" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::InterferenceKind::IK_VirtReg" title='llvm::LiveRegMatrix::InterferenceKind::IK_VirtReg' data-ref="llvm::LiveRegMatrix::InterferenceKind::IK_VirtReg">IK_VirtReg</a>:</td></tr>
<tr><th id="271">271</th><td>      <i>// Only virtual registers in the way, we may be able to spill them.</i></td></tr>
<tr><th id="272">272</th><td>      <a class="local col1 ref" href="#31PhysRegSpillCands" title='PhysRegSpillCands' data-ref="31PhysRegSpillCands">PhysRegSpillCands</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="local col3 ref" href="#33PhysReg" title='PhysReg' data-ref="33PhysReg">PhysReg</a>);</td></tr>
<tr><th id="273">273</th><td>      <b>continue</b>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>    <b>default</b>:</td></tr>
<tr><th id="276">276</th><td>      <i>// RegMask or RegUnit interference.</i></td></tr>
<tr><th id="277">277</th><td>      <b>continue</b>;</td></tr>
<tr><th id="278">278</th><td>    }</td></tr>
<tr><th id="279">279</th><td>  }</td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td>  <i>// Try to spill another interfering reg with less spill weight.</i></td></tr>
<tr><th id="282">282</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl{unsignedint}::iterator" title='llvm::SmallVectorImpl&lt;unsigned int&gt;::iterator' data-type='typename SuperClass::iterator' data-ref="llvm::SmallVectorImpl{unsignedint}::iterator">iterator</a> <dfn class="local col4 decl" id="34PhysRegI" title='PhysRegI' data-type='SmallVectorImpl&lt;unsigned int&gt;::iterator' data-ref="34PhysRegI">PhysRegI</dfn> = <a class="local col1 ref" href="#31PhysRegSpillCands" title='PhysRegSpillCands' data-ref="31PhysRegSpillCands">PhysRegSpillCands</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(),</td></tr>
<tr><th id="283">283</th><td>       <dfn class="local col5 decl" id="35PhysRegE" title='PhysRegE' data-type='SmallVectorImpl&lt;unsigned int&gt;::iterator' data-ref="35PhysRegE">PhysRegE</dfn> = <a class="local col1 ref" href="#31PhysRegSpillCands" title='PhysRegSpillCands' data-ref="31PhysRegSpillCands">PhysRegSpillCands</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(); <a class="local col4 ref" href="#34PhysRegI" title='PhysRegI' data-ref="34PhysRegI">PhysRegI</a> != <a class="local col5 ref" href="#35PhysRegE" title='PhysRegE' data-ref="35PhysRegE">PhysRegE</a>; ++<a class="local col4 ref" href="#34PhysRegI" title='PhysRegI' data-ref="34PhysRegI">PhysRegI</a>) {</td></tr>
<tr><th id="284">284</th><td>    <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE" title='(anonymous namespace)::RABasic::spillInterferences' data-use='c' data-ref="_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE">spillInterferences</a>(<span class='refarg'><a class="local col9 ref" href="#29VirtReg" title='VirtReg' data-ref="29VirtReg">VirtReg</a></span>, *<a class="local col4 ref" href="#34PhysRegI" title='PhysRegI' data-ref="34PhysRegI">PhysRegI</a>, <span class='refarg'><a class="local col0 ref" href="#30SplitVRegs" title='SplitVRegs' data-ref="30SplitVRegs">SplitVRegs</a></span>))</td></tr>
<tr><th id="285">285</th><td>      <b>continue</b>;</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Matrix-&gt;checkInterference(VirtReg, *PhysRegI) &amp;&amp; &quot;Interference after spill.&quot;) ? void (0) : __assert_fail (&quot;!Matrix-&gt;checkInterference(VirtReg, *PhysRegI) &amp;&amp; \&quot;Interference after spill.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/RegAllocBasic.cpp&quot;, 288, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::Matrix" title='llvm::RegAllocBase::Matrix' data-ref="llvm::RegAllocBase::Matrix">Matrix</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj">checkInterference</a>(<span class='refarg'><a class="local col9 ref" href="#29VirtReg" title='VirtReg' data-ref="29VirtReg">VirtReg</a></span>, *<a class="local col4 ref" href="#34PhysRegI" title='PhysRegI' data-ref="34PhysRegI">PhysRegI</a>) &amp;&amp;</td></tr>
<tr><th id="288">288</th><td>           <q>"Interference after spill."</q>);</td></tr>
<tr><th id="289">289</th><td>    <i>// Tell the caller to allocate to this newly freed physical register.</i></td></tr>
<tr><th id="290">290</th><td>    <b>return</b> *<a class="local col4 ref" href="#34PhysRegI" title='PhysRegI' data-ref="34PhysRegI">PhysRegI</a>;</td></tr>
<tr><th id="291">291</th><td>  }</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <i>// No other spill candidates were found, so spill the current VirtReg.</i></td></tr>
<tr><th id="294">294</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;spilling: &quot; &lt;&lt; VirtReg &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"spilling: "</q> <a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LiveIntervalE">&lt;&lt;</a> <a class="local col9 ref" href="#29VirtReg" title='VirtReg' data-ref="29VirtReg">VirtReg</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="295">295</th><td>  <b>if</b> (!<a class="local col9 ref" href="#29VirtReg" title='VirtReg' data-ref="29VirtReg">VirtReg</a>.<a class="ref" href="../../include/llvm/CodeGen/LiveInterval.h.html#_ZNK4llvm12LiveInterval11isSpillableEv" title='llvm::LiveInterval::isSpillable' data-ref="_ZNK4llvm12LiveInterval11isSpillableEv">isSpillable</a>())</td></tr>
<tr><th id="296">296</th><td>    <b>return</b> ~<var>0u</var>;</td></tr>
<tr><th id="297">297</th><td>  <a class="type" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#llvm::LiveRangeEdit" title='llvm::LiveRangeEdit' data-ref="llvm::LiveRangeEdit">LiveRangeEdit</a> <dfn class="local col6 decl" id="36LRE" title='LRE' data-type='llvm::LiveRangeEdit' data-ref="36LRE">LRE</dfn><a class="ref" href="../../include/llvm/CodeGen/LiveRangeEdit.h.html#_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405" title='llvm::LiveRangeEdit::LiveRangeEdit' data-ref="_ZN4llvm13LiveRangeEditC1EPNS_12LiveIntervalERNS_15SmallVectorImplIjEERNS_15MachineFunctionERNS_13LiveIntervalsEPNS_10VirtRegMapEPNS0_8DelegateEPNS_1114693405">(</a>&amp;<a class="local col9 ref" href="#29VirtReg" title='VirtReg' data-ref="29VirtReg">VirtReg</a>, <a class="local col0 ref" href="#30SplitVRegs" title='SplitVRegs' data-ref="30SplitVRegs">SplitVRegs</a>, *<a class="tu member" href="#(anonymousnamespace)::RABasic::MF" title='(anonymous namespace)::RABasic::MF' data-use='r' data-ref="(anonymousnamespace)::RABasic::MF">MF</a>, *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>, <b>this</b>, &amp;<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::DeadRemats" title='llvm::RegAllocBase::DeadRemats' data-ref="llvm::RegAllocBase::DeadRemats">DeadRemats</a>);</td></tr>
<tr><th id="298">298</th><td>  <a class="virtual tu member" href="#_ZN12_GLOBAL__N_17RABasic7spillerEv" title='(anonymous namespace)::RABasic::spiller' data-use='c' data-ref="_ZN12_GLOBAL__N_17RABasic7spillerEv">spiller</a>().<a class="virtual ref" href="Spiller.h.html#_ZN4llvm7Spiller5spillERNS_13LiveRangeEditE" title='llvm::Spiller::spill' data-ref="_ZN4llvm7Spiller5spillERNS_13LiveRangeEditE">spill</a>(<span class='refarg'><a class="local col6 ref" href="#36LRE" title='LRE' data-ref="36LRE">LRE</a></span>);</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i>// The live virtual register requesting allocation was spilled, so tell</i></td></tr>
<tr><th id="301">301</th><td><i>  // the caller not to allocate anything during this round.</i></td></tr>
<tr><th id="302">302</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="303">303</th><td>}</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_17RABasic20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::RABasic::runOnMachineFunction' data-type='bool (anonymous namespace)::RABasic::runOnMachineFunction(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_17RABasic20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="37mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="37mf">mf</dfn>) {</td></tr>
<tr><th id="306">306</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;********** BASIC REGISTER ALLOCATION **********\n&quot; &lt;&lt; &quot;********** Function: &quot; &lt;&lt; mf.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** BASIC REGISTER ALLOCATION **********\n"</q></td></tr>
<tr><th id="307">307</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** Function: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col7 ref" href="#37mf" title='mf' data-ref="37mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <a class="tu member" href="#(anonymousnamespace)::RABasic::MF" title='(anonymous namespace)::RABasic::MF' data-use='w' data-ref="(anonymousnamespace)::RABasic::MF">MF</a> = &amp;<a class="local col7 ref" href="#37mf" title='mf' data-ref="37mf">mf</a>;</td></tr>
<tr><th id="310">310</th><td>  <a class="type" href="RegAllocBase.h.html#llvm::RegAllocBase" title='llvm::RegAllocBase' data-ref="llvm::RegAllocBase">RegAllocBase</a>::<a class="member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase4initERNS_10VirtRegMapERNS_13LiveIntervalsERNS_13LiveRegMatrixE" title='llvm::RegAllocBase::init' data-ref="_ZN4llvm12RegAllocBase4initERNS_10VirtRegMapERNS_13LiveIntervalsERNS_13LiveRegMatrixE">init</a>(<span class='refarg'><a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;()</span>,</td></tr>
<tr><th id="311">311</th><td>                     <span class='refarg'><a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;()</span>,</td></tr>
<tr><th id="312">312</th><td>                     <span class='refarg'><a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>&gt;()</span>);</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <a class="ref" href="../../include/llvm/CodeGen/CalcSpillWeights.h.html#_ZN4llvm29calculateSpillWeightsAndHintsERNS_13LiveIntervalsERNS_15MachineFunctionEPNS_10VirtRegMapERKNS_15MachineLoopInfoERKNS_25MachineBlockFrequencyInfoEPFffjjE" title='llvm::calculateSpillWeightsAndHints' data-ref="_ZN4llvm29calculateSpillWeightsAndHintsERNS_13LiveIntervalsERNS_15MachineFunctionEPNS_10VirtRegMapERKNS_15MachineLoopInfoERKNS_25MachineBlockFrequencyInfoEPFffjjE">calculateSpillWeightsAndHints</a>(<span class='refarg'>*<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::LIS" title='llvm::RegAllocBase::LIS' data-ref="llvm::RegAllocBase::LIS">LIS</a></span>, <span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::RABasic::MF" title='(anonymous namespace)::RABasic::MF' data-use='r' data-ref="(anonymousnamespace)::RABasic::MF">MF</a></span>, <a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a>,</td></tr>
<tr><th id="315">315</th><td>                                <a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;(),</td></tr>
<tr><th id="316">316</th><td>                                <a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineBlockFrequencyInfo.h.html#llvm::MachineBlockFrequencyInfo" title='llvm::MachineBlockFrequencyInfo' data-ref="llvm::MachineBlockFrequencyInfo">MachineBlockFrequencyInfo</a>&gt;());</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <a class="tu member" href="#(anonymousnamespace)::RABasic::SpillerInstance" title='(anonymous namespace)::RABasic::SpillerInstance' data-use='m' data-ref="(anonymousnamespace)::RABasic::SpillerInstance">SpillerInstance</a>.<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE" title='std::unique_ptr::reset' data-ref="_ZNSt10unique_ptr5resetENSt15__uniq_ptr_implIT_T0_E7pointerE">reset</a>(<a class="ref" href="Spiller.h.html#_ZN4llvm19createInlineSpillerERNS_19MachineFunctionPassERNS_15MachineFunctionERNS_10VirtRegMapE" title='llvm::createInlineSpiller' data-ref="_ZN4llvm19createInlineSpillerERNS_19MachineFunctionPassERNS_15MachineFunctionERNS_10VirtRegMapE">createInlineSpiller</a>(<span class='refarg'>*<b>this</b></span>, <span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::RABasic::MF" title='(anonymous namespace)::RABasic::MF' data-use='r' data-ref="(anonymousnamespace)::RABasic::MF">MF</a></span>, <span class='refarg'>*<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a></span>));</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <a class="member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase16allocatePhysRegsEv" title='llvm::RegAllocBase::allocatePhysRegs' data-ref="_ZN4llvm12RegAllocBase16allocatePhysRegsEv">allocatePhysRegs</a>();</td></tr>
<tr><th id="321">321</th><td>  <a class="virtual member" href="RegAllocBase.h.html#_ZN4llvm12RegAllocBase16postOptimizationEv" title='llvm::RegAllocBase::postOptimization' data-ref="_ZN4llvm12RegAllocBase16postOptimizationEv">postOptimization</a>();</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <i>// Diagnostic output before rewriting</i></td></tr>
<tr><th id="324">324</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;regalloc&quot;)) { dbgs() &lt;&lt; &quot;Post alloc VirtRegMap:\n&quot; &lt;&lt; *VRM &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Post alloc VirtRegMap:\n"</q> <a class="ref" href="../../include/llvm/CodeGen/VirtRegMap.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_10VirtRegMapE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10VirtRegMapE">&lt;&lt;</a> *<a class="member" href="RegAllocBase.h.html#llvm::RegAllocBase::VRM" title='llvm::RegAllocBase::VRM' data-ref="llvm::RegAllocBase::VRM">VRM</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <a class="virtual tu member" href="#_ZN12_GLOBAL__N_17RABasic13releaseMemoryEv" title='(anonymous namespace)::RABasic::releaseMemory' data-use='c' data-ref="_ZN12_GLOBAL__N_17RABasic13releaseMemoryEv">releaseMemory</a>();</td></tr>
<tr><th id="327">327</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="328">328</th><td>}</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><a class="type" href="../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a>* <span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm28createBasicRegisterAllocatorEv" title='llvm::createBasicRegisterAllocator' data-ref="_ZN4llvm28createBasicRegisterAllocatorEv">createBasicRegisterAllocator</dfn>()</td></tr>
<tr><th id="331">331</th><td>{</td></tr>
<tr><th id="332">332</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::RABasic" title='(anonymous namespace)::RABasic' data-ref="(anonymousnamespace)::RABasic">RABasic</a><a class="tu ref" href="#_ZN12_GLOBAL__N_17RABasicC1Ev" title='(anonymous namespace)::RABasic::RABasic' data-use='c' data-ref="_ZN12_GLOBAL__N_17RABasicC1Ev">(</a>);</td></tr>
<tr><th id="333">333</th><td>}</td></tr>
<tr><th id="334">334</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
