\hypertarget{group___peripheral__declaration}{}\doxysection{Peripheral\+\_\+declaration}
\label{group___peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1446a32e57e1b1cfa1683494561a5b2f}{VREFBUF}}~((\mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe}{VREFBUF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga828eb78fbc8b8d2dbfca2217ded3d798}{WWDG1}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae577e63866c163fb03f35bb4f54d5944}{WWDG1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga27a6e169bff13cadad5a9b760de72ab1}{IWDG1}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab8982e770aa225c7e29332da911f4f01}{IWDG1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}{SPI4}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}{SPI5}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}{SPI6}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}{USART6}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}{UART7}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}{UART8}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}~((\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}{CRS\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}{I2\+C3}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6ad965bc77e04c8f4d47d8867f2b75d8}{I2\+C4}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7a106006e00dffa0b5f5fd91de6f22ef}{I2\+C4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9b57881b72f2f70e874d6dc0cd289202}{FDCAN1}}~((\mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6ddcdce965cfd168435e2ab08b0da1ad}{FDCAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac00618f44558d3a29a87eaab38c22126}{FDCAN2}}~((\mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga54ec1e04435c06655e5e4f0a6ffd41ac}{FDCAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3dc3d354f6befd0ab84cecf8d97645bc}{FDCAN\+\_\+\+CCU}}~((\mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def}{FDCAN\+\_\+\+Clock\+Calibration\+Unit\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga05f9d89336048c04922431936e300c26}{FDCAN\+\_\+\+CCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}{CEC}}~((\mbox{\hyperlink{struct_c_e_c___type_def}{CEC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}{CEC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}{DAC1}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}{LPUART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}{SWPMI1}}~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga21f79975bb4c5edda5a1f1311b8e658c}{SWPMI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}{LPTIM2}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaec5cb56d1bbc188449989449990ab38d}{LPTIM3}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5cd6c66f06ccfbce4fe7d28d1839a23d}{LPTIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2acf058d78bd2188e1097112489242a1}{LPTIM4}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa28e792658ea728420995474fd7ecae4}{LPTIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c56f7e6bb311c39cb40ade8a4bbb8d2}{LPTIM5}}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga415e55faff9fb061f32f440ed518d6c1}{LPTIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a4291d53733ac0cb4fcd68b5b822455}{COMP12}}~((\mbox{\hyperlink{struct_c_o_m_p_o_p_t___type_def}{COMPOPT\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga881a466fb39f6df163e83e54a4dde3d6}{COMP12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}{COMP12\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}{OPAMP}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}{OPAMP1}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gabc11c296d6d15ca861b6378bc056848e}{OPAMP2}}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gabf0535307a717feba8341e57647d2385}{OPAMP2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga59d7a09892a3e5f73ffb9397d45d9b76}{EXTI\+\_\+\+D1}}~((\mbox{\hyperlink{struct_e_x_t_i___core___type_def}{EXTI\+\_\+\+Core\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga362bc63efe79e2c6ea12cb1ef9deef59}{EXTI\+\_\+\+D1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab34b20f85d4d921a19caac8be058c892}{EXTI\+\_\+\+D2}}~((\mbox{\hyperlink{struct_e_x_t_i___core___type_def}{EXTI\+\_\+\+Core\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga864ee45f12eb09af9b8ed487bfd80db9}{EXTI\+\_\+\+D2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}{TIM15}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7386336852ecc8ea26c4bee5cfbaf4ca}{HRTIM1}}~((\mbox{\hyperlink{struct_h_r_t_i_m___type_def}{HRTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1224e4c4295ab9c1d8699dc404a6a2ad}{HRTIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8d126738d4be730c795c6c9d77e9aa3d}{HRTIM1\+\_\+\+TIMA}}~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad026c82bd693f6704867fd7e52cd71f7}{HRTIM1\+\_\+\+TIMA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2bab3b4c0b3dad47558712011c985ce6}{HRTIM1\+\_\+\+TIMB}}~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9d3854e3d0a2db8ec108ddf0ba106e72}{HRTIM1\+\_\+\+TIMB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4acd4ab9cc088247327672900c8a3e8f}{HRTIM1\+\_\+\+TIMC}}~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga77960fb8d664ed4ad9c8a00362a1e258}{HRTIM1\+\_\+\+TIMC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaff1e5e112cf5d1eb35427de5e3f17435}{HRTIM1\+\_\+\+TIMD}}~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7a1056d7c6dc6a624cd603bea10dabcb}{HRTIM1\+\_\+\+TIMD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7a6bc8dfbd7e86d3ee4f779de12e5f82}{HRTIM1\+\_\+\+TIME}}~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gafd63b718c4bf422dc422c97c8101914c}{HRTIM1\+\_\+\+TIME\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7b0f42b285f0ae4317e797542cc4987}{HRTIM1\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_h_r_t_i_m___common___type_def}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2f4f7b4b6a8abc912546135b98c7c98e}{HRTIM1\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}{SAI1}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}{SAI1\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}{SAI1\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac248a1f09e97346a66175a54ca7f9062}{SAI2}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}{SAI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeb449169ceaa1c73656a73be1798193}{SAI2\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gad2992b5770984ddee4c1b7e325d238f3}{SAI2\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga95b7e0dbc95a105899223988e999c799}{SAI2\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga034a6ac8f61e4d15cd9f2f7eca140569}{SAI2\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga671f23ac99f95bb15dd337db8f296d93}{SAI3}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga92b81cad9c6fe08b30cdbd96c1dd5a82}{SAI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf4bceb55ab990ae83deeebda3ffa2b20}{SAI3\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga963c382ea7a2e2491ea9f30f96e26b11}{SAI3\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga188a21680a7679b2e751d234f8ee7189}{SAI3\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaca6c740991edd269f2609369a4021096}{SAI3\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71002fa701ad9979a90e8c381a9cf183}{SAI4}}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaeeb9f2a353f01210b89840d6a04f252b}{SAI4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0118ec645132a44e29b49bb70e3f049c}{SAI4\+\_\+\+Block\+\_\+A}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga927cfe51180853bda684471de4f3d2dd}{SAI4\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga715a64946b8e71bd48603d2ef1ec9643}{SAI4\+\_\+\+Block\+\_\+B}}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga23111cd6e5f09db71bda5181b73cdec1}{SAI4\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad8921b3f5c2dd101d153f5bb0a151dac}{SPDIFRX}}~((\mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def}{SPDIFRX\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad0c89d1e156c49602ce73483b74c2b6a}{SPDIFRX\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}{DFSDM1\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}{DFSDM1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}{DFSDM1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}{DFSDM1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3ee27f80140bf48033777f8b45e57b4f}{DFSDM1\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga556230d084781086b56b9af73279ae09}{DFSDM1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa69ad64ad2458d6f5fe738191e582470}{DFSDM1\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gabe2e6b7024e7050217ca0097f3602848}{DFSDM1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8928dcfd334b78ab428ec05be0ee93c3}{DFSDM1\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa4a38e4b3a57eb13d257e86255ad52ba}{DFSDM1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga202ce2bb1d0698081d2f0db112f8c9e0}{DFSDM1\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga979ce002b012b0bb589bce038e9f041b}{DFSDM1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}{DFSDM1\+\_\+\+Filter0}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}{DFSDM1\+\_\+\+Filter1}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa1e814039c07309ef50ccfad06a837b0}{DFSDM1\+\_\+\+Filter2}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50b9942303ccb5a8df66b8149c018b9e}{DFSDM1\+\_\+\+Filter2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6fcdd2ae985fc47ad7be859b3c6f265}{DFSDM1\+\_\+\+Filter3}}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga23687e822a7c9719d64130e282ada955}{DFSDM1\+\_\+\+Filter3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}{DMA2D}}~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}{DCMI}}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}{GPIOH}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}{GPIOI}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}{GPIOJ}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}{GPIOK}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga169e5c05a626831552bdee629f7ba10c}{ADC3\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga88a74e8e90e3bd4e01705fccc0f7be8b}{ADC3\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf14f3ee44d5eab3d8f7dac1006cb5582}{ADC12\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac9d5f2dccfe7709dfc97de5354c69007}{ADC12\+\_\+\+COMMON\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}{RNG}}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac1879a9084422d36023d989557d8f051}{SDMMC2}}~((\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8cf4fba4e003a1d2b8b3c6c75e7aa8e4}{SDMMC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40ad2a06de69fe900348c55fc36eff0}{DLYB\+\_\+\+SDMMC2}}~((\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga79315762810e5a9e5972584c85e4c565}{DLYB\+\_\+\+SDMMC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga721285a3e9ea4529d9c43bbe5d211edc}{BDMA}}~((\mbox{\hyperlink{struct_b_d_m_a___type_def}{BDMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga73e3d8102ed3b1a487da0f9e1b542cca}{BDMA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga79969ec1969abe7384c464bf14669e64}{BDMA\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4259041f4c9caaec8db0a2a4e117d098}{BDMA\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9cf6fe178116c32bd0792b08d1f73d4a}{BDMA\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9ab6dfd9d9a910ad3502a096070ca847}{BDMA\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadd2937e4691bf699087a2c300705771a}{BDMA\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3e5a6d212f8bcee5ec54db40c31b7ea8}{BDMA\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa01094ff11e92b2012b11614911938ef}{BDMA\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga13a9f7e9e857a93a99a7d704d493aab3}{BDMA\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0f1095ffbf84c930755875173380efc9}{BDMA\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga28508ff3c06d69ba6f4df0a135eb26bf}{BDMA\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa22cb027211514c9ac1612668beba19f}{BDMA\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga521db66c06fd7eaa8c8bae518f289ac6}{BDMA\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae3dae069c622c35fc807b013be2615b5}{BDMA\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga38874fdddbe5847d3017fd5a76c6acee}{BDMA\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8569bf7c03dd078616e188c7e0f6a3c0}{BDMA\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3c0e3321a352b170ca8dc3142347b361}{BDMA\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga873fbc2de5937e377ed930fa7321ddb8}{RAMECC1}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___type_def}{RAMECC\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaa69e3aa81bf2d0b62854b60e531faf56}{RAMECC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0fb5901569dc4e8ddf8407c6bd813bf0}{RAMECC1\+\_\+\+Monitor1}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga7a7d9e056e878d665beab10b834b886e}{RAMECC1\+\_\+\+Monitor1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8fd76967d367fa5b533a85d1f6762b2e}{RAMECC1\+\_\+\+Monitor2}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga01fe19c46493d992aed356e5e5fc454e}{RAMECC1\+\_\+\+Monitor2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaffe88bb24c9cc33a2470006a07aadaea}{RAMECC1\+\_\+\+Monitor3}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaa7ab1a49fc6a4357b70e7ffa58aa0ab1}{RAMECC1\+\_\+\+Monitor3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2ed0c3c08add2eaa5ac0da954ec7975a}{RAMECC1\+\_\+\+Monitor4}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gafb9f9d555e8192d297d46a1b85f49ab3}{RAMECC1\+\_\+\+Monitor4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8b6908f181d3031bb1c728391e419ad6}{RAMECC1\+\_\+\+Monitor5}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga470ccf4853c1467bbeb695dad036a2df}{RAMECC1\+\_\+\+Monitor5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaeea02319d5cafe02f7b927a682e51944}{RAMECC2}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___type_def}{RAMECC\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga6b18d478b8563d08115f87d75680f7f2}{RAMECC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga015b83dec39fb73efe45a3574953a2a2}{RAMECC2\+\_\+\+Monitor1}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga07a98fdc0dcca02f996cbe0d99355d82}{RAMECC2\+\_\+\+Monitor1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga584967911befd4f5c28aa2664ee91224}{RAMECC2\+\_\+\+Monitor2}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gae336cbb339ea52da8b91234fef5c7bf8}{RAMECC2\+\_\+\+Monitor2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7172de89c64150eb6da86db43f14f791}{RAMECC2\+\_\+\+Monitor3}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaa68cdabd09de71bb69efb0a4f506b2bf}{RAMECC2\+\_\+\+Monitor3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9d915d04053e9911eca699941db54dad}{RAMECC2\+\_\+\+Monitor4}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga650ca8cf9a2a4101ce0593e7983d6e2a}{RAMECC2\+\_\+\+Monitor4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga85233b2fb8c21dbce5fc19fc909e01ab}{RAMECC2\+\_\+\+Monitor5}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaa1a7225d248c4b718a0e03b27d6a8106}{RAMECC2\+\_\+\+Monitor5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga39e87726e94fcc76f52dff20648b15bc}{RAMECC3}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___type_def}{RAMECC\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga7eca2f8906225ef3e4e478078948e475}{RAMECC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga214a9d93c68e9df987233a88e8ad2012}{RAMECC3\+\_\+\+Monitor1}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gab15fd9b2f9a4d11f702c247779d437e6}{RAMECC3\+\_\+\+Monitor1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5fb2bac0f1aaa8494fe0eeba5790c7ff}{RAMECC3\+\_\+\+Monitor2}}~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gace59ffdc2fc76efa50bff7e0fb032348}{RAMECC3\+\_\+\+Monitor2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7e8c732612eee2b771112a7de45b9f5b}{DMAMUX2}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad64c1af8e5f6b8a21d521cf9f7c177b8}{DMAMUX2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga062572d7263740e28596c2ae03932ed6}{DMAMUX2\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gada298b3f02b10ab649936c6eefef4fc5}{DMAMUX2\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga875b190203ca84138aa583c95124d3e4}{DMAMUX2\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7e97131d83465c3f3edab78d8fb871e9}{DMAMUX2\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga77cb47d8d2e3e62ab93a770294d9c831}{DMAMUX2\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga14a391016cc37747ea612418d59a2461}{DMAMUX2\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab61488b9dc815e3616ea8324c83876b5}{DMAMUX2\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaef1030dce7e85af15992824a4b563d11}{DMAMUX2\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga027cbff5426b3139a24bd026c66e0956}{DMAMUX2\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga95c1df231c992791dc31cac72423999d}{DMAMUX2\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaca95ae5876c179f676c08a4f2e48899b}{DMAMUX2\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga99a5486c5630a5eb1945d1ff4ab5d374}{DMAMUX2\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61c9944863304a51c664601ea6eefbce}{DMAMUX2\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gafff3e376fb55a4910628b0ed462f348c}{DMAMUX2\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga887bcf41a0aeeb90f855a081e9702241}{DMAMUX2\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaff77e3ed5fe53752db4f279e8eeafac6}{DMAMUX2\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga56604bd635abb9192292d57c477a8c43}{DMAMUX2\+\_\+\+Request\+Generator0}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad4e9f596738e2be65bc4951386f51cc3}{DMAMUX2\+\_\+\+Request\+Generator0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab6925d2a802dd94dcb37bdc5d45abb17}{DMAMUX2\+\_\+\+Request\+Generator1}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9982e4703bcf7d8a87c1440a8635ebb1}{DMAMUX2\+\_\+\+Request\+Generator1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga783462496ee6532e5bebf044833bc312}{DMAMUX2\+\_\+\+Request\+Generator2}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga94fd0c05ce33d4c360f4ce3123a3ea0e}{DMAMUX2\+\_\+\+Request\+Generator2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga65def26cf24ab5863023520b53d95af8}{DMAMUX2\+\_\+\+Request\+Generator3}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2fe912f584ab2b198dbb3c2cc9bbc511}{DMAMUX2\+\_\+\+Request\+Generator3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad606a1227b81291c4e67efa971b7a173}{DMAMUX2\+\_\+\+Request\+Generator4}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga88f2eeaf41e083503865b8b2ee76c98b}{DMAMUX2\+\_\+\+Request\+Generator4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaba382f0502ec5dedeb0c01ed2030173c}{DMAMUX2\+\_\+\+Request\+Generator5}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa8c780d1ac85d158e7628d8639c7ffe8}{DMAMUX2\+\_\+\+Request\+Generator5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga0ebc1ed2cba64f54e14e7e43705e6232}{DMAMUX2\+\_\+\+Request\+Generator6}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga781fa163b6de21d5df6e6448d8cee829}{DMAMUX2\+\_\+\+Request\+Generator6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7300c5b7907e4891b5c91d1b98e4157f}{DMAMUX2\+\_\+\+Request\+Generator7}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga332b9998458e731556845760a56e7e2f}{DMAMUX2\+\_\+\+Request\+Generator7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6fa00d1ebb95418df1e5ae20717d208e}{DMAMUX2\+\_\+\+Channel\+Status}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac6d7a91d73272088731ae22b1078463c}{DMAMUX2\+\_\+\+Channel\+Status\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga88983d0b14cba9eb3a47cb9c2af3aed1}{DMAMUX2\+\_\+\+Request\+Gen\+Status}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa6b820de7aa088e08338a6f325779531}{DMAMUX2\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}{DMA2\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}{DMA2\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}{DMA2\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}{DMA2\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}{DMA2\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}{DMA2\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}{DMA2\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}{DMA2\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}{DMA1\+\_\+\+Stream0}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}{DMA1\+\_\+\+Stream1}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}{DMA1\+\_\+\+Stream2}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}{DMA1\+\_\+\+Stream3}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}{DMA1\+\_\+\+Stream4}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}{DMA1\+\_\+\+Stream5}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}{DMA1\+\_\+\+Stream6}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}{DMA1\+\_\+\+Stream7}}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacdd9451393b5f43783b46b8e5ca54a22}{DMAMUX1}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7672f776007b4a365bd34f2432142ab4}{DMAMUX1\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5}{DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadadd8a5c0cf583d6416a3932b3445c08}{DMAMUX1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a}{DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacff7c36abeb207a583b7941a83d3c5c6}{DMAMUX1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107}{DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaad984a052e01de77e5f34675c432eeaa}{DMAMUX1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299}{DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa61ad2c7671da23901e0e608a2afe602}{DMAMUX1\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058}{DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga78334be34430180aad55371ed13c72e2}{DMAMUX1\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb77d1d51186e22ac2614d6c54483060}{DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf441cef1c7258d5a12d2651b76bc48b9}{DMAMUX1\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae4d818de4c042e8e3e31899e7d3d953c}{DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga69ff0ff07eb8075872d9ff8dcad68dc7}{DMAMUX1\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga38225a2055253723093e66e32a25e00c}{DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga29fb28f3d90e2c13003e5d585e95b4e8}{DMAMUX1\+\_\+\+Channel8}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4f3d7c0ebfb1d798029a9a7f0f11618d}{DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga07a529ccb51fd00980bb4ac4ff2908c6}{DMAMUX1\+\_\+\+Channel9}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga29c77dd6518f0a81a48b9fa8d2ffb2a2}{DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga37cc369f673843e4fc67d109e3c1f59a}{DMAMUX1\+\_\+\+Channel10}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa01fa040ab8f318cbb4a8bb7af3d64d1}{DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9c963235ceb229ecdb6a2ccb99af0651}{DMAMUX1\+\_\+\+Channel11}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga821608a69113372c11d663c8b4f21fe9}{DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga83dac4fb064b7e864da490b149510f2c}{DMAMUX1\+\_\+\+Channel12}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaec2fe991014b9c95da15b86817ebdb72}{DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacb233f5ce25db8624100fcfde2b973bb}{DMAMUX1\+\_\+\+Channel13}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6703a28691162df4df5aefab041ef706}{DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga997304acb0dee4cd29d401da06ae531c}{DMAMUX1\+\_\+\+Channel14}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1efff23262ba37c0dde7508a22d9396b}{DMAMUX1\+\_\+\+Channel14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga419d05d456c426c8d48f801f3e88e4c8}{DMAMUX1\+\_\+\+Channel15}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga751a40ee0e9a41e00cfb2a67e5ad56fa}{DMAMUX1\+\_\+\+Channel15\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7f2de783aee1e5411ae43f2e59dc49d6}{DMAMUX1\+\_\+\+Request\+Generator0}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7}{DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga83e88aa28c950544c6ebf1abb20c373d}{DMAMUX1\+\_\+\+Request\+Generator1}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447}{DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga1450a8de2768f65e97bf6df9d4cecb4a}{DMAMUX1\+\_\+\+Request\+Generator2}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0}{DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8a66bf5b6f1c6303f622ab091dcce796}{DMAMUX1\+\_\+\+Request\+Generator3}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867}{DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2c70c1fedd9b0457d9576ff608b6d619}{DMAMUX1\+\_\+\+Request\+Generator4}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5d272def0fd01fc73cc37af4ee361e29}{DMAMUX1\+\_\+\+Request\+Generator4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa176a5c98e9dea1c7fe3c4d7b581e3b8}{DMAMUX1\+\_\+\+Request\+Generator5}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0b5ee8e3d85036e531acbfd0fd697af9}{DMAMUX1\+\_\+\+Request\+Generator5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadd43aced12608d53d4bca58b51b04816}{DMAMUX1\+\_\+\+Request\+Generator6}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62f98276209fda243dba248c0ade2dcd}{DMAMUX1\+\_\+\+Request\+Generator6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7e75c01510f3324e3920ec73a612a569}{DMAMUX1\+\_\+\+Request\+Generator7}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga294885a6dab6b2706c4713b616930f18}{DMAMUX1\+\_\+\+Request\+Generator7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa3bf9725a03595373c83946d3666174a}{DMAMUX1\+\_\+\+Channel\+Status}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} $\ast$)    \mbox{\hyperlink{group___peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6}{DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6c9a2e5335db4ae71ef7c2536fcf97b3}{DMAMUX1\+\_\+\+Request\+Gen\+Status}}~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga409771490258e51aa189077b63e2711b}{FMC\+\_\+\+Bank1\+\_\+R}}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5cdcf9fcfd0b117ba4b6c204bda5f092}{FMC\+\_\+\+Bank1\+E\+\_\+R}}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafc5be538cdd9f7fd08187eb715c0000f}{FMC\+\_\+\+Bank2\+\_\+R}}~((\mbox{\hyperlink{struct_f_m_c___bank2___type_def}{FMC\+\_\+\+Bank2\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae6b0c250f7284e3afbee4bfcf6b8c9d3}{FMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4fdf310e0faefc84189f27f4186c6712}{FMC\+\_\+\+Bank3\+\_\+R}}~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga93cb69a454aa0da5150c7864260f1e14}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+R}}~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}{QUADSPI}}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6a0d591a9c8e436dadaac904d79381af}{DLYB\+\_\+\+QUADSPI}}~((\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga20c215d6e539aaa888f291df9552bc2e}{DLYB\+\_\+\+QSPI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga021d107bb9c35a201e475bd26e56fa65}{SDMMC1}}~((\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8129623b8d7bc74a5f707729439590c4}{SDMMC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga687549f83cb35cca81620f4297de0b03}{DLYB\+\_\+\+SDMMC1}}~((\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae2ec655cb793359c4c44aae2a316c0b1}{DLYB\+\_\+\+SDMMC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafe64edada8926ce1dc977e247b68668d}{JPEG}}~((\mbox{\hyperlink{struct_j_p_e_g___type_def}{JPEG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6d86bb05c1902300b883184ed21a58da}{JPGDEC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}{HSEM}}~((\mbox{\hyperlink{struct_h_s_e_m___type_def}{HSEM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9e052bfbb418ce4602669e714acd0c78}{HSEM\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaed3d1a19416a1229032480d71c32398a}{HSEM\+\_\+\+COMMON}}~((\mbox{\hyperlink{struct_h_s_e_m___common___type_def}{HSEM\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) (\mbox{\hyperlink{group___peripheral__memory__map_ga9e052bfbb418ce4602669e714acd0c78}{HSEM\+\_\+\+BASE}} + 0x100\+UL))
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}{LTDC}}~((\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{LTDC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}{LTDC\+\_\+\+Layer1}}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{LTDC\+\_\+\+Layer1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}{LTDC\+\_\+\+Layer2}}~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{LTDC\+\_\+\+Layer2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7a6b511c3ecbf302b83907916aff02e2}{MDIOS}}~((\mbox{\hyperlink{struct_m_d_i_o_s___type_def}{MDIOS\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa2d1d95c983129b0fe97743bcb5b9808}{MDIOS\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{ETH}}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad4dc877f1a74e3130d23c822ed834171}{MDMA}}~((\mbox{\hyperlink{struct_m_d_m_a___type_def}{MDMA\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gad117947936720f53f3ee7f58f83b4855}{MDMA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaaa6d654026705153f7f65b37627cc4da}{MDMA\+\_\+\+Channel0}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga656f7dcca09e02629a2e664decc5b8a7}{MDMA\+\_\+\+Channel0\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5aee06099e526f6f46434a197abc4957}{MDMA\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga9e56adabf953406c880fcdb51e860e54}{MDMA\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac302e94af8c26230736e8c4146aced05}{MDMA\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga3653540d6283e81a7fbdd6e8ef282043}{MDMA\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5f240ed051b295e518b31fb641c9a24d}{MDMA\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gae1559f7a5135798871e0973520826347}{MDMA\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4bfe8a15b149bb8464362c7d6bd3c511}{MDMA\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga698baa265e1495feceab12538a682dae}{MDMA\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6a87e9936c79444278a428bd4d625f85}{MDMA\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gac5b38fc8e9f7a2ce4939b6e6efcb16b5}{MDMA\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9229d1dc23cfb75fa66f233b8cd82381}{MDMA\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga92966c0721ba49d91f7ab8a3eb476482}{MDMA\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad64e4b7a91ff61f9824f67dfdc2775ed}{MDMA\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaf7e29c5f87e79f42d05a5012ff77a579}{MDMA\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga05e16a89b9ba3eb2465efd5b7861ca76}{MDMA\+\_\+\+Channel8}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga653d354e0b3efe98693f79f6b22f1326}{MDMA\+\_\+\+Channel8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5c08d0f1326b80e77fe8b46bcd19f7c0}{MDMA\+\_\+\+Channel9}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaca4a9b55f61b82c08adb44a942e93b33}{MDMA\+\_\+\+Channel9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaed0b9bdca926cf64d6ffc037e61ddaee}{MDMA\+\_\+\+Channel10}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga897ae5686b6aa23fd6565d312b40d6be}{MDMA\+\_\+\+Channel10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga44cc4659769b65d0071de506a29ee9d5}{MDMA\+\_\+\+Channel11}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga3af08400cfa17825bf2acd05cb23b029}{MDMA\+\_\+\+Channel11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab968bfa0c652752b0466a8716d1be168}{MDMA\+\_\+\+Channel12}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gab98fc2a0ab3bcc642c7dc8fa5a6a2915}{MDMA\+\_\+\+Channel12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga62332a2c5f3fb69ee330ae75482846e9}{MDMA\+\_\+\+Channel13}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga16e950a4ff85d46af05a6cddf7ef257f}{MDMA\+\_\+\+Channel13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga770b56c264d8555cabe3f336afb35e31}{MDMA\+\_\+\+Channel14}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga18869d6d147e6054bc1685d7c0654e6e}{MDMA\+\_\+\+Channel14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gadddce71a3c5f142f45b047bec4cbef4b}{MDMA\+\_\+\+Channel15}}~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga015d599eca59e5ba4ccc8fc7bc83d1e0}{MDMA\+\_\+\+Channel15\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf9fa2d2ef79f143f791ca793be585c66}{USB1\+\_\+\+OTG\+\_\+\+HS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gada41b3be3df49b35db890ad4215fdf56}{USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2f19c7f09040083b0cbc9209dd068e2d}{USB2\+\_\+\+OTG\+\_\+\+FS}}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga858fd19d7780ecb83a1b97c3d41a224d}{USB2\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}{USB\+\_\+\+OTG\+\_\+\+HS}}~\mbox{\hyperlink{group___peripheral__declaration_gaf9fa2d2ef79f143f791ca793be585c66}{USB1\+\_\+\+OTG\+\_\+\+HS}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa405d2ebfd7e9394237b6639f16a5409}{USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_gada41b3be3df49b35db890ad4215fdf56}{USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}{USB\+\_\+\+OTG\+\_\+\+FS}}~\mbox{\hyperlink{group___peripheral__declaration_ga2f19c7f09040083b0cbc9209dd068e2d}{USB2\+\_\+\+OTG\+\_\+\+FS}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa86d4c80849a74938924e73937b904e7}{USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_ga858fd19d7780ecb83a1b97c3d41a224d}{USB2\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga383c887692dea172b34e82300fc19904}{GPV}}~((\mbox{\hyperlink{struct_g_p_v___type_def}{GPV\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5baa2b793fbda2ba01d62a96bb3d8a33}{GPV\+\_\+\+BASE}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC1}{ADC1}}
{\footnotesize\ttfamily \#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02540}{2540}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaf14f3ee44d5eab3d8f7dac1006cb5582}\label{group___peripheral__declaration_gaf14f3ee44d5eab3d8f7dac1006cb5582}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC12\_COMMON@{ADC12\_COMMON}}
\index{ADC12\_COMMON@{ADC12\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC12\_COMMON}{ADC12\_COMMON}}
{\footnotesize\ttfamily \#define ADC12\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac9d5f2dccfe7709dfc97de5354c69007}{ADC12\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02544}{2544}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC2}{ADC2}}
{\footnotesize\ttfamily \#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02541}{2541}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC3}{ADC3}}
{\footnotesize\ttfamily \#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02542}{2542}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga169e5c05a626831552bdee629f7ba10c}\label{group___peripheral__declaration_ga169e5c05a626831552bdee629f7ba10c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3\_COMMON@{ADC3\_COMMON}}
\index{ADC3\_COMMON@{ADC3\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ADC3\_COMMON}{ADC3\_COMMON}}
{\footnotesize\ttfamily \#define ADC3\+\_\+\+COMMON~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga88a74e8e90e3bd4e01705fccc0f7be8b}{ADC3\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02543}{2543}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga721285a3e9ea4529d9c43bbe5d211edc}\label{group___peripheral__declaration_ga721285a3e9ea4529d9c43bbe5d211edc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!BDMA@{BDMA}}
\index{BDMA@{BDMA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{BDMA}{BDMA}}
{\footnotesize\ttfamily \#define BDMA~((\mbox{\hyperlink{struct_b_d_m_a___type_def}{BDMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga73e3d8102ed3b1a487da0f9e1b542cca}{BDMA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02550}{2550}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga79969ec1969abe7384c464bf14669e64}\label{group___peripheral__declaration_ga79969ec1969abe7384c464bf14669e64}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!BDMA\_Channel0@{BDMA\_Channel0}}
\index{BDMA\_Channel0@{BDMA\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{BDMA\_Channel0}{BDMA\_Channel0}}
{\footnotesize\ttfamily \#define BDMA\+\_\+\+Channel0~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4259041f4c9caaec8db0a2a4e117d098}{BDMA\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02551}{2551}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga9cf6fe178116c32bd0792b08d1f73d4a}\label{group___peripheral__declaration_ga9cf6fe178116c32bd0792b08d1f73d4a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!BDMA\_Channel1@{BDMA\_Channel1}}
\index{BDMA\_Channel1@{BDMA\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{BDMA\_Channel1}{BDMA\_Channel1}}
{\footnotesize\ttfamily \#define BDMA\+\_\+\+Channel1~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9ab6dfd9d9a910ad3502a096070ca847}{BDMA\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02552}{2552}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gadd2937e4691bf699087a2c300705771a}\label{group___peripheral__declaration_gadd2937e4691bf699087a2c300705771a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!BDMA\_Channel2@{BDMA\_Channel2}}
\index{BDMA\_Channel2@{BDMA\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{BDMA\_Channel2}{BDMA\_Channel2}}
{\footnotesize\ttfamily \#define BDMA\+\_\+\+Channel2~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3e5a6d212f8bcee5ec54db40c31b7ea8}{BDMA\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02553}{2553}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa01094ff11e92b2012b11614911938ef}\label{group___peripheral__declaration_gaa01094ff11e92b2012b11614911938ef}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!BDMA\_Channel3@{BDMA\_Channel3}}
\index{BDMA\_Channel3@{BDMA\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{BDMA\_Channel3}{BDMA\_Channel3}}
{\footnotesize\ttfamily \#define BDMA\+\_\+\+Channel3~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga13a9f7e9e857a93a99a7d704d493aab3}{BDMA\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02554}{2554}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga0f1095ffbf84c930755875173380efc9}\label{group___peripheral__declaration_ga0f1095ffbf84c930755875173380efc9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!BDMA\_Channel4@{BDMA\_Channel4}}
\index{BDMA\_Channel4@{BDMA\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{BDMA\_Channel4}{BDMA\_Channel4}}
{\footnotesize\ttfamily \#define BDMA\+\_\+\+Channel4~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga28508ff3c06d69ba6f4df0a135eb26bf}{BDMA\+\_\+\+Channel4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02555}{2555}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa22cb027211514c9ac1612668beba19f}\label{group___peripheral__declaration_gaa22cb027211514c9ac1612668beba19f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!BDMA\_Channel5@{BDMA\_Channel5}}
\index{BDMA\_Channel5@{BDMA\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{BDMA\_Channel5}{BDMA\_Channel5}}
{\footnotesize\ttfamily \#define BDMA\+\_\+\+Channel5~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga521db66c06fd7eaa8c8bae518f289ac6}{BDMA\+\_\+\+Channel5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02556}{2556}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gae3dae069c622c35fc807b013be2615b5}\label{group___peripheral__declaration_gae3dae069c622c35fc807b013be2615b5}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!BDMA\_Channel6@{BDMA\_Channel6}}
\index{BDMA\_Channel6@{BDMA\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{BDMA\_Channel6}{BDMA\_Channel6}}
{\footnotesize\ttfamily \#define BDMA\+\_\+\+Channel6~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga38874fdddbe5847d3017fd5a76c6acee}{BDMA\+\_\+\+Channel6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02557}{2557}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga8569bf7c03dd078616e188c7e0f6a3c0}\label{group___peripheral__declaration_ga8569bf7c03dd078616e188c7e0f6a3c0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!BDMA\_Channel7@{BDMA\_Channel7}}
\index{BDMA\_Channel7@{BDMA\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{BDMA\_Channel7}{BDMA\_Channel7}}
{\footnotesize\ttfamily \#define BDMA\+\_\+\+Channel7~((\mbox{\hyperlink{struct_b_d_m_a___channel___type_def}{BDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3c0e3321a352b170ca8dc3142347b361}{BDMA\+\_\+\+Channel7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02558}{2558}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}\label{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CEC@{CEC}}
\index{CEC@{CEC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CEC}{CEC}}
{\footnotesize\ttfamily \#define CEC~((\mbox{\hyperlink{struct_c_e_c___type_def}{CEC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}{CEC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02457}{2457}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}\label{group___peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP1}{COMP1}}
{\footnotesize\ttfamily \#define COMP1~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac21d535b541bcfb0c778a9584ebb132e}{COMP1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02470}{2470}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2a4291d53733ac0cb4fcd68b5b822455}\label{group___peripheral__declaration_ga2a4291d53733ac0cb4fcd68b5b822455}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP12@{COMP12}}
\index{COMP12@{COMP12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP12}{COMP12}}
{\footnotesize\ttfamily \#define COMP12~((\mbox{\hyperlink{struct_c_o_m_p_o_p_t___type_def}{COMPOPT\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga881a466fb39f6df163e83e54a4dde3d6}{COMP12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02469}{2469}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}\label{group___peripheral__declaration_ga7c0dbc759386dc94597d1ab7b798e75f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP12\_COMMON@{COMP12\_COMMON}}
\index{COMP12\_COMMON@{COMP12\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP12\_COMMON}{COMP12\_COMMON}}
{\footnotesize\ttfamily \#define COMP12\+\_\+\+COMMON~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02472}{2472}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}\label{group___peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{COMP2}{COMP2}}
{\footnotesize\ttfamily \#define COMP2~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb8799f3d5301795f51e3b87d345cd50}{COMP2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02471}{2471}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CRC}{CRC}}
{\footnotesize\ttfamily \#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02526}{2526}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}\label{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRS@{CRS}}
\index{CRS@{CRS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{CRS}{CRS}}
{\footnotesize\ttfamily \#define CRS~((\mbox{\hyperlink{struct_c_r_s___type_def}{CRS\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga53cd25310ec0663a7395042bd860fedc}{CRS\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02447}{2447}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}\label{group___peripheral__declaration_gaffb5ff8779fa698f3c7165a617d56e4f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC1@{DAC1}}
\index{DAC1@{DAC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DAC1}{DAC1}}
{\footnotesize\ttfamily \#define DAC1~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3383b83a296ce0a5386a0d94195e8a99}{DAC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02460}{2460}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}}
{\footnotesize\ttfamily \#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02665}{2665}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}\label{group___peripheral__declaration_ga049d9f61cb078d642e68f3c22bb6d90c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DCMI@{DCMI}}
\index{DCMI@{DCMI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DCMI}{DCMI}}
{\footnotesize\ttfamily \#define DCMI~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga55b794507e021135486de57129a2505c}{DCMI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02523}{2523}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}\label{group___peripheral__declaration_ga0b48a6e7f85a11536f846105be704ad8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel0@{DFSDM1\_Channel0}}
\index{DFSDM1\_Channel0@{DFSDM1\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DFSDM1\_Channel0}{DFSDM1\_Channel0}}
{\footnotesize\ttfamily \#define DFSDM1\+\_\+\+Channel0~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1e9c37169b0f4fe6c3d51638300620f6}{DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02510}{2510}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}\label{group___peripheral__declaration_ga5926bcbb5ae49635b9d9b613c34b2d8a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel1@{DFSDM1\_Channel1}}
\index{DFSDM1\_Channel1@{DFSDM1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DFSDM1\_Channel1}{DFSDM1\_Channel1}}
{\footnotesize\ttfamily \#define DFSDM1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4c13a6a4cb7dcea7532f919146e1aa9c}{DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02511}{2511}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}\label{group___peripheral__declaration_ga2a3322f2551cf40fd2481bc41cefa2ba}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel2@{DFSDM1\_Channel2}}
\index{DFSDM1\_Channel2@{DFSDM1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DFSDM1\_Channel2}{DFSDM1\_Channel2}}
{\footnotesize\ttfamily \#define DFSDM1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3ae70d4b083fbab35f7dc1349939660b}{DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02512}{2512}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}\label{group___peripheral__declaration_ga51247e3e903223e657ba424017b2fc4a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel3@{DFSDM1\_Channel3}}
\index{DFSDM1\_Channel3@{DFSDM1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DFSDM1\_Channel3}{DFSDM1\_Channel3}}
{\footnotesize\ttfamily \#define DFSDM1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae5d767f6c9e8b8013e46df8598b3c31c}{DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02513}{2513}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga3ee27f80140bf48033777f8b45e57b4f}\label{group___peripheral__declaration_ga3ee27f80140bf48033777f8b45e57b4f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel4@{DFSDM1\_Channel4}}
\index{DFSDM1\_Channel4@{DFSDM1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DFSDM1\_Channel4}{DFSDM1\_Channel4}}
{\footnotesize\ttfamily \#define DFSDM1\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga556230d084781086b56b9af73279ae09}{DFSDM1\+\_\+\+Channel4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02514}{2514}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa69ad64ad2458d6f5fe738191e582470}\label{group___peripheral__declaration_gaa69ad64ad2458d6f5fe738191e582470}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel5@{DFSDM1\_Channel5}}
\index{DFSDM1\_Channel5@{DFSDM1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DFSDM1\_Channel5}{DFSDM1\_Channel5}}
{\footnotesize\ttfamily \#define DFSDM1\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gabe2e6b7024e7050217ca0097f3602848}{DFSDM1\+\_\+\+Channel5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02515}{2515}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga8928dcfd334b78ab428ec05be0ee93c3}\label{group___peripheral__declaration_ga8928dcfd334b78ab428ec05be0ee93c3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel6@{DFSDM1\_Channel6}}
\index{DFSDM1\_Channel6@{DFSDM1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DFSDM1\_Channel6}{DFSDM1\_Channel6}}
{\footnotesize\ttfamily \#define DFSDM1\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa4a38e4b3a57eb13d257e86255ad52ba}{DFSDM1\+\_\+\+Channel6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02516}{2516}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga202ce2bb1d0698081d2f0db112f8c9e0}\label{group___peripheral__declaration_ga202ce2bb1d0698081d2f0db112f8c9e0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Channel7@{DFSDM1\_Channel7}}
\index{DFSDM1\_Channel7@{DFSDM1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DFSDM1\_Channel7}{DFSDM1\_Channel7}}
{\footnotesize\ttfamily \#define DFSDM1\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga979ce002b012b0bb589bce038e9f041b}{DFSDM1\+\_\+\+Channel7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02517}{2517}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}\label{group___peripheral__declaration_gaef36d687546870782c266ee9eb50fd52}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter0@{DFSDM1\_Filter0}}
\index{DFSDM1\_Filter0@{DFSDM1\_Filter0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DFSDM1\_Filter0}{DFSDM1\_Filter0}}
{\footnotesize\ttfamily \#define DFSDM1\+\_\+\+Filter0~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3aa0e5ef2db4d23b862599ccf5ee1b60}{DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02518}{2518}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}\label{group___peripheral__declaration_ga9e7f9b1b7126dd02ca143d9b6091ca18}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter1@{DFSDM1\_Filter1}}
\index{DFSDM1\_Filter1@{DFSDM1\_Filter1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DFSDM1\_Filter1}{DFSDM1\_Filter1}}
{\footnotesize\ttfamily \#define DFSDM1\+\_\+\+Filter1~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga60a1ca4c6ea6b82a0a9125cdd8823536}{DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02519}{2519}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa1e814039c07309ef50ccfad06a837b0}\label{group___peripheral__declaration_gaa1e814039c07309ef50ccfad06a837b0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter2@{DFSDM1\_Filter2}}
\index{DFSDM1\_Filter2@{DFSDM1\_Filter2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DFSDM1\_Filter2}{DFSDM1\_Filter2}}
{\footnotesize\ttfamily \#define DFSDM1\+\_\+\+Filter2~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50b9942303ccb5a8df66b8149c018b9e}{DFSDM1\+\_\+\+Filter2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02520}{2520}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa6fcdd2ae985fc47ad7be859b3c6f265}\label{group___peripheral__declaration_gaa6fcdd2ae985fc47ad7be859b3c6f265}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DFSDM1\_Filter3@{DFSDM1\_Filter3}}
\index{DFSDM1\_Filter3@{DFSDM1\_Filter3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DFSDM1\_Filter3}{DFSDM1\_Filter3}}
{\footnotesize\ttfamily \#define DFSDM1\+\_\+\+Filter3~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga23687e822a7c9719d64130e282ada955}{DFSDM1\+\_\+\+Filter3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02521}{2521}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga6a0d591a9c8e436dadaac904d79381af}\label{group___peripheral__declaration_ga6a0d591a9c8e436dadaac904d79381af}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DLYB\_QUADSPI@{DLYB\_QUADSPI}}
\index{DLYB\_QUADSPI@{DLYB\_QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DLYB\_QUADSPI}{DLYB\_QUADSPI}}
{\footnotesize\ttfamily \#define DLYB\+\_\+\+QUADSPI~((\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga20c215d6e539aaa888f291df9552bc2e}{DLYB\+\_\+\+QSPI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02661}{2661}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga687549f83cb35cca81620f4297de0b03}\label{group___peripheral__declaration_ga687549f83cb35cca81620f4297de0b03}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DLYB\_SDMMC1@{DLYB\_SDMMC1}}
\index{DLYB\_SDMMC1@{DLYB\_SDMMC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DLYB\_SDMMC1}{DLYB\_SDMMC1}}
{\footnotesize\ttfamily \#define DLYB\+\_\+\+SDMMC1~((\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae2ec655cb793359c4c44aae2a316c0b1}{DLYB\+\_\+\+SDMMC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02663}{2663}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gac40ad2a06de69fe900348c55fc36eff0}\label{group___peripheral__declaration_gac40ad2a06de69fe900348c55fc36eff0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DLYB\_SDMMC2@{DLYB\_SDMMC2}}
\index{DLYB\_SDMMC2@{DLYB\_SDMMC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DLYB\_SDMMC2}{DLYB\_SDMMC2}}
{\footnotesize\ttfamily \#define DLYB\+\_\+\+SDMMC2~((\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga79315762810e5a9e5972584c85e4c565}{DLYB\+\_\+\+SDMMC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02548}{2548}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1}{DMA1}}
{\footnotesize\ttfamily \#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02611}{2611}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}\label{group___peripheral__declaration_ga61247dd5d594289c404dd8774202dfd8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream0@{DMA1\_Stream0}}
\index{DMA1\_Stream0@{DMA1\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream0}{DMA1\_Stream0}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0d3c52aa35dcc68f78b704dfde57ba95}{DMA1\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02612}{2612}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}\label{group___peripheral__declaration_gaf7d82f110f19982d483eebc465d222b2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream1@{DMA1\_Stream1}}
\index{DMA1\_Stream1@{DMA1\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream1}{DMA1\_Stream1}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5b4152cef577e37eccc9311d8bdbf3c2}{DMA1\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02613}{2613}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}\label{group___peripheral__declaration_gad0e2140b8eeec3594035f1a7bf2a7250}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream2@{DMA1\_Stream2}}
\index{DMA1\_Stream2@{DMA1\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream2}{DMA1\_Stream2}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga48a551ee91d3f07dd74347fdb35c703d}{DMA1\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02614}{2614}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}\label{group___peripheral__declaration_ga96ac1af7a92469fe86a9fbdec091f25d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream3@{DMA1\_Stream3}}
\index{DMA1\_Stream3@{DMA1\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream3}{DMA1\_Stream3}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac51deb54ff7cfe1290dfcf517ae67127}{DMA1\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02615}{2615}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}\label{group___peripheral__declaration_ga87df45f4b82e0b3a8c1b17f1a77aecdb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream4@{DMA1\_Stream4}}
\index{DMA1\_Stream4@{DMA1\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream4}{DMA1\_Stream4}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga757a3c0d866c0fe68c6176156065a26b}{DMA1\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02616}{2616}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}\label{group___peripheral__declaration_gac3abc20f80e25c19b02104ad34eae652}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream5@{DMA1\_Stream5}}
\index{DMA1\_Stream5@{DMA1\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream5}{DMA1\_Stream5}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ded7bed8969fe2e2d616e7f90eb7654}{DMA1\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02617}{2617}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}\label{group___peripheral__declaration_gac95127480470900755953f1cfe68567d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream6@{DMA1\_Stream6}}
\index{DMA1\_Stream6@{DMA1\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream6}{DMA1\_Stream6}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga58998ddc40adb6361704d6c9dad08125}{DMA1\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02618}{2618}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}\label{group___peripheral__declaration_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Stream7@{DMA1\_Stream7}}
\index{DMA1\_Stream7@{DMA1\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA1\_Stream7}{DMA1\_Stream7}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga82186dd6d3f60995d428b34c041919d7}{DMA1\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02619}{2619}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2}{DMA2}}
{\footnotesize\ttfamily \#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02601}{2601}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}\label{group___peripheral__declaration_ga3a2efe5fd7a7a79be3b08a1670bbd016}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream0@{DMA2\_Stream0}}
\index{DMA2\_Stream0@{DMA2\_Stream0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream0}{DMA2\_Stream0}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream0~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac4c67b24726ba6b94d03adb351bcec4d}{DMA2\+\_\+\+Stream0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02602}{2602}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}\label{group___peripheral__declaration_gae96f15d34d3c41c16fce69bc2878151a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream1@{DMA2\_Stream1}}
\index{DMA2\_Stream1@{DMA2\_Stream1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream1}{DMA2\_Stream1}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream1~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga35512bdc3f5e9df4557c2fbe7935d0b1}{DMA2\+\_\+\+Stream1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02603}{2603}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}\label{group___peripheral__declaration_ga71bb410664b861ff0520f08976e24ee1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream2@{DMA2\_Stream2}}
\index{DMA2\_Stream2@{DMA2\_Stream2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream2}{DMA2\_Stream2}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream2~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaed33a06f08188466f2ede06160984e9a}{DMA2\+\_\+\+Stream2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02604}{2604}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}\label{group___peripheral__declaration_gaa6ead6a5ca6b8df70b5505aaeec6fd2e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream3@{DMA2\_Stream3}}
\index{DMA2\_Stream3@{DMA2\_Stream3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream3}{DMA2\_Stream3}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream3~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf3a9480e08c6ae94f4482e0cdaebdd17}{DMA2\+\_\+\+Stream3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02605}{2605}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}\label{group___peripheral__declaration_gae32674772021620800275dd3b6d62c2f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream4@{DMA2\_Stream4}}
\index{DMA2\_Stream4@{DMA2\_Stream4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream4}{DMA2\_Stream4}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream4~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad1e67740e6301233473f64638145dd1f}{DMA2\+\_\+\+Stream4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02606}{2606}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}\label{group___peripheral__declaration_gac40f58718761251875b5a897287efd83}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream5@{DMA2\_Stream5}}
\index{DMA2\_Stream5@{DMA2\_Stream5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream5}{DMA2\_Stream5}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream5~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaed1460fdc407b6decfbffccb0260d0af}{DMA2\+\_\+\+Stream5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02607}{2607}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}\label{group___peripheral__declaration_ga11a00b283e0911cd427e277e5a314ccc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream6@{DMA2\_Stream6}}
\index{DMA2\_Stream6@{DMA2\_Stream6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream6}{DMA2\_Stream6}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream6~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5e81174c96fd204fa7c82c815e85c8e6}{DMA2\+\_\+\+Stream6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02608}{2608}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}\label{group___peripheral__declaration_gacc135dbca0eca67d5aa0abc555f053ce}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Stream7@{DMA2\_Stream7}}
\index{DMA2\_Stream7@{DMA2\_Stream7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2\_Stream7}{DMA2\_Stream7}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Stream7~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa9faa708ad2440d24eb1064cba9bb06d}{DMA2\+\_\+\+Stream7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02609}{2609}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}\label{group___peripheral__declaration_ga46ffe4de9c874b15e9adb93a448d0778}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2D@{DMA2D}}
\index{DMA2D@{DMA2D}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMA2D}{DMA2D}}
{\footnotesize\ttfamily \#define DMA2D~((\mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2\+D\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacec66385fd1604e69584eb19a0aaa303}{DMA2\+D\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02522}{2522}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gacdd9451393b5f43783b46b8e5ca54a22}\label{group___peripheral__declaration_gacdd9451393b5f43783b46b8e5ca54a22}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1@{DMAMUX1}}
\index{DMAMUX1@{DMAMUX1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1}{DMAMUX1}}
{\footnotesize\ttfamily \#define DMAMUX1~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga67fc40a974f5bf83c2817d921ad95efd}{DMAMUX1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02622}{2622}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7672f776007b4a365bd34f2432142ab4}\label{group___peripheral__declaration_ga7672f776007b4a365bd34f2432142ab4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel0@{DMAMUX1\_Channel0}}
\index{DMAMUX1\_Channel0@{DMAMUX1\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel0}{DMAMUX1\_Channel0}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel0~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaccfb10abd55a74b368b4c96c230808f5}{DMAMUX1\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02623}{2623}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gadadd8a5c0cf583d6416a3932b3445c08}\label{group___peripheral__declaration_gadadd8a5c0cf583d6416a3932b3445c08}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel1@{DMAMUX1\_Channel1}}
\index{DMAMUX1\_Channel1@{DMAMUX1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel1}{DMAMUX1\_Channel1}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaea698d2efb0595ed32e748f28eba3f3a}{DMAMUX1\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02624}{2624}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga37cc369f673843e4fc67d109e3c1f59a}\label{group___peripheral__declaration_ga37cc369f673843e4fc67d109e3c1f59a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel10@{DMAMUX1\_Channel10}}
\index{DMAMUX1\_Channel10@{DMAMUX1\_Channel10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel10}{DMAMUX1\_Channel10}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel10~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa01fa040ab8f318cbb4a8bb7af3d64d1}{DMAMUX1\+\_\+\+Channel10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02633}{2633}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga9c963235ceb229ecdb6a2ccb99af0651}\label{group___peripheral__declaration_ga9c963235ceb229ecdb6a2ccb99af0651}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel11@{DMAMUX1\_Channel11}}
\index{DMAMUX1\_Channel11@{DMAMUX1\_Channel11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel11}{DMAMUX1\_Channel11}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel11~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga821608a69113372c11d663c8b4f21fe9}{DMAMUX1\+\_\+\+Channel11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02634}{2634}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga83dac4fb064b7e864da490b149510f2c}\label{group___peripheral__declaration_ga83dac4fb064b7e864da490b149510f2c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel12@{DMAMUX1\_Channel12}}
\index{DMAMUX1\_Channel12@{DMAMUX1\_Channel12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel12}{DMAMUX1\_Channel12}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel12~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaec2fe991014b9c95da15b86817ebdb72}{DMAMUX1\+\_\+\+Channel12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02635}{2635}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gacb233f5ce25db8624100fcfde2b973bb}\label{group___peripheral__declaration_gacb233f5ce25db8624100fcfde2b973bb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel13@{DMAMUX1\_Channel13}}
\index{DMAMUX1\_Channel13@{DMAMUX1\_Channel13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel13}{DMAMUX1\_Channel13}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel13~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6703a28691162df4df5aefab041ef706}{DMAMUX1\+\_\+\+Channel13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02636}{2636}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga997304acb0dee4cd29d401da06ae531c}\label{group___peripheral__declaration_ga997304acb0dee4cd29d401da06ae531c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel14@{DMAMUX1\_Channel14}}
\index{DMAMUX1\_Channel14@{DMAMUX1\_Channel14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel14}{DMAMUX1\_Channel14}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel14~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1efff23262ba37c0dde7508a22d9396b}{DMAMUX1\+\_\+\+Channel14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02637}{2637}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga419d05d456c426c8d48f801f3e88e4c8}\label{group___peripheral__declaration_ga419d05d456c426c8d48f801f3e88e4c8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel15@{DMAMUX1\_Channel15}}
\index{DMAMUX1\_Channel15@{DMAMUX1\_Channel15}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel15}{DMAMUX1\_Channel15}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel15~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga751a40ee0e9a41e00cfb2a67e5ad56fa}{DMAMUX1\+\_\+\+Channel15\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02638}{2638}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gacff7c36abeb207a583b7941a83d3c5c6}\label{group___peripheral__declaration_gacff7c36abeb207a583b7941a83d3c5c6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel2@{DMAMUX1\_Channel2}}
\index{DMAMUX1\_Channel2@{DMAMUX1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel2}{DMAMUX1\_Channel2}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4656629781ee3e6dd45c96e960ee2107}{DMAMUX1\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02625}{2625}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaad984a052e01de77e5f34675c432eeaa}\label{group___peripheral__declaration_gaad984a052e01de77e5f34675c432eeaa}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel3@{DMAMUX1\_Channel3}}
\index{DMAMUX1\_Channel3@{DMAMUX1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel3}{DMAMUX1\_Channel3}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad1af2c5629d0bdd1bbb3c13724c4a299}{DMAMUX1\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02626}{2626}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa61ad2c7671da23901e0e608a2afe602}\label{group___peripheral__declaration_gaa61ad2c7671da23901e0e608a2afe602}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel4@{DMAMUX1\_Channel4}}
\index{DMAMUX1\_Channel4@{DMAMUX1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel4}{DMAMUX1\_Channel4}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1d951becb3cfb504959d4044a7b9d058}{DMAMUX1\+\_\+\+Channel4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02627}{2627}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga78334be34430180aad55371ed13c72e2}\label{group___peripheral__declaration_ga78334be34430180aad55371ed13c72e2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel5@{DMAMUX1\_Channel5}}
\index{DMAMUX1\_Channel5@{DMAMUX1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel5}{DMAMUX1\_Channel5}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacb77d1d51186e22ac2614d6c54483060}{DMAMUX1\+\_\+\+Channel5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02628}{2628}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaf441cef1c7258d5a12d2651b76bc48b9}\label{group___peripheral__declaration_gaf441cef1c7258d5a12d2651b76bc48b9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel6@{DMAMUX1\_Channel6}}
\index{DMAMUX1\_Channel6@{DMAMUX1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel6}{DMAMUX1\_Channel6}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae4d818de4c042e8e3e31899e7d3d953c}{DMAMUX1\+\_\+\+Channel6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02629}{2629}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga69ff0ff07eb8075872d9ff8dcad68dc7}\label{group___peripheral__declaration_ga69ff0ff07eb8075872d9ff8dcad68dc7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel7@{DMAMUX1\_Channel7}}
\index{DMAMUX1\_Channel7@{DMAMUX1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel7}{DMAMUX1\_Channel7}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga38225a2055253723093e66e32a25e00c}{DMAMUX1\+\_\+\+Channel7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02630}{2630}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga29fb28f3d90e2c13003e5d585e95b4e8}\label{group___peripheral__declaration_ga29fb28f3d90e2c13003e5d585e95b4e8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel8@{DMAMUX1\_Channel8}}
\index{DMAMUX1\_Channel8@{DMAMUX1\_Channel8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel8}{DMAMUX1\_Channel8}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel8~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4f3d7c0ebfb1d798029a9a7f0f11618d}{DMAMUX1\+\_\+\+Channel8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02631}{2631}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga07a529ccb51fd00980bb4ac4ff2908c6}\label{group___peripheral__declaration_ga07a529ccb51fd00980bb4ac4ff2908c6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_Channel9@{DMAMUX1\_Channel9}}
\index{DMAMUX1\_Channel9@{DMAMUX1\_Channel9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_Channel9}{DMAMUX1\_Channel9}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel9~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga29c77dd6518f0a81a48b9fa8d2ffb2a2}{DMAMUX1\+\_\+\+Channel9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02632}{2632}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa3bf9725a03595373c83946d3666174a}\label{group___peripheral__declaration_gaa3bf9725a03595373c83946d3666174a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_ChannelStatus@{DMAMUX1\_ChannelStatus}}
\index{DMAMUX1\_ChannelStatus@{DMAMUX1\_ChannelStatus}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_ChannelStatus}{DMAMUX1\_ChannelStatus}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Channel\+Status~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} $\ast$)    \mbox{\hyperlink{group___peripheral__memory__map_ga1c159f60f321afdf7871dbe5a13a33c6}{DMAMUX1\+\_\+\+Channel\+Status\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02649}{2649}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7f2de783aee1e5411ae43f2e59dc49d6}\label{group___peripheral__declaration_ga7f2de783aee1e5411ae43f2e59dc49d6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator0@{DMAMUX1\_RequestGenerator0}}
\index{DMAMUX1\_RequestGenerator0@{DMAMUX1\_RequestGenerator0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator0}{DMAMUX1\_RequestGenerator0}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator0~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4a6cd371ee5ca30425ba4670566910f7}{DMAMUX1\+\_\+\+Request\+Generator0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02640}{2640}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga83e88aa28c950544c6ebf1abb20c373d}\label{group___peripheral__declaration_ga83e88aa28c950544c6ebf1abb20c373d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator1@{DMAMUX1\_RequestGenerator1}}
\index{DMAMUX1\_RequestGenerator1@{DMAMUX1\_RequestGenerator1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator1}{DMAMUX1\_RequestGenerator1}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator1~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae504e59cfd5eaf11893a1e70a8c99447}{DMAMUX1\+\_\+\+Request\+Generator1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02641}{2641}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga1450a8de2768f65e97bf6df9d4cecb4a}\label{group___peripheral__declaration_ga1450a8de2768f65e97bf6df9d4cecb4a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator2@{DMAMUX1\_RequestGenerator2}}
\index{DMAMUX1\_RequestGenerator2@{DMAMUX1\_RequestGenerator2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator2}{DMAMUX1\_RequestGenerator2}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator2~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac7a406e4df5814aebf7a241f2f8695c0}{DMAMUX1\+\_\+\+Request\+Generator2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02642}{2642}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga8a66bf5b6f1c6303f622ab091dcce796}\label{group___peripheral__declaration_ga8a66bf5b6f1c6303f622ab091dcce796}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator3@{DMAMUX1\_RequestGenerator3}}
\index{DMAMUX1\_RequestGenerator3@{DMAMUX1\_RequestGenerator3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator3}{DMAMUX1\_RequestGenerator3}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator3~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf6bfb649f38140a0b8b845a57b7ff867}{DMAMUX1\+\_\+\+Request\+Generator3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02643}{2643}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2c70c1fedd9b0457d9576ff608b6d619}\label{group___peripheral__declaration_ga2c70c1fedd9b0457d9576ff608b6d619}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator4@{DMAMUX1\_RequestGenerator4}}
\index{DMAMUX1\_RequestGenerator4@{DMAMUX1\_RequestGenerator4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator4}{DMAMUX1\_RequestGenerator4}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator4~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5d272def0fd01fc73cc37af4ee361e29}{DMAMUX1\+\_\+\+Request\+Generator4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02644}{2644}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa176a5c98e9dea1c7fe3c4d7b581e3b8}\label{group___peripheral__declaration_gaa176a5c98e9dea1c7fe3c4d7b581e3b8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator5@{DMAMUX1\_RequestGenerator5}}
\index{DMAMUX1\_RequestGenerator5@{DMAMUX1\_RequestGenerator5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator5}{DMAMUX1\_RequestGenerator5}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator5~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0b5ee8e3d85036e531acbfd0fd697af9}{DMAMUX1\+\_\+\+Request\+Generator5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02645}{2645}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gadd43aced12608d53d4bca58b51b04816}\label{group___peripheral__declaration_gadd43aced12608d53d4bca58b51b04816}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator6@{DMAMUX1\_RequestGenerator6}}
\index{DMAMUX1\_RequestGenerator6@{DMAMUX1\_RequestGenerator6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator6}{DMAMUX1\_RequestGenerator6}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator6~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62f98276209fda243dba248c0ade2dcd}{DMAMUX1\+\_\+\+Request\+Generator6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02646}{2646}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7e75c01510f3324e3920ec73a612a569}\label{group___peripheral__declaration_ga7e75c01510f3324e3920ec73a612a569}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenerator7@{DMAMUX1\_RequestGenerator7}}
\index{DMAMUX1\_RequestGenerator7@{DMAMUX1\_RequestGenerator7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_RequestGenerator7}{DMAMUX1\_RequestGenerator7}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Generator7~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga294885a6dab6b2706c4713b616930f18}{DMAMUX1\+\_\+\+Request\+Generator7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02647}{2647}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga6c9a2e5335db4ae71ef7c2536fcf97b3}\label{group___peripheral__declaration_ga6c9a2e5335db4ae71ef7c2536fcf97b3}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX1\_RequestGenStatus@{DMAMUX1\_RequestGenStatus}}
\index{DMAMUX1\_RequestGenStatus@{DMAMUX1\_RequestGenStatus}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX1\_RequestGenStatus}{DMAMUX1\_RequestGenStatus}}
{\footnotesize\ttfamily \#define DMAMUX1\+\_\+\+Request\+Gen\+Status~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga657882d8c743486033ac4d766d7c782e}{DMAMUX1\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02650}{2650}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7e8c732612eee2b771112a7de45b9f5b}\label{group___peripheral__declaration_ga7e8c732612eee2b771112a7de45b9f5b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2@{DMAMUX2}}
\index{DMAMUX2@{DMAMUX2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2}{DMAMUX2}}
{\footnotesize\ttfamily \#define DMAMUX2~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad64c1af8e5f6b8a21d521cf9f7c177b8}{DMAMUX2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02578}{2578}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga062572d7263740e28596c2ae03932ed6}\label{group___peripheral__declaration_ga062572d7263740e28596c2ae03932ed6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_Channel0@{DMAMUX2\_Channel0}}
\index{DMAMUX2\_Channel0@{DMAMUX2\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_Channel0}{DMAMUX2\_Channel0}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Channel0~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gada298b3f02b10ab649936c6eefef4fc5}{DMAMUX2\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02579}{2579}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga875b190203ca84138aa583c95124d3e4}\label{group___peripheral__declaration_ga875b190203ca84138aa583c95124d3e4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_Channel1@{DMAMUX2\_Channel1}}
\index{DMAMUX2\_Channel1@{DMAMUX2\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_Channel1}{DMAMUX2\_Channel1}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7e97131d83465c3f3edab78d8fb871e9}{DMAMUX2\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02580}{2580}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga77cb47d8d2e3e62ab93a770294d9c831}\label{group___peripheral__declaration_ga77cb47d8d2e3e62ab93a770294d9c831}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_Channel2@{DMAMUX2\_Channel2}}
\index{DMAMUX2\_Channel2@{DMAMUX2\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_Channel2}{DMAMUX2\_Channel2}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga14a391016cc37747ea612418d59a2461}{DMAMUX2\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02581}{2581}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gab61488b9dc815e3616ea8324c83876b5}\label{group___peripheral__declaration_gab61488b9dc815e3616ea8324c83876b5}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_Channel3@{DMAMUX2\_Channel3}}
\index{DMAMUX2\_Channel3@{DMAMUX2\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_Channel3}{DMAMUX2\_Channel3}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaef1030dce7e85af15992824a4b563d11}{DMAMUX2\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02582}{2582}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga027cbff5426b3139a24bd026c66e0956}\label{group___peripheral__declaration_ga027cbff5426b3139a24bd026c66e0956}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_Channel4@{DMAMUX2\_Channel4}}
\index{DMAMUX2\_Channel4@{DMAMUX2\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_Channel4}{DMAMUX2\_Channel4}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga95c1df231c992791dc31cac72423999d}{DMAMUX2\+\_\+\+Channel4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02583}{2583}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaca95ae5876c179f676c08a4f2e48899b}\label{group___peripheral__declaration_gaca95ae5876c179f676c08a4f2e48899b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_Channel5@{DMAMUX2\_Channel5}}
\index{DMAMUX2\_Channel5@{DMAMUX2\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_Channel5}{DMAMUX2\_Channel5}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga99a5486c5630a5eb1945d1ff4ab5d374}{DMAMUX2\+\_\+\+Channel5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02584}{2584}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga61c9944863304a51c664601ea6eefbce}\label{group___peripheral__declaration_ga61c9944863304a51c664601ea6eefbce}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_Channel6@{DMAMUX2\_Channel6}}
\index{DMAMUX2\_Channel6@{DMAMUX2\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_Channel6}{DMAMUX2\_Channel6}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gafff3e376fb55a4910628b0ed462f348c}{DMAMUX2\+\_\+\+Channel6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02585}{2585}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga887bcf41a0aeeb90f855a081e9702241}\label{group___peripheral__declaration_ga887bcf41a0aeeb90f855a081e9702241}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_Channel7@{DMAMUX2\_Channel7}}
\index{DMAMUX2\_Channel7@{DMAMUX2\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_Channel7}{DMAMUX2\_Channel7}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel___type_def}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaff77e3ed5fe53752db4f279e8eeafac6}{DMAMUX2\+\_\+\+Channel7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02586}{2586}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga6fa00d1ebb95418df1e5ae20717d208e}\label{group___peripheral__declaration_ga6fa00d1ebb95418df1e5ae20717d208e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_ChannelStatus@{DMAMUX2\_ChannelStatus}}
\index{DMAMUX2\_ChannelStatus@{DMAMUX2\_ChannelStatus}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_ChannelStatus}{DMAMUX2\_ChannelStatus}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Channel\+Status~((\mbox{\hyperlink{struct_d_m_a_m_u_x___channel_status___type_def}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac6d7a91d73272088731ae22b1078463c}{DMAMUX2\+\_\+\+Channel\+Status\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02598}{2598}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga56604bd635abb9192292d57c477a8c43}\label{group___peripheral__declaration_ga56604bd635abb9192292d57c477a8c43}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_RequestGenerator0@{DMAMUX2\_RequestGenerator0}}
\index{DMAMUX2\_RequestGenerator0@{DMAMUX2\_RequestGenerator0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_RequestGenerator0}{DMAMUX2\_RequestGenerator0}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Request\+Generator0~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad4e9f596738e2be65bc4951386f51cc3}{DMAMUX2\+\_\+\+Request\+Generator0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02589}{2589}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gab6925d2a802dd94dcb37bdc5d45abb17}\label{group___peripheral__declaration_gab6925d2a802dd94dcb37bdc5d45abb17}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_RequestGenerator1@{DMAMUX2\_RequestGenerator1}}
\index{DMAMUX2\_RequestGenerator1@{DMAMUX2\_RequestGenerator1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_RequestGenerator1}{DMAMUX2\_RequestGenerator1}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Request\+Generator1~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9982e4703bcf7d8a87c1440a8635ebb1}{DMAMUX2\+\_\+\+Request\+Generator1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02590}{2590}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga783462496ee6532e5bebf044833bc312}\label{group___peripheral__declaration_ga783462496ee6532e5bebf044833bc312}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_RequestGenerator2@{DMAMUX2\_RequestGenerator2}}
\index{DMAMUX2\_RequestGenerator2@{DMAMUX2\_RequestGenerator2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_RequestGenerator2}{DMAMUX2\_RequestGenerator2}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Request\+Generator2~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga94fd0c05ce33d4c360f4ce3123a3ea0e}{DMAMUX2\+\_\+\+Request\+Generator2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02591}{2591}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga65def26cf24ab5863023520b53d95af8}\label{group___peripheral__declaration_ga65def26cf24ab5863023520b53d95af8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_RequestGenerator3@{DMAMUX2\_RequestGenerator3}}
\index{DMAMUX2\_RequestGenerator3@{DMAMUX2\_RequestGenerator3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_RequestGenerator3}{DMAMUX2\_RequestGenerator3}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Request\+Generator3~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2fe912f584ab2b198dbb3c2cc9bbc511}{DMAMUX2\+\_\+\+Request\+Generator3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02592}{2592}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gad606a1227b81291c4e67efa971b7a173}\label{group___peripheral__declaration_gad606a1227b81291c4e67efa971b7a173}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_RequestGenerator4@{DMAMUX2\_RequestGenerator4}}
\index{DMAMUX2\_RequestGenerator4@{DMAMUX2\_RequestGenerator4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_RequestGenerator4}{DMAMUX2\_RequestGenerator4}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Request\+Generator4~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga88f2eeaf41e083503865b8b2ee76c98b}{DMAMUX2\+\_\+\+Request\+Generator4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02593}{2593}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaba382f0502ec5dedeb0c01ed2030173c}\label{group___peripheral__declaration_gaba382f0502ec5dedeb0c01ed2030173c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_RequestGenerator5@{DMAMUX2\_RequestGenerator5}}
\index{DMAMUX2\_RequestGenerator5@{DMAMUX2\_RequestGenerator5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_RequestGenerator5}{DMAMUX2\_RequestGenerator5}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Request\+Generator5~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa8c780d1ac85d158e7628d8639c7ffe8}{DMAMUX2\+\_\+\+Request\+Generator5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02594}{2594}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga0ebc1ed2cba64f54e14e7e43705e6232}\label{group___peripheral__declaration_ga0ebc1ed2cba64f54e14e7e43705e6232}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_RequestGenerator6@{DMAMUX2\_RequestGenerator6}}
\index{DMAMUX2\_RequestGenerator6@{DMAMUX2\_RequestGenerator6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_RequestGenerator6}{DMAMUX2\_RequestGenerator6}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Request\+Generator6~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga781fa163b6de21d5df6e6448d8cee829}{DMAMUX2\+\_\+\+Request\+Generator6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02595}{2595}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7300c5b7907e4891b5c91d1b98e4157f}\label{group___peripheral__declaration_ga7300c5b7907e4891b5c91d1b98e4157f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_RequestGenerator7@{DMAMUX2\_RequestGenerator7}}
\index{DMAMUX2\_RequestGenerator7@{DMAMUX2\_RequestGenerator7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_RequestGenerator7}{DMAMUX2\_RequestGenerator7}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Request\+Generator7~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen___type_def}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga332b9998458e731556845760a56e7e2f}{DMAMUX2\+\_\+\+Request\+Generator7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02596}{2596}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga88983d0b14cba9eb3a47cb9c2af3aed1}\label{group___peripheral__declaration_ga88983d0b14cba9eb3a47cb9c2af3aed1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMAMUX2\_RequestGenStatus@{DMAMUX2\_RequestGenStatus}}
\index{DMAMUX2\_RequestGenStatus@{DMAMUX2\_RequestGenStatus}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{DMAMUX2\_RequestGenStatus}{DMAMUX2\_RequestGenStatus}}
{\footnotesize\ttfamily \#define DMAMUX2\+\_\+\+Request\+Gen\+Status~((\mbox{\hyperlink{struct_d_m_a_m_u_x___request_gen_status___type_def}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa6b820de7aa088e08338a6f325779531}{DMAMUX2\+\_\+\+Request\+Gen\+Status\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02599}{2599}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{ETH}{ETH}}
{\footnotesize\ttfamily \#define ETH~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02677}{2677}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{EXTI}{EXTI}}
{\footnotesize\ttfamily \#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02478}{2478}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga59d7a09892a3e5f73ffb9397d45d9b76}\label{group___peripheral__declaration_ga59d7a09892a3e5f73ffb9397d45d9b76}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI\_D1@{EXTI\_D1}}
\index{EXTI\_D1@{EXTI\_D1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{EXTI\_D1}{EXTI\_D1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+D1~((\mbox{\hyperlink{struct_e_x_t_i___core___type_def}{EXTI\+\_\+\+Core\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga362bc63efe79e2c6ea12cb1ef9deef59}{EXTI\+\_\+\+D1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02479}{2479}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gab34b20f85d4d921a19caac8be058c892}\label{group___peripheral__declaration_gab34b20f85d4d921a19caac8be058c892}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI\_D2@{EXTI\_D2}}
\index{EXTI\_D2@{EXTI\_D2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{EXTI\_D2}{EXTI\_D2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+D2~((\mbox{\hyperlink{struct_e_x_t_i___core___type_def}{EXTI\+\_\+\+Core\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga864ee45f12eb09af9b8ed487bfd80db9}{EXTI\+\_\+\+D2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02480}{2480}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga9b57881b72f2f70e874d6dc0cd289202}\label{group___peripheral__declaration_ga9b57881b72f2f70e874d6dc0cd289202}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FDCAN1@{FDCAN1}}
\index{FDCAN1@{FDCAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FDCAN1}{FDCAN1}}
{\footnotesize\ttfamily \#define FDCAN1~((\mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6ddcdce965cfd168435e2ab08b0da1ad}{FDCAN1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02454}{2454}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gac00618f44558d3a29a87eaab38c22126}\label{group___peripheral__declaration_gac00618f44558d3a29a87eaab38c22126}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FDCAN2@{FDCAN2}}
\index{FDCAN2@{FDCAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FDCAN2}{FDCAN2}}
{\footnotesize\ttfamily \#define FDCAN2~((\mbox{\hyperlink{struct_f_d_c_a_n___global_type_def}{FDCAN\+\_\+\+Global\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga54ec1e04435c06655e5e4f0a6ffd41ac}{FDCAN2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02455}{2455}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga3dc3d354f6befd0ab84cecf8d97645bc}\label{group___peripheral__declaration_ga3dc3d354f6befd0ab84cecf8d97645bc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FDCAN\_CCU@{FDCAN\_CCU}}
\index{FDCAN\_CCU@{FDCAN\_CCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FDCAN\_CCU}{FDCAN\_CCU}}
{\footnotesize\ttfamily \#define FDCAN\+\_\+\+CCU~((\mbox{\hyperlink{struct_f_d_c_a_n___clock_calibration_unit___type_def}{FDCAN\+\_\+\+Clock\+Calibration\+Unit\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga05f9d89336048c04922431936e300c26}{FDCAN\+\_\+\+CCU\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02456}{2456}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FLASH}{FLASH}}
{\footnotesize\ttfamily \#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02525}{2525}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga409771490258e51aa189077b63e2711b}\label{group___peripheral__declaration_ga409771490258e51aa189077b63e2711b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1\_R@{FMC\_Bank1\_R}}
\index{FMC\_Bank1\_R@{FMC\_Bank1\_R}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FMC\_Bank1\_R}{FMC\_Bank1\_R}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+Bank1\+\_\+R~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1d581e6f64ed2e5d97c11c58285a21b6}{FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02653}{2653}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga5cdcf9fcfd0b117ba4b6c204bda5f092}\label{group___peripheral__declaration_ga5cdcf9fcfd0b117ba4b6c204bda5f092}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank1E\_R@{FMC\_Bank1E\_R}}
\index{FMC\_Bank1E\_R@{FMC\_Bank1E\_R}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FMC\_Bank1E\_R}{FMC\_Bank1E\_R}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+Bank1\+E\+\_\+R~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad82d3a6bac014fa645fb67a63fae4bc0}{FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02654}{2654}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gafc5be538cdd9f7fd08187eb715c0000f}\label{group___peripheral__declaration_gafc5be538cdd9f7fd08187eb715c0000f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank2\_R@{FMC\_Bank2\_R}}
\index{FMC\_Bank2\_R@{FMC\_Bank2\_R}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FMC\_Bank2\_R}{FMC\_Bank2\_R}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+Bank2\+\_\+R~((\mbox{\hyperlink{struct_f_m_c___bank2___type_def}{FMC\+\_\+\+Bank2\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae6b0c250f7284e3afbee4bfcf6b8c9d3}{FMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02655}{2655}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga4fdf310e0faefc84189f27f4186c6712}\label{group___peripheral__declaration_ga4fdf310e0faefc84189f27f4186c6712}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank3\_R@{FMC\_Bank3\_R}}
\index{FMC\_Bank3\_R@{FMC\_Bank3\_R}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FMC\_Bank3\_R}{FMC\_Bank3\_R}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+Bank3\+\_\+R~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf570671195a13f4bb2a1b8f2bd5305c9}{FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02656}{2656}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga93cb69a454aa0da5150c7864260f1e14}\label{group___peripheral__declaration_ga93cb69a454aa0da5150c7864260f1e14}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FMC\_Bank5\_6\_R@{FMC\_Bank5\_6\_R}}
\index{FMC\_Bank5\_6\_R@{FMC\_Bank5\_6\_R}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{FMC\_Bank5\_6\_R}{FMC\_Bank5\_6\_R}}
{\footnotesize\ttfamily \#define FMC\+\_\+\+Bank5\+\_\+6\+\_\+R~((\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gace117149a4fc0d07c38cc997fe4c4a73}{FMC\+\_\+\+Bank5\+\_\+6\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02657}{2657}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOA}{GPIOA}}
{\footnotesize\ttfamily \#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02528}{2528}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOB}{GPIOB}}
{\footnotesize\ttfamily \#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02529}{2529}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOC}{GPIOC}}
{\footnotesize\ttfamily \#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02530}{2530}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOD}{GPIOD}}
{\footnotesize\ttfamily \#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02531}{2531}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOE}{GPIOE}}
{\footnotesize\ttfamily \#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02532}{2532}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOF}{GPIOF}}
{\footnotesize\ttfamily \#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02533}{2533}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOG}{GPIOG}}
{\footnotesize\ttfamily \#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02534}{2534}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}\label{group___peripheral__declaration_gadeacbb43ae86c879945afe98c679b285}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOH@{GPIOH}}
\index{GPIOH@{GPIOH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOH}{GPIOH}}
{\footnotesize\ttfamily \#define GPIOH~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaee4716389f3a1c727495375b76645608}{GPIOH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02535}{2535}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}\label{group___peripheral__declaration_gad15f13545ecdbbabfccf43d5997e5ade}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOI@{GPIOI}}
\index{GPIOI@{GPIOI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOI}{GPIOI}}
{\footnotesize\ttfamily \#define GPIOI~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50acf918c2e1c4597d5ccfe25eb3ad3d}{GPIOI\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02536}{2536}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}\label{group___peripheral__declaration_ga7d3020a351195b6600a5d64c01c461fa}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOJ@{GPIOJ}}
\index{GPIOJ@{GPIOJ}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOJ}{GPIOJ}}
{\footnotesize\ttfamily \#define GPIOJ~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga73f5a4e42f41acc614ee82c8ebfe0b85}{GPIOJ\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02537}{2537}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}\label{group___peripheral__declaration_ga273d78d198f0221223b3e9d7798f1649}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOK@{GPIOK}}
\index{GPIOK@{GPIOK}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPIOK}{GPIOK}}
{\footnotesize\ttfamily \#define GPIOK~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga46d3f8cd7c045b5e13cd7395b8e936e5}{GPIOK\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02538}{2538}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga383c887692dea172b34e82300fc19904}\label{group___peripheral__declaration_ga383c887692dea172b34e82300fc19904}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPV@{GPV}}
\index{GPV@{GPV}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{GPV}{GPV}}
{\footnotesize\ttfamily \#define GPV~((\mbox{\hyperlink{struct_g_p_v___type_def}{GPV\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5baa2b793fbda2ba01d62a96bb3d8a33}{GPV\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02706}{2706}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7386336852ecc8ea26c4bee5cfbaf4ca}\label{group___peripheral__declaration_ga7386336852ecc8ea26c4bee5cfbaf4ca}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1@{HRTIM1}}
\index{HRTIM1@{HRTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{HRTIM1}{HRTIM1}}
{\footnotesize\ttfamily \#define HRTIM1~((\mbox{\hyperlink{struct_h_r_t_i_m___type_def}{HRTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga1224e4c4295ab9c1d8699dc404a6a2ad}{HRTIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02489}{2489}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaf7b0f42b285f0ae4317e797542cc4987}\label{group___peripheral__declaration_gaf7b0f42b285f0ae4317e797542cc4987}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_COMMON@{HRTIM1\_COMMON}}
\index{HRTIM1\_COMMON@{HRTIM1\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{HRTIM1\_COMMON}{HRTIM1\_COMMON}}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+COMMON~((\mbox{\hyperlink{struct_h_r_t_i_m___common___type_def}{HRTIM\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga2f4f7b4b6a8abc912546135b98c7c98e}{HRTIM1\+\_\+\+COMMON\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02495}{2495}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga8d126738d4be730c795c6c9d77e9aa3d}\label{group___peripheral__declaration_ga8d126738d4be730c795c6c9d77e9aa3d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_TIMA@{HRTIM1\_TIMA}}
\index{HRTIM1\_TIMA@{HRTIM1\_TIMA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{HRTIM1\_TIMA}{HRTIM1\_TIMA}}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMA~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad026c82bd693f6704867fd7e52cd71f7}{HRTIM1\+\_\+\+TIMA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02490}{2490}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2bab3b4c0b3dad47558712011c985ce6}\label{group___peripheral__declaration_ga2bab3b4c0b3dad47558712011c985ce6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_TIMB@{HRTIM1\_TIMB}}
\index{HRTIM1\_TIMB@{HRTIM1\_TIMB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{HRTIM1\_TIMB}{HRTIM1\_TIMB}}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMB~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9d3854e3d0a2db8ec108ddf0ba106e72}{HRTIM1\+\_\+\+TIMB\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02491}{2491}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga4acd4ab9cc088247327672900c8a3e8f}\label{group___peripheral__declaration_ga4acd4ab9cc088247327672900c8a3e8f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_TIMC@{HRTIM1\_TIMC}}
\index{HRTIM1\_TIMC@{HRTIM1\_TIMC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{HRTIM1\_TIMC}{HRTIM1\_TIMC}}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMC~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga77960fb8d664ed4ad9c8a00362a1e258}{HRTIM1\+\_\+\+TIMC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02492}{2492}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaff1e5e112cf5d1eb35427de5e3f17435}\label{group___peripheral__declaration_gaff1e5e112cf5d1eb35427de5e3f17435}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_TIMD@{HRTIM1\_TIMD}}
\index{HRTIM1\_TIMD@{HRTIM1\_TIMD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{HRTIM1\_TIMD}{HRTIM1\_TIMD}}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIMD~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7a1056d7c6dc6a624cd603bea10dabcb}{HRTIM1\+\_\+\+TIMD\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02493}{2493}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7a6bc8dfbd7e86d3ee4f779de12e5f82}\label{group___peripheral__declaration_ga7a6bc8dfbd7e86d3ee4f779de12e5f82}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HRTIM1\_TIME@{HRTIM1\_TIME}}
\index{HRTIM1\_TIME@{HRTIM1\_TIME}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{HRTIM1\_TIME}{HRTIM1\_TIME}}
{\footnotesize\ttfamily \#define HRTIM1\+\_\+\+TIME~((\mbox{\hyperlink{struct_h_r_t_i_m___timerx___type_def}{HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gafd63b718c4bf422dc422c97c8101914c}{HRTIM1\+\_\+\+TIME\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02494}{2494}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}\label{group___peripheral__declaration_gaede09ab1497537af0a0ec19da6d5e5be}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HSEM@{HSEM}}
\index{HSEM@{HSEM}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{HSEM}{HSEM}}
{\footnotesize\ttfamily \#define HSEM~((\mbox{\hyperlink{struct_h_s_e_m___type_def}{HSEM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga9e052bfbb418ce4602669e714acd0c78}{HSEM\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02668}{2668}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaed3d1a19416a1229032480d71c32398a}\label{group___peripheral__declaration_gaed3d1a19416a1229032480d71c32398a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!HSEM\_COMMON@{HSEM\_COMMON}}
\index{HSEM\_COMMON@{HSEM\_COMMON}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{HSEM\_COMMON}{HSEM\_COMMON}}
{\footnotesize\ttfamily \#define HSEM\+\_\+\+COMMON~((\mbox{\hyperlink{struct_h_s_e_m___common___type_def}{HSEM\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) (\mbox{\hyperlink{group___peripheral__memory__map_ga9e052bfbb418ce4602669e714acd0c78}{HSEM\+\_\+\+BASE}} + 0x100\+UL))}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02669}{2669}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C1}{I2C1}}
{\footnotesize\ttfamily \#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02450}{2450}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C2}{I2C2}}
{\footnotesize\ttfamily \#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02451}{2451}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}\label{group___peripheral__declaration_ga1489b37ed2bca9d9c659119590583bda}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C3@{I2C3}}
\index{I2C3@{I2C3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C3}{I2C3}}
{\footnotesize\ttfamily \#define I2\+C3~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4e8b9198748235a1729e1e8f8f24983b}{I2\+C3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02452}{2452}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga6ad965bc77e04c8f4d47d8867f2b75d8}\label{group___peripheral__declaration_ga6ad965bc77e04c8f4d47d8867f2b75d8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C4@{I2C4}}
\index{I2C4@{I2C4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{I2C4}{I2C4}}
{\footnotesize\ttfamily \#define I2\+C4~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7a106006e00dffa0b5f5fd91de6f22ef}{I2\+C4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02453}{2453}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga27a6e169bff13cadad5a9b760de72ab1}\label{group___peripheral__declaration_ga27a6e169bff13cadad5a9b760de72ab1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG1@{IWDG1}}
\index{IWDG1@{IWDG1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{IWDG1}{IWDG1}}
{\footnotesize\ttfamily \#define IWDG1~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab8982e770aa225c7e29332da911f4f01}{IWDG1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02436}{2436}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gafe64edada8926ce1dc977e247b68668d}\label{group___peripheral__declaration_gafe64edada8926ce1dc977e247b68668d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!JPEG@{JPEG}}
\index{JPEG@{JPEG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{JPEG}{JPEG}}
{\footnotesize\ttfamily \#define JPEG~((\mbox{\hyperlink{struct_j_p_e_g___type_def}{JPEG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6d86bb05c1902300b883184ed21a58da}{JPGDEC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02667}{2667}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}\label{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM1@{LPTIM1}}
\index{LPTIM1@{LPTIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM1}{LPTIM1}}
{\footnotesize\ttfamily \#define LPTIM1~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga012ceb003fbb615eedb39a8d7f31c9c6}{LPTIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02458}{2458}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}\label{group___peripheral__declaration_ga43f2e57fca0162644dc98f485da13ce6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM2@{LPTIM2}}
\index{LPTIM2@{LPTIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM2}{LPTIM2}}
{\footnotesize\ttfamily \#define LPTIM2~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02463}{2463}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaec5cb56d1bbc188449989449990ab38d}\label{group___peripheral__declaration_gaec5cb56d1bbc188449989449990ab38d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM3@{LPTIM3}}
\index{LPTIM3@{LPTIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM3}{LPTIM3}}
{\footnotesize\ttfamily \#define LPTIM3~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5cd6c66f06ccfbce4fe7d28d1839a23d}{LPTIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02464}{2464}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2acf058d78bd2188e1097112489242a1}\label{group___peripheral__declaration_ga2acf058d78bd2188e1097112489242a1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM4@{LPTIM4}}
\index{LPTIM4@{LPTIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM4}{LPTIM4}}
{\footnotesize\ttfamily \#define LPTIM4~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa28e792658ea728420995474fd7ecae4}{LPTIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02465}{2465}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga3c56f7e6bb311c39cb40ade8a4bbb8d2}\label{group___peripheral__declaration_ga3c56f7e6bb311c39cb40ade8a4bbb8d2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPTIM5@{LPTIM5}}
\index{LPTIM5@{LPTIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPTIM5}{LPTIM5}}
{\footnotesize\ttfamily \#define LPTIM5~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga415e55faff9fb061f32f440ed518d6c1}{LPTIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02466}{2466}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}\label{group___peripheral__declaration_ga73eb37d103f4e4f2d18ec3d3f5208ab9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LPUART1@{LPUART1}}
\index{LPUART1@{LPUART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LPUART1}{LPUART1}}
{\footnotesize\ttfamily \#define LPUART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga42584c807077cea9525819eaf29c7e34}{LPUART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02461}{2461}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}\label{group___peripheral__declaration_ga4459673012beca799917db0644a908c1}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC@{LTDC}}
\index{LTDC@{LTDC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LTDC}{LTDC}}
{\footnotesize\ttfamily \#define LTDC~((\mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gac6e45c39fafa3e82cdedbf447b461704}{LTDC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02671}{2671}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}\label{group___peripheral__declaration_ga6f3ddebb027d7bdf4e8636e67a42ad17}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC\_Layer1@{LTDC\_Layer1}}
\index{LTDC\_Layer1@{LTDC\_Layer1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LTDC\_Layer1}{LTDC\_Layer1}}
{\footnotesize\ttfamily \#define LTDC\+\_\+\+Layer1~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga81a2641d0a8e698f32b160b2d20d070b}{LTDC\+\_\+\+Layer1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02672}{2672}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}\label{group___peripheral__declaration_gada57137d7b85a1223b5bf289e158e363}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!LTDC\_Layer2@{LTDC\_Layer2}}
\index{LTDC\_Layer2@{LTDC\_Layer2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{LTDC\_Layer2}{LTDC\_Layer2}}
{\footnotesize\ttfamily \#define LTDC\+\_\+\+Layer2~((\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\+\_\+\+Layer\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga696614b764a3820d9f9560a0eec1e111}{LTDC\+\_\+\+Layer2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02673}{2673}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7a6b511c3ecbf302b83907916aff02e2}\label{group___peripheral__declaration_ga7a6b511c3ecbf302b83907916aff02e2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDIOS@{MDIOS}}
\index{MDIOS@{MDIOS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDIOS}{MDIOS}}
{\footnotesize\ttfamily \#define MDIOS~((\mbox{\hyperlink{struct_m_d_i_o_s___type_def}{MDIOS\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa2d1d95c983129b0fe97743bcb5b9808}{MDIOS\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02675}{2675}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gad4dc877f1a74e3130d23c822ed834171}\label{group___peripheral__declaration_gad4dc877f1a74e3130d23c822ed834171}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA@{MDMA}}
\index{MDMA@{MDMA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA}{MDMA}}
{\footnotesize\ttfamily \#define MDMA~((\mbox{\hyperlink{struct_m_d_m_a___type_def}{MDMA\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gad117947936720f53f3ee7f58f83b4855}{MDMA\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02678}{2678}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaaa6d654026705153f7f65b37627cc4da}\label{group___peripheral__declaration_gaaa6d654026705153f7f65b37627cc4da}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel0@{MDMA\_Channel0}}
\index{MDMA\_Channel0@{MDMA\_Channel0}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel0}{MDMA\_Channel0}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel0~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga656f7dcca09e02629a2e664decc5b8a7}{MDMA\+\_\+\+Channel0\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02679}{2679}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga5aee06099e526f6f46434a197abc4957}\label{group___peripheral__declaration_ga5aee06099e526f6f46434a197abc4957}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel1@{MDMA\_Channel1}}
\index{MDMA\_Channel1@{MDMA\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel1}{MDMA\_Channel1}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel1~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga9e56adabf953406c880fcdb51e860e54}{MDMA\+\_\+\+Channel1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02680}{2680}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaed0b9bdca926cf64d6ffc037e61ddaee}\label{group___peripheral__declaration_gaed0b9bdca926cf64d6ffc037e61ddaee}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel10@{MDMA\_Channel10}}
\index{MDMA\_Channel10@{MDMA\_Channel10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel10}{MDMA\_Channel10}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel10~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga897ae5686b6aa23fd6565d312b40d6be}{MDMA\+\_\+\+Channel10\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02689}{2689}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga44cc4659769b65d0071de506a29ee9d5}\label{group___peripheral__declaration_ga44cc4659769b65d0071de506a29ee9d5}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel11@{MDMA\_Channel11}}
\index{MDMA\_Channel11@{MDMA\_Channel11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel11}{MDMA\_Channel11}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel11~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga3af08400cfa17825bf2acd05cb23b029}{MDMA\+\_\+\+Channel11\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02690}{2690}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gab968bfa0c652752b0466a8716d1be168}\label{group___peripheral__declaration_gab968bfa0c652752b0466a8716d1be168}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel12@{MDMA\_Channel12}}
\index{MDMA\_Channel12@{MDMA\_Channel12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel12}{MDMA\_Channel12}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel12~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gab98fc2a0ab3bcc642c7dc8fa5a6a2915}{MDMA\+\_\+\+Channel12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02691}{2691}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga62332a2c5f3fb69ee330ae75482846e9}\label{group___peripheral__declaration_ga62332a2c5f3fb69ee330ae75482846e9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel13@{MDMA\_Channel13}}
\index{MDMA\_Channel13@{MDMA\_Channel13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel13}{MDMA\_Channel13}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel13~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga16e950a4ff85d46af05a6cddf7ef257f}{MDMA\+\_\+\+Channel13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02692}{2692}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga770b56c264d8555cabe3f336afb35e31}\label{group___peripheral__declaration_ga770b56c264d8555cabe3f336afb35e31}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel14@{MDMA\_Channel14}}
\index{MDMA\_Channel14@{MDMA\_Channel14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel14}{MDMA\_Channel14}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel14~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga18869d6d147e6054bc1685d7c0654e6e}{MDMA\+\_\+\+Channel14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02693}{2693}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gadddce71a3c5f142f45b047bec4cbef4b}\label{group___peripheral__declaration_gadddce71a3c5f142f45b047bec4cbef4b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel15@{MDMA\_Channel15}}
\index{MDMA\_Channel15@{MDMA\_Channel15}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel15}{MDMA\_Channel15}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel15~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga015d599eca59e5ba4ccc8fc7bc83d1e0}{MDMA\+\_\+\+Channel15\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02694}{2694}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gac302e94af8c26230736e8c4146aced05}\label{group___peripheral__declaration_gac302e94af8c26230736e8c4146aced05}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel2@{MDMA\_Channel2}}
\index{MDMA\_Channel2@{MDMA\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel2}{MDMA\_Channel2}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel2~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga3653540d6283e81a7fbdd6e8ef282043}{MDMA\+\_\+\+Channel2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02681}{2681}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga5f240ed051b295e518b31fb641c9a24d}\label{group___peripheral__declaration_ga5f240ed051b295e518b31fb641c9a24d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel3@{MDMA\_Channel3}}
\index{MDMA\_Channel3@{MDMA\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel3}{MDMA\_Channel3}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel3~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gae1559f7a5135798871e0973520826347}{MDMA\+\_\+\+Channel3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02682}{2682}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga4bfe8a15b149bb8464362c7d6bd3c511}\label{group___peripheral__declaration_ga4bfe8a15b149bb8464362c7d6bd3c511}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel4@{MDMA\_Channel4}}
\index{MDMA\_Channel4@{MDMA\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel4}{MDMA\_Channel4}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel4~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga698baa265e1495feceab12538a682dae}{MDMA\+\_\+\+Channel4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02683}{2683}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga6a87e9936c79444278a428bd4d625f85}\label{group___peripheral__declaration_ga6a87e9936c79444278a428bd4d625f85}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel5@{MDMA\_Channel5}}
\index{MDMA\_Channel5@{MDMA\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel5}{MDMA\_Channel5}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel5~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gac5b38fc8e9f7a2ce4939b6e6efcb16b5}{MDMA\+\_\+\+Channel5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02684}{2684}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga9229d1dc23cfb75fa66f233b8cd82381}\label{group___peripheral__declaration_ga9229d1dc23cfb75fa66f233b8cd82381}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel6@{MDMA\_Channel6}}
\index{MDMA\_Channel6@{MDMA\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel6}{MDMA\_Channel6}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel6~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga92966c0721ba49d91f7ab8a3eb476482}{MDMA\+\_\+\+Channel6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02685}{2685}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gad64e4b7a91ff61f9824f67dfdc2775ed}\label{group___peripheral__declaration_gad64e4b7a91ff61f9824f67dfdc2775ed}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel7@{MDMA\_Channel7}}
\index{MDMA\_Channel7@{MDMA\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel7}{MDMA\_Channel7}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel7~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaf7e29c5f87e79f42d05a5012ff77a579}{MDMA\+\_\+\+Channel7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02686}{2686}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga05e16a89b9ba3eb2465efd5b7861ca76}\label{group___peripheral__declaration_ga05e16a89b9ba3eb2465efd5b7861ca76}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel8@{MDMA\_Channel8}}
\index{MDMA\_Channel8@{MDMA\_Channel8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel8}{MDMA\_Channel8}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel8~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga653d354e0b3efe98693f79f6b22f1326}{MDMA\+\_\+\+Channel8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02687}{2687}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga5c08d0f1326b80e77fe8b46bcd19f7c0}\label{group___peripheral__declaration_ga5c08d0f1326b80e77fe8b46bcd19f7c0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!MDMA\_Channel9@{MDMA\_Channel9}}
\index{MDMA\_Channel9@{MDMA\_Channel9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{MDMA\_Channel9}{MDMA\_Channel9}}
{\footnotesize\ttfamily \#define MDMA\+\_\+\+Channel9~((\mbox{\hyperlink{struct_m_d_m_a___channel___type_def}{MDMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaca4a9b55f61b82c08adb44a942e93b33}{MDMA\+\_\+\+Channel9\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02688}{2688}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}\label{group___peripheral__declaration_gaaa993d5a85ac85c8abbd13e31d504bb6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP@{OPAMP}}
\index{OPAMP@{OPAMP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP}{OPAMP}}
{\footnotesize\ttfamily \#define OPAMP~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga6e9722d15c7ed794f0eca9682f64c03c}{OPAMP\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02473}{2473}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}\label{group___peripheral__declaration_gaf0025add8d004b4f4bf6eaeedd55c488}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP1@{OPAMP1}}
\index{OPAMP1@{OPAMP1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP1}{OPAMP1}}
{\footnotesize\ttfamily \#define OPAMP1~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5eb46aa20e371ed2e07b16a6b12c163d}{OPAMP1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02474}{2474}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gabc11c296d6d15ca861b6378bc056848e}\label{group___peripheral__declaration_gabc11c296d6d15ca861b6378bc056848e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OPAMP2@{OPAMP2}}
\index{OPAMP2@{OPAMP2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{OPAMP2}{OPAMP2}}
{\footnotesize\ttfamily \#define OPAMP2~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gabf0535307a717feba8341e57647d2385}{OPAMP2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02475}{2475}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{PWR}{PWR}}
{\footnotesize\ttfamily \#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02459}{2459}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}\label{group___peripheral__declaration_gac7fb6e7a090282458855473a93385f66}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!QUADSPI@{QUADSPI}}
\index{QUADSPI@{QUADSPI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{QUADSPI}{QUADSPI}}
{\footnotesize\ttfamily \#define QUADSPI~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02660}{2660}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga873fbc2de5937e377ed930fa7321ddb8}\label{group___peripheral__declaration_ga873fbc2de5937e377ed930fa7321ddb8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC1@{RAMECC1}}
\index{RAMECC1@{RAMECC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC1}{RAMECC1}}
{\footnotesize\ttfamily \#define RAMECC1~((\mbox{\hyperlink{struct_r_a_m_e_c_c___type_def}{RAMECC\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaa69e3aa81bf2d0b62854b60e531faf56}{RAMECC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02560}{2560}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga0fb5901569dc4e8ddf8407c6bd813bf0}\label{group___peripheral__declaration_ga0fb5901569dc4e8ddf8407c6bd813bf0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC1\_Monitor1@{RAMECC1\_Monitor1}}
\index{RAMECC1\_Monitor1@{RAMECC1\_Monitor1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC1\_Monitor1}{RAMECC1\_Monitor1}}
{\footnotesize\ttfamily \#define RAMECC1\+\_\+\+Monitor1~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga7a7d9e056e878d665beab10b834b886e}{RAMECC1\+\_\+\+Monitor1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02561}{2561}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga8fd76967d367fa5b533a85d1f6762b2e}\label{group___peripheral__declaration_ga8fd76967d367fa5b533a85d1f6762b2e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC1\_Monitor2@{RAMECC1\_Monitor2}}
\index{RAMECC1\_Monitor2@{RAMECC1\_Monitor2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC1\_Monitor2}{RAMECC1\_Monitor2}}
{\footnotesize\ttfamily \#define RAMECC1\+\_\+\+Monitor2~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga01fe19c46493d992aed356e5e5fc454e}{RAMECC1\+\_\+\+Monitor2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02562}{2562}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaffe88bb24c9cc33a2470006a07aadaea}\label{group___peripheral__declaration_gaffe88bb24c9cc33a2470006a07aadaea}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC1\_Monitor3@{RAMECC1\_Monitor3}}
\index{RAMECC1\_Monitor3@{RAMECC1\_Monitor3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC1\_Monitor3}{RAMECC1\_Monitor3}}
{\footnotesize\ttfamily \#define RAMECC1\+\_\+\+Monitor3~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaa7ab1a49fc6a4357b70e7ffa58aa0ab1}{RAMECC1\+\_\+\+Monitor3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02563}{2563}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2ed0c3c08add2eaa5ac0da954ec7975a}\label{group___peripheral__declaration_ga2ed0c3c08add2eaa5ac0da954ec7975a}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC1\_Monitor4@{RAMECC1\_Monitor4}}
\index{RAMECC1\_Monitor4@{RAMECC1\_Monitor4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC1\_Monitor4}{RAMECC1\_Monitor4}}
{\footnotesize\ttfamily \#define RAMECC1\+\_\+\+Monitor4~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gafb9f9d555e8192d297d46a1b85f49ab3}{RAMECC1\+\_\+\+Monitor4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02564}{2564}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga8b6908f181d3031bb1c728391e419ad6}\label{group___peripheral__declaration_ga8b6908f181d3031bb1c728391e419ad6}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC1\_Monitor5@{RAMECC1\_Monitor5}}
\index{RAMECC1\_Monitor5@{RAMECC1\_Monitor5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC1\_Monitor5}{RAMECC1\_Monitor5}}
{\footnotesize\ttfamily \#define RAMECC1\+\_\+\+Monitor5~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga470ccf4853c1467bbeb695dad036a2df}{RAMECC1\+\_\+\+Monitor5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02565}{2565}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaeea02319d5cafe02f7b927a682e51944}\label{group___peripheral__declaration_gaeea02319d5cafe02f7b927a682e51944}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC2@{RAMECC2}}
\index{RAMECC2@{RAMECC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC2}{RAMECC2}}
{\footnotesize\ttfamily \#define RAMECC2~((\mbox{\hyperlink{struct_r_a_m_e_c_c___type_def}{RAMECC\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga6b18d478b8563d08115f87d75680f7f2}{RAMECC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02567}{2567}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga015b83dec39fb73efe45a3574953a2a2}\label{group___peripheral__declaration_ga015b83dec39fb73efe45a3574953a2a2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC2\_Monitor1@{RAMECC2\_Monitor1}}
\index{RAMECC2\_Monitor1@{RAMECC2\_Monitor1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC2\_Monitor1}{RAMECC2\_Monitor1}}
{\footnotesize\ttfamily \#define RAMECC2\+\_\+\+Monitor1~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga07a98fdc0dcca02f996cbe0d99355d82}{RAMECC2\+\_\+\+Monitor1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02568}{2568}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga584967911befd4f5c28aa2664ee91224}\label{group___peripheral__declaration_ga584967911befd4f5c28aa2664ee91224}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC2\_Monitor2@{RAMECC2\_Monitor2}}
\index{RAMECC2\_Monitor2@{RAMECC2\_Monitor2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC2\_Monitor2}{RAMECC2\_Monitor2}}
{\footnotesize\ttfamily \#define RAMECC2\+\_\+\+Monitor2~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gae336cbb339ea52da8b91234fef5c7bf8}{RAMECC2\+\_\+\+Monitor2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02569}{2569}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7172de89c64150eb6da86db43f14f791}\label{group___peripheral__declaration_ga7172de89c64150eb6da86db43f14f791}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC2\_Monitor3@{RAMECC2\_Monitor3}}
\index{RAMECC2\_Monitor3@{RAMECC2\_Monitor3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC2\_Monitor3}{RAMECC2\_Monitor3}}
{\footnotesize\ttfamily \#define RAMECC2\+\_\+\+Monitor3~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaa68cdabd09de71bb69efb0a4f506b2bf}{RAMECC2\+\_\+\+Monitor3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02570}{2570}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga9d915d04053e9911eca699941db54dad}\label{group___peripheral__declaration_ga9d915d04053e9911eca699941db54dad}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC2\_Monitor4@{RAMECC2\_Monitor4}}
\index{RAMECC2\_Monitor4@{RAMECC2\_Monitor4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC2\_Monitor4}{RAMECC2\_Monitor4}}
{\footnotesize\ttfamily \#define RAMECC2\+\_\+\+Monitor4~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga650ca8cf9a2a4101ce0593e7983d6e2a}{RAMECC2\+\_\+\+Monitor4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02571}{2571}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga85233b2fb8c21dbce5fc19fc909e01ab}\label{group___peripheral__declaration_ga85233b2fb8c21dbce5fc19fc909e01ab}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC2\_Monitor5@{RAMECC2\_Monitor5}}
\index{RAMECC2\_Monitor5@{RAMECC2\_Monitor5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC2\_Monitor5}{RAMECC2\_Monitor5}}
{\footnotesize\ttfamily \#define RAMECC2\+\_\+\+Monitor5~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaa1a7225d248c4b718a0e03b27d6a8106}{RAMECC2\+\_\+\+Monitor5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02572}{2572}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga39e87726e94fcc76f52dff20648b15bc}\label{group___peripheral__declaration_ga39e87726e94fcc76f52dff20648b15bc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC3@{RAMECC3}}
\index{RAMECC3@{RAMECC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC3}{RAMECC3}}
{\footnotesize\ttfamily \#define RAMECC3~((\mbox{\hyperlink{struct_r_a_m_e_c_c___type_def}{RAMECC\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga7eca2f8906225ef3e4e478078948e475}{RAMECC3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02574}{2574}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga214a9d93c68e9df987233a88e8ad2012}\label{group___peripheral__declaration_ga214a9d93c68e9df987233a88e8ad2012}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC3\_Monitor1@{RAMECC3\_Monitor1}}
\index{RAMECC3\_Monitor1@{RAMECC3\_Monitor1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC3\_Monitor1}{RAMECC3\_Monitor1}}
{\footnotesize\ttfamily \#define RAMECC3\+\_\+\+Monitor1~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gab15fd9b2f9a4d11f702c247779d437e6}{RAMECC3\+\_\+\+Monitor1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02575}{2575}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga5fb2bac0f1aaa8494fe0eeba5790c7ff}\label{group___peripheral__declaration_ga5fb2bac0f1aaa8494fe0eeba5790c7ff}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RAMECC3\_Monitor2@{RAMECC3\_Monitor2}}
\index{RAMECC3\_Monitor2@{RAMECC3\_Monitor2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RAMECC3\_Monitor2}{RAMECC3\_Monitor2}}
{\footnotesize\ttfamily \#define RAMECC3\+\_\+\+Monitor2~((\mbox{\hyperlink{struct_r_a_m_e_c_c___monitor_type_def}{RAMECC\+\_\+\+Monitor\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gace59ffdc2fc76efa50bff7e0fb032348}{RAMECC3\+\_\+\+Monitor2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02576}{2576}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RCC}{RCC}}
{\footnotesize\ttfamily \#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02524}{2524}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}\label{group___peripheral__declaration_ga5b0885b8b55bbc13691092b704d9309f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RNG@{RNG}}
\index{RNG@{RNG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RNG}{RNG}}
{\footnotesize\ttfamily \#define RNG~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02546}{2546}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{RTC}{RTC}}
{\footnotesize\ttfamily \#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02432}{2432}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}\label{group___peripheral__declaration_gaa878b214698fcf74a3268d07562abbb2}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1@{SAI1}}
\index{SAI1@{SAI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1}{SAI1}}
{\footnotesize\ttfamily \#define SAI1~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga24c1053b754946b512f9c31123e09d21}{SAI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02496}{2496}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}\label{group___peripheral__declaration_gaa29e42155e075c03d156d759b4e69c5c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_A@{SAI1\_Block\_A}}
\index{SAI1\_Block\_A@{SAI1\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1\_Block\_A}{SAI1\_Block\_A}}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga31f72e5e5d7aea23bc8a5191bc32e900}{SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02497}{2497}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}\label{group___peripheral__declaration_gaaa4ab9bf6de588a9309acd4bf007c4e0}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI1\_Block\_B@{SAI1\_Block\_B}}
\index{SAI1\_Block\_B@{SAI1\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI1\_Block\_B}{SAI1\_Block\_B}}
{\footnotesize\ttfamily \#define SAI1\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gacdb59b321830def8c7a57c154178bc48}{SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02498}{2498}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gac248a1f09e97346a66175a54ca7f9062}\label{group___peripheral__declaration_gac248a1f09e97346a66175a54ca7f9062}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI2@{SAI2}}
\index{SAI2@{SAI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI2}{SAI2}}
{\footnotesize\ttfamily \#define SAI2~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4b4d5c95ea5f835f9ac37fab90a2d700}{SAI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02499}{2499}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gadeb449169ceaa1c73656a73be1798193}\label{group___peripheral__declaration_gadeb449169ceaa1c73656a73be1798193}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI2\_Block\_A@{SAI2\_Block\_A}}
\index{SAI2\_Block\_A@{SAI2\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI2\_Block\_A}{SAI2\_Block\_A}}
{\footnotesize\ttfamily \#define SAI2\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gad2992b5770984ddee4c1b7e325d238f3}{SAI2\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02500}{2500}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga95b7e0dbc95a105899223988e999c799}\label{group___peripheral__declaration_ga95b7e0dbc95a105899223988e999c799}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI2\_Block\_B@{SAI2\_Block\_B}}
\index{SAI2\_Block\_B@{SAI2\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI2\_Block\_B}{SAI2\_Block\_B}}
{\footnotesize\ttfamily \#define SAI2\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga034a6ac8f61e4d15cd9f2f7eca140569}{SAI2\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02501}{2501}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga671f23ac99f95bb15dd337db8f296d93}\label{group___peripheral__declaration_ga671f23ac99f95bb15dd337db8f296d93}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI3@{SAI3}}
\index{SAI3@{SAI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI3}{SAI3}}
{\footnotesize\ttfamily \#define SAI3~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga92b81cad9c6fe08b30cdbd96c1dd5a82}{SAI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02502}{2502}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaf4bceb55ab990ae83deeebda3ffa2b20}\label{group___peripheral__declaration_gaf4bceb55ab990ae83deeebda3ffa2b20}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI3\_Block\_A@{SAI3\_Block\_A}}
\index{SAI3\_Block\_A@{SAI3\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI3\_Block\_A}{SAI3\_Block\_A}}
{\footnotesize\ttfamily \#define SAI3\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga963c382ea7a2e2491ea9f30f96e26b11}{SAI3\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02503}{2503}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga188a21680a7679b2e751d234f8ee7189}\label{group___peripheral__declaration_ga188a21680a7679b2e751d234f8ee7189}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI3\_Block\_B@{SAI3\_Block\_B}}
\index{SAI3\_Block\_B@{SAI3\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI3\_Block\_B}{SAI3\_Block\_B}}
{\footnotesize\ttfamily \#define SAI3\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_gaca6c740991edd269f2609369a4021096}{SAI3\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02504}{2504}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga71002fa701ad9979a90e8c381a9cf183}\label{group___peripheral__declaration_ga71002fa701ad9979a90e8c381a9cf183}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI4@{SAI4}}
\index{SAI4@{SAI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI4}{SAI4}}
{\footnotesize\ttfamily \#define SAI4~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaeeb9f2a353f01210b89840d6a04f252b}{SAI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02505}{2505}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga0118ec645132a44e29b49bb70e3f049c}\label{group___peripheral__declaration_ga0118ec645132a44e29b49bb70e3f049c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI4\_Block\_A@{SAI4\_Block\_A}}
\index{SAI4\_Block\_A@{SAI4\_Block\_A}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI4\_Block\_A}{SAI4\_Block\_A}}
{\footnotesize\ttfamily \#define SAI4\+\_\+\+Block\+\_\+A~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga927cfe51180853bda684471de4f3d2dd}{SAI4\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02506}{2506}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga715a64946b8e71bd48603d2ef1ec9643}\label{group___peripheral__declaration_ga715a64946b8e71bd48603d2ef1ec9643}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SAI4\_Block\_B@{SAI4\_Block\_B}}
\index{SAI4\_Block\_B@{SAI4\_Block\_B}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SAI4\_Block\_B}{SAI4\_Block\_B}}
{\footnotesize\ttfamily \#define SAI4\+\_\+\+Block\+\_\+B~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)\mbox{\hyperlink{group___peripheral__memory__map_ga23111cd6e5f09db71bda5181b73cdec1}{SAI4\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02507}{2507}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga021d107bb9c35a201e475bd26e56fa65}\label{group___peripheral__declaration_ga021d107bb9c35a201e475bd26e56fa65}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SDMMC1@{SDMMC1}}
\index{SDMMC1@{SDMMC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SDMMC1}{SDMMC1}}
{\footnotesize\ttfamily \#define SDMMC1~((\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8129623b8d7bc74a5f707729439590c4}{SDMMC1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02662}{2662}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gac1879a9084422d36023d989557d8f051}\label{group___peripheral__declaration_gac1879a9084422d36023d989557d8f051}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SDMMC2@{SDMMC2}}
\index{SDMMC2@{SDMMC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SDMMC2}{SDMMC2}}
{\footnotesize\ttfamily \#define SDMMC2~((\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8cf4fba4e003a1d2b8b3c6c75e7aa8e4}{SDMMC2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02547}{2547}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gad8921b3f5c2dd101d153f5bb0a151dac}\label{group___peripheral__declaration_gad8921b3f5c2dd101d153f5bb0a151dac}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPDIFRX@{SPDIFRX}}
\index{SPDIFRX@{SPDIFRX}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPDIFRX}{SPDIFRX}}
{\footnotesize\ttfamily \#define SPDIFRX~((\mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def}{SPDIFRX\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad0c89d1e156c49602ce73483b74c2b6a}{SPDIFRX\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02509}{2509}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI1}{SPI1}}
{\footnotesize\ttfamily \#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02482}{2482}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI2}{SPI2}}
{\footnotesize\ttfamily \#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02437}{2437}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI3}{SPI3}}
{\footnotesize\ttfamily \#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02438}{2438}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}\label{group___peripheral__declaration_ga2a2e6edef68cfe1946f39a5033da2301}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI4@{SPI4}}
\index{SPI4@{SPI4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI4}{SPI4}}
{\footnotesize\ttfamily \#define SPI4~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac5cfaedf263cee1e79554665f921c708}{SPI4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02439}{2439}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}\label{group___peripheral__declaration_ga5e676c061e19ced149b7c6de6b8985e5}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI5@{SPI5}}
\index{SPI5@{SPI5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI5}{SPI5}}
{\footnotesize\ttfamily \#define SPI5~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac1c58d33414e167d478ecd0e31331dfa}{SPI5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02440}{2440}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}\label{group___peripheral__declaration_ga0f05da7f4b924ab39c1f8afcea225074}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI6@{SPI6}}
\index{SPI6@{SPI6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SPI6}{SPI6}}
{\footnotesize\ttfamily \#define SPI6~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf69c602bd348dc0aa1b4e829e40ebb70}{SPI6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02441}{2441}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}\label{group___peripheral__declaration_ga2f7bf9a824e59b6c4b2fa18266c13e7c}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SWPMI1@{SWPMI1}}
\index{SWPMI1@{SWPMI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SWPMI1}{SWPMI1}}
{\footnotesize\ttfamily \#define SWPMI1~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga21f79975bb4c5edda5a1f1311b8e658c}{SWPMI1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02462}{2462}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}\label{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SYSCFG@{SYSCFG}}
\index{SYSCFG@{SYSCFG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{SYSCFG}{SYSCFG}}
{\footnotesize\ttfamily \#define SYSCFG~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga62246020bf3b34b6a4d8d0e84ec79d3d}{SYSCFG\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02468}{2468}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM1}{TIM1}}
{\footnotesize\ttfamily \#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02481}{2481}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM12}{TIM12}}
{\footnotesize\ttfamily \#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02485}{2485}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM13}{TIM13}}
{\footnotesize\ttfamily \#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02429}{2429}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM14}{TIM14}}
{\footnotesize\ttfamily \#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02430}{2430}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}\label{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM15@{TIM15}}
\index{TIM15@{TIM15}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM15}{TIM15}}
{\footnotesize\ttfamily \#define TIM15~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02486}{2486}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}\label{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM16@{TIM16}}
\index{TIM16@{TIM16}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM16}{TIM16}}
{\footnotesize\ttfamily \#define TIM16~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02487}{2487}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}\label{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM17@{TIM17}}
\index{TIM17@{TIM17}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM17}{TIM17}}
{\footnotesize\ttfamily \#define TIM17~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02488}{2488}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM2}{TIM2}}
{\footnotesize\ttfamily \#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02423}{2423}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM3}{TIM3}}
{\footnotesize\ttfamily \#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02424}{2424}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM4}{TIM4}}
{\footnotesize\ttfamily \#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02425}{2425}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM5}{TIM5}}
{\footnotesize\ttfamily \#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02426}{2426}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM6}{TIM6}}
{\footnotesize\ttfamily \#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02427}{2427}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM7}{TIM7}}
{\footnotesize\ttfamily \#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02428}{2428}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{TIM8}{TIM8}}
{\footnotesize\ttfamily \#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02483}{2483}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{UART4}{UART4}}
{\footnotesize\ttfamily \#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02448}{2448}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{UART5}{UART5}}
{\footnotesize\ttfamily \#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02449}{2449}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}\label{group___peripheral__declaration_ga20bc10f5b73e8b51724b2f23c5b2e785}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART7@{UART7}}
\index{UART7@{UART7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{UART7}{UART7}}
{\footnotesize\ttfamily \#define UART7~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3150e4b10ec876c0b20f22de12a8fa40}{UART7\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02445}{2445}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}\label{group___peripheral__declaration_ga2fe70804956e53dcbdc82dbacbbbfabc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART8@{UART8}}
\index{UART8@{UART8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{UART8}{UART8}}
{\footnotesize\ttfamily \#define UART8~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gac9c6cd59a248941d9d2462ab21a2346e}{UART8\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02446}{2446}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART1}{USART1}}
{\footnotesize\ttfamily \#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02484}{2484}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART2}{USART2}}
{\footnotesize\ttfamily \#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02442}{2442}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART3}{USART3}}
{\footnotesize\ttfamily \#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02443}{2443}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}\label{group___peripheral__declaration_ga2dab39a19ce3dd05fe360dcbb7b5dc84}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART6@{USART6}}
\index{USART6@{USART6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USART6}{USART6}}
{\footnotesize\ttfamily \#define USART6~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gade4d3907fd0387ee832f426f52d568bb}{USART6\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02444}{2444}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaf9fa2d2ef79f143f791ca793be585c66}\label{group___peripheral__declaration_gaf9fa2d2ef79f143f791ca793be585c66}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB1\_OTG\_HS@{USB1\_OTG\_HS}}
\index{USB1\_OTG\_HS@{USB1\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USB1\_OTG\_HS}{USB1\_OTG\_HS}}
{\footnotesize\ttfamily \#define USB1\+\_\+\+OTG\+\_\+\+HS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gada41b3be3df49b35db890ad4215fdf56}{USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02697}{2697}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga2f19c7f09040083b0cbc9209dd068e2d}\label{group___peripheral__declaration_ga2f19c7f09040083b0cbc9209dd068e2d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB2\_OTG\_FS@{USB2\_OTG\_FS}}
\index{USB2\_OTG\_FS@{USB2\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USB2\_OTG\_FS}{USB2\_OTG\_FS}}
{\footnotesize\ttfamily \#define USB2\+\_\+\+OTG\+\_\+\+FS~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga858fd19d7780ecb83a1b97c3d41a224d}{USB2\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02698}{2698}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}\label{group___peripheral__declaration_ga9ebb053ee138fb47cdfede0e3371123d}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS@{USB\_OTG\_FS}}
\index{USB\_OTG\_FS@{USB\_OTG\_FS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_FS}{USB\_OTG\_FS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FS~\mbox{\hyperlink{group___peripheral__declaration_ga2f19c7f09040083b0cbc9209dd068e2d}{USB2\+\_\+\+OTG\+\_\+\+FS}}}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02703}{2703}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa86d4c80849a74938924e73937b904e7}\label{group___peripheral__declaration_gaa86d4c80849a74938924e73937b904e7}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_FS\_PERIPH\_BASE@{USB\_OTG\_FS\_PERIPH\_BASE}}
\index{USB\_OTG\_FS\_PERIPH\_BASE@{USB\_OTG\_FS\_PERIPH\_BASE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_FS\_PERIPH\_BASE}{USB\_OTG\_FS\_PERIPH\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE~\mbox{\hyperlink{group___peripheral__memory__map_ga858fd19d7780ecb83a1b97c3d41a224d}{USB2\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}}}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02704}{2704}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}\label{group___peripheral__declaration_ga820f5f7cb0a7af72a2444a1903fd83bc}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS@{USB\_OTG\_HS}}
\index{USB\_OTG\_HS@{USB\_OTG\_HS}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_HS}{USB\_OTG\_HS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HS~\mbox{\hyperlink{group___peripheral__declaration_gaf9fa2d2ef79f143f791ca793be585c66}{USB1\+\_\+\+OTG\+\_\+\+HS}}}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02701}{2701}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_gaa405d2ebfd7e9394237b6639f16a5409}\label{group___peripheral__declaration_gaa405d2ebfd7e9394237b6639f16a5409}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USB\_OTG\_HS\_PERIPH\_BASE@{USB\_OTG\_HS\_PERIPH\_BASE}}
\index{USB\_OTG\_HS\_PERIPH\_BASE@{USB\_OTG\_HS\_PERIPH\_BASE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{USB\_OTG\_HS\_PERIPH\_BASE}{USB\_OTG\_HS\_PERIPH\_BASE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE~\mbox{\hyperlink{group___peripheral__memory__map_gada41b3be3df49b35db890ad4215fdf56}{USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}}}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02702}{2702}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga1446a32e57e1b1cfa1683494561a5b2f}\label{group___peripheral__declaration_ga1446a32e57e1b1cfa1683494561a5b2f}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!VREFBUF@{VREFBUF}}
\index{VREFBUF@{VREFBUF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{VREFBUF}{VREFBUF}}
{\footnotesize\ttfamily \#define VREFBUF~((\mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga206fcc501d1ab876346acc1a922f8dbe}{VREFBUF\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02431}{2431}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

\mbox{\Hypertarget{group___peripheral__declaration_ga828eb78fbc8b8d2dbfca2217ded3d798}\label{group___peripheral__declaration_ga828eb78fbc8b8d2dbfca2217ded3d798}} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG1@{WWDG1}}
\index{WWDG1@{WWDG1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsection{\texorpdfstring{WWDG1}{WWDG1}}
{\footnotesize\ttfamily \#define WWDG1~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gae577e63866c163fb03f35bb4f54d5944}{WWDG1\+\_\+\+BASE}})}



Definition at line \mbox{\hyperlink{stm32h743xx_8h_source_l02433}{2433}} of file \mbox{\hyperlink{stm32h743xx_8h_source}{stm32h743xx.\+h}}.

