<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

</twCmdLine><twDesign>SingleCoreProcessor.ncd</twDesign><twDesignPath>SingleCoreProcessor.ncd</twDesignPath><twPCF>SingleCoreProcessor.pcf</twPCF><twPcfPath>SingleCoreProcessor.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;clk_BUFGP&quot; </twConstName><twItemCnt>160405365927</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4750</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.028</twMinPer></twConstHead><twPathRptBanner iPaths="7072249988" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_9 (SLICE_X8Y198.B6), 7072249988 paths
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.028</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_9</twDest><twDel>12.991</twDel><twSUTime>-0.022</twSUTime><twTotPathDel>12.969</twTotPathDel><twClkSkew dest = "1.109" src = "1.133">0.024</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_9</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y29.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y160.B5</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">2.771</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_1&lt;23&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_937</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_937</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_412</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y196.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp><twBEL>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;_rt</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC161</twBEL><twBEL>Core0/REG_PC[15]_dff_2_9</twBEL></twPathDel><twLogDel>3.199</twLogDel><twRouteDel>9.770</twRouteDel><twTotDel>12.969</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.028</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_9</twDest><twDel>12.991</twDel><twSUTime>-0.022</twSUTime><twTotPathDel>12.969</twTotPathDel><twClkSkew dest = "1.109" src = "1.133">0.024</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_9</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y160.B5</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">2.771</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_1&lt;23&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_937</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_937</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_412</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y196.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp><twBEL>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;_rt</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC161</twBEL><twBEL>Core0/REG_PC[15]_dff_2_9</twBEL></twPathDel><twLogDel>3.199</twLogDel><twRouteDel>9.770</twRouteDel><twTotDel>12.969</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.019</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_9</twDest><twDel>12.982</twDel><twSUTime>-0.022</twSUTime><twTotPathDel>12.960</twTotPathDel><twClkSkew dest = "1.109" src = "1.133">0.024</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_9</twDest><twLogLvls>11</twLogLvls><twSrcSite>RAMB36_X1Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y160.B5</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">2.533</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_836</twComp><twBEL>Core0/uRF/Mmux_DoutA_836</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_836</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_312</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y196.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp><twBEL>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;_rt</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.022</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC161</twBEL><twBEL>Core0/REG_PC[15]_dff_2_9</twBEL></twPathDel><twLogDel>3.201</twLogDel><twRouteDel>9.759</twRouteDel><twTotDel>12.960</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="18232472447" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_15 (SLICE_X5Y198.D5), 18232472447 paths
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.012</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_15</twDest><twDel>12.998</twDel><twSUTime>0.009</twSUTime><twTotPathDel>13.007</twTotPathDel><twClkSkew dest = "1.163" src = "1.133">-0.030</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>14</twLogLvls><twSrcSite>RAMB36_X1Y29.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y160.B5</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">2.771</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_1&lt;23&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_937</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_937</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_412</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y198.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_lut&lt;13&gt;_INV_0</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y199.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC71</twBEL><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twLogDel>3.441</twLogDel><twRouteDel>9.566</twRouteDel><twTotDel>13.007</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.012</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_15</twDest><twDel>12.998</twDel><twSUTime>0.009</twSUTime><twTotPathDel>13.007</twTotPathDel><twClkSkew dest = "1.163" src = "1.133">-0.030</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>14</twLogLvls><twSrcSite>RAMB36_X1Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y160.B5</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">2.771</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_1&lt;23&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_937</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_937</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_412</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y198.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_lut&lt;13&gt;_INV_0</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y199.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC71</twBEL><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twLogDel>3.441</twLogDel><twRouteDel>9.566</twRouteDel><twTotDel>13.007</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>13.006</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_15</twDest><twDel>12.992</twDel><twSUTime>0.009</twSUTime><twTotPathDel>13.001</twTotPathDel><twClkSkew dest = "1.163" src = "1.133">-0.030</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>14</twLogLvls><twSrcSite>RAMB36_X1Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y160.B5</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">2.771</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_1&lt;23&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_937</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_937</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_412</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y198.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_lut&lt;13&gt;_INV_0</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y199.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC71</twBEL><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twLogDel>3.433</twLogDel><twRouteDel>9.568</twRouteDel><twTotDel>13.001</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="10240157245" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_11 (SLICE_X8Y198.D5), 10240157245 paths
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.996</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_11</twDest><twDel>12.960</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>12.937</twTotPathDel><twClkSkew dest = "1.109" src = "1.133">0.024</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_11</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y29.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y160.B5</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">2.771</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_1&lt;23&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_937</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_937</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_412</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y196.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp><twBEL>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;_rt</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y198.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC31</twBEL><twBEL>Core0/REG_PC[15]_dff_2_11</twBEL></twPathDel><twLogDel>3.271</twLogDel><twRouteDel>9.666</twRouteDel><twTotDel>12.937</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.996</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_11</twDest><twDel>12.960</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>12.937</twTotPathDel><twClkSkew dest = "1.109" src = "1.133">0.024</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_11</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y160.B5</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y109.D5</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">2.771</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y109.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_1&lt;23&gt;</twComp><twBEL>Core0/uRF/Mmux_DoutA_937</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_937</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_412</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y196.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp><twBEL>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;_rt</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y198.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC31</twBEL><twBEL>Core0/REG_PC[15]_dff_2_11</twBEL></twPathDel><twLogDel>3.271</twLogDel><twRouteDel>9.666</twRouteDel><twTotDel>12.937</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.987</twTotDel><twSrc BELType="RAM">CoreMem0/Mram_RAM9</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_11</twDest><twDel>12.951</twDel><twSUTime>-0.023</twSUTime><twTotPathDel>12.928</twTotPathDel><twClkSkew dest = "1.109" src = "1.133">0.024</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CoreMem0/Mram_RAM9</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_11</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X1Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>RAMB36_X1Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.800</twDelInfo><twComp>CoreMem0/Mram_RAM9</twComp><twBEL>CoreMem0/Mram_RAM9</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y160.B5</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp><twBEL>Core0/Mmux_ID_I81</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y110.A1</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">2.533</twDelInfo><twComp>Core0/ID_I&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_836</twComp><twBEL>Core0/uRF/Mmux_DoutA_836</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_836</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_312</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y196.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp><twBEL>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;_rt</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y198.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.023</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC31</twBEL><twBEL>Core0/REG_PC[15]_dff_2_11</twBEL></twPathDel><twLogDel>3.273</twLogDel><twRouteDel>9.655</twRouteDel><twTotDel>12.928</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>25.3</twPctLog><twPctRoute>74.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default period analysis for net &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM7 (RAMB36_X0Y32.ADDRARDADDRU12), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMinDelay" ><twTotDel>0.023</twTotDel><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_42_13</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM7</twDest><twDelConst>0.000</twDelConst><twDel>0.527</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.344</twTotPathDel><twClkSkew dest = "0.797" src = "0.476">-0.321</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_42_13</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y147.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;14&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_42_13</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y32.ADDRARDADDRU12</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y32.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM7</twComp><twBEL>CoreMem0/Mram_RAM7</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.427</twRouteDel><twTotDel>0.344</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-24.1</twPctLog><twPctRoute>124.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CoreMem0/Mram_RAM7 (RAMB36_X0Y32.ADDRARDADDRL12), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMinDelay" ><twTotDel>0.025</twTotDel><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_42_13</twSrc><twDest BELType="RAM">CoreMem0/Mram_RAM7</twDest><twDelConst>0.000</twDelConst><twDel>0.529</twDel><twSUTime>0.183</twSUTime><twTotPathDel>0.346</twTotPathDel><twClkSkew dest = "0.797" src = "0.476">-0.321</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_42_13</twSrc><twDest BELType='RAM'>CoreMem0/Mram_RAM7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X9Y147.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;14&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_42_13</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y32.ADDRARDADDRL12</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y32.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twRising">-0.183</twDelInfo><twComp>CoreMem0/Mram_RAM7</twComp><twBEL>CoreMem0/Mram_RAM7</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.429</twRouteDel><twTotDel>0.346</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>-24.0</twPctLog><twPctRoute>124.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_67_9 (SLICE_X32Y195.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>0.026</twTotDel><twSrc BELType="FF">Core0/MEM_DataIn[31]_dff_44_9</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_67_9</twDest><twDelConst>0.000</twDelConst><twDel>0.266</twDel><twSUTime>0.038</twSUTime><twTotPathDel>0.228</twTotPathDel><twClkSkew dest = "0.663" src = "0.461">-0.202</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_DataIn[31]_dff_44_9</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_67_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y195.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_DataIn[31]_dff_44&lt;11&gt;</twComp><twBEL>Core0/MEM_DataIn[31]_dff_44_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y195.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>Core0/MEM_DataIn[31]_dff_44&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y195.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.038</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_67&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_67_9</twBEL></twPathDel><twLogDel>0.062</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.228</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="OFFSETINCLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>8802256</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2424</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>12.432</twMinOff></twConstHead><twPathRptBanner iPaths="392692" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_9 (SLICE_X8Y198.B6), 392692 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstOffIn anchorID="33" twDataPathType="twDataPathMaxDelay"><twOff>12.432</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_9</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_9</twDest><twLogLvls>12</twLogLvls><twSrcSite>H9.PAD</twSrcSite><twPathDel><twSite>H9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.A3</twSite><twDelType>net</twDelType><twFanCnt>636</twFanCnt><twDelInfo twEdge="twRising">5.790</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_553&lt;5&gt;</twComp><twBEL>Core0/Mmux_ID_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>Core0/ID_I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp><twBEL>Core0/uRF/Mmux_DoutA_837</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_312</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y196.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp><twBEL>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;_rt</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">-0.022</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC161</twBEL><twBEL>Core0/REG_PC[15]_dff_2_9</twBEL></twPathDel><twLogDel>2.153</twLogDel><twRouteDel>14.026</twRouteDel><twTotDel>16.179</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.003</twRouteDel><twTotDel>3.772</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="34"><twUnconstOffIn anchorID="35" twDataPathType="twDataPathMaxDelay"><twOff>12.418</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_9</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_9</twDest><twLogLvls>12</twLogLvls><twSrcSite>H9.PAD</twSrcSite><twPathDel><twSite>H9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.A3</twSite><twDelType>net</twDelType><twFanCnt>636</twFanCnt><twDelInfo twEdge="twRising">5.790</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_553&lt;5&gt;</twComp><twBEL>Core0/Mmux_ID_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>Core0/ID_I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp><twBEL>Core0/uRF/Mmux_DoutA_837</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_312</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y196.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp><twBEL>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;_rt</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">-0.022</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC161</twBEL><twBEL>Core0/REG_PC[15]_dff_2_9</twBEL></twPathDel><twLogDel>2.137</twLogDel><twRouteDel>14.028</twRouteDel><twTotDel>16.165</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.2</twPctLog><twPctRoute>86.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.003</twRouteDel><twTotDel>3.772</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="36"><twUnconstOffIn anchorID="37" twDataPathType="twDataPathMaxDelay"><twOff>12.315</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_9</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_9</twDest><twLogLvls>13</twLogLvls><twSrcSite>H9.PAD</twSrcSite><twPathDel><twSite>H9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.A3</twSite><twDelType>net</twDelType><twFanCnt>636</twFanCnt><twDelInfo twEdge="twRising">5.790</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_553&lt;5&gt;</twComp><twBEL>Core0/Mmux_ID_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y183.D1</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>Core0/ID_I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y183.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_995</twComp><twBEL>Core0/uRF/Mmux_DoutA_995</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y185.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_995</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y185.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_731</twComp><twBEL>Core0/uRF/Mmux_DoutA_431</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y173.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>Core0/ID_RegDA&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y173.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N144</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW32_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y158.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>N144</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y158.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N403</twComp><twBEL>Core0/uALU/Res&lt;9&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y158.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.232</twDelInfo><twComp>N563</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y158.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N403</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW32</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y160.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.620</twDelInfo><twComp>Core0/ID_ExOpA_FW&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y160.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ6</twComp><twBEL>Core0/uBranchCTRL/FlagZ6</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ6</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y196.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp><twBEL>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;_rt</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twFalling">0.228</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.407</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">-0.022</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC161</twBEL><twBEL>Core0/REG_PC[15]_dff_2_9</twBEL></twPathDel><twLogDel>2.194</twLogDel><twRouteDel>13.868</twRouteDel><twTotDel>16.062</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.003</twRouteDel><twTotDel>3.772</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1010305" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_15 (SLICE_X5Y198.D5), 1010305 paths
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstOffIn anchorID="39" twDataPathType="twDataPathMaxDelay"><twOff>12.416</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_15</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>15</twLogLvls><twSrcSite>H9.PAD</twSrcSite><twPathDel><twSite>H9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.A3</twSite><twDelType>net</twDelType><twFanCnt>636</twFanCnt><twDelInfo twEdge="twRising">5.790</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_553&lt;5&gt;</twComp><twBEL>Core0/Mmux_ID_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>Core0/ID_I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp><twBEL>Core0/uRF/Mmux_DoutA_837</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_312</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y198.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_lut&lt;13&gt;_INV_0</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y199.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twFalling">0.247</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC71</twBEL><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twLogDel>2.395</twLogDel><twRouteDel>13.822</twRouteDel><twTotDel>16.217</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.057</twRouteDel><twTotDel>3.826</twTotDel><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="40"><twUnconstOffIn anchorID="41" twDataPathType="twDataPathMaxDelay"><twOff>12.410</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_15</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>15</twLogLvls><twSrcSite>H9.PAD</twSrcSite><twPathDel><twSite>H9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.A3</twSite><twDelType>net</twDelType><twFanCnt>636</twFanCnt><twDelInfo twEdge="twRising">5.790</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_553&lt;5&gt;</twComp><twBEL>Core0/Mmux_ID_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>Core0/ID_I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp><twBEL>Core0/uRF/Mmux_DoutA_837</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_312</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y196.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y198.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_lut&lt;13&gt;_INV_0</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y199.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twFalling">0.247</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC71</twBEL><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twLogDel>2.387</twLogDel><twRouteDel>13.824</twRouteDel><twTotDel>16.211</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.057</twRouteDel><twTotDel>3.826</twTotDel><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="42"><twUnconstOffIn anchorID="43" twDataPathType="twDataPathMaxDelay"><twOff>12.366</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_15</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>14</twLogLvls><twSrcSite>H9.PAD</twSrcSite><twPathDel><twSite>H9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.A3</twSite><twDelType>net</twDelType><twFanCnt>636</twFanCnt><twDelInfo twEdge="twRising">5.790</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_553&lt;5&gt;</twComp><twBEL>Core0/Mmux_ID_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>Core0/ID_I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp><twBEL>Core0/uRF/Mmux_DoutA_837</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_312</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y196.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp><twBEL>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;_rt</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y198.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y199.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y199.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twFalling">0.247</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC71</twBEL><twBEL>Core0/REG_PC[15]_dff_2_15</twBEL></twPathDel><twLogDel>2.311</twLogDel><twRouteDel>13.856</twRouteDel><twTotDel>16.167</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.057</twRouteDel><twTotDel>3.826</twTotDel><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="568632" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_11 (SLICE_X8Y198.D5), 568632 paths
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstOffIn anchorID="45" twDataPathType="twDataPathMaxDelay"><twOff>12.400</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_11</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_11</twDest><twLogLvls>13</twLogLvls><twSrcSite>H9.PAD</twSrcSite><twPathDel><twSite>H9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.A3</twSite><twDelType>net</twDelType><twFanCnt>636</twFanCnt><twDelInfo twEdge="twRising">5.790</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_553&lt;5&gt;</twComp><twBEL>Core0/Mmux_ID_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>Core0/ID_I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp><twBEL>Core0/uRF/Mmux_DoutA_837</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_312</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y196.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp><twBEL>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;_rt</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y198.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twFalling">0.247</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">-0.023</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC31</twBEL><twBEL>Core0/REG_PC[15]_dff_2_11</twBEL></twPathDel><twLogDel>2.225</twLogDel><twRouteDel>13.922</twRouteDel><twTotDel>16.147</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.003</twRouteDel><twTotDel>3.772</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="46"><twUnconstOffIn anchorID="47" twDataPathType="twDataPathMaxDelay"><twOff>12.386</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_11</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_11</twDest><twLogLvls>13</twLogLvls><twSrcSite>H9.PAD</twSrcSite><twPathDel><twSite>H9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.A3</twSite><twDelType>net</twDelType><twFanCnt>636</twFanCnt><twDelInfo twEdge="twRising">5.790</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_553&lt;5&gt;</twComp><twBEL>Core0/Mmux_ID_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>Core0/ID_I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp><twBEL>Core0/uRF/Mmux_DoutA_837</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_312</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.A6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;0&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y196.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y196.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp><twBEL>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;2&gt;_rt</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.054</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y198.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twFalling">0.247</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">-0.023</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC31</twBEL><twBEL>Core0/REG_PC[15]_dff_2_11</twBEL></twPathDel><twLogDel>2.209</twLogDel><twRouteDel>13.924</twRouteDel><twTotDel>16.133</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.003</twRouteDel><twTotDel>3.772</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="48"><twUnconstOffIn anchorID="49" twDataPathType="twDataPathMaxDelay"><twOff>12.289</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_11</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_11</twDest><twLogLvls>14</twLogLvls><twSrcSite>H9.PAD</twSrcSite><twPathDel><twSite>H9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y151.A3</twSite><twDelType>net</twDelType><twFanCnt>636</twFanCnt><twDelInfo twEdge="twRising">5.790</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_553&lt;5&gt;</twComp><twBEL>Core0/Mmux_ID_I91</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>245</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>Core0/ID_I&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y117.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp><twBEL>Core0/uRF/Mmux_DoutA_837</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y112.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_837</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y112.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_712</twComp><twBEL>Core0/uRF/Mmux_DoutA_312</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.441</twDelInfo><twComp>Core0/ID_RegDA&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N110</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y151.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N110</twComp><twBEL>Core0/uBranchCTRL/FlagZ3_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y144.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>N368</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;24&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y188.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ3</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y188.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.B6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut&lt;1&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y195.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.246</twDelInfo><twComp>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y197.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y197.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_lut&lt;9&gt;_INV_0</twBEL><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y198.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y198.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twFalling">0.247</twDelInfo><twComp>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twComp><twBEL>Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT&lt;15:0&gt;_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">-0.023</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_NextPC31</twBEL><twBEL>Core0/REG_PC[15]_dff_2_11</twBEL></twPathDel><twLogDel>2.310</twLogDel><twRouteDel>13.726</twRouteDel><twTotDel>16.036</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.216</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.003</twRouteDel><twTotDel>3.772</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_12 (SLICE_X5Y198.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstOffIn anchorID="51" twDataPathType="twDataPathMinDelay"><twOff>-2.799</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_12</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>H9.PAD</twSrcSite><twPathDel><twSite>H9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.SR</twSite><twDelType>net</twDelType><twFanCnt>636</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y198.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_12</twBEL></twPathDel><twLogDel>0.817</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>1.420</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.341</twRouteDel><twTotDel>4.195</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_13 (SLICE_X5Y198.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstOffIn anchorID="53" twDataPathType="twDataPathMinDelay"><twOff>-2.799</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_13</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>H9.PAD</twSrcSite><twPathDel><twSite>H9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.SR</twSite><twDelType>net</twDelType><twFanCnt>636</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y198.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_13</twBEL></twPathDel><twLogDel>0.817</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>1.420</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.341</twRouteDel><twTotDel>4.195</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_14 (SLICE_X5Y198.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twUnconstOffIn anchorID="55" twDataPathType="twDataPathMinDelay"><twOff>-2.799</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_14</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>H9.PAD</twSrcSite><twPathDel><twSite>H9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.SR</twSite><twDelType>net</twDelType><twFanCnt>636</twFanCnt><twDelInfo twEdge="twRising">0.603</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y198.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_14</twBEL></twPathDel><twLogDel>0.817</twLogDel><twRouteDel>0.603</twRouteDel><twTotDel>1.420</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y198.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.440</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.341</twRouteDel><twTotDel>4.195</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="56" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>537</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>13.452</twMaxOff></twConstHead><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;27&gt; (A14.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstOffOut anchorID="58" twDataPathType="twDataPathMaxDelay"><twOff>13.452</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_42_1</twSrc><twDest BELType="PAD">MemWData&lt;27&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_42_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y144.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_42_1</twSrc><twDest BELType='PAD'>MemWData&lt;27&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y144.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_42_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y194.A1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.499</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N12</twComp><twBEL>Core0/Mmux_MemWriteData40_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y180.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_27_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40</twBEL></twPathDel><twPathDel><twSite>A14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.345</twDelInfo><twComp>MemWData_27_OBUF</twComp></twPathDel><twPathDel><twSite>A14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>MemWData&lt;27&gt;</twComp><twBEL>MemWData_27_OBUF</twBEL><twBEL>MemWData&lt;27&gt;</twBEL></twPathDel><twLogDel>2.743</twLogDel><twRouteDel>6.705</twRouteDel><twTotDel>9.448</twTotDel><twPctLog>29.0</twPctLog><twPctRoute>71.0</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="59"><twUnconstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twOff>13.068</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_69_0</twSrc><twDest BELType="PAD">MemWData&lt;27&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_69_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.333</twRouteDel><twTotDel>4.187</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_69_0</twSrc><twDest BELType='PAD'>MemWData&lt;27&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_69&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_69_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y194.A2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.943</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_69&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N12</twComp><twBEL>Core0/Mmux_MemWriteData40_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y180.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_27_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40</twBEL></twPathDel><twPathDel><twSite>A14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.345</twDelInfo><twComp>MemWData_27_OBUF</twComp></twPathDel><twPathDel><twSite>A14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>MemWData&lt;27&gt;</twComp><twBEL>MemWData_27_OBUF</twBEL><twBEL>MemWData&lt;27&gt;</twBEL></twPathDel><twLogDel>2.707</twLogDel><twRouteDel>6.149</twRouteDel><twTotDel>8.856</twTotDel><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="61"><twUnconstOffOut anchorID="62" twDataPathType="twDataPathMaxDelay"><twOff>13.009</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_69_2</twSrc><twDest BELType="PAD">MemWData&lt;27&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_69_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.333</twRouteDel><twTotDel>4.187</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_69_2</twSrc><twDest BELType='PAD'>MemWData&lt;27&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_69&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_69_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y194.A5</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.884</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_69&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y194.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N12</twComp><twBEL>Core0/Mmux_MemWriteData40_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y180.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.861</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y180.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_27_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40</twBEL></twPathDel><twPathDel><twSite>A14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.345</twDelInfo><twComp>MemWData_27_OBUF</twComp></twPathDel><twPathDel><twSite>A14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>MemWData&lt;27&gt;</twComp><twBEL>MemWData_27_OBUF</twBEL><twBEL>MemWData&lt;27&gt;</twBEL></twPathDel><twLogDel>2.707</twLogDel><twRouteDel>6.090</twRouteDel><twTotDel>8.797</twTotDel><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;25&gt; (B11.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstOffOut anchorID="64" twDataPathType="twDataPathMaxDelay"><twOff>12.657</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_69_2</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_69_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.333</twRouteDel><twTotDel>4.187</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_69_2</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_69&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_69_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y193.A1</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">3.089</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_69&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N16</twComp><twBEL>Core0/Mmux_MemWriteData36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_10_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>B11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>B11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>2.697</twLogDel><twRouteDel>5.748</twRouteDel><twTotDel>8.445</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="65"><twUnconstOffOut anchorID="66" twDataPathType="twDataPathMaxDelay"><twOff>12.522</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_42_1</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_42_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y144.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_42_1</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y144.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_42_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y193.A5</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.126</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N16</twComp><twBEL>Core0/Mmux_MemWriteData36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_10_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>B11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>B11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>2.733</twLogDel><twRouteDel>5.785</twRouteDel><twTotDel>8.518</twTotDel><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="67"><twUnconstOffOut anchorID="68" twDataPathType="twDataPathMaxDelay"><twOff>12.317</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_69_0</twSrc><twDest BELType="PAD">MemWData&lt;25&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_69_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.333</twRouteDel><twTotDel>4.187</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_69_0</twSrc><twDest BELType='PAD'>MemWData&lt;25&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_69&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_69_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y193.A4</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.749</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_69&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y193.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N16</twComp><twBEL>Core0/Mmux_MemWriteData36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y182.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y182.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_10_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData36</twBEL></twPathDel><twPathDel><twSite>B11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.882</twDelInfo><twComp>MemWData_25_OBUF</twComp></twPathDel><twPathDel><twSite>B11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.388</twDelInfo><twComp>MemWData&lt;25&gt;</twComp><twBEL>MemWData_25_OBUF</twBEL><twBEL>MemWData&lt;25&gt;</twBEL></twPathDel><twLogDel>2.697</twLogDel><twRouteDel>5.408</twRouteDel><twTotDel>8.105</twTotDel><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;26&gt; (B12.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstOffOut anchorID="70" twDataPathType="twDataPathMaxDelay"><twOff>12.621</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_42_1</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_42_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y144.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_42_1</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y144.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_42_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y187.A3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.082</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N14</twComp><twBEL>Core0/Mmux_MemWriteData38_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y182.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y182.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>B12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.228</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>B12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>2.730</twLogDel><twRouteDel>5.887</twRouteDel><twTotDel>8.617</twTotDel><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="71"><twUnconstOffOut anchorID="72" twDataPathType="twDataPathMaxDelay"><twOff>12.471</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_69_2</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_69_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.333</twRouteDel><twTotDel>4.187</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_69_2</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_69&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_69_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y187.A1</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">2.760</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_69&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y187.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N14</twComp><twBEL>Core0/Mmux_MemWriteData38_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y182.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y182.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>B12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.228</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>B12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>2.694</twLogDel><twRouteDel>5.565</twRouteDel><twTotDel>8.259</twTotDel><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="73"><twUnconstOffOut anchorID="74" twDataPathType="twDataPathMaxDelay"><twOff>12.028</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_42_1</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_42_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y144.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.125</twRouteDel><twTotDel>3.979</twTotDel><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_42_1</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X20Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y144.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;1&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_42_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y179.C4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">2.206</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_42&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y179.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>Core0/Mmux_MemWriteData111</twComp><twBEL>Core0/WB_MemCTRL[2]_MEM_ExResult[1]_AND_1326_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y182.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>Core0/WB_MemCTRL[2]_MEM_ExResult[1]_AND_1326_o</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y182.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>B12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.228</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>B12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>2.825</twLogDel><twRouteDel>5.199</twRouteDel><twTotDel>8.024</twTotDel><twPctLog>35.2</twPctLog><twPctRoute>64.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PC&lt;5&gt; (H13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstOffOut anchorID="76" twDataPathType="twDataPathMinDelay"><twOff>3.377</twOff><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_5</twSrc><twDest BELType="PAD">PC&lt;5&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.510</twRouteDel><twTotDel>1.639</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_5</twSrc><twDest BELType='PAD'>PC&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y199.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;7&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_5</twBEL></twPathDel><twPathDel><twSite>H13.O</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>H13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.266</twDelInfo><twComp>PC&lt;5&gt;</twComp><twBEL>PC_5_OBUF</twBEL><twBEL>PC&lt;5&gt;</twBEL></twPathDel><twLogDel>1.366</twLogDel><twRouteDel>0.397</twRouteDel><twTotDel>1.763</twTotDel><twPctLog>77.5</twPctLog><twPctRoute>22.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PC&lt;4&gt; (J13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="77"><twUnconstOffOut anchorID="78" twDataPathType="twDataPathMinDelay"><twOff>3.420</twOff><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_4</twSrc><twDest BELType="PAD">PC&lt;4&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.510</twRouteDel><twTotDel>1.639</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_4</twSrc><twDest BELType='PAD'>PC&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y199.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;7&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_4</twBEL></twPathDel><twPathDel><twSite>J13.O</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>J13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.268</twDelInfo><twComp>PC&lt;4&gt;</twComp><twBEL>PC_4_OBUF</twBEL><twBEL>PC&lt;4&gt;</twBEL></twPathDel><twLogDel>1.368</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>1.806</twTotDel><twPctLog>75.7</twPctLog><twPctRoute>24.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point PC&lt;2&gt; (G10.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twUnconstOffOut anchorID="80" twDataPathType="twDataPathMinDelay"><twOff>3.433</twOff><twSrc BELType="FF">Core0/REG_PC[15]_dff_2_2</twSrc><twDest BELType="PAD">PC&lt;2&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y199.CLK</twSite><twDelType>net</twDelType><twFanCnt>459</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.510</twRouteDel><twTotDel>1.639</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/REG_PC[15]_dff_2_2</twSrc><twDest BELType='PAD'>PC&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y199.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;3&gt;</twComp><twBEL>Core0/REG_PC[15]_dff_2_2</twBEL></twPathDel><twPathDel><twSite>G10.O</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>G10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.287</twDelInfo><twComp>PC&lt;2&gt;</twComp><twBEL>PC_2_OBUF</twBEL><twBEL>PC&lt;2&gt;</twBEL></twPathDel><twLogDel>1.387</twLogDel><twRouteDel>0.432</twRouteDel><twTotDel>1.819</twTotDel><twPctLog>76.3</twPctLog><twPctRoute>23.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twUnmetConstCnt anchorID="81">0</twUnmetConstCnt><twDataSheet anchorID="82" twNameLen="15"><twSUH2ClkList anchorID="83" twDestWidth="5" twPhaseWidth="9"><twDest>clk</twDest><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">12.432</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.800</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="84" twDestWidth="12" twPhaseWidth="9"><twSrc>clk</twSrc><twClk2Out  twOutPad = "MemAdd&lt;0&gt;" twMinTime = "3.564" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.302" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;1&gt;" twMinTime = "3.788" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.645" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;2&gt;" twMinTime = "3.923" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;3&gt;" twMinTime = "3.879" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.873" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;4&gt;" twMinTime = "3.817" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;5&gt;" twMinTime = "3.920" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.941" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;6&gt;" twMinTime = "3.723" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.683" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;7&gt;" twMinTime = "3.864" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.912" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;8&gt;" twMinTime = "3.888" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.889" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;9&gt;" twMinTime = "3.714" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.600" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;10&gt;" twMinTime = "3.873" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.899" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;11&gt;" twMinTime = "3.902" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.918" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;12&gt;" twMinTime = "3.879" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;13&gt;" twMinTime = "3.499" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.176" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;14&gt;" twMinTime = "3.596" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.339" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;15&gt;" twMinTime = "3.882" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.885" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;0&gt;" twMinTime = "3.943" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.812" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;1&gt;" twMinTime = "3.997" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.050" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;2&gt;" twMinTime = "4.109" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.051" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;3&gt;" twMinTime = "3.762" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.765" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;4&gt;" twMinTime = "3.985" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.110" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;5&gt;" twMinTime = "3.934" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.944" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;6&gt;" twMinTime = "3.955" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.116" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;7&gt;" twMinTime = "4.040" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.202" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;8&gt;" twMinTime = "4.055" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.246" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;9&gt;" twMinTime = "4.085" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.132" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;10&gt;" twMinTime = "4.191" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.532" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;11&gt;" twMinTime = "4.215" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.897" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;12&gt;" twMinTime = "4.096" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.344" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;13&gt;" twMinTime = "4.299" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.783" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;14&gt;" twMinTime = "3.845" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.144" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;15&gt;" twMinTime = "4.381" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.351" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;16&gt;" twMinTime = "4.278" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.796" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;17&gt;" twMinTime = "4.158" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.624" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;18&gt;" twMinTime = "4.102" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.128" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;19&gt;" twMinTime = "4.020" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.969" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;20&gt;" twMinTime = "4.271" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.416" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;21&gt;" twMinTime = "4.156" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.992" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;22&gt;" twMinTime = "4.277" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.028" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;23&gt;" twMinTime = "4.205" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.304" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;24&gt;" twMinTime = "3.926" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.919" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;25&gt;" twMinTime = "4.078" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.657" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;26&gt;" twMinTime = "4.376" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.621" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;27&gt;" twMinTime = "4.519" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.452" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;28&gt;" twMinTime = "4.371" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.894" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;29&gt;" twMinTime = "4.272" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.752" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;30&gt;" twMinTime = "4.509" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.362" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;31&gt;" twMinTime = "4.462" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.006" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWE" twMinTime = "3.925" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.871" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;0&gt;" twMinTime = "3.439" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.064" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;1&gt;" twMinTime = "3.470" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.139" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;2&gt;" twMinTime = "3.433" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.143" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;3&gt;" twMinTime = "3.438" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.149" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;4&gt;" twMinTime = "3.420" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.131" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;5&gt;" twMinTime = "3.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.055" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;6&gt;" twMinTime = "3.484" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.210" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;7&gt;" twMinTime = "3.649" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.426" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;8&gt;" twMinTime = "3.579" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.399" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;9&gt;" twMinTime = "3.634" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.503" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;10&gt;" twMinTime = "3.673" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.531" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;11&gt;" twMinTime = "3.858" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.885" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;12&gt;" twMinTime = "3.577" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.352" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;13&gt;" twMinTime = "3.560" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.313" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;14&gt;" twMinTime = "3.590" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.379" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;15&gt;" twMinTime = "3.664" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.552" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="85" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>13.028</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="86"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>160414168720</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>16381</twConnCnt></twConstCov><twStats anchorID="87"><twMinPer>13.028</twMinPer><twFootnote number="1" /><twMaxFreq>76.758</twMaxFreq><twMinInBeforeClk>12.432</twMinInBeforeClk><twMaxOutBeforeClk>13.452</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Apr 11 16:03:29 2016 </twTimestamp></twFoot><twClientInfo anchorID="88"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 785 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
