{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695582199930 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695582199930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 00:33:19 2023 " "Processing started: Mon Sep 25 00:33:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695582199930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582199930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_e3 -c bcd_e3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_e3 -c bcd_e3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582199930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695582200063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695582200063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_e3.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_e3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_e3 " "Found entity 1: bcd_e3" {  } { { "bcd_e3.v" "" { Text "/home/arunnats/Repos/verilog_ld_lab/bcd_e3/bcd_e3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695582205780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582205780 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bcd_e3.v(8) " "Verilog HDL Module Instantiation warning at bcd_e3.v(8): ignored dangling comma in List of Port Connections" {  } { { "../half_subtractor/bcd_e3.v" "" { Text "/home/arunnats/Repos/verilog_ld_lab/half_subtractor/bcd_e3.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695582205781 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"end\" bcd_e3.v(18) " "Verilog HDL syntax error at bcd_e3.v(18) near end of file ;  expecting \"end\"" {  } { { "../half_subtractor/bcd_e3.v" "" { Text "/home/arunnats/Repos/verilog_ld_lab/half_subtractor/bcd_e3.v" 18 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582205781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arunnats/Repos/verilog_ld_lab/half_subtractor/bcd_e3.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/arunnats/Repos/verilog_ld_lab/half_subtractor/bcd_e3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582205781 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bcd_e3_test.v(8) " "Verilog HDL Module Instantiation warning at bcd_e3_test.v(8): ignored dangling comma in List of Port Connections" {  } { { "../half_subtractor/bcd_e3_test.v" "" { Text "/home/arunnats/Repos/verilog_ld_lab/half_subtractor/bcd_e3_test.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695582205782 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\$finish\";  expecting \"endmodule\" bcd_e3_test.v(21) " "Verilog HDL syntax error at bcd_e3_test.v(21) near text: \"\$finish\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../half_subtractor/bcd_e3_test.v" "" { Text "/home/arunnats/Repos/verilog_ld_lab/half_subtractor/bcd_e3_test.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1695582205782 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "bcd_e3_test bcd_e3_test.v(1) " "Ignored design unit \"bcd_e3_test\" at bcd_e3_test.v(1) due to previous errors" {  } { { "../half_subtractor/bcd_e3_test.v" "" { Text "/home/arunnats/Repos/verilog_ld_lab/half_subtractor/bcd_e3_test.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1695582205782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/arunnats/Repos/verilog_ld_lab/half_subtractor/bcd_e3_test.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/arunnats/Repos/verilog_ld_lab/half_subtractor/bcd_e3_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582205782 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695582205808 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 25 00:33:25 2023 " "Processing ended: Mon Sep 25 00:33:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695582205808 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695582205808 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695582205808 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695582205808 ""}
