
final_integrate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e674  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000010c0  0800e808  0800e808  0000f808  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f8c8  0800f8c8  00011264  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f8c8  0800f8c8  000108c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f8d0  0800f8d0  00011264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f8d0  0800f8d0  000108d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f8d4  0800f8d4  000108d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000264  20000000  0800f8d8  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011264  2**0
                  CONTENTS
 10 .bss          00000714  20000268  20000268  00011268  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000097c  2000097c  00011268  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011264  2**0
                  CONTENTS, READONLY
 13 .debug_info   000134fe  00000000  00000000  00011294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b09  00000000  00000000  00024792  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001198  00000000  00000000  000272a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e42  00000000  00000000  00028438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004201  00000000  00000000  0002927a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001766e  00000000  00000000  0002d47b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d10f3  00000000  00000000  00044ae9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00115bdc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006188  00000000  00000000  00115c20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0011bda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000268 	.word	0x20000268
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e7ec 	.word	0x0800e7ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000026c 	.word	0x2000026c
 80001cc:	0800e7ec 	.word	0x0800e7ec

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <HC_SR04_Delay_Init>:
/**
  * @brief  Initialize microsecond delay timer
  * @param  htim: Timer handle for delay
  * @retval None
  */
void HC_SR04_Delay_Init(TIM_HandleTypeDef *htim) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    delay_timer = htim;
 8001028:	4a05      	ldr	r2, [pc, #20]	@ (8001040 <HC_SR04_Delay_Init+0x20>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6013      	str	r3, [r2, #0]
    HAL_TIM_Base_Start(delay_timer);
 800102e:	4b04      	ldr	r3, [pc, #16]	@ (8001040 <HC_SR04_Delay_Init+0x20>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4618      	mov	r0, r3
 8001034:	f006 f92a 	bl	800728c <HAL_TIM_Base_Start>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000468 	.word	0x20000468

08001044 <delay_us>:
/**
  * @brief  Microsecond delay function
  * @param  us: Delay time in microseconds
  * @retval None
  */
void delay_us(uint32_t us) {
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
    if (delay_timer == NULL) return;
 800104c:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <delay_us+0x38>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d00d      	beq.n	8001070 <delay_us+0x2c>
    __HAL_TIM_SET_COUNTER(delay_timer, 0);
 8001054:	4b09      	ldr	r3, [pc, #36]	@ (800107c <delay_us+0x38>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(delay_timer) < us);
 800105e:	bf00      	nop
 8001060:	4b06      	ldr	r3, [pc, #24]	@ (800107c <delay_us+0x38>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	429a      	cmp	r2, r3
 800106c:	d8f8      	bhi.n	8001060 <delay_us+0x1c>
 800106e:	e000      	b.n	8001072 <delay_us+0x2e>
    if (delay_timer == NULL) return;
 8001070:	bf00      	nop
}
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	20000468 	.word	0x20000468

08001080 <Sensors_Pin_Init>:

/**
  * @brief  Initialize sensor pin mapping
  * @retval None
  */
static void Sensors_Pin_Init(void) {
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
    // Sensor 1: TIM1_CH1 (PE9) - Trig PE10
    sensors[0].htim = &htim1;
 8001086:	4b86      	ldr	r3, [pc, #536]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001088:	4a86      	ldr	r2, [pc, #536]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 800108a:	601a      	str	r2, [r3, #0]
    sensors[0].channel = TIM_CHANNEL_1;
 800108c:	4b84      	ldr	r3, [pc, #528]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800108e:	2200      	movs	r2, #0
 8001090:	605a      	str	r2, [r3, #4]
    sensors[0].TRIG_PORT = GPIOE;
 8001092:	4b83      	ldr	r3, [pc, #524]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001094:	4a84      	ldr	r2, [pc, #528]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 8001096:	609a      	str	r2, [r3, #8]
    sensors[0].TRIG_PIN = Trig_1_Pin;
 8001098:	4b81      	ldr	r3, [pc, #516]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800109a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800109e:	819a      	strh	r2, [r3, #12]
    sensors[0].name = "US1";
 80010a0:	4b7f      	ldr	r3, [pc, #508]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010a2:	4a82      	ldr	r2, [pc, #520]	@ (80012ac <Sensors_Pin_Init+0x22c>)
 80010a4:	611a      	str	r2, [r3, #16]

    // Sensor 2: TIM1_CH2 (PE11) - Trig PE12
    sensors[1].htim = &htim1;
 80010a6:	4b7e      	ldr	r3, [pc, #504]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010a8:	4a7e      	ldr	r2, [pc, #504]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010aa:	63da      	str	r2, [r3, #60]	@ 0x3c
    sensors[1].channel = TIM_CHANNEL_2;
 80010ac:	4b7c      	ldr	r3, [pc, #496]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ae:	2204      	movs	r2, #4
 80010b0:	641a      	str	r2, [r3, #64]	@ 0x40
    sensors[1].TRIG_PORT = GPIOE;
 80010b2:	4b7b      	ldr	r3, [pc, #492]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010b4:	4a7c      	ldr	r2, [pc, #496]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 80010b6:	645a      	str	r2, [r3, #68]	@ 0x44
    sensors[1].TRIG_PIN = Trig_2_Pin;
 80010b8:	4b79      	ldr	r3, [pc, #484]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010be:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    sensors[1].name = "US2";
 80010c2:	4b77      	ldr	r3, [pc, #476]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010c4:	4a7a      	ldr	r2, [pc, #488]	@ (80012b0 <Sensors_Pin_Init+0x230>)
 80010c6:	64da      	str	r2, [r3, #76]	@ 0x4c

    // Sensor 3: TIM1_CH3 (PE13) - Trig PE14
    sensors[2].htim = &htim1;
 80010c8:	4b75      	ldr	r3, [pc, #468]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010ca:	4a76      	ldr	r2, [pc, #472]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010cc:	679a      	str	r2, [r3, #120]	@ 0x78
    sensors[2].channel = TIM_CHANNEL_3;
 80010ce:	4b74      	ldr	r3, [pc, #464]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010d0:	2208      	movs	r2, #8
 80010d2:	67da      	str	r2, [r3, #124]	@ 0x7c
    sensors[2].TRIG_PORT = GPIOE;
 80010d4:	4b72      	ldr	r3, [pc, #456]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010d6:	4a74      	ldr	r2, [pc, #464]	@ (80012a8 <Sensors_Pin_Init+0x228>)
 80010d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    sensors[2].TRIG_PIN = Trig_3_Pin;
 80010dc:	4b70      	ldr	r3, [pc, #448]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010e2:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
    sensors[2].name = "US3";
 80010e6:	4b6e      	ldr	r3, [pc, #440]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010e8:	4a72      	ldr	r2, [pc, #456]	@ (80012b4 <Sensors_Pin_Init+0x234>)
 80010ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    // Sensor 4: TIM1_CH4 (PA11) - Trig PA12
    sensors[3].htim = &htim1;
 80010ee:	4b6c      	ldr	r3, [pc, #432]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010f0:	4a6c      	ldr	r2, [pc, #432]	@ (80012a4 <Sensors_Pin_Init+0x224>)
 80010f2:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
    sensors[3].channel = TIM_CHANNEL_4;
 80010f6:	4b6a      	ldr	r3, [pc, #424]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80010f8:	220c      	movs	r2, #12
 80010fa:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
    sensors[3].TRIG_PORT = Trig_4_GPIO_Port;
 80010fe:	4b68      	ldr	r3, [pc, #416]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001100:	4a6d      	ldr	r2, [pc, #436]	@ (80012b8 <Sensors_Pin_Init+0x238>)
 8001102:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    sensors[3].TRIG_PIN = Trig_4_Pin;
 8001106:	4b66      	ldr	r3, [pc, #408]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001108:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800110c:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
    sensors[3].name = "US4";
 8001110:	4b63      	ldr	r3, [pc, #396]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001112:	4a6a      	ldr	r2, [pc, #424]	@ (80012bc <Sensors_Pin_Init+0x23c>)
 8001114:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

    // Sensor 5: TIM8_CH4 (PC9) - Trig PD15
    sensors[4].htim = &htim8;
 8001118:	4b61      	ldr	r3, [pc, #388]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800111a:	4a69      	ldr	r2, [pc, #420]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 800111c:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
    sensors[4].channel = TIM_CHANNEL_4;
 8001120:	4b5f      	ldr	r3, [pc, #380]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001122:	220c      	movs	r2, #12
 8001124:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    sensors[4].TRIG_PORT = GPIOD;
 8001128:	4b5d      	ldr	r3, [pc, #372]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800112a:	4a66      	ldr	r2, [pc, #408]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 800112c:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
    sensors[4].TRIG_PIN = Trig_5_Pin;
 8001130:	4b5b      	ldr	r3, [pc, #364]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001132:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001136:	f8a3 20fc 	strh.w	r2, [r3, #252]	@ 0xfc
    sensors[4].name = "US5";
 800113a:	4b59      	ldr	r3, [pc, #356]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800113c:	4a62      	ldr	r2, [pc, #392]	@ (80012c8 <Sensors_Pin_Init+0x248>)
 800113e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    // Sensor 6: TIM8_CH3 (PC8) - Trig PD14
    sensors[5].htim = &htim8;
 8001142:	4b57      	ldr	r3, [pc, #348]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001144:	4a5e      	ldr	r2, [pc, #376]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 8001146:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
    sensors[5].channel = TIM_CHANNEL_3;
 800114a:	4b55      	ldr	r3, [pc, #340]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800114c:	2208      	movs	r2, #8
 800114e:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
    sensors[5].TRIG_PORT = GPIOD;
 8001152:	4b53      	ldr	r3, [pc, #332]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001154:	4a5b      	ldr	r2, [pc, #364]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 8001156:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    sensors[5].TRIG_PIN = Trig_6_Pin;
 800115a:	4b51      	ldr	r3, [pc, #324]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800115c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001160:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
    sensors[5].name = "US6";
 8001164:	4b4e      	ldr	r3, [pc, #312]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001166:	4a59      	ldr	r2, [pc, #356]	@ (80012cc <Sensors_Pin_Init+0x24c>)
 8001168:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c

    // Sensor 7: TIM8_CH2 (PC7) - Trig PD13
    sensors[6].htim = &htim8;
 800116c:	4b4c      	ldr	r3, [pc, #304]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800116e:	4a54      	ldr	r2, [pc, #336]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 8001170:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168
    sensors[6].channel = TIM_CHANNEL_2;
 8001174:	4b4a      	ldr	r3, [pc, #296]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001176:	2204      	movs	r2, #4
 8001178:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
    sensors[6].TRIG_PORT = GPIOD;
 800117c:	4b48      	ldr	r3, [pc, #288]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800117e:	4a51      	ldr	r2, [pc, #324]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 8001180:	f8c3 2170 	str.w	r2, [r3, #368]	@ 0x170
    sensors[6].TRIG_PIN = Trig_7_Pin;
 8001184:	4b46      	ldr	r3, [pc, #280]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001186:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800118a:	f8a3 2174 	strh.w	r2, [r3, #372]	@ 0x174
    sensors[6].name = "US7";
 800118e:	4b44      	ldr	r3, [pc, #272]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001190:	4a4f      	ldr	r2, [pc, #316]	@ (80012d0 <Sensors_Pin_Init+0x250>)
 8001192:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178

    // Sensor 8: TIM8_CH1 (PC6) - Trig PD12
    sensors[7].htim = &htim8;
 8001196:	4b42      	ldr	r3, [pc, #264]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001198:	4a49      	ldr	r2, [pc, #292]	@ (80012c0 <Sensors_Pin_Init+0x240>)
 800119a:	f8c3 21a4 	str.w	r2, [r3, #420]	@ 0x1a4
    sensors[7].channel = TIM_CHANNEL_1;
 800119e:	4b40      	ldr	r3, [pc, #256]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	f8c3 21a8 	str.w	r2, [r3, #424]	@ 0x1a8
    sensors[7].TRIG_PORT = GPIOD;
 80011a6:	4b3e      	ldr	r3, [pc, #248]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011a8:	4a46      	ldr	r2, [pc, #280]	@ (80012c4 <Sensors_Pin_Init+0x244>)
 80011aa:	f8c3 21ac 	str.w	r2, [r3, #428]	@ 0x1ac
    sensors[7].TRIG_PIN = Trig_8_Pin;
 80011ae:	4b3c      	ldr	r3, [pc, #240]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011b0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80011b4:	f8a3 21b0 	strh.w	r2, [r3, #432]	@ 0x1b0
    sensors[7].name = "US8";
 80011b8:	4b39      	ldr	r3, [pc, #228]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011ba:	4a46      	ldr	r2, [pc, #280]	@ (80012d4 <Sensors_Pin_Init+0x254>)
 80011bc:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4

    // Initialize all sensor variables
    for (int i = 0; i < NUM_SENSORS; i++) {
 80011c0:	2300      	movs	r3, #0
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	e061      	b.n	800128a <Sensors_Pin_Init+0x20a>
        sensors[i].is_first_captured = false;
 80011c6:	4936      	ldr	r1, [pc, #216]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	4613      	mov	r3, r2
 80011cc:	011b      	lsls	r3, r3, #4
 80011ce:	1a9b      	subs	r3, r3, r2
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	440b      	add	r3, r1
 80011d4:	3320      	adds	r3, #32
 80011d6:	2200      	movs	r2, #0
 80011d8:	701a      	strb	r2, [r3, #0]
        sensors[i].is_captured = false;
 80011da:	4931      	ldr	r1, [pc, #196]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	4613      	mov	r3, r2
 80011e0:	011b      	lsls	r3, r3, #4
 80011e2:	1a9b      	subs	r3, r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	440b      	add	r3, r1
 80011e8:	3321      	adds	r3, #33	@ 0x21
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
        sensors[i].difference = 0;
 80011ee:	492c      	ldr	r1, [pc, #176]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	4613      	mov	r3, r2
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	1a9b      	subs	r3, r3, r2
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	440b      	add	r3, r1
 80011fc:	331c      	adds	r3, #28
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
        sensors[i].distance = 0.0f;
 8001202:	4927      	ldr	r1, [pc, #156]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001204:	687a      	ldr	r2, [r7, #4]
 8001206:	4613      	mov	r3, r2
 8001208:	011b      	lsls	r3, r3, #4
 800120a:	1a9b      	subs	r3, r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	440b      	add	r3, r1
 8001210:	3334      	adds	r3, #52	@ 0x34
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
        sensors[i].filtered_distance = 0.0f;
 8001218:	4921      	ldr	r1, [pc, #132]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	4613      	mov	r3, r2
 800121e:	011b      	lsls	r3, r3, #4
 8001220:	1a9b      	subs	r3, r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	440b      	add	r3, r1
 8001226:	3338      	adds	r3, #56	@ 0x38
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
        sensors[i].buffer_index = 0;
 800122e:	491c      	ldr	r1, [pc, #112]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	4613      	mov	r3, r2
 8001234:	011b      	lsls	r3, r3, #4
 8001236:	1a9b      	subs	r3, r3, r2
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	440b      	add	r3, r1
 800123c:	3330      	adds	r3, #48	@ 0x30
 800123e:	2200      	movs	r2, #0
 8001240:	701a      	strb	r2, [r3, #0]
        sensors[i].buffer_full = false;
 8001242:	4917      	ldr	r1, [pc, #92]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	4613      	mov	r3, r2
 8001248:	011b      	lsls	r3, r3, #4
 800124a:	1a9b      	subs	r3, r3, r2
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	440b      	add	r3, r1
 8001250:	3331      	adds	r3, #49	@ 0x31
 8001252:	2200      	movs	r2, #0
 8001254:	701a      	strb	r2, [r3, #0]

        for (int j = 0; j < FILTER_SIZE; j++) {
 8001256:	2300      	movs	r3, #0
 8001258:	603b      	str	r3, [r7, #0]
 800125a:	e010      	b.n	800127e <Sensors_Pin_Init+0x1fe>
            sensors[i].buffer[j] = 0.0f;
 800125c:	4910      	ldr	r1, [pc, #64]	@ (80012a0 <Sensors_Pin_Init+0x220>)
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	4613      	mov	r3, r2
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	1a9b      	subs	r3, r3, r2
 8001266:	683a      	ldr	r2, [r7, #0]
 8001268:	4413      	add	r3, r2
 800126a:	3308      	adds	r3, #8
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	440b      	add	r3, r1
 8001270:	3304      	adds	r3, #4
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
        for (int j = 0; j < FILTER_SIZE; j++) {
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	3301      	adds	r3, #1
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	2b02      	cmp	r3, #2
 8001282:	ddeb      	ble.n	800125c <Sensors_Pin_Init+0x1dc>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3301      	adds	r3, #1
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b07      	cmp	r3, #7
 800128e:	dd9a      	ble.n	80011c6 <Sensors_Pin_Init+0x146>
        }
    }
}
 8001290:	bf00      	nop
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000284 	.word	0x20000284
 80012a4:	200004c0 	.word	0x200004c0
 80012a8:	40021000 	.word	0x40021000
 80012ac:	0800e808 	.word	0x0800e808
 80012b0:	0800e80c 	.word	0x0800e80c
 80012b4:	0800e810 	.word	0x0800e810
 80012b8:	40020000 	.word	0x40020000
 80012bc:	0800e814 	.word	0x0800e814
 80012c0:	200005e0 	.word	0x200005e0
 80012c4:	40020c00 	.word	0x40020c00
 80012c8:	0800e818 	.word	0x0800e818
 80012cc:	0800e81c 	.word	0x0800e81c
 80012d0:	0800e820 	.word	0x0800e820
 80012d4:	0800e824 	.word	0x0800e824

080012d8 <HC_SR04_Init>:

/**
  * @brief  Initialize all sensors and start input capture
  * @retval None
  */
void HC_SR04_Init(void) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
    // Initialize pin mapping
    Sensors_Pin_Init();
 80012dc:	f7ff fed0 	bl	8001080 <Sensors_Pin_Init>

    // Start TIM1 input capture with interrupts (4 channels)
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 80012e0:	2100      	movs	r1, #0
 80012e2:	4810      	ldr	r0, [pc, #64]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012e4:	f006 f9ac 	bl	8007640 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80012e8:	2104      	movs	r1, #4
 80012ea:	480e      	ldr	r0, [pc, #56]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012ec:	f006 f9a8 	bl	8007640 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 80012f0:	2108      	movs	r1, #8
 80012f2:	480c      	ldr	r0, [pc, #48]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012f4:	f006 f9a4 	bl	8007640 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 80012f8:	210c      	movs	r1, #12
 80012fa:	480a      	ldr	r0, [pc, #40]	@ (8001324 <HC_SR04_Init+0x4c>)
 80012fc:	f006 f9a0 	bl	8007640 <HAL_TIM_IC_Start_IT>

    // Start TIM8 input capture with interrupts (4 channels)
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_1);
 8001300:	2100      	movs	r1, #0
 8001302:	4809      	ldr	r0, [pc, #36]	@ (8001328 <HC_SR04_Init+0x50>)
 8001304:	f006 f99c 	bl	8007640 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_2);
 8001308:	2104      	movs	r1, #4
 800130a:	4807      	ldr	r0, [pc, #28]	@ (8001328 <HC_SR04_Init+0x50>)
 800130c:	f006 f998 	bl	8007640 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_3);
 8001310:	2108      	movs	r1, #8
 8001312:	4805      	ldr	r0, [pc, #20]	@ (8001328 <HC_SR04_Init+0x50>)
 8001314:	f006 f994 	bl	8007640 <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_4);
 8001318:	210c      	movs	r1, #12
 800131a:	4803      	ldr	r0, [pc, #12]	@ (8001328 <HC_SR04_Init+0x50>)
 800131c:	f006 f990 	bl	8007640 <HAL_TIM_IC_Start_IT>
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	200004c0 	.word	0x200004c0
 8001328:	200005e0 	.word	0x200005e0

0800132c <HC_SR04_Trigger_All>:

/**
  * @brief  Trigger all sensors simultaneously
  * @retval None
  */
void HC_SR04_Trigger_All(void) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b084      	sub	sp, #16
 8001330:	af00      	add	r7, sp, #0
    // Reset flags and counter
    sensors_captured_count = 0;
 8001332:	4b9b      	ldr	r3, [pc, #620]	@ (80015a0 <HC_SR04_Trigger_All+0x274>)
 8001334:	2200      	movs	r2, #0
 8001336:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	e106      	b.n	800154c <HC_SR04_Trigger_All+0x220>
        sensors[i].is_captured = false;
 800133e:	4999      	ldr	r1, [pc, #612]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001340:	68fa      	ldr	r2, [r7, #12]
 8001342:	4613      	mov	r3, r2
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	1a9b      	subs	r3, r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	440b      	add	r3, r1
 800134c:	3321      	adds	r3, #33	@ 0x21
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
        sensors[i].is_first_captured = false;
 8001352:	4994      	ldr	r1, [pc, #592]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001354:	68fa      	ldr	r2, [r7, #12]
 8001356:	4613      	mov	r3, r2
 8001358:	011b      	lsls	r3, r3, #4
 800135a:	1a9b      	subs	r3, r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	440b      	add	r3, r1
 8001360:	3320      	adds	r3, #32
 8001362:	2200      	movs	r2, #0
 8001364:	701a      	strb	r2, [r3, #0]
        // Ensure polarity is set to RISING
        __HAL_TIM_SET_CAPTUREPOLARITY(sensors[i].htim, sensors[i].channel, TIM_INPUTCHANNELPOLARITY_RISING);
 8001366:	498f      	ldr	r1, [pc, #572]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001368:	68fa      	ldr	r2, [r7, #12]
 800136a:	4613      	mov	r3, r2
 800136c:	011b      	lsls	r3, r3, #4
 800136e:	1a9b      	subs	r3, r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	440b      	add	r3, r1
 8001374:	3304      	adds	r3, #4
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d116      	bne.n	80013aa <HC_SR04_Trigger_All+0x7e>
 800137c:	4989      	ldr	r1, [pc, #548]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	4613      	mov	r3, r2
 8001382:	011b      	lsls	r3, r3, #4
 8001384:	1a9b      	subs	r3, r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	440b      	add	r3, r1
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	6a19      	ldr	r1, [r3, #32]
 8001390:	4884      	ldr	r0, [pc, #528]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001392:	68fa      	ldr	r2, [r7, #12]
 8001394:	4613      	mov	r3, r2
 8001396:	011b      	lsls	r3, r3, #4
 8001398:	1a9b      	subs	r3, r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	4403      	add	r3, r0
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f021 020a 	bic.w	r2, r1, #10
 80013a6:	621a      	str	r2, [r3, #32]
 80013a8:	e059      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 80013aa:	497e      	ldr	r1, [pc, #504]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013ac:	68fa      	ldr	r2, [r7, #12]
 80013ae:	4613      	mov	r3, r2
 80013b0:	011b      	lsls	r3, r3, #4
 80013b2:	1a9b      	subs	r3, r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	440b      	add	r3, r1
 80013b8:	3304      	adds	r3, #4
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b04      	cmp	r3, #4
 80013be:	d116      	bne.n	80013ee <HC_SR04_Trigger_All+0xc2>
 80013c0:	4978      	ldr	r1, [pc, #480]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013c2:	68fa      	ldr	r2, [r7, #12]
 80013c4:	4613      	mov	r3, r2
 80013c6:	011b      	lsls	r3, r3, #4
 80013c8:	1a9b      	subs	r3, r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	440b      	add	r3, r1
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6a19      	ldr	r1, [r3, #32]
 80013d4:	4873      	ldr	r0, [pc, #460]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	4613      	mov	r3, r2
 80013da:	011b      	lsls	r3, r3, #4
 80013dc:	1a9b      	subs	r3, r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4403      	add	r3, r0
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	f021 03a0 	bic.w	r3, r1, #160	@ 0xa0
 80013ea:	6213      	str	r3, [r2, #32]
 80013ec:	e037      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 80013ee:	496d      	ldr	r1, [pc, #436]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	4613      	mov	r3, r2
 80013f4:	011b      	lsls	r3, r3, #4
 80013f6:	1a9b      	subs	r3, r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	3304      	adds	r3, #4
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b08      	cmp	r3, #8
 8001402:	d116      	bne.n	8001432 <HC_SR04_Trigger_All+0x106>
 8001404:	4967      	ldr	r1, [pc, #412]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001406:	68fa      	ldr	r2, [r7, #12]
 8001408:	4613      	mov	r3, r2
 800140a:	011b      	lsls	r3, r3, #4
 800140c:	1a9b      	subs	r3, r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	440b      	add	r3, r1
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6a19      	ldr	r1, [r3, #32]
 8001418:	4862      	ldr	r0, [pc, #392]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800141a:	68fa      	ldr	r2, [r7, #12]
 800141c:	4613      	mov	r3, r2
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	1a9b      	subs	r3, r3, r2
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4403      	add	r3, r0
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	681a      	ldr	r2, [r3, #0]
 800142a:	f421 6320 	bic.w	r3, r1, #2560	@ 0xa00
 800142e:	6213      	str	r3, [r2, #32]
 8001430:	e015      	b.n	800145e <HC_SR04_Trigger_All+0x132>
 8001432:	495c      	ldr	r1, [pc, #368]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001434:	68fa      	ldr	r2, [r7, #12]
 8001436:	4613      	mov	r3, r2
 8001438:	011b      	lsls	r3, r3, #4
 800143a:	1a9b      	subs	r3, r3, r2
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	440b      	add	r3, r1
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6a19      	ldr	r1, [r3, #32]
 8001446:	4857      	ldr	r0, [pc, #348]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001448:	68fa      	ldr	r2, [r7, #12]
 800144a:	4613      	mov	r3, r2
 800144c:	011b      	lsls	r3, r3, #4
 800144e:	1a9b      	subs	r3, r3, r2
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	4403      	add	r3, r0
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	f421 4320 	bic.w	r3, r1, #40960	@ 0xa000
 800145c:	6213      	str	r3, [r2, #32]
 800145e:	4951      	ldr	r1, [pc, #324]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001460:	68fa      	ldr	r2, [r7, #12]
 8001462:	4613      	mov	r3, r2
 8001464:	011b      	lsls	r3, r3, #4
 8001466:	1a9b      	subs	r3, r3, r2
 8001468:	009b      	lsls	r3, r3, #2
 800146a:	440b      	add	r3, r1
 800146c:	3304      	adds	r3, #4
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d114      	bne.n	800149e <HC_SR04_Trigger_All+0x172>
 8001474:	494b      	ldr	r1, [pc, #300]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	4613      	mov	r3, r2
 800147a:	011b      	lsls	r3, r3, #4
 800147c:	1a9b      	subs	r3, r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	440b      	add	r3, r1
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	6819      	ldr	r1, [r3, #0]
 8001486:	4847      	ldr	r0, [pc, #284]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001488:	68fa      	ldr	r2, [r7, #12]
 800148a:	4613      	mov	r3, r2
 800148c:	011b      	lsls	r3, r3, #4
 800148e:	1a9b      	subs	r3, r3, r2
 8001490:	009b      	lsls	r3, r3, #2
 8001492:	4403      	add	r3, r0
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	6a0a      	ldr	r2, [r1, #32]
 800149a:	621a      	str	r2, [r3, #32]
 800149c:	e053      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 800149e:	4941      	ldr	r1, [pc, #260]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014a0:	68fa      	ldr	r2, [r7, #12]
 80014a2:	4613      	mov	r3, r2
 80014a4:	011b      	lsls	r3, r3, #4
 80014a6:	1a9b      	subs	r3, r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	440b      	add	r3, r1
 80014ac:	3304      	adds	r3, #4
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b04      	cmp	r3, #4
 80014b2:	d114      	bne.n	80014de <HC_SR04_Trigger_All+0x1b2>
 80014b4:	493b      	ldr	r1, [pc, #236]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	4613      	mov	r3, r2
 80014ba:	011b      	lsls	r3, r3, #4
 80014bc:	1a9b      	subs	r3, r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	440b      	add	r3, r1
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6819      	ldr	r1, [r3, #0]
 80014c6:	4837      	ldr	r0, [pc, #220]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014c8:	68fa      	ldr	r2, [r7, #12]
 80014ca:	4613      	mov	r3, r2
 80014cc:	011b      	lsls	r3, r3, #4
 80014ce:	1a9b      	subs	r3, r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4403      	add	r3, r0
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	6a0b      	ldr	r3, [r1, #32]
 80014da:	6213      	str	r3, [r2, #32]
 80014dc:	e033      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 80014de:	4931      	ldr	r1, [pc, #196]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	4613      	mov	r3, r2
 80014e4:	011b      	lsls	r3, r3, #4
 80014e6:	1a9b      	subs	r3, r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	440b      	add	r3, r1
 80014ec:	3304      	adds	r3, #4
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b08      	cmp	r3, #8
 80014f2:	d114      	bne.n	800151e <HC_SR04_Trigger_All+0x1f2>
 80014f4:	492b      	ldr	r1, [pc, #172]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 80014f6:	68fa      	ldr	r2, [r7, #12]
 80014f8:	4613      	mov	r3, r2
 80014fa:	011b      	lsls	r3, r3, #4
 80014fc:	1a9b      	subs	r3, r3, r2
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	440b      	add	r3, r1
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	6819      	ldr	r1, [r3, #0]
 8001506:	4827      	ldr	r0, [pc, #156]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001508:	68fa      	ldr	r2, [r7, #12]
 800150a:	4613      	mov	r3, r2
 800150c:	011b      	lsls	r3, r3, #4
 800150e:	1a9b      	subs	r3, r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	4403      	add	r3, r0
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	681a      	ldr	r2, [r3, #0]
 8001518:	6a0b      	ldr	r3, [r1, #32]
 800151a:	6213      	str	r3, [r2, #32]
 800151c:	e013      	b.n	8001546 <HC_SR04_Trigger_All+0x21a>
 800151e:	4921      	ldr	r1, [pc, #132]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001520:	68fa      	ldr	r2, [r7, #12]
 8001522:	4613      	mov	r3, r2
 8001524:	011b      	lsls	r3, r3, #4
 8001526:	1a9b      	subs	r3, r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	440b      	add	r3, r1
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6819      	ldr	r1, [r3, #0]
 8001530:	481c      	ldr	r0, [pc, #112]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 8001532:	68fa      	ldr	r2, [r7, #12]
 8001534:	4613      	mov	r3, r2
 8001536:	011b      	lsls	r3, r3, #4
 8001538:	1a9b      	subs	r3, r3, r2
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4403      	add	r3, r0
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	6a0b      	ldr	r3, [r1, #32]
 8001544:	6213      	str	r3, [r2, #32]
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	3301      	adds	r3, #1
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2b07      	cmp	r3, #7
 8001550:	f77f aef5 	ble.w	800133e <HC_SR04_Trigger_All+0x12>
    }

    // Set all trigger pins HIGH
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001554:	2300      	movs	r3, #0
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	e018      	b.n	800158c <HC_SR04_Trigger_All+0x260>
        HAL_GPIO_WritePin(sensors[i].TRIG_PORT, sensors[i].TRIG_PIN, GPIO_PIN_SET);
 800155a:	4912      	ldr	r1, [pc, #72]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800155c:	68ba      	ldr	r2, [r7, #8]
 800155e:	4613      	mov	r3, r2
 8001560:	011b      	lsls	r3, r3, #4
 8001562:	1a9b      	subs	r3, r3, r2
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	440b      	add	r3, r1
 8001568:	3308      	adds	r3, #8
 800156a:	6818      	ldr	r0, [r3, #0]
 800156c:	490d      	ldr	r1, [pc, #52]	@ (80015a4 <HC_SR04_Trigger_All+0x278>)
 800156e:	68ba      	ldr	r2, [r7, #8]
 8001570:	4613      	mov	r3, r2
 8001572:	011b      	lsls	r3, r3, #4
 8001574:	1a9b      	subs	r3, r3, r2
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	330c      	adds	r3, #12
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	2201      	movs	r2, #1
 8001580:	4619      	mov	r1, r3
 8001582:	f004 f99d 	bl	80058c0 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	3301      	adds	r3, #1
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	2b07      	cmp	r3, #7
 8001590:	dde3      	ble.n	800155a <HC_SR04_Trigger_All+0x22e>
    }

    delay_us(12);  // 10-12us trigger pulse
 8001592:	200c      	movs	r0, #12
 8001594:	f7ff fd56 	bl	8001044 <delay_us>

    // Set all trigger pins LOW
    for (int i = 0; i < NUM_SENSORS; i++) {
 8001598:	2300      	movs	r3, #0
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	e01d      	b.n	80015da <HC_SR04_Trigger_All+0x2ae>
 800159e:	bf00      	nop
 80015a0:	20000464 	.word	0x20000464
 80015a4:	20000284 	.word	0x20000284
        HAL_GPIO_WritePin(sensors[i].TRIG_PORT, sensors[i].TRIG_PIN, GPIO_PIN_RESET);
 80015a8:	4914      	ldr	r1, [pc, #80]	@ (80015fc <HC_SR04_Trigger_All+0x2d0>)
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	4613      	mov	r3, r2
 80015ae:	011b      	lsls	r3, r3, #4
 80015b0:	1a9b      	subs	r3, r3, r2
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	440b      	add	r3, r1
 80015b6:	3308      	adds	r3, #8
 80015b8:	6818      	ldr	r0, [r3, #0]
 80015ba:	4910      	ldr	r1, [pc, #64]	@ (80015fc <HC_SR04_Trigger_All+0x2d0>)
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	4613      	mov	r3, r2
 80015c0:	011b      	lsls	r3, r3, #4
 80015c2:	1a9b      	subs	r3, r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	440b      	add	r3, r1
 80015c8:	330c      	adds	r3, #12
 80015ca:	881b      	ldrh	r3, [r3, #0]
 80015cc:	2200      	movs	r2, #0
 80015ce:	4619      	mov	r1, r3
 80015d0:	f004 f976 	bl	80058c0 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_SENSORS; i++) {
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	3301      	adds	r3, #1
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	2b07      	cmp	r3, #7
 80015de:	dde3      	ble.n	80015a8 <HC_SR04_Trigger_All+0x27c>
    }

    // Start timeout timer
    if (delay_timer != NULL) {
 80015e0:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <HC_SR04_Trigger_All+0x2d4>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d004      	beq.n	80015f2 <HC_SR04_Trigger_All+0x2c6>
        __HAL_TIM_SET_COUNTER(delay_timer, 0);
 80015e8:	4b05      	ldr	r3, [pc, #20]	@ (8001600 <HC_SR04_Trigger_All+0x2d4>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2200      	movs	r2, #0
 80015f0:	625a      	str	r2, [r3, #36]	@ 0x24
    }
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	20000284 	.word	0x20000284
 8001600:	20000468 	.word	0x20000468

08001604 <HC_SR04_Calculate_Distance>:
/**
  * @brief  Calculate distance from pulse width
  * @param  sensor: Pointer to sensor structure
  * @retval Distance in cm (0.0 if invalid)
  */
float HC_SR04_Calculate_Distance(HC_SR04_IC *sensor) {
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
    if (!sensor->is_captured) {
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001612:	b2db      	uxtb	r3, r3
 8001614:	f083 0301 	eor.w	r3, r3, #1
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b00      	cmp	r3, #0
 800161c:	d002      	beq.n	8001624 <HC_SR04_Calculate_Distance+0x20>
        return 0.0f;
 800161e:	f04f 0300 	mov.w	r3, #0
 8001622:	e024      	b.n	800166e <HC_SR04_Calculate_Distance+0x6a>
    }

    // Speed of sound = 343 m/s = 0.0343 cm/us
    // Distance = (time * speed) / 2
    // Distance = (time_us * 0.0343) / 2 = time_us * 0.01715
    float distance = (float)sensor->difference * 0.01715f;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	69db      	ldr	r3, [r3, #28]
 8001628:	ee07 3a90 	vmov	s15, r3
 800162c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001630:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001680 <HC_SR04_Calculate_Distance+0x7c>
 8001634:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001638:	edc7 7a03 	vstr	s15, [r7, #12]

    // Validate range (2.5cm - 400cm for HC-SR04)
    if (distance < 2.5f || distance > 400.0f) {
 800163c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001640:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8001644:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001648:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164c:	d408      	bmi.n	8001660 <HC_SR04_Calculate_Distance+0x5c>
 800164e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001652:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001684 <HC_SR04_Calculate_Distance+0x80>
 8001656:	eef4 7ac7 	vcmpe.f32	s15, s14
 800165a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800165e:	dd02      	ble.n	8001666 <HC_SR04_Calculate_Distance+0x62>
        return 0.0f;
 8001660:	f04f 0300 	mov.w	r3, #0
 8001664:	e003      	b.n	800166e <HC_SR04_Calculate_Distance+0x6a>
    }

    sensor->distance = distance;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	68fa      	ldr	r2, [r7, #12]
 800166a:	635a      	str	r2, [r3, #52]	@ 0x34
    return distance;
 800166c:	68fb      	ldr	r3, [r7, #12]
}
 800166e:	ee07 3a90 	vmov	s15, r3
 8001672:	eeb0 0a67 	vmov.f32	s0, s15
 8001676:	3714      	adds	r7, #20
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	3c8c7e28 	.word	0x3c8c7e28
 8001684:	43c80000 	.word	0x43c80000

08001688 <HC_SR04_Capture_Callback>:
/**
  * @brief  Input Capture Callback (to be called from main.c)
  * @param  htim: Timer handle
  * @retval None
  */
void HC_SR04_Capture_Callback(TIM_HandleTypeDef *htim) {
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
    HC_SR04_IC *sensor = NULL;
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
    uint32_t capture_value;

    // Fast sensor lookup
    if (htim->Instance == TIM1) {
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a90      	ldr	r2, [pc, #576]	@ (80018dc <HC_SR04_Capture_Callback+0x254>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d124      	bne.n	80016e8 <HC_SR04_Capture_Callback+0x60>
        switch (htim->Channel) {
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	7f1b      	ldrb	r3, [r3, #28]
 80016a2:	3b01      	subs	r3, #1
 80016a4:	2b07      	cmp	r3, #7
 80016a6:	f200 8164 	bhi.w	8001972 <HC_SR04_Capture_Callback+0x2ea>
 80016aa:	a201      	add	r2, pc, #4	@ (adr r2, 80016b0 <HC_SR04_Capture_Callback+0x28>)
 80016ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016b0:	080016d1 	.word	0x080016d1
 80016b4:	080016d7 	.word	0x080016d7
 80016b8:	08001973 	.word	0x08001973
 80016bc:	080016dd 	.word	0x080016dd
 80016c0:	08001973 	.word	0x08001973
 80016c4:	08001973 	.word	0x08001973
 80016c8:	08001973 	.word	0x08001973
 80016cc:	080016e3 	.word	0x080016e3
            case HAL_TIM_ACTIVE_CHANNEL_1: sensor = &sensors[0]; break;
 80016d0:	4b83      	ldr	r3, [pc, #524]	@ (80018e0 <HC_SR04_Capture_Callback+0x258>)
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	e034      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_2: sensor = &sensors[1]; break;
 80016d6:	4b83      	ldr	r3, [pc, #524]	@ (80018e4 <HC_SR04_Capture_Callback+0x25c>)
 80016d8:	60fb      	str	r3, [r7, #12]
 80016da:	e031      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_3: sensor = &sensors[2]; break;
 80016dc:	4b82      	ldr	r3, [pc, #520]	@ (80018e8 <HC_SR04_Capture_Callback+0x260>)
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	e02e      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_4: sensor = &sensors[3]; break;
 80016e2:	4b82      	ldr	r3, [pc, #520]	@ (80018ec <HC_SR04_Capture_Callback+0x264>)
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	e02b      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            default: return;
        }
    }
    else if (htim->Instance == TIM8) {
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a80      	ldr	r2, [pc, #512]	@ (80018f0 <HC_SR04_Capture_Callback+0x268>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	f040 8141 	bne.w	8001976 <HC_SR04_Capture_Callback+0x2ee>
        switch (htim->Channel) {
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	7f1b      	ldrb	r3, [r3, #28]
 80016f8:	3b01      	subs	r3, #1
 80016fa:	2b07      	cmp	r3, #7
 80016fc:	f200 813d 	bhi.w	800197a <HC_SR04_Capture_Callback+0x2f2>
 8001700:	a201      	add	r2, pc, #4	@ (adr r2, 8001708 <HC_SR04_Capture_Callback+0x80>)
 8001702:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001706:	bf00      	nop
 8001708:	08001729 	.word	0x08001729
 800170c:	0800172f 	.word	0x0800172f
 8001710:	0800197b 	.word	0x0800197b
 8001714:	08001735 	.word	0x08001735
 8001718:	0800197b 	.word	0x0800197b
 800171c:	0800197b 	.word	0x0800197b
 8001720:	0800197b 	.word	0x0800197b
 8001724:	0800173b 	.word	0x0800173b
            case HAL_TIM_ACTIVE_CHANNEL_1: sensor = &sensors[7]; break;
 8001728:	4b72      	ldr	r3, [pc, #456]	@ (80018f4 <HC_SR04_Capture_Callback+0x26c>)
 800172a:	60fb      	str	r3, [r7, #12]
 800172c:	e008      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_2: sensor = &sensors[6]; break;
 800172e:	4b72      	ldr	r3, [pc, #456]	@ (80018f8 <HC_SR04_Capture_Callback+0x270>)
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	e005      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_3: sensor = &sensors[5]; break;
 8001734:	4b71      	ldr	r3, [pc, #452]	@ (80018fc <HC_SR04_Capture_Callback+0x274>)
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	e002      	b.n	8001740 <HC_SR04_Capture_Callback+0xb8>
            case HAL_TIM_ACTIVE_CHANNEL_4: sensor = &sensors[4]; break;
 800173a:	4b71      	ldr	r3, [pc, #452]	@ (8001900 <HC_SR04_Capture_Callback+0x278>)
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	bf00      	nop
    }
    else {
        return;
    }

    capture_value = HAL_TIM_ReadCapturedValue(htim, sensor->channel);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	4619      	mov	r1, r3
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f006 fbb8 	bl	8007ebc <HAL_TIM_ReadCapturedValue>
 800174c:	60b8      	str	r0, [r7, #8]

    if (!sensor->is_first_captured) {
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001754:	b2db      	uxtb	r3, r3
 8001756:	f083 0301 	eor.w	r3, r3, #1
 800175a:	b2db      	uxtb	r3, r3
 800175c:	2b00      	cmp	r3, #0
 800175e:	d065      	beq.n	800182c <HC_SR04_Capture_Callback+0x1a4>
        // First capture (RISING edge)
        sensor->ic_val1 = capture_value;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	615a      	str	r2, [r3, #20]
        sensor->is_first_captured = true;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	2201      	movs	r2, #1
 800176a:	f883 2020 	strb.w	r2, [r3, #32]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, sensor->channel, TIM_INPUTCHANNELPOLARITY_FALLING);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d108      	bne.n	8001788 <HC_SR04_Capture_Callback+0x100>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	6a1a      	ldr	r2, [r3, #32]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f022 020a 	bic.w	r2, r2, #10
 8001784:	621a      	str	r2, [r3, #32]
 8001786:	e021      	b.n	80017cc <HC_SR04_Capture_Callback+0x144>
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	2b04      	cmp	r3, #4
 800178e:	d108      	bne.n	80017a2 <HC_SR04_Capture_Callback+0x11a>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	6a1b      	ldr	r3, [r3, #32]
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	6812      	ldr	r2, [r2, #0]
 800179a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800179e:	6213      	str	r3, [r2, #32]
 80017a0:	e014      	b.n	80017cc <HC_SR04_Capture_Callback+0x144>
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	2b08      	cmp	r3, #8
 80017a8:	d108      	bne.n	80017bc <HC_SR04_Capture_Callback+0x134>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	6812      	ldr	r2, [r2, #0]
 80017b4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80017b8:	6213      	str	r3, [r2, #32]
 80017ba:	e007      	b.n	80017cc <HC_SR04_Capture_Callback+0x144>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	6a1b      	ldr	r3, [r3, #32]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	6812      	ldr	r2, [r2, #0]
 80017c6:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80017ca:	6213      	str	r3, [r2, #32]
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d108      	bne.n	80017e6 <HC_SR04_Capture_Callback+0x15e>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6a1a      	ldr	r2, [r3, #32]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f042 0202 	orr.w	r2, r2, #2
 80017e2:	621a      	str	r2, [r3, #32]
 80017e4:	e0ca      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	2b04      	cmp	r3, #4
 80017ec:	d108      	bne.n	8001800 <HC_SR04_Capture_Callback+0x178>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	6a1b      	ldr	r3, [r3, #32]
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	6812      	ldr	r2, [r2, #0]
 80017f8:	f043 0320 	orr.w	r3, r3, #32
 80017fc:	6213      	str	r3, [r2, #32]
 80017fe:	e0bd      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2b08      	cmp	r3, #8
 8001806:	d108      	bne.n	800181a <HC_SR04_Capture_Callback+0x192>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6a1b      	ldr	r3, [r3, #32]
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	6812      	ldr	r2, [r2, #0]
 8001812:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001816:	6213      	str	r3, [r2, #32]
 8001818:	e0b0      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6a1b      	ldr	r3, [r3, #32]
 8001820:	687a      	ldr	r2, [r7, #4]
 8001822:	6812      	ldr	r2, [r2, #0]
 8001824:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001828:	6213      	str	r3, [r2, #32]
 800182a:	e0a7      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
    }
    else {
        // Second capture (FALLING edge)
        sensor->ic_val2 = capture_value;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	619a      	str	r2, [r3, #24]

        // Calculate pulse width (handle timer overflow)
        sensor->difference = (sensor->ic_val2 >= sensor->ic_val1) ?
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	699a      	ldr	r2, [r3, #24]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	695b      	ldr	r3, [r3, #20]
                           (sensor->ic_val2 - sensor->ic_val1) :
 800183a:	429a      	cmp	r2, r3
 800183c:	d305      	bcc.n	800184a <HC_SR04_Capture_Callback+0x1c2>
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	699a      	ldr	r2, [r3, #24]
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	e007      	b.n	800185a <HC_SR04_Capture_Callback+0x1d2>
                           (0xFFFF - sensor->ic_val1 + sensor->ic_val2);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	699a      	ldr	r2, [r3, #24]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	695b      	ldr	r3, [r3, #20]
 8001852:	1ad3      	subs	r3, r2, r3
                           (sensor->ic_val2 - sensor->ic_val1) :
 8001854:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001858:	33ff      	adds	r3, #255	@ 0xff
        sensor->difference = (sensor->ic_val2 >= sensor->ic_val1) ?
 800185a:	68fa      	ldr	r2, [r7, #12]
 800185c:	61d3      	str	r3, [r2, #28]

        // Validate pulse width (150us - 23200us = 2.5cm - 400cm)
        sensor->is_captured = (sensor->difference >= 150 && sensor->difference <= 23200);
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	69db      	ldr	r3, [r3, #28]
 8001862:	2b95      	cmp	r3, #149	@ 0x95
 8001864:	d907      	bls.n	8001876 <HC_SR04_Capture_Callback+0x1ee>
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	f645 22a0 	movw	r2, #23200	@ 0x5aa0
 800186e:	4293      	cmp	r3, r2
 8001870:	d801      	bhi.n	8001876 <HC_SR04_Capture_Callback+0x1ee>
 8001872:	2301      	movs	r3, #1
 8001874:	e000      	b.n	8001878 <HC_SR04_Capture_Callback+0x1f0>
 8001876:	2300      	movs	r3, #0
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	b2da      	uxtb	r2, r3
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        // Reset for next measurement
        sensor->is_first_captured = false;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	2200      	movs	r2, #0
 8001888:	f883 2020 	strb.w	r2, [r3, #32]
        __HAL_TIM_SET_CAPTUREPOLARITY(htim, sensor->channel, TIM_INPUTCHANNELPOLARITY_RISING);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d108      	bne.n	80018a6 <HC_SR04_Capture_Callback+0x21e>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	6a1a      	ldr	r2, [r3, #32]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f022 020a 	bic.w	r2, r2, #10
 80018a2:	621a      	str	r2, [r3, #32]
 80018a4:	e036      	b.n	8001914 <HC_SR04_Capture_Callback+0x28c>
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	d108      	bne.n	80018c0 <HC_SR04_Capture_Callback+0x238>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	6812      	ldr	r2, [r2, #0]
 80018b8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80018bc:	6213      	str	r3, [r2, #32]
 80018be:	e029      	b.n	8001914 <HC_SR04_Capture_Callback+0x28c>
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b08      	cmp	r3, #8
 80018c6:	d11d      	bne.n	8001904 <HC_SR04_Capture_Callback+0x27c>
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6a1b      	ldr	r3, [r3, #32]
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	6812      	ldr	r2, [r2, #0]
 80018d2:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80018d6:	6213      	str	r3, [r2, #32]
 80018d8:	e01c      	b.n	8001914 <HC_SR04_Capture_Callback+0x28c>
 80018da:	bf00      	nop
 80018dc:	40010000 	.word	0x40010000
 80018e0:	20000284 	.word	0x20000284
 80018e4:	200002c0 	.word	0x200002c0
 80018e8:	200002fc 	.word	0x200002fc
 80018ec:	20000338 	.word	0x20000338
 80018f0:	40010400 	.word	0x40010400
 80018f4:	20000428 	.word	0x20000428
 80018f8:	200003ec 	.word	0x200003ec
 80018fc:	200003b0 	.word	0x200003b0
 8001900:	20000374 	.word	0x20000374
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6a1b      	ldr	r3, [r3, #32]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	6812      	ldr	r2, [r2, #0]
 800190e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8001912:	6213      	str	r3, [r2, #32]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d106      	bne.n	800192a <HC_SR04_Capture_Callback+0x2a2>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	6a12      	ldr	r2, [r2, #32]
 8001926:	621a      	str	r2, [r3, #32]
 8001928:	e01b      	b.n	8001962 <HC_SR04_Capture_Callback+0x2da>
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	2b04      	cmp	r3, #4
 8001930:	d106      	bne.n	8001940 <HC_SR04_Capture_Callback+0x2b8>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6812      	ldr	r2, [r2, #0]
 800193a:	6a1b      	ldr	r3, [r3, #32]
 800193c:	6213      	str	r3, [r2, #32]
 800193e:	e010      	b.n	8001962 <HC_SR04_Capture_Callback+0x2da>
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	2b08      	cmp	r3, #8
 8001946:	d106      	bne.n	8001956 <HC_SR04_Capture_Callback+0x2ce>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	6812      	ldr	r2, [r2, #0]
 8001950:	6a1b      	ldr	r3, [r3, #32]
 8001952:	6213      	str	r3, [r2, #32]
 8001954:	e005      	b.n	8001962 <HC_SR04_Capture_Callback+0x2da>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	6812      	ldr	r2, [r2, #0]
 800195e:	6a1b      	ldr	r3, [r3, #32]
 8001960:	6213      	str	r3, [r2, #32]

        // Increment completion counter
        sensors_captured_count++;
 8001962:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <HC_SR04_Capture_Callback+0x2fc>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	3301      	adds	r3, #1
 800196a:	b2da      	uxtb	r2, r3
 800196c:	4b05      	ldr	r3, [pc, #20]	@ (8001984 <HC_SR04_Capture_Callback+0x2fc>)
 800196e:	701a      	strb	r2, [r3, #0]
 8001970:	e004      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
            default: return;
 8001972:	bf00      	nop
 8001974:	e002      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
        return;
 8001976:	bf00      	nop
 8001978:	e000      	b.n	800197c <HC_SR04_Capture_Callback+0x2f4>
            default: return;
 800197a:	bf00      	nop
    }
}
 800197c:	3710      	adds	r7, #16
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	20000464 	.word	0x20000464

08001988 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800198c:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <MX_I2C1_Init+0x50>)
 800198e:	4a13      	ldr	r2, [pc, #76]	@ (80019dc <MX_I2C1_Init+0x54>)
 8001990:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001992:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <MX_I2C1_Init+0x50>)
 8001994:	4a12      	ldr	r2, [pc, #72]	@ (80019e0 <MX_I2C1_Init+0x58>)
 8001996:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001998:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <MX_I2C1_Init+0x50>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800199e:	4b0e      	ldr	r3, [pc, #56]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019a4:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019a6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019ac:	4b0a      	ldr	r3, [pc, #40]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019b2:	4b09      	ldr	r3, [pc, #36]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019b8:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019be:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019c4:	4804      	ldr	r0, [pc, #16]	@ (80019d8 <MX_I2C1_Init+0x50>)
 80019c6:	f003 ff95 	bl	80058f4 <HAL_I2C_Init>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019d0:	f001 ff0d 	bl	80037ee <Error_Handler>
  }

}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	2000046c 	.word	0x2000046c
 80019dc:	40005400 	.word	0x40005400
 80019e0:	00061a80 	.word	0x00061a80

080019e4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08a      	sub	sp, #40	@ 0x28
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ec:	f107 0314 	add.w	r3, r7, #20
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
 80019fa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a19      	ldr	r2, [pc, #100]	@ (8001a68 <HAL_I2C_MspInit+0x84>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d12b      	bne.n	8001a5e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	613b      	str	r3, [r7, #16]
 8001a0a:	4b18      	ldr	r3, [pc, #96]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	4a17      	ldr	r2, [pc, #92]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a10:	f043 0302 	orr.w	r3, r3, #2
 8001a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a16:	4b15      	ldr	r3, [pc, #84]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	613b      	str	r3, [r7, #16]
 8001a20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a22:	23c0      	movs	r3, #192	@ 0xc0
 8001a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a26:	2312      	movs	r3, #18
 8001a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a32:	2304      	movs	r3, #4
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a36:	f107 0314 	add.w	r3, r7, #20
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	480c      	ldr	r0, [pc, #48]	@ (8001a70 <HAL_I2C_MspInit+0x8c>)
 8001a3e:	f003 fda3 	bl	8005588 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	4b09      	ldr	r3, [pc, #36]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4a:	4a08      	ldr	r2, [pc, #32]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a4c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a50:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a52:	4b06      	ldr	r3, [pc, #24]	@ (8001a6c <HAL_I2C_MspInit+0x88>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001a5e:	bf00      	nop
 8001a60:	3728      	adds	r7, #40	@ 0x28
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40005400 	.word	0x40005400
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	40020400 	.word	0x40020400

08001a74 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// ==================== Override printf untuk UART ====================
int _write(int file, char *ptr, int len) {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	f04f 33ff 	mov.w	r3, #4294967295
 8001a88:	68b9      	ldr	r1, [r7, #8]
 8001a8a:	4804      	ldr	r0, [pc, #16]	@ (8001a9c <_write+0x28>)
 8001a8c:	f006 ffa2 	bl	80089d4 <HAL_UART_Transmit>
    return len;
 8001a90:	687b      	ldr	r3, [r7, #4]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200006b8 	.word	0x200006b8

08001aa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001aa0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001aa4:	b094      	sub	sp, #80	@ 0x50
 8001aa6:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001aa8:	f003 fb34 	bl	8005114 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aac:	f001 fa32 	bl	8002f14 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ab0:	f001 fde8 	bl	8003684 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001ab4:	f001 fa98 	bl	8002fe8 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001ab8:	f001 fc5c 	bl	8003374 <MX_TIM8_Init>
  MX_TIM2_Init();
 8001abc:	f001 fb28 	bl	8003110 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001ac0:	f001 fd8c 	bl	80035dc <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8001ac4:	f001 fba4 	bl	8003210 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001ac8:	f001 fc06 	bl	80032d8 <MX_TIM5_Init>
  MX_TIM9_Init();
 8001acc:	f001 fce6 	bl	800349c <MX_TIM9_Init>
  MX_TIM12_Init();
 8001ad0:	f001 fd34 	bl	800353c <MX_TIM12_Init>
  MX_I2C1_Init();
 8001ad4:	f7ff ff58 	bl	8001988 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8001ad8:	f001 fdaa 	bl	8003630 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initialize HC-SR04 sensor library
  HC_SR04_Delay_Init(&htim5);  // Initialize delay timer
 8001adc:	48cb      	ldr	r0, [pc, #812]	@ (8001e0c <main+0x36c>)
 8001ade:	f7ff fa9f 	bl	8001020 <HC_SR04_Delay_Init>
  HAL_Delay(100);              // Wait for timers to stabilize
 8001ae2:	2064      	movs	r0, #100	@ 0x64
 8001ae4:	f003 fb88 	bl	80051f8 <HAL_Delay>
  HC_SR04_Init();              // Initialize all 8 sensors + start input capture
 8001ae8:	f7ff fbf6 	bl	80012d8 <HC_SR04_Init>
  HAL_Delay(200);              // Wait for sensors to settle after power-on
 8001aec:	20c8      	movs	r0, #200	@ 0xc8
 8001aee:	f003 fb83 	bl	80051f8 <HAL_Delay>

  // Dummy reads to clear any noise
  HC_SR04_Trigger_All();
 8001af2:	f7ff fc1b 	bl	800132c <HC_SR04_Trigger_All>
  HAL_Delay(60);
 8001af6:	203c      	movs	r0, #60	@ 0x3c
 8001af8:	f003 fb7e 	bl	80051f8 <HAL_Delay>
  HC_SR04_Trigger_All();
 8001afc:	f7ff fc16 	bl	800132c <HC_SR04_Trigger_All>
  HAL_Delay(60);
 8001b00:	203c      	movs	r0, #60	@ 0x3c
 8001b02:	f003 fb79 	bl	80051f8 <HAL_Delay>

  Motor_Init();
 8001b06:	f001 fe79 	bl	80037fc <Motor_Init>

  // Initialize MPU6050
  MPU6050_Init(&hi2c1);
 8001b0a:	48c1      	ldr	r0, [pc, #772]	@ (8001e10 <main+0x370>)
 8001b0c:	f002 fb23 	bl	8004156 <MPU6050_Init>
  printf("MPU6050 initialized.\r\n");
 8001b10:	48c0      	ldr	r0, [pc, #768]	@ (8001e14 <main+0x374>)
 8001b12:	f008 feb5 	bl	800a880 <puts>
  HAL_Delay(100);
 8001b16:	2064      	movs	r0, #100	@ 0x64
 8001b18:	f003 fb6e 	bl	80051f8 <HAL_Delay>

  // Initialize Vision Control System
  // Vision_Init(&huart3);

  // Initialize timing untuk yaw calculation
  lastTick = HAL_GetTick();
 8001b1c:	f003 fb60 	bl	80051e0 <HAL_GetTick>
 8001b20:	4603      	mov	r3, r0
 8001b22:	4abd      	ldr	r2, [pc, #756]	@ (8001e18 <main+0x378>)
 8001b24:	6013      	str	r3, [r2, #0]

  printf("SYSTEM READY\r\n");
 8001b26:	48bd      	ldr	r0, [pc, #756]	@ (8001e1c <main+0x37c>)
 8001b28:	f008 feaa 	bl	800a880 <puts>
  HAL_Delay(100);
 8001b2c:	2064      	movs	r0, #100	@ 0x64
 8001b2e:	f003 fb63 	bl	80051f8 <HAL_Delay>

	#if DIAGNOSTIC_MODE == 1
	  // ========================================================================
	      // LANGKAH 1: BACA SEMUA SENSOR (SETIAP SAAT)
	      // ========================================================================
	      HC_SR04_Trigger_All();
 8001b32:	f7ff fbfb 	bl	800132c <HC_SR04_Trigger_All>
	      HAL_Delay(50); // Beri waktu untuk proses echo (interrupt akan menangkapnya)
 8001b36:	2032      	movs	r0, #50	@ 0x32
 8001b38:	f003 fb5e 	bl	80051f8 <HAL_Delay>

	      float sensor_a = HC_SR04_Calculate_Distance(&sensors[0]); // Depan Kanan
 8001b3c:	48b8      	ldr	r0, [pc, #736]	@ (8001e20 <main+0x380>)
 8001b3e:	f7ff fd61 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b42:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
	      float sensor_b = HC_SR04_Calculate_Distance(&sensors[1]); // Depan Kiri
 8001b46:	48b7      	ldr	r0, [pc, #732]	@ (8001e24 <main+0x384>)
 8001b48:	f7ff fd5c 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b4c:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
	      float sensor_c = HC_SR04_Calculate_Distance(&sensors[2]); // Samping Kiri Depan
 8001b50:	48b5      	ldr	r0, [pc, #724]	@ (8001e28 <main+0x388>)
 8001b52:	f7ff fd57 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b56:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
	      float sensor_d = HC_SR04_Calculate_Distance(&sensors[3]); // Samping Kiri Belakang
 8001b5a:	48b4      	ldr	r0, [pc, #720]	@ (8001e2c <main+0x38c>)
 8001b5c:	f7ff fd52 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b60:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	      float sensor_e = HC_SR04_Calculate_Distance(&sensors[4]); // Belakang Kiri
 8001b64:	48b2      	ldr	r0, [pc, #712]	@ (8001e30 <main+0x390>)
 8001b66:	f7ff fd4d 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b6a:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
	      float sensor_f = HC_SR04_Calculate_Distance(&sensors[5]); // Belakang Kanan
 8001b6e:	48b1      	ldr	r0, [pc, #708]	@ (8001e34 <main+0x394>)
 8001b70:	f7ff fd48 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b74:	ed87 0a08 	vstr	s0, [r7, #32]
	      float sensor_g = HC_SR04_Calculate_Distance(&sensors[6]); // Samping Kanan Belakang
 8001b78:	48af      	ldr	r0, [pc, #700]	@ (8001e38 <main+0x398>)
 8001b7a:	f7ff fd43 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b7e:	ed87 0a07 	vstr	s0, [r7, #28]
	      float sensor_h = HC_SR04_Calculate_Distance(&sensors[7]); // Samping Kanan Depan
 8001b82:	48ae      	ldr	r0, [pc, #696]	@ (8001e3c <main+0x39c>)
 8001b84:	f7ff fd3e 	bl	8001604 <HC_SR04_Calculate_Distance>
 8001b88:	ed87 0a06 	vstr	s0, [r7, #24]

	      // ========================================================================
	      // LANGKAH 1.5: UPDATE MPU6050 DAN YAW ANGLE
	      // ========================================================================
	      // 1. Hitung delta time (dt)
	      uint32_t currentTick = HAL_GetTick();
 8001b8c:	f003 fb28 	bl	80051e0 <HAL_GetTick>
 8001b90:	6178      	str	r0, [r7, #20]
	      dt = (float)(currentTick - lastTick) / 1000.0f; // Konversi ke detik
 8001b92:	4ba1      	ldr	r3, [pc, #644]	@ (8001e18 <main+0x378>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	697a      	ldr	r2, [r7, #20]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	ee07 3a90 	vmov	s15, r3
 8001b9e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ba2:	eddf 6aa7 	vldr	s13, [pc, #668]	@ 8001e40 <main+0x3a0>
 8001ba6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001baa:	4ba6      	ldr	r3, [pc, #664]	@ (8001e44 <main+0x3a4>)
 8001bac:	edc3 7a00 	vstr	s15, [r3]
	      lastTick = currentTick;
 8001bb0:	4a99      	ldr	r2, [pc, #612]	@ (8001e18 <main+0x378>)
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	6013      	str	r3, [r2, #0]

	      // 2. Baca data MPU6050
	      MPU6050_Read_All(&hi2c1, &MPU6050);
 8001bb6:	49a4      	ldr	r1, [pc, #656]	@ (8001e48 <main+0x3a8>)
 8001bb8:	4895      	ldr	r0, [pc, #596]	@ (8001e10 <main+0x370>)
 8001bba:	f002 fb25 	bl	8004208 <MPU6050_Read_All>

	      // 3. Update yaw angle dengan integrasi gyroscope
	      yawAngle_deg += MPU6050.Gz * dt;
 8001bbe:	4ba3      	ldr	r3, [pc, #652]	@ (8001e4c <main+0x3ac>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7fe fcc0 	bl	8000548 <__aeabi_f2d>
 8001bc8:	4680      	mov	r8, r0
 8001bca:	4689      	mov	r9, r1
 8001bcc:	4b9e      	ldr	r3, [pc, #632]	@ (8001e48 <main+0x3a8>)
 8001bce:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8001bd2:	4b9c      	ldr	r3, [pc, #624]	@ (8001e44 <main+0x3a4>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f7fe fcb6 	bl	8000548 <__aeabi_f2d>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	4620      	mov	r0, r4
 8001be2:	4629      	mov	r1, r5
 8001be4:	f7fe fd08 	bl	80005f8 <__aeabi_dmul>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	4640      	mov	r0, r8
 8001bee:	4649      	mov	r1, r9
 8001bf0:	f7fe fb4c 	bl	800028c <__adddf3>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	4610      	mov	r0, r2
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	f7fe fff4 	bl	8000be8 <__aeabi_d2f>
 8001c00:	4603      	mov	r3, r0
 8001c02:	4a92      	ldr	r2, [pc, #584]	@ (8001e4c <main+0x3ac>)
 8001c04:	6013      	str	r3, [r2, #0]

	      // ========================================================================
	      // LANGKAH 2: PROSES DATA SENSOR MENJADI INFORMASI
	      // ========================================================================
	      // Kondisi Jarak
	      bool ada_halangan_depan = (sensor_a < batas_jarak_depan && sensor_a > 0) || (sensor_b < batas_jarak_depan && sensor_b > 0);
 8001c06:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c0a:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c16:	d506      	bpl.n	8001c26 <main+0x186>
 8001c18:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001c1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c24:	dc0f      	bgt.n	8001c46 <main+0x1a6>
 8001c26:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001c2a:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001c2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c36:	d508      	bpl.n	8001c4a <main+0x1aa>
 8001c38:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001c3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c44:	dd01      	ble.n	8001c4a <main+0x1aa>
 8001c46:	2301      	movs	r3, #1
 8001c48:	e000      	b.n	8001c4c <main+0x1ac>
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	74fb      	strb	r3, [r7, #19]
 8001c4e:	7cfb      	ldrb	r3, [r7, #19]
 8001c50:	f003 0301 	and.w	r3, r3, #1
 8001c54:	74fb      	strb	r3, [r7, #19]
	      // ========================================================================
	      // Cetak informasi penting untuk debugging di satu baris

	      //printf("State:%d | Dpn(A,B):%.0f,%.0f | Bkg(E,F):%.0f,%.0f | yaw: %.0f" ,
	      		//keadaan_robot, sensor_a, sensor_b, sensor_e, sensor_f, yawAngle_deg);
	      printf(" State: %d | Yaw: %.0f \r\n", keadaan_robot, yawAngle_deg);
 8001c56:	4b7e      	ldr	r3, [pc, #504]	@ (8001e50 <main+0x3b0>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	461c      	mov	r4, r3
 8001c5e:	4b7b      	ldr	r3, [pc, #492]	@ (8001e4c <main+0x3ac>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fc70 	bl	8000548 <__aeabi_f2d>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	4621      	mov	r1, r4
 8001c6e:	4879      	ldr	r0, [pc, #484]	@ (8001e54 <main+0x3b4>)
 8001c70:	f008 fd9e 	bl	800a7b0 <iprintf>


	      // ========================================================================
	      // LANGKAH 4: STATE MACHINE UTAMA
	      // ========================================================================
	      switch (keadaan_robot) {
 8001c74:	4b76      	ldr	r3, [pc, #472]	@ (8001e50 <main+0x3b0>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b18      	cmp	r3, #24
 8001c7c:	f201 812e 	bhi.w	8002edc <main+0x143c>
 8001c80:	a201      	add	r2, pc, #4	@ (adr r2, 8001c88 <main+0x1e8>)
 8001c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c86:	bf00      	nop
 8001c88:	08001ced 	.word	0x08001ced
 8001c8c:	08001cfd 	.word	0x08001cfd
 8001c90:	08002edd 	.word	0x08002edd
 8001c94:	08002edd 	.word	0x08002edd
 8001c98:	08001d1d 	.word	0x08001d1d
 8001c9c:	08001ddd 	.word	0x08001ddd
 8001ca0:	08001e9f 	.word	0x08001e9f
 8001ca4:	08001ef9 	.word	0x08001ef9
 8001ca8:	08001fcd 	.word	0x08001fcd
 8001cac:	0800220f 	.word	0x0800220f
 8001cb0:	0800225f 	.word	0x0800225f
 8001cb4:	080022b1 	.word	0x080022b1
 8001cb8:	08002371 	.word	0x08002371
 8001cbc:	080023d3 	.word	0x080023d3
 8001cc0:	080024a7 	.word	0x080024a7
 8001cc4:	08002549 	.word	0x08002549
 8001cc8:	0800275d 	.word	0x0800275d
 8001ccc:	080027c9 	.word	0x080027c9
 8001cd0:	080028ab 	.word	0x080028ab
 8001cd4:	08002a8d 	.word	0x08002a8d
 8001cd8:	08002af9 	.word	0x08002af9
 8001cdc:	08002c0f 	.word	0x08002c0f
 8001ce0:	08002c4d 	.word	0x08002c4d
 8001ce4:	08002e5f 	.word	0x08002e5f
 8001ce8:	08002e75 	.word	0x08002e75
			  case STATE_SYSTEM_INIT:
				  printf("DIAGNOSTIC MODE: Skipping camera init, going to STATE_START\r\n");
 8001cec:	485a      	ldr	r0, [pc, #360]	@ (8001e58 <main+0x3b8>)
 8001cee:	f008 fdc7 	bl	800a880 <puts>
				  keadaan_robot = STATE_START;
 8001cf2:	4b57      	ldr	r3, [pc, #348]	@ (8001e50 <main+0x3b0>)
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	701a      	strb	r2, [r3, #0]
				  break;
 8001cf8:	f001 b902 	b.w	8002f00 <main+0x1460>
	          case STATE_START:
	              printf("STATE: START -> LINTASAN_1_MAJU\r\n");
 8001cfc:	4857      	ldr	r0, [pc, #348]	@ (8001e5c <main+0x3bc>)
 8001cfe:	f008 fdbf 	bl	800a880 <puts>

	              //test langsung ke lintasan 2
	              keadaan_robot = STATE_LINTASAN_1_MAJU;
 8001d02:	4b53      	ldr	r3, [pc, #332]	@ (8001e50 <main+0x3b0>)
 8001d04:	2204      	movs	r2, #4
 8001d06:	701a      	strb	r2, [r3, #0]
	              waktu_terakhir_gerak = HAL_GetTick();
 8001d08:	f003 fa6a 	bl	80051e0 <HAL_GetTick>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	4a54      	ldr	r2, [pc, #336]	@ (8001e60 <main+0x3c0>)
 8001d10:	6013      	str	r3, [r2, #0]
	              sedang_bergerak = true; // Mulai dengan bergerak
 8001d12:	4b54      	ldr	r3, [pc, #336]	@ (8001e64 <main+0x3c4>)
 8001d14:	2201      	movs	r2, #1
 8001d16:	701a      	strb	r2, [r3, #0]
	              break;
 8001d18:	f001 b8f2 	b.w	8002f00 <main+0x1460>

	        // ======================= LINTASAN 1 ======================================

	          case STATE_LINTASAN_1_MAJU:
	              // Cek kondisi transisi state: jika ada halangan di depan
	              if (ada_halangan_depan) {
 8001d1c:	7cfb      	ldrb	r3, [r7, #19]
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d009      	beq.n	8001d36 <main+0x296>
	                  Motor_Stop_All();
 8001d22:	f001 fde7 	bl	80038f4 <Motor_Stop_All>
	                  printf("STATE: Halangan depan terdeteksi. Masuk ke manuver.\r\n");
 8001d26:	4850      	ldr	r0, [pc, #320]	@ (8001e68 <main+0x3c8>)
 8001d28:	f008 fdaa 	bl	800a880 <puts>
	                  keadaan_robot = STATE_LINTASAN_1_MANUVER_DEPAN;
 8001d2c:	4b48      	ldr	r3, [pc, #288]	@ (8001e50 <main+0x3b0>)
 8001d2e:	2205      	movs	r2, #5
 8001d30:	701a      	strb	r2, [r3, #0]
	                  break;
 8001d32:	f001 b8e5 	b.w	8002f00 <main+0x1460>
	              }

	              // Logika gerak 2 detik jalan, 1 detik berhenti
	              if (sedang_bergerak) {
 8001d36:	4b4b      	ldr	r3, [pc, #300]	@ (8001e64 <main+0x3c4>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d016      	beq.n	8001d6c <main+0x2cc>
	                  if (HAL_GetTick() - waktu_terakhir_gerak >= delay_jalan_ms) {
 8001d3e:	f003 fa4f 	bl	80051e0 <HAL_GetTick>
 8001d42:	4602      	mov	r2, r0
 8001d44:	4b46      	ldr	r3, [pc, #280]	@ (8001e60 <main+0x3c0>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d4e:	d321      	bcc.n	8001d94 <main+0x2f4>
	                      Motor_Stop_All();
 8001d50:	f001 fdd0 	bl	80038f4 <Motor_Stop_All>

	                      //TODO: !PLACEHOLDER CAPTURE
	                      sedang_bergerak = false;
 8001d54:	4b43      	ldr	r3, [pc, #268]	@ (8001e64 <main+0x3c4>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	701a      	strb	r2, [r3, #0]
	                      waktu_terakhir_gerak = HAL_GetTick();
 8001d5a:	f003 fa41 	bl	80051e0 <HAL_GetTick>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	4a3f      	ldr	r2, [pc, #252]	@ (8001e60 <main+0x3c0>)
 8001d62:	6013      	str	r3, [r2, #0]
	                      printf("Berhenti sejenak...\r\n");
 8001d64:	4841      	ldr	r0, [pc, #260]	@ (8001e6c <main+0x3cc>)
 8001d66:	f008 fd8b 	bl	800a880 <puts>
 8001d6a:	e013      	b.n	8001d94 <main+0x2f4>
	                  }
	              } else {
	                  if (HAL_GetTick() - waktu_terakhir_gerak >= delay_berhenti_ms) {
 8001d6c:	f003 fa38 	bl	80051e0 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	4b3b      	ldr	r3, [pc, #236]	@ (8001e60 <main+0x3c0>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d7c:	d30a      	bcc.n	8001d94 <main+0x2f4>
	                      sedang_bergerak = true;
 8001d7e:	4b39      	ldr	r3, [pc, #228]	@ (8001e64 <main+0x3c4>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	701a      	strb	r2, [r3, #0]
	                      waktu_terakhir_gerak = HAL_GetTick();
 8001d84:	f003 fa2c 	bl	80051e0 <HAL_GetTick>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	4a35      	ldr	r2, [pc, #212]	@ (8001e60 <main+0x3c0>)
 8001d8c:	6013      	str	r3, [r2, #0]
	                      printf("Melanjutkan gerak maju...\r\n");
 8001d8e:	4838      	ldr	r0, [pc, #224]	@ (8001e70 <main+0x3d0>)
 8001d90:	f008 fd76 	bl	800a880 <puts>
	                  }
	              }

	              // Jika sedang dalam periode gerak, lakukan wall following
	              if (sedang_bergerak) {
 8001d94:	4b33      	ldr	r3, [pc, #204]	@ (8001e64 <main+0x3c4>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f001 80a6 	beq.w	8002eea <main+0x144a>
	                  // Kita asumsikan robot lurus dan hanya fokus pada gerak maju.
	                  //Motor_Forward(kecepatan_motor);

	              	if (sensor_a > batas_jarak_depan || sensor_b > batas_jarak_depan) {
 8001d9e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001da2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001da6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dae:	dc08      	bgt.n	8001dc2 <main+0x322>
 8001db0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001db4:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001db8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dc0:	dd04      	ble.n	8001dcc <main+0x32c>
	              	   Motor_Forward(kecepatan_motor);
 8001dc2:	200f      	movs	r0, #15
 8001dc4:	f002 f92e 	bl	8004024 <Motor_Forward>
	              	     // Target tercapai, berhenti
	              	     Motor_Stop_All();
	              	     HAL_Delay(2000);
	              	   }
	              }
	              break;
 8001dc8:	f001 b88f 	b.w	8002eea <main+0x144a>
	              	     Motor_Stop_All();
 8001dcc:	f001 fd92 	bl	80038f4 <Motor_Stop_All>
	              	     HAL_Delay(2000);
 8001dd0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001dd4:	f003 fa10 	bl	80051f8 <HAL_Delay>
	              break;
 8001dd8:	f001 b887 	b.w	8002eea <main+0x144a>

	          case STATE_LINTASAN_1_MANUVER_DEPAN:
	              // Tujuan: Maju pelan sampai jarak < 2cm
	              if (sensor_a > otw_mentok_depan && sensor_b > otw_mentok_depan) {
 8001ddc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001de0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001de4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001de8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dec:	dd42      	ble.n	8001e74 <main+0x3d4>
 8001dee:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001df2:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001df6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dfe:	dd39      	ble.n	8001e74 <main+0x3d4>
	                  // Masih jauh, lanjutkan maju pelan
	                  Motor_Forward(kecepatan_motor);
 8001e00:	200f      	movs	r0, #15
 8001e02:	f002 f90f 	bl	8004024 <Motor_Forward>
	                  printf("Mentok depan tercapai. Capture #1 (Depan)!\r\n");
	                  HAL_Delay(take_photo_ms); // Blocking delay untuk capture
	                  printf("STATE: Selesai manuver depan, lanjut mundur.\r\n");
	                  keadaan_robot = STATE_LINTASAN_1_MUNDUR_DARI_DEPAN;
	              }
	              break;
 8001e06:	f001 b87b 	b.w	8002f00 <main+0x1460>
 8001e0a:	bf00      	nop
 8001e0c:	20000598 	.word	0x20000598
 8001e10:	2000046c 	.word	0x2000046c
 8001e14:	0800e898 	.word	0x0800e898
 8001e18:	200007cc 	.word	0x200007cc
 8001e1c:	0800e8b0 	.word	0x0800e8b0
 8001e20:	20000284 	.word	0x20000284
 8001e24:	200002c0 	.word	0x200002c0
 8001e28:	200002fc 	.word	0x200002fc
 8001e2c:	20000338 	.word	0x20000338
 8001e30:	20000374 	.word	0x20000374
 8001e34:	200003b0 	.word	0x200003b0
 8001e38:	200003ec 	.word	0x200003ec
 8001e3c:	20000428 	.word	0x20000428
 8001e40:	447a0000 	.word	0x447a0000
 8001e44:	200007d0 	.word	0x200007d0
 8001e48:	20000770 	.word	0x20000770
 8001e4c:	200007c8 	.word	0x200007c8
 8001e50:	20000748 	.word	0x20000748
 8001e54:	0800e8c0 	.word	0x0800e8c0
 8001e58:	0800e8dc 	.word	0x0800e8dc
 8001e5c:	0800e91c 	.word	0x0800e91c
 8001e60:	2000074c 	.word	0x2000074c
 8001e64:	20000750 	.word	0x20000750
 8001e68:	0800e940 	.word	0x0800e940
 8001e6c:	0800e978 	.word	0x0800e978
 8001e70:	0800e990 	.word	0x0800e990
	                  Motor_Stop_All();
 8001e74:	f001 fd3e 	bl	80038f4 <Motor_Stop_All>
	                  HAL_Delay(1500);
 8001e78:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001e7c:	f003 f9bc 	bl	80051f8 <HAL_Delay>
	                  printf("Mentok depan tercapai. Capture #1 (Depan)!\r\n");
 8001e80:	48be      	ldr	r0, [pc, #760]	@ (800217c <main+0x6dc>)
 8001e82:	f008 fcfd 	bl	800a880 <puts>
	                  HAL_Delay(take_photo_ms); // Blocking delay untuk capture
 8001e86:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001e8a:	f003 f9b5 	bl	80051f8 <HAL_Delay>
	                  printf("STATE: Selesai manuver depan, lanjut mundur.\r\n");
 8001e8e:	48bc      	ldr	r0, [pc, #752]	@ (8002180 <main+0x6e0>)
 8001e90:	f008 fcf6 	bl	800a880 <puts>
	                  keadaan_robot = STATE_LINTASAN_1_MUNDUR_DARI_DEPAN;
 8001e94:	4bbb      	ldr	r3, [pc, #748]	@ (8002184 <main+0x6e4>)
 8001e96:	2206      	movs	r2, #6
 8001e98:	701a      	strb	r2, [r3, #0]
	              break;
 8001e9a:	f001 b831 	b.w	8002f00 <main+0x1460>

	          case STATE_LINTASAN_1_MUNDUR_DARI_DEPAN:
	              // Tujuan: Mundur sampai jarak tertentu
	              if (sensor_a < jarak_stop_depan || sensor_b < jarak_stop_depan) {
 8001e9e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001ea2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001ea6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eae:	d408      	bmi.n	8001ec2 <main+0x422>
 8001eb0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001eb4:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001eb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec0:	d504      	bpl.n	8001ecc <main+0x42c>
	                  // Masih terlalu dekat, lanjutkan mundur
	                  Motor_Reverse(kecepatan_motor);
 8001ec2:	200f      	movs	r0, #15
 8001ec4:	f002 f8cd 	bl	8004062 <Motor_Reverse>
	                  printf("Yaw angle di-reset ke 0.\r\n");
	                  yawAngle_deg = 0.0f; // RESET YAW SEBELUM PINDAH STATE
	                  keadaan_robot = STATE_LINTASAN_1_PUTAR_KIRI;
	                  waktu_mulai_putar_90 = HAL_GetTick(); // Mulai timer timeout untuk putaran
	              }
	              break;
 8001ec8:	f001 b81a 	b.w	8002f00 <main+0x1460>
	                  Motor_Stop_All();
 8001ecc:	f001 fd12 	bl	80038f4 <Motor_Stop_All>
	                  printf("STATE: Posisi mundur aman tercapai, lanjut putar kiri.\r\n");
 8001ed0:	48ad      	ldr	r0, [pc, #692]	@ (8002188 <main+0x6e8>)
 8001ed2:	f008 fcd5 	bl	800a880 <puts>
	                  printf("Yaw angle di-reset ke 0.\r\n");
 8001ed6:	48ad      	ldr	r0, [pc, #692]	@ (800218c <main+0x6ec>)
 8001ed8:	f008 fcd2 	bl	800a880 <puts>
	                  yawAngle_deg = 0.0f; // RESET YAW SEBELUM PINDAH STATE
 8001edc:	4bac      	ldr	r3, [pc, #688]	@ (8002190 <main+0x6f0>)
 8001ede:	f04f 0200 	mov.w	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
	                  keadaan_robot = STATE_LINTASAN_1_PUTAR_KIRI;
 8001ee4:	4ba7      	ldr	r3, [pc, #668]	@ (8002184 <main+0x6e4>)
 8001ee6:	2207      	movs	r2, #7
 8001ee8:	701a      	strb	r2, [r3, #0]
	                  waktu_mulai_putar_90 = HAL_GetTick(); // Mulai timer timeout untuk putaran
 8001eea:	f003 f979 	bl	80051e0 <HAL_GetTick>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	4aa8      	ldr	r2, [pc, #672]	@ (8002194 <main+0x6f4>)
 8001ef2:	6013      	str	r3, [r2, #0]
	              break;
 8001ef4:	f001 b804 	b.w	8002f00 <main+0x1460>
	  //
	  //            }
	  //            break;

	          	// Timeout protection - maksimal 10 detik untuk putar 180
	           if (HAL_GetTick() - waktu_mulai_putar_90 > 5000) {
 8001ef8:	f003 f972 	bl	80051e0 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	4ba5      	ldr	r3, [pc, #660]	@ (8002194 <main+0x6f4>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d914      	bls.n	8001f36 <main+0x496>
	          	 Motor_Stop_All();
 8001f0c:	f001 fcf2 	bl	80038f4 <Motor_Stop_All>
	          	 printf("STATE L1: Timeout putar 90 (5 detik), paksa lanjut!\r\n");
 8001f10:	48a1      	ldr	r0, [pc, #644]	@ (8002198 <main+0x6f8>)
 8001f12:	f008 fcb5 	bl	800a880 <puts>
	          	 keadaan_robot = STATE_LINTASAN_1_KOREKSI_LURUS;
 8001f16:	4b9b      	ldr	r3, [pc, #620]	@ (8002184 <main+0x6e4>)
 8001f18:	2208      	movs	r2, #8
 8001f1a:	701a      	strb	r2, [r3, #0]
	          	 waktu_mulai_koreksi = HAL_GetTick();
 8001f1c:	f003 f960 	bl	80051e0 <HAL_GetTick>
 8001f20:	4603      	mov	r3, r0
 8001f22:	4a9e      	ldr	r2, [pc, #632]	@ (800219c <main+0x6fc>)
 8001f24:	6013      	str	r3, [r2, #0]
	          	 counter_koreksi_stabil = 0;
 8001f26:	4b9e      	ldr	r3, [pc, #632]	@ (80021a0 <main+0x700>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	701a      	strb	r2, [r3, #0]
	          	 waktu_mulai_putar_90 = 0;
 8001f2c:	4b99      	ldr	r3, [pc, #612]	@ (8002194 <main+0x6f4>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
	          	 break;
 8001f32:	f000 bfe5 	b.w	8002f00 <main+0x1460>
	           }

	           // Cek apakah sudah putar lebih dari 180 (menggunakan absolute value)
	           if (yawAngle_deg > 135.0f) {
 8001f36:	4b96      	ldr	r3, [pc, #600]	@ (8002190 <main+0x6f0>)
 8001f38:	edd3 7a00 	vldr	s15, [r3]
 8001f3c:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 80021a4 <main+0x704>
 8001f40:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f48:	dd22      	ble.n	8001f90 <main+0x4f0>
	          	 // Sudah putar 90 (meskipun belum tentu lurus)
	          	 Motor_Stop_All();
 8001f4a:	f001 fcd3 	bl	80038f4 <Motor_Stop_All>
	          	 printf("STATE L1: Putaran 90 SELESAI! Yaw angle: %.1f\r\n", yawAngle_deg);
 8001f4e:	4b90      	ldr	r3, [pc, #576]	@ (8002190 <main+0x6f0>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe faf8 	bl	8000548 <__aeabi_f2d>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4892      	ldr	r0, [pc, #584]	@ (80021a8 <main+0x708>)
 8001f5e:	f008 fc27 	bl	800a7b0 <iprintf>
	          	 HAL_Delay(500);
 8001f62:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f66:	f003 f947 	bl	80051f8 <HAL_Delay>

	          	 // Transisi ke koreksi lurus dengan sensor belakang
	          	 printf("STATE L1: Masuk koreksi lurus dengan sensor belakang.\r\n");
 8001f6a:	4890      	ldr	r0, [pc, #576]	@ (80021ac <main+0x70c>)
 8001f6c:	f008 fc88 	bl	800a880 <puts>
	          	 keadaan_robot = STATE_LINTASAN_1_KOREKSI_LURUS;
 8001f70:	4b84      	ldr	r3, [pc, #528]	@ (8002184 <main+0x6e4>)
 8001f72:	2208      	movs	r2, #8
 8001f74:	701a      	strb	r2, [r3, #0]
	          	 waktu_mulai_koreksi = HAL_GetTick();
 8001f76:	f003 f933 	bl	80051e0 <HAL_GetTick>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	4a87      	ldr	r2, [pc, #540]	@ (800219c <main+0x6fc>)
 8001f7e:	6013      	str	r3, [r2, #0]
	          	 counter_koreksi_stabil = 0;
 8001f80:	4b87      	ldr	r3, [pc, #540]	@ (80021a0 <main+0x700>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	701a      	strb	r2, [r3, #0]
	          	 waktu_mulai_putar_180 = 0;
 8001f86:	4b8a      	ldr	r3, [pc, #552]	@ (80021b0 <main+0x710>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
	          	 if (HAL_GetTick() - last_debug_print > 500) {
	          		 printf("Putar Yaw=%.1f \r\n", yawAngle_deg);
	          		 last_debug_print = HAL_GetTick();
	          	 }
	           }
	           break;
 8001f8c:	f000 bfaf 	b.w	8002eee <main+0x144e>
	          	 Motor_Rotate_Left(25);
 8001f90:	2019      	movs	r0, #25
 8001f92:	f002 f888 	bl	80040a6 <Motor_Rotate_Left>
	          	 if (HAL_GetTick() - last_debug_print > 500) {
 8001f96:	f003 f923 	bl	80051e0 <HAL_GetTick>
 8001f9a:	4602      	mov	r2, r0
 8001f9c:	4b85      	ldr	r3, [pc, #532]	@ (80021b4 <main+0x714>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001fa6:	f240 87a2 	bls.w	8002eee <main+0x144e>
	          		 printf("Putar Yaw=%.1f \r\n", yawAngle_deg);
 8001faa:	4b79      	ldr	r3, [pc, #484]	@ (8002190 <main+0x6f0>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7fe faca 	bl	8000548 <__aeabi_f2d>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	460b      	mov	r3, r1
 8001fb8:	487f      	ldr	r0, [pc, #508]	@ (80021b8 <main+0x718>)
 8001fba:	f008 fbf9 	bl	800a7b0 <iprintf>
	          		 last_debug_print = HAL_GetTick();
 8001fbe:	f003 f90f 	bl	80051e0 <HAL_GetTick>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	4a7b      	ldr	r2, [pc, #492]	@ (80021b4 <main+0x714>)
 8001fc6:	6013      	str	r3, [r2, #0]
	           break;
 8001fc8:	f000 bf91 	b.w	8002eee <main+0x144e>

	          case STATE_LINTASAN_1_KOREKSI_LURUS:
	              // Timeout check - maksimal 5 detik untuk koreksi
	              if (HAL_GetTick() - waktu_mulai_koreksi > 5000) {
 8001fcc:	f003 f908 	bl	80051e0 <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	4b72      	ldr	r3, [pc, #456]	@ (800219c <main+0x6fc>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d909      	bls.n	8001ff4 <main+0x554>
	                  Motor_Stop_All();
 8001fe0:	f001 fc88 	bl	80038f4 <Motor_Stop_All>
	                  printf("STATE: Timeout koreksi lurus (5 detik), paksa lanjut.\r\n");
 8001fe4:	4875      	ldr	r0, [pc, #468]	@ (80021bc <main+0x71c>)
 8001fe6:	f008 fc4b 	bl	800a880 <puts>
	                  keadaan_robot = STATE_LINTASAN_1_MANUVER_BELAKANG;
 8001fea:	4b66      	ldr	r3, [pc, #408]	@ (8002184 <main+0x6e4>)
 8001fec:	2209      	movs	r2, #9
 8001fee:	701a      	strb	r2, [r3, #0]
	                  break;
 8001ff0:	f000 bf86 	b.w	8002f00 <main+0x1460>
	              }

	              // Validasi: Pastikan sensor samping kanan (G & H) mendeteksi dinding
	              if ( (sensor_g > 0 && sensor_g < 50) && (sensor_h > 0 && sensor_h < 50) ) {
 8001ff4:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ff8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002000:	f340 80e8 	ble.w	80021d4 <main+0x734>
 8002004:	edd7 7a07 	vldr	s15, [r7, #28]
 8002008:	ed9f 7a6d 	vldr	s14, [pc, #436]	@ 80021c0 <main+0x720>
 800200c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002014:	f140 80de 	bpl.w	80021d4 <main+0x734>
 8002018:	edd7 7a06 	vldr	s15, [r7, #24]
 800201c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002024:	f340 80d6 	ble.w	80021d4 <main+0x734>
 8002028:	edd7 7a06 	vldr	s15, [r7, #24]
 800202c:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 80021c0 <main+0x720>
 8002030:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002038:	f140 80cc 	bpl.w	80021d4 <main+0x734>

	                  float selisih_samping = fabs(sensor_h - sensor_g);
 800203c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002040:	edd7 7a07 	vldr	s15, [r7, #28]
 8002044:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002048:	eef0 7ae7 	vabs.f32	s15, s15
 800204c:	edc7 7a00 	vstr	s15, [r7]

	                  if (selisih_samping > 0.5f) {
 8002050:	edd7 7a00 	vldr	s15, [r7]
 8002054:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002058:	eef4 7ac7 	vcmpe.f32	s15, s14
 800205c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002060:	dd53      	ble.n	800210a <main+0x66a>
	                      // Robot belum lurus, perlu koreksi
	                      counter_koreksi_stabil = 0;  // Reset counter stabilitas
 8002062:	4b4f      	ldr	r3, [pc, #316]	@ (80021a0 <main+0x700>)
 8002064:	2200      	movs	r2, #0
 8002066:	701a      	strb	r2, [r3, #0]

	                      if (sensor_h > sensor_g) {
 8002068:	ed97 7a06 	vldr	s14, [r7, #24]
 800206c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002070:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002074:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002078:	dd23      	ble.n	80020c2 <main+0x622>
	                          // Kondisi: Bagian DEPAN robot lebih jauh dari dinding kanan
	                          // Artinya: Ekor robot lebih dekat ke dinding (robot miring ke kiri)
	                          // Solusi: Putar KANAN untuk meluruskan
	                          printf("Koreksi: Putar kanan | H:%.1f > G:%.1f | Diff:%.1f\r\n",
 800207a:	69b8      	ldr	r0, [r7, #24]
 800207c:	f7fe fa64 	bl	8000548 <__aeabi_f2d>
 8002080:	4680      	mov	r8, r0
 8002082:	4689      	mov	r9, r1
 8002084:	69f8      	ldr	r0, [r7, #28]
 8002086:	f7fe fa5f 	bl	8000548 <__aeabi_f2d>
 800208a:	4604      	mov	r4, r0
 800208c:	460d      	mov	r5, r1
 800208e:	6838      	ldr	r0, [r7, #0]
 8002090:	f7fe fa5a 	bl	8000548 <__aeabi_f2d>
 8002094:	4602      	mov	r2, r0
 8002096:	460b      	mov	r3, r1
 8002098:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800209c:	e9cd 4500 	strd	r4, r5, [sp]
 80020a0:	4642      	mov	r2, r8
 80020a2:	464b      	mov	r3, r9
 80020a4:	4847      	ldr	r0, [pc, #284]	@ (80021c4 <main+0x724>)
 80020a6:	f008 fb83 	bl	800a7b0 <iprintf>
	                                 sensor_h, sensor_g, selisih_samping);
	                          Motor_Rotate_Right(25);
 80020aa:	2019      	movs	r0, #25
 80020ac:	f002 f827 	bl	80040fe <Motor_Rotate_Right>
	                          HAL_Delay(100);
 80020b0:	2064      	movs	r0, #100	@ 0x64
 80020b2:	f003 f8a1 	bl	80051f8 <HAL_Delay>
	                          Motor_Stop_All();
 80020b6:	f001 fc1d 	bl	80038f4 <Motor_Stop_All>
	                          HAL_Delay(50);
 80020ba:	2032      	movs	r0, #50	@ 0x32
 80020bc:	f003 f89c 	bl	80051f8 <HAL_Delay>
	              if ( (sensor_g > 0 && sensor_g < 50) && (sensor_h > 0 && sensor_h < 50) ) {
 80020c0:	e0a3      	b.n	800220a <main+0x76a>

	                      } else {
	                          // Kondisi: Bagian BELAKANG robot lebih jauh dari dinding kanan
	                          // Artinya: Kepala robot lebih dekat ke dinding (robot miring ke kanan)
	                          // Solusi: Putar KIRI untuk meluruskan
	                          printf("Koreksi: Putar kiri | G:%.1f > H:%.1f | Diff:%.1f\r\n",
 80020c2:	69f8      	ldr	r0, [r7, #28]
 80020c4:	f7fe fa40 	bl	8000548 <__aeabi_f2d>
 80020c8:	4680      	mov	r8, r0
 80020ca:	4689      	mov	r9, r1
 80020cc:	69b8      	ldr	r0, [r7, #24]
 80020ce:	f7fe fa3b 	bl	8000548 <__aeabi_f2d>
 80020d2:	4604      	mov	r4, r0
 80020d4:	460d      	mov	r5, r1
 80020d6:	6838      	ldr	r0, [r7, #0]
 80020d8:	f7fe fa36 	bl	8000548 <__aeabi_f2d>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80020e4:	e9cd 4500 	strd	r4, r5, [sp]
 80020e8:	4642      	mov	r2, r8
 80020ea:	464b      	mov	r3, r9
 80020ec:	4836      	ldr	r0, [pc, #216]	@ (80021c8 <main+0x728>)
 80020ee:	f008 fb5f 	bl	800a7b0 <iprintf>
	                                 sensor_g, sensor_h, selisih_samping);
	                          Motor_Rotate_Left(25);
 80020f2:	2019      	movs	r0, #25
 80020f4:	f001 ffd7 	bl	80040a6 <Motor_Rotate_Left>
	                          HAL_Delay(100);
 80020f8:	2064      	movs	r0, #100	@ 0x64
 80020fa:	f003 f87d 	bl	80051f8 <HAL_Delay>
	                          Motor_Stop_All();
 80020fe:	f001 fbf9 	bl	80038f4 <Motor_Stop_All>
	                          HAL_Delay(50);
 8002102:	2032      	movs	r0, #50	@ 0x32
 8002104:	f003 f878 	bl	80051f8 <HAL_Delay>
	              if ( (sensor_g > 0 && sensor_g < 50) && (sensor_h > 0 && sensor_h < 50) ) {
 8002108:	e07f      	b.n	800220a <main+0x76a>
	                      }

	                  } else {
	                      // Robot sudah cukup lurus (selisih <= 0.5cm)
	                      counter_koreksi_stabil++;
 800210a:	4b25      	ldr	r3, [pc, #148]	@ (80021a0 <main+0x700>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	3301      	adds	r3, #1
 8002110:	b2da      	uxtb	r2, r3
 8002112:	4b23      	ldr	r3, [pc, #140]	@ (80021a0 <main+0x700>)
 8002114:	701a      	strb	r2, [r3, #0]
	                      printf("Lurus! H:%.1f G:%.1f | Diff:%.1f | Stabil:%d/3\r\n",
 8002116:	69b8      	ldr	r0, [r7, #24]
 8002118:	f7fe fa16 	bl	8000548 <__aeabi_f2d>
 800211c:	4680      	mov	r8, r0
 800211e:	4689      	mov	r9, r1
 8002120:	69f8      	ldr	r0, [r7, #28]
 8002122:	f7fe fa11 	bl	8000548 <__aeabi_f2d>
 8002126:	4604      	mov	r4, r0
 8002128:	460d      	mov	r5, r1
 800212a:	6838      	ldr	r0, [r7, #0]
 800212c:	f7fe fa0c 	bl	8000548 <__aeabi_f2d>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	491a      	ldr	r1, [pc, #104]	@ (80021a0 <main+0x700>)
 8002136:	7809      	ldrb	r1, [r1, #0]
 8002138:	9104      	str	r1, [sp, #16]
 800213a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800213e:	e9cd 4500 	strd	r4, r5, [sp]
 8002142:	4642      	mov	r2, r8
 8002144:	464b      	mov	r3, r9
 8002146:	4821      	ldr	r0, [pc, #132]	@ (80021cc <main+0x72c>)
 8002148:	f008 fb32 	bl	800a7b0 <iprintf>
	                             sensor_h, sensor_g, selisih_samping, counter_koreksi_stabil);

	                      if (counter_koreksi_stabil >= 3) {
 800214c:	4b14      	ldr	r3, [pc, #80]	@ (80021a0 <main+0x700>)
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	2b02      	cmp	r3, #2
 8002152:	d90c      	bls.n	800216e <main+0x6ce>
	                          // Validasi: Sudah lurus 3x pembacaan berturut-turut
	                          Motor_Stop_All();
 8002154:	f001 fbce 	bl	80038f4 <Motor_Stop_All>
	                          printf("STATE: Koreksi lurus SELESAI! Lanjut manuver belakang.\r\n");
 8002158:	481d      	ldr	r0, [pc, #116]	@ (80021d0 <main+0x730>)
 800215a:	f008 fb91 	bl	800a880 <puts>
	                          HAL_Delay(1000);
 800215e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002162:	f003 f849 	bl	80051f8 <HAL_Delay>
	                          keadaan_robot = STATE_LINTASAN_1_MANUVER_BELAKANG;
 8002166:	4b07      	ldr	r3, [pc, #28]	@ (8002184 <main+0x6e4>)
 8002168:	2209      	movs	r2, #9
 800216a:	701a      	strb	r2, [r3, #0]
	              if ( (sensor_g > 0 && sensor_g < 50) && (sensor_h > 0 && sensor_h < 50) ) {
 800216c:	e04d      	b.n	800220a <main+0x76a>
	                      } else {
	                          // Tunggu pembacaan sensor berikutnya untuk validasi
	                          Motor_Stop_All();
 800216e:	f001 fbc1 	bl	80038f4 <Motor_Stop_All>
	                          HAL_Delay(100);
 8002172:	2064      	movs	r0, #100	@ 0x64
 8002174:	f003 f840 	bl	80051f8 <HAL_Delay>
	              if ( (sensor_g > 0 && sensor_g < 50) && (sensor_h > 0 && sensor_h < 50) ) {
 8002178:	e047      	b.n	800220a <main+0x76a>
 800217a:	bf00      	nop
 800217c:	0800e9ac 	.word	0x0800e9ac
 8002180:	0800e9d8 	.word	0x0800e9d8
 8002184:	20000748 	.word	0x20000748
 8002188:	0800ea08 	.word	0x0800ea08
 800218c:	0800ea40 	.word	0x0800ea40
 8002190:	200007c8 	.word	0x200007c8
 8002194:	20000760 	.word	0x20000760
 8002198:	0800ea5c 	.word	0x0800ea5c
 800219c:	20000754 	.word	0x20000754
 80021a0:	20000758 	.word	0x20000758
 80021a4:	43070000 	.word	0x43070000
 80021a8:	0800ea94 	.word	0x0800ea94
 80021ac:	0800eac8 	.word	0x0800eac8
 80021b0:	2000075c 	.word	0x2000075c
 80021b4:	200007d4 	.word	0x200007d4
 80021b8:	0800eb00 	.word	0x0800eb00
 80021bc:	0800eb14 	.word	0x0800eb14
 80021c0:	42480000 	.word	0x42480000
 80021c4:	0800eb4c 	.word	0x0800eb4c
 80021c8:	0800eb84 	.word	0x0800eb84
 80021cc:	0800ebb8 	.word	0x0800ebb8
 80021d0:	0800ebec 	.word	0x0800ebec
	                      }
	                  }

	              } else {
	                  // Sensor samping kanan tidak mendeteksi dinding (nilai 0 atau > 50cm)
	                  printf("Warning: Dinding samping kanan tidak terdeteksi (G:%.1f H:%.1f)\r\n",
 80021d4:	69f8      	ldr	r0, [r7, #28]
 80021d6:	f7fe f9b7 	bl	8000548 <__aeabi_f2d>
 80021da:	4604      	mov	r4, r0
 80021dc:	460d      	mov	r5, r1
 80021de:	69b8      	ldr	r0, [r7, #24]
 80021e0:	f7fe f9b2 	bl	8000548 <__aeabi_f2d>
 80021e4:	4602      	mov	r2, r0
 80021e6:	460b      	mov	r3, r1
 80021e8:	e9cd 2300 	strd	r2, r3, [sp]
 80021ec:	4622      	mov	r2, r4
 80021ee:	462b      	mov	r3, r5
 80021f0:	48bd      	ldr	r0, [pc, #756]	@ (80024e8 <main+0xa48>)
 80021f2:	f008 fadd 	bl	800a7b0 <iprintf>
	                         sensor_g, sensor_h);
	                  printf("STATE: Skip koreksi, langsung ke manuver belakang.\r\n");
 80021f6:	48bd      	ldr	r0, [pc, #756]	@ (80024ec <main+0xa4c>)
 80021f8:	f008 fb42 	bl	800a880 <puts>
	                  Motor_Stop_All();
 80021fc:	f001 fb7a 	bl	80038f4 <Motor_Stop_All>
	                  keadaan_robot = STATE_LINTASAN_1_MANUVER_BELAKANG;
 8002200:	4bbb      	ldr	r3, [pc, #748]	@ (80024f0 <main+0xa50>)
 8002202:	2209      	movs	r2, #9
 8002204:	701a      	strb	r2, [r3, #0]
	              }
	              break;
 8002206:	f000 be7b 	b.w	8002f00 <main+0x1460>
 800220a:	f000 be79 	b.w	8002f00 <main+0x1460>

	          case STATE_LINTASAN_1_MANUVER_BELAKANG:
	              // Tujuan: Mundur pelan sampai jarak belakang < batas_jarak_belakang (5cm)
	              if (sensor_e > batas_jarak_belakang && sensor_f > batas_jarak_belakang) {
 800220e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002212:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002216:	eef4 7ac7 	vcmpe.f32	s15, s14
 800221a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800221e:	dd0d      	ble.n	800223c <main+0x79c>
 8002220:	edd7 7a08 	vldr	s15, [r7, #32]
 8002224:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002228:	eef4 7ac7 	vcmpe.f32	s15, s14
 800222c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002230:	dd04      	ble.n	800223c <main+0x79c>
	                  // Masih jauh, lanjutkan mundur pelan
	                  Motor_Reverse(kecepatan_motor);
 8002232:	200f      	movs	r0, #15
 8002234:	f001 ff15 	bl	8004062 <Motor_Reverse>
	                  //TODO: !PLACEHOLDER CAPTURE
	                  HAL_Delay(take_photo_ms); // Jeda untuk capture masih blocking, bisa kita perbaiki nanti
	                  printf("STATE: Selesai manuver belakang, lanjut maju dari belakang.\r\n");
	                  keadaan_robot = STATE_LINTASAN_1_MAJU_DARI_BELAKANG;
	              }
	              break;
 8002238:	f000 be62 	b.w	8002f00 <main+0x1460>
	                  Motor_Stop_All();
 800223c:	f001 fb5a 	bl	80038f4 <Motor_Stop_All>
	                  printf("Mentok belakang tercapai. Capture #2 (Belakang)!\r\n");
 8002240:	48ac      	ldr	r0, [pc, #688]	@ (80024f4 <main+0xa54>)
 8002242:	f008 fb1d 	bl	800a880 <puts>
	                  HAL_Delay(take_photo_ms); // Jeda untuk capture masih blocking, bisa kita perbaiki nanti
 8002246:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800224a:	f002 ffd5 	bl	80051f8 <HAL_Delay>
	                  printf("STATE: Selesai manuver belakang, lanjut maju dari belakang.\r\n");
 800224e:	48aa      	ldr	r0, [pc, #680]	@ (80024f8 <main+0xa58>)
 8002250:	f008 fb16 	bl	800a880 <puts>
	                  keadaan_robot = STATE_LINTASAN_1_MAJU_DARI_BELAKANG;
 8002254:	4ba6      	ldr	r3, [pc, #664]	@ (80024f0 <main+0xa50>)
 8002256:	220a      	movs	r2, #10
 8002258:	701a      	strb	r2, [r3, #0]
	              break;
 800225a:	f000 be51 	b.w	8002f00 <main+0x1460>

	          case STATE_LINTASAN_1_MAJU_DARI_BELAKANG:
	              // Tujuan: Maju sampai sensor belakang (e dan f) membaca jarak > jarak_stop_belakang (30cm)
	              if (sensor_e < jarak_stop_belakang || sensor_f < jarak_stop_belakang) {
 800225e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002262:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002266:	eef4 7ac7 	vcmpe.f32	s15, s14
 800226a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800226e:	d408      	bmi.n	8002282 <main+0x7e2>
 8002270:	edd7 7a08 	vldr	s15, [r7, #32]
 8002274:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002278:	eef4 7ac7 	vcmpe.f32	s15, s14
 800227c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002280:	d504      	bpl.n	800228c <main+0x7ec>
	                  // Masih terlalu dekat dengan dinding belakang, lanjutkan maju
	                  Motor_Forward(kecepatan_motor);
 8002282:	200f      	movs	r0, #15
 8002284:	f001 fece 	bl	8004024 <Motor_Forward>
	                  keadaan_robot = STATE_LINTASAN_2_MAJU;
	                  // Reset timer untuk state berikutnya jika STATE_LINTASAN_2_MAJU menggunakan timer
	                  waktu_terakhir_gerak = HAL_GetTick();
	                  sedang_bergerak = true;
	              }
	              break;
 8002288:	f000 be3a 	b.w	8002f00 <main+0x1460>
	                  Motor_Stop_All();
 800228c:	f001 fb32 	bl	80038f4 <Motor_Stop_All>
	                  printf("STATE: Maju dari belakang selesai, siap untuk lintasan 2.\r\n");
 8002290:	489a      	ldr	r0, [pc, #616]	@ (80024fc <main+0xa5c>)
 8002292:	f008 faf5 	bl	800a880 <puts>
	                  keadaan_robot = STATE_LINTASAN_2_MAJU;
 8002296:	4b96      	ldr	r3, [pc, #600]	@ (80024f0 <main+0xa50>)
 8002298:	220b      	movs	r2, #11
 800229a:	701a      	strb	r2, [r3, #0]
	                  waktu_terakhir_gerak = HAL_GetTick();
 800229c:	f002 ffa0 	bl	80051e0 <HAL_GetTick>
 80022a0:	4603      	mov	r3, r0
 80022a2:	4a97      	ldr	r2, [pc, #604]	@ (8002500 <main+0xa60>)
 80022a4:	6013      	str	r3, [r2, #0]
	                  sedang_bergerak = true;
 80022a6:	4b97      	ldr	r3, [pc, #604]	@ (8002504 <main+0xa64>)
 80022a8:	2201      	movs	r2, #1
 80022aa:	701a      	strb	r2, [r3, #0]
	              break;
 80022ac:	f000 be28 	b.w	8002f00 <main+0x1460>

	          case STATE_LINTASAN_2_MAJU:
	              // Logika maju sama persis dengan Lintasan 1
	              if (ada_halangan_depan) {
 80022b0:	7cfb      	ldrb	r3, [r7, #19]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d009      	beq.n	80022ca <main+0x82a>
	                  Motor_Stop_All();
 80022b6:	f001 fb1d 	bl	80038f4 <Motor_Stop_All>
	                  printf("STATE L2: Halangan depan terdeteksi. Mundur sedikit.\r\n");
 80022ba:	4893      	ldr	r0, [pc, #588]	@ (8002508 <main+0xa68>)
 80022bc:	f008 fae0 	bl	800a880 <puts>
	                  keadaan_robot = STATE_LINTASAN_2_MUNDUR_SEBENTAR;
 80022c0:	4b8b      	ldr	r3, [pc, #556]	@ (80024f0 <main+0xa50>)
 80022c2:	220c      	movs	r2, #12
 80022c4:	701a      	strb	r2, [r3, #0]
	                  break;
 80022c6:	f000 be1b 	b.w	8002f00 <main+0x1460>
	              }

	              // Logika gerak 2 detik jalan, 1 detik berhenti
	              if (sedang_bergerak) {
 80022ca:	4b8e      	ldr	r3, [pc, #568]	@ (8002504 <main+0xa64>)
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d016      	beq.n	8002300 <main+0x860>
	                  if (HAL_GetTick() - waktu_terakhir_gerak >= delay_jalan_ms) {
 80022d2:	f002 ff85 	bl	80051e0 <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	4b89      	ldr	r3, [pc, #548]	@ (8002500 <main+0xa60>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022e2:	d321      	bcc.n	8002328 <main+0x888>
	                      Motor_Stop_All();
 80022e4:	f001 fb06 	bl	80038f4 <Motor_Stop_All>
	                      sedang_bergerak = false;
 80022e8:	4b86      	ldr	r3, [pc, #536]	@ (8002504 <main+0xa64>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	701a      	strb	r2, [r3, #0]
	                      waktu_terakhir_gerak = HAL_GetTick();
 80022ee:	f002 ff77 	bl	80051e0 <HAL_GetTick>
 80022f2:	4603      	mov	r3, r0
 80022f4:	4a82      	ldr	r2, [pc, #520]	@ (8002500 <main+0xa60>)
 80022f6:	6013      	str	r3, [r2, #0]
	                      printf("Berhenti sejenak (L2)...\r\n");
 80022f8:	4884      	ldr	r0, [pc, #528]	@ (800250c <main+0xa6c>)
 80022fa:	f008 fac1 	bl	800a880 <puts>
 80022fe:	e013      	b.n	8002328 <main+0x888>
	                  }
	              } else {
	                  if (HAL_GetTick() - waktu_terakhir_gerak >= delay_berhenti_ms) {
 8002300:	f002 ff6e 	bl	80051e0 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	4b7e      	ldr	r3, [pc, #504]	@ (8002500 <main+0xa60>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002310:	d30a      	bcc.n	8002328 <main+0x888>

	                  	//TODO: !PLACEHOLDER CAPTURE
	                      sedang_bergerak = true;
 8002312:	4b7c      	ldr	r3, [pc, #496]	@ (8002504 <main+0xa64>)
 8002314:	2201      	movs	r2, #1
 8002316:	701a      	strb	r2, [r3, #0]
	                      waktu_terakhir_gerak = HAL_GetTick();
 8002318:	f002 ff62 	bl	80051e0 <HAL_GetTick>
 800231c:	4603      	mov	r3, r0
 800231e:	4a78      	ldr	r2, [pc, #480]	@ (8002500 <main+0xa60>)
 8002320:	6013      	str	r3, [r2, #0]
	                      printf("Melanjutkan gerak maju (L2)...\r\n");
 8002322:	487b      	ldr	r0, [pc, #492]	@ (8002510 <main+0xa70>)
 8002324:	f008 faac 	bl	800a880 <puts>
	                  }
	              }

	              // Jika sedang dalam periode gerak, maju terus
	              if (sedang_bergerak) {
 8002328:	4b76      	ldr	r3, [pc, #472]	@ (8002504 <main+0xa64>)
 800232a:	781b      	ldrb	r3, [r3, #0]
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 85e0 	beq.w	8002ef2 <main+0x1452>
	                  //Motor_Forward(kecepatan_motor);
	              	if (sensor_a > batas_jarak_depan || sensor_b > batas_jarak_depan) {
 8002332:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002336:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800233a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800233e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002342:	dc08      	bgt.n	8002356 <main+0x8b6>
 8002344:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002348:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800234c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002354:	dd04      	ble.n	8002360 <main+0x8c0>
	              	    Motor_Forward(kecepatan_motor);
 8002356:	200f      	movs	r0, #15
 8002358:	f001 fe64 	bl	8004024 <Motor_Forward>
	              	      Motor_Stop_All();
	              	      HAL_Delay(2000);
	              	    }

	              }
	              break;
 800235c:	f000 bdc9 	b.w	8002ef2 <main+0x1452>
	              	      Motor_Stop_All();
 8002360:	f001 fac8 	bl	80038f4 <Motor_Stop_All>
	              	      HAL_Delay(2000);
 8002364:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002368:	f002 ff46 	bl	80051f8 <HAL_Delay>
	              break;
 800236c:	f000 bdc1 	b.w	8002ef2 <main+0x1452>

	          case STATE_LINTASAN_2_MUNDUR_SEBENTAR:
	              // Mundur hingga jarak depan > 20cm
	              if (sensor_a < jarak_stop_depan || sensor_b < jarak_stop_depan) {
 8002370:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002374:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002378:	eef4 7ac7 	vcmpe.f32	s15, s14
 800237c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002380:	d408      	bmi.n	8002394 <main+0x8f4>
 8002382:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002386:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800238a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800238e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002392:	d504      	bpl.n	800239e <main+0x8fe>
	                  Motor_Reverse(kecepatan_motor);
 8002394:	200f      	movs	r0, #15
 8002396:	f001 fe64 	bl	8004062 <Motor_Reverse>
	                  printf("Yaw angle di-reset ke 0.\r\n");
	                  keadaan_robot = STATE_LINTASAN_2_PUTAR_BALIK;
	                  waktu_mulai_putar_180 = HAL_GetTick(); // Mulai timer untuk timeout
	                  yawAngle_deg = 0.0f;
	              }
	              break;
 800239a:	f000 bdb1 	b.w	8002f00 <main+0x1460>
	                  Motor_Stop_All();
 800239e:	f001 faa9 	bl	80038f4 <Motor_Stop_All>
	                  printf("STATE L2: Posisi mundur aman, siap putar 180.\r\n");
 80023a2:	485c      	ldr	r0, [pc, #368]	@ (8002514 <main+0xa74>)
 80023a4:	f008 fa6c 	bl	800a880 <puts>
	                  yawAngle_deg = 0.0f;
 80023a8:	4b5b      	ldr	r3, [pc, #364]	@ (8002518 <main+0xa78>)
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]
	                  printf("Yaw angle di-reset ke 0.\r\n");
 80023b0:	485a      	ldr	r0, [pc, #360]	@ (800251c <main+0xa7c>)
 80023b2:	f008 fa65 	bl	800a880 <puts>
	                  keadaan_robot = STATE_LINTASAN_2_PUTAR_BALIK;
 80023b6:	4b4e      	ldr	r3, [pc, #312]	@ (80024f0 <main+0xa50>)
 80023b8:	220d      	movs	r2, #13
 80023ba:	701a      	strb	r2, [r3, #0]
	                  waktu_mulai_putar_180 = HAL_GetTick(); // Mulai timer untuk timeout
 80023bc:	f002 ff10 	bl	80051e0 <HAL_GetTick>
 80023c0:	4603      	mov	r3, r0
 80023c2:	4a57      	ldr	r2, [pc, #348]	@ (8002520 <main+0xa80>)
 80023c4:	6013      	str	r3, [r2, #0]
	                  yawAngle_deg = 0.0f;
 80023c6:	4b54      	ldr	r3, [pc, #336]	@ (8002518 <main+0xa78>)
 80023c8:	f04f 0200 	mov.w	r2, #0
 80023cc:	601a      	str	r2, [r3, #0]
	              break;
 80023ce:	f000 bd97 	b.w	8002f00 <main+0x1460>

	          case STATE_LINTASAN_2_PUTAR_BALIK:
	              // Timeout protection - maksimal 10 detik untuk putar 180
	              if (HAL_GetTick() - waktu_mulai_putar_180 > 5000) {
 80023d2:	f002 ff05 	bl	80051e0 <HAL_GetTick>
 80023d6:	4602      	mov	r2, r0
 80023d8:	4b51      	ldr	r3, [pc, #324]	@ (8002520 <main+0xa80>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d914      	bls.n	8002410 <main+0x970>
	                  Motor_Stop_All();
 80023e6:	f001 fa85 	bl	80038f4 <Motor_Stop_All>
	                  printf("STATE L2: Timeout putar 180 (10 detik), paksa lanjut!\r\n");
 80023ea:	484e      	ldr	r0, [pc, #312]	@ (8002524 <main+0xa84>)
 80023ec:	f008 fa48 	bl	800a880 <puts>
	                  keadaan_robot = STATE_LINTASAN_2_KOREKSI_LURUS;
 80023f0:	4b3f      	ldr	r3, [pc, #252]	@ (80024f0 <main+0xa50>)
 80023f2:	220f      	movs	r2, #15
 80023f4:	701a      	strb	r2, [r3, #0]
	                  waktu_mulai_koreksi = HAL_GetTick();
 80023f6:	f002 fef3 	bl	80051e0 <HAL_GetTick>
 80023fa:	4603      	mov	r3, r0
 80023fc:	4a4a      	ldr	r2, [pc, #296]	@ (8002528 <main+0xa88>)
 80023fe:	6013      	str	r3, [r2, #0]
	                  counter_koreksi_stabil = 0;
 8002400:	4b4a      	ldr	r3, [pc, #296]	@ (800252c <main+0xa8c>)
 8002402:	2200      	movs	r2, #0
 8002404:	701a      	strb	r2, [r3, #0]
	                  waktu_mulai_putar_180 = 0;
 8002406:	4b46      	ldr	r3, [pc, #280]	@ (8002520 <main+0xa80>)
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
	                  break;
 800240c:	f000 bd78 	b.w	8002f00 <main+0x1460>
	              }

	              // Cek apakah sudah putar lebih dari 180 (menggunakan absolute value)
	              if (yawAngle_deg > 250.0f) {
 8002410:	4b41      	ldr	r3, [pc, #260]	@ (8002518 <main+0xa78>)
 8002412:	edd3 7a00 	vldr	s15, [r3]
 8002416:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8002530 <main+0xa90>
 800241a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800241e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002422:	dd22      	ble.n	800246a <main+0x9ca>
	                  // Sudah putar 180 (meskipun belum tentu lurus)
	                  Motor_Stop_All();
 8002424:	f001 fa66 	bl	80038f4 <Motor_Stop_All>
	                  printf("STATE L2: Putaran 180 SELESAI! Yaw angle: %.1f\r\n", yawAngle_deg);
 8002428:	4b3b      	ldr	r3, [pc, #236]	@ (8002518 <main+0xa78>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4618      	mov	r0, r3
 800242e:	f7fe f88b 	bl	8000548 <__aeabi_f2d>
 8002432:	4602      	mov	r2, r0
 8002434:	460b      	mov	r3, r1
 8002436:	483f      	ldr	r0, [pc, #252]	@ (8002534 <main+0xa94>)
 8002438:	f008 f9ba 	bl	800a7b0 <iprintf>
	                  HAL_Delay(500);
 800243c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002440:	f002 feda 	bl	80051f8 <HAL_Delay>

	                  // Transisi ke koreksi lurus dengan sensor belakang
	                  printf("STATE L2: Masuk koreksi lurus dengan sensor belakang.\r\n");
 8002444:	483c      	ldr	r0, [pc, #240]	@ (8002538 <main+0xa98>)
 8002446:	f008 fa1b 	bl	800a880 <puts>
	                  keadaan_robot = STATE_LINTASAN_2_MUNDUR_KOREKSI;
 800244a:	4b29      	ldr	r3, [pc, #164]	@ (80024f0 <main+0xa50>)
 800244c:	220e      	movs	r2, #14
 800244e:	701a      	strb	r2, [r3, #0]
	                  waktu_mulai_koreksi = HAL_GetTick();
 8002450:	f002 fec6 	bl	80051e0 <HAL_GetTick>
 8002454:	4603      	mov	r3, r0
 8002456:	4a34      	ldr	r2, [pc, #208]	@ (8002528 <main+0xa88>)
 8002458:	6013      	str	r3, [r2, #0]
	                  counter_koreksi_stabil = 0;
 800245a:	4b34      	ldr	r3, [pc, #208]	@ (800252c <main+0xa8c>)
 800245c:	2200      	movs	r2, #0
 800245e:	701a      	strb	r2, [r3, #0]
	                  waktu_mulai_putar_180 = 0;
 8002460:	4b2f      	ldr	r3, [pc, #188]	@ (8002520 <main+0xa80>)
 8002462:	2200      	movs	r2, #0
 8002464:	601a      	str	r2, [r3, #0]
	                  if (HAL_GetTick() - last_debug_print > 500) {
	                      printf("Putar 180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
	                      last_debug_print = HAL_GetTick();
	                  }
	              }
	              break;
 8002466:	f000 bd46 	b.w	8002ef6 <main+0x1456>
	                  Motor_Rotate_Right(25);
 800246a:	2019      	movs	r0, #25
 800246c:	f001 fe47 	bl	80040fe <Motor_Rotate_Right>
	                  if (HAL_GetTick() - last_debug_print > 500) {
 8002470:	f002 feb6 	bl	80051e0 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	4b31      	ldr	r3, [pc, #196]	@ (800253c <main+0xa9c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002480:	f240 8539 	bls.w	8002ef6 <main+0x1456>
	                      printf("Putar 180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
 8002484:	4b24      	ldr	r3, [pc, #144]	@ (8002518 <main+0xa78>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f7fe f85d 	bl	8000548 <__aeabi_f2d>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	482b      	ldr	r0, [pc, #172]	@ (8002540 <main+0xaa0>)
 8002494:	f008 f98c 	bl	800a7b0 <iprintf>
	                      last_debug_print = HAL_GetTick();
 8002498:	f002 fea2 	bl	80051e0 <HAL_GetTick>
 800249c:	4603      	mov	r3, r0
 800249e:	4a27      	ldr	r2, [pc, #156]	@ (800253c <main+0xa9c>)
 80024a0:	6013      	str	r3, [r2, #0]
	              break;
 80024a2:	f000 bd28 	b.w	8002ef6 <main+0x1456>

	          case STATE_LINTASAN_2_MUNDUR_KOREKSI:
	          	if (sensor_e > batas_jarak_belakang && sensor_f > batas_jarak_belakang) {
 80024a6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80024aa:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80024ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b6:	dd0d      	ble.n	80024d4 <main+0xa34>
 80024b8:	edd7 7a08 	vldr	s15, [r7, #32]
 80024bc:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80024c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024c8:	dd04      	ble.n	80024d4 <main+0xa34>
	          	                // Masih jauh, lanjutkan mundur pelan
	          	                Motor_Reverse(kecepatan_motor);
 80024ca:	200f      	movs	r0, #15
 80024cc:	f001 fdc9 	bl	8004062 <Motor_Reverse>
	          	                // Target tercapai, berhenti
	          	                Motor_Stop_All();
	          	                printf("Mentok Siap koreksi!\r\n");
	          	                keadaan_robot = STATE_LINTASAN_2_KOREKSI_LURUS;
	          	            }
	          	break;
 80024d0:	f000 bd16 	b.w	8002f00 <main+0x1460>
	          	                Motor_Stop_All();
 80024d4:	f001 fa0e 	bl	80038f4 <Motor_Stop_All>
	          	                printf("Mentok Siap koreksi!\r\n");
 80024d8:	481a      	ldr	r0, [pc, #104]	@ (8002544 <main+0xaa4>)
 80024da:	f008 f9d1 	bl	800a880 <puts>
	          	                keadaan_robot = STATE_LINTASAN_2_KOREKSI_LURUS;
 80024de:	4b04      	ldr	r3, [pc, #16]	@ (80024f0 <main+0xa50>)
 80024e0:	220f      	movs	r2, #15
 80024e2:	701a      	strb	r2, [r3, #0]
	          	break;
 80024e4:	f000 bd0c 	b.w	8002f00 <main+0x1460>
 80024e8:	0800ec24 	.word	0x0800ec24
 80024ec:	0800ec68 	.word	0x0800ec68
 80024f0:	20000748 	.word	0x20000748
 80024f4:	0800ec9c 	.word	0x0800ec9c
 80024f8:	0800ecd0 	.word	0x0800ecd0
 80024fc:	0800ed10 	.word	0x0800ed10
 8002500:	2000074c 	.word	0x2000074c
 8002504:	20000750 	.word	0x20000750
 8002508:	0800ed4c 	.word	0x0800ed4c
 800250c:	0800ed84 	.word	0x0800ed84
 8002510:	0800eda0 	.word	0x0800eda0
 8002514:	0800edc0 	.word	0x0800edc0
 8002518:	200007c8 	.word	0x200007c8
 800251c:	0800ea40 	.word	0x0800ea40
 8002520:	2000075c 	.word	0x2000075c
 8002524:	0800edf0 	.word	0x0800edf0
 8002528:	20000754 	.word	0x20000754
 800252c:	20000758 	.word	0x20000758
 8002530:	437a0000 	.word	0x437a0000
 8002534:	0800ee2c 	.word	0x0800ee2c
 8002538:	0800ee64 	.word	0x0800ee64
 800253c:	200007d8 	.word	0x200007d8
 8002540:	0800ee9c 	.word	0x0800ee9c
 8002544:	0800eec4 	.word	0x0800eec4

	          case STATE_LINTASAN_2_KOREKSI_LURUS:
	              // Timeout check - maksimal 5 detik untuk koreksi
	              if (HAL_GetTick() - waktu_mulai_koreksi > 5000) {
 8002548:	f002 fe4a 	bl	80051e0 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	4bb5      	ldr	r3, [pc, #724]	@ (8002824 <main+0xd84>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002558:	4293      	cmp	r3, r2
 800255a:	d911      	bls.n	8002580 <main+0xae0>
	                  Motor_Stop_All();
 800255c:	f001 f9ca 	bl	80038f4 <Motor_Stop_All>
	                  printf("STATE L2: Timeout koreksi lurus (5 detik), paksa lanjut.\r\n");
 8002560:	48b1      	ldr	r0, [pc, #708]	@ (8002828 <main+0xd88>)
 8002562:	f008 f98d 	bl	800a880 <puts>
	                  keadaan_robot = STATE_LINTASAN_3_MAJU;
 8002566:	4bb1      	ldr	r3, [pc, #708]	@ (800282c <main+0xd8c>)
 8002568:	2210      	movs	r2, #16
 800256a:	701a      	strb	r2, [r3, #0]
	                  waktu_terakhir_gerak = HAL_GetTick();
 800256c:	f002 fe38 	bl	80051e0 <HAL_GetTick>
 8002570:	4603      	mov	r3, r0
 8002572:	4aaf      	ldr	r2, [pc, #700]	@ (8002830 <main+0xd90>)
 8002574:	6013      	str	r3, [r2, #0]
	                  sedang_bergerak = true;
 8002576:	4baf      	ldr	r3, [pc, #700]	@ (8002834 <main+0xd94>)
 8002578:	2201      	movs	r2, #1
 800257a:	701a      	strb	r2, [r3, #0]
	                  break;
 800257c:	f000 bcc0 	b.w	8002f00 <main+0x1460>
	              }

	              // Validasi: Pastikan sensor belakang (E & F) mendeteksi dinding
	              if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002580:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002584:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800258c:	f340 80c3 	ble.w	8002716 <main+0xc76>
 8002590:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002594:	ed9f 7aa8 	vldr	s14, [pc, #672]	@ 8002838 <main+0xd98>
 8002598:	eef4 7ac7 	vcmpe.f32	s15, s14
 800259c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a0:	f140 80b9 	bpl.w	8002716 <main+0xc76>
 80025a4:	edd7 7a08 	vldr	s15, [r7, #32]
 80025a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b0:	f340 80b1 	ble.w	8002716 <main+0xc76>
 80025b4:	edd7 7a08 	vldr	s15, [r7, #32]
 80025b8:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8002838 <main+0xd98>
 80025bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c4:	f140 80a7 	bpl.w	8002716 <main+0xc76>

	                  float selisih_belakang = fabs(sensor_e - sensor_f);
 80025c8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80025cc:	edd7 7a08 	vldr	s15, [r7, #32]
 80025d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025d4:	eef0 7ae7 	vabs.f32	s15, s15
 80025d8:	edc7 7a01 	vstr	s15, [r7, #4]

	                  if (selisih_belakang > 1.0f) {
 80025dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80025e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80025e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ec:	dd53      	ble.n	8002696 <main+0xbf6>
	                      // Robot belum lurus, perlu koreksi
	                      counter_koreksi_stabil = 0;  // Reset counter stabilitas
 80025ee:	4b93      	ldr	r3, [pc, #588]	@ (800283c <main+0xd9c>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	701a      	strb	r2, [r3, #0]

	                      if (sensor_e > sensor_f) {
 80025f4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80025f8:	edd7 7a08 	vldr	s15, [r7, #32]
 80025fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002600:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002604:	dd23      	ble.n	800264e <main+0xbae>
	                          // Sensor E (belakang kiri) lebih jauh
	                          // Putar kiri untuk luruskan
	                          printf("Koreksi L2: Putar kiri | E:%.1f > F:%.1f | Diff:%.1f\r\n",
 8002606:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002608:	f7fd ff9e 	bl	8000548 <__aeabi_f2d>
 800260c:	4680      	mov	r8, r0
 800260e:	4689      	mov	r9, r1
 8002610:	6a38      	ldr	r0, [r7, #32]
 8002612:	f7fd ff99 	bl	8000548 <__aeabi_f2d>
 8002616:	4604      	mov	r4, r0
 8002618:	460d      	mov	r5, r1
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7fd ff94 	bl	8000548 <__aeabi_f2d>
 8002620:	4602      	mov	r2, r0
 8002622:	460b      	mov	r3, r1
 8002624:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002628:	e9cd 4500 	strd	r4, r5, [sp]
 800262c:	4642      	mov	r2, r8
 800262e:	464b      	mov	r3, r9
 8002630:	4883      	ldr	r0, [pc, #524]	@ (8002840 <main+0xda0>)
 8002632:	f008 f8bd 	bl	800a7b0 <iprintf>
	                                 sensor_e, sensor_f, selisih_belakang);
	                          Motor_Rotate_Left(25);
 8002636:	2019      	movs	r0, #25
 8002638:	f001 fd35 	bl	80040a6 <Motor_Rotate_Left>
	                          HAL_Delay(100);
 800263c:	2064      	movs	r0, #100	@ 0x64
 800263e:	f002 fddb 	bl	80051f8 <HAL_Delay>
	                          Motor_Stop_All();
 8002642:	f001 f957 	bl	80038f4 <Motor_Stop_All>
	                          HAL_Delay(50);
 8002646:	2032      	movs	r0, #50	@ 0x32
 8002648:	f002 fdd6 	bl	80051f8 <HAL_Delay>
	              if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 800264c:	e085      	b.n	800275a <main+0xcba>

	                      } else {
	                          // Sensor F (belakang kanan) lebih jauh
	                          // Putar kanan untuk luruskan
	                          printf("Koreksi L2: Putar kanan | F:%.1f > E:%.1f | Diff:%.1f\r\n",
 800264e:	6a38      	ldr	r0, [r7, #32]
 8002650:	f7fd ff7a 	bl	8000548 <__aeabi_f2d>
 8002654:	4680      	mov	r8, r0
 8002656:	4689      	mov	r9, r1
 8002658:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800265a:	f7fd ff75 	bl	8000548 <__aeabi_f2d>
 800265e:	4604      	mov	r4, r0
 8002660:	460d      	mov	r5, r1
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f7fd ff70 	bl	8000548 <__aeabi_f2d>
 8002668:	4602      	mov	r2, r0
 800266a:	460b      	mov	r3, r1
 800266c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002670:	e9cd 4500 	strd	r4, r5, [sp]
 8002674:	4642      	mov	r2, r8
 8002676:	464b      	mov	r3, r9
 8002678:	4872      	ldr	r0, [pc, #456]	@ (8002844 <main+0xda4>)
 800267a:	f008 f899 	bl	800a7b0 <iprintf>
	                                 sensor_f, sensor_e, selisih_belakang);
	                          Motor_Rotate_Right(25);
 800267e:	2019      	movs	r0, #25
 8002680:	f001 fd3d 	bl	80040fe <Motor_Rotate_Right>
	                          HAL_Delay(100);
 8002684:	2064      	movs	r0, #100	@ 0x64
 8002686:	f002 fdb7 	bl	80051f8 <HAL_Delay>
	                          Motor_Stop_All();
 800268a:	f001 f933 	bl	80038f4 <Motor_Stop_All>
	                          HAL_Delay(50);
 800268e:	2032      	movs	r0, #50	@ 0x32
 8002690:	f002 fdb2 	bl	80051f8 <HAL_Delay>
	              if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002694:	e061      	b.n	800275a <main+0xcba>
	                      }

	                  } else {
	                      // Robot sudah cukup lurus (selisih <= 1.0cm)
	                      counter_koreksi_stabil++;
 8002696:	4b69      	ldr	r3, [pc, #420]	@ (800283c <main+0xd9c>)
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	3301      	adds	r3, #1
 800269c:	b2da      	uxtb	r2, r3
 800269e:	4b67      	ldr	r3, [pc, #412]	@ (800283c <main+0xd9c>)
 80026a0:	701a      	strb	r2, [r3, #0]
	                      printf("Lurus L2! E:%.1f F:%.1f | Diff:%.1f | Stabil:%d/3\r\n",
 80026a2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80026a4:	f7fd ff50 	bl	8000548 <__aeabi_f2d>
 80026a8:	4680      	mov	r8, r0
 80026aa:	4689      	mov	r9, r1
 80026ac:	6a38      	ldr	r0, [r7, #32]
 80026ae:	f7fd ff4b 	bl	8000548 <__aeabi_f2d>
 80026b2:	4604      	mov	r4, r0
 80026b4:	460d      	mov	r5, r1
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f7fd ff46 	bl	8000548 <__aeabi_f2d>
 80026bc:	4602      	mov	r2, r0
 80026be:	460b      	mov	r3, r1
 80026c0:	495e      	ldr	r1, [pc, #376]	@ (800283c <main+0xd9c>)
 80026c2:	7809      	ldrb	r1, [r1, #0]
 80026c4:	9104      	str	r1, [sp, #16]
 80026c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80026ca:	e9cd 4500 	strd	r4, r5, [sp]
 80026ce:	4642      	mov	r2, r8
 80026d0:	464b      	mov	r3, r9
 80026d2:	485d      	ldr	r0, [pc, #372]	@ (8002848 <main+0xda8>)
 80026d4:	f008 f86c 	bl	800a7b0 <iprintf>
	                             sensor_e, sensor_f, selisih_belakang, counter_koreksi_stabil);

	                      if (counter_koreksi_stabil >= 3) {
 80026d8:	4b58      	ldr	r3, [pc, #352]	@ (800283c <main+0xd9c>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d914      	bls.n	800270a <main+0xc6a>
	                          // Validasi: Sudah lurus 3x pembacaan berturut-turut
	                          Motor_Stop_All();
 80026e0:	f001 f908 	bl	80038f4 <Motor_Stop_All>
	                          printf("STATE L2: Koreksi lurus SELESAI! Lanjut Lintasan 3.\r\n");
 80026e4:	4859      	ldr	r0, [pc, #356]	@ (800284c <main+0xdac>)
 80026e6:	f008 f8cb 	bl	800a880 <puts>
	                          HAL_Delay(1000);
 80026ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026ee:	f002 fd83 	bl	80051f8 <HAL_Delay>
	                          keadaan_robot = STATE_LINTASAN_3_MAJU;
 80026f2:	4b4e      	ldr	r3, [pc, #312]	@ (800282c <main+0xd8c>)
 80026f4:	2210      	movs	r2, #16
 80026f6:	701a      	strb	r2, [r3, #0]
	                          waktu_terakhir_gerak = HAL_GetTick();
 80026f8:	f002 fd72 	bl	80051e0 <HAL_GetTick>
 80026fc:	4603      	mov	r3, r0
 80026fe:	4a4c      	ldr	r2, [pc, #304]	@ (8002830 <main+0xd90>)
 8002700:	6013      	str	r3, [r2, #0]
	                          sedang_bergerak = true;
 8002702:	4b4c      	ldr	r3, [pc, #304]	@ (8002834 <main+0xd94>)
 8002704:	2201      	movs	r2, #1
 8002706:	701a      	strb	r2, [r3, #0]
	              if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002708:	e027      	b.n	800275a <main+0xcba>
	                      } else {
	                          // Tunggu pembacaan sensor berikutnya untuk validasi
	                          Motor_Stop_All();
 800270a:	f001 f8f3 	bl	80038f4 <Motor_Stop_All>
	                          HAL_Delay(100);
 800270e:	2064      	movs	r0, #100	@ 0x64
 8002710:	f002 fd72 	bl	80051f8 <HAL_Delay>
	              if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002714:	e021      	b.n	800275a <main+0xcba>
	                      }
	                  }

	              } else {
	                  // Sensor belakang tidak mendeteksi dinding (nilai 0 atau > 50cm)
	                  printf("Warning L2: Dinding belakang tidak terdeteksi (E:%.1f F:%.1f)\r\n",
 8002716:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002718:	f7fd ff16 	bl	8000548 <__aeabi_f2d>
 800271c:	4604      	mov	r4, r0
 800271e:	460d      	mov	r5, r1
 8002720:	6a38      	ldr	r0, [r7, #32]
 8002722:	f7fd ff11 	bl	8000548 <__aeabi_f2d>
 8002726:	4602      	mov	r2, r0
 8002728:	460b      	mov	r3, r1
 800272a:	e9cd 2300 	strd	r2, r3, [sp]
 800272e:	4622      	mov	r2, r4
 8002730:	462b      	mov	r3, r5
 8002732:	4847      	ldr	r0, [pc, #284]	@ (8002850 <main+0xdb0>)
 8002734:	f008 f83c 	bl	800a7b0 <iprintf>
	                         sensor_e, sensor_f);
	                  printf("STATE L2: Skip koreksi, langsung ke Lintasan 3.\r\n");
 8002738:	4846      	ldr	r0, [pc, #280]	@ (8002854 <main+0xdb4>)
 800273a:	f008 f8a1 	bl	800a880 <puts>
	                  Motor_Stop_All();
 800273e:	f001 f8d9 	bl	80038f4 <Motor_Stop_All>
	                  keadaan_robot = STATE_LINTASAN_3_MAJU;
 8002742:	4b3a      	ldr	r3, [pc, #232]	@ (800282c <main+0xd8c>)
 8002744:	2210      	movs	r2, #16
 8002746:	701a      	strb	r2, [r3, #0]
	                  waktu_terakhir_gerak = HAL_GetTick();
 8002748:	f002 fd4a 	bl	80051e0 <HAL_GetTick>
 800274c:	4603      	mov	r3, r0
 800274e:	4a38      	ldr	r2, [pc, #224]	@ (8002830 <main+0xd90>)
 8002750:	6013      	str	r3, [r2, #0]
	                  sedang_bergerak = true;
 8002752:	4b38      	ldr	r3, [pc, #224]	@ (8002834 <main+0xd94>)
 8002754:	2201      	movs	r2, #1
 8002756:	701a      	strb	r2, [r3, #0]
	              }
	              break;
 8002758:	e3d2      	b.n	8002f00 <main+0x1460>
 800275a:	e3d1      	b.n	8002f00 <main+0x1460>

	          case STATE_LINTASAN_3_MAJU:
	          	// Cek kondisi transisi state: jika ada halangan di depan
	          	if (ada_halangan_depan) {
 800275c:	7cfb      	ldrb	r3, [r7, #19]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d008      	beq.n	8002774 <main+0xcd4>
	          		Motor_Stop_All();
 8002762:	f001 f8c7 	bl	80038f4 <Motor_Stop_All>
	          		printf("STATE: Halangan depan terdeteksi. Masuk ke manuver.\r\n");
 8002766:	483c      	ldr	r0, [pc, #240]	@ (8002858 <main+0xdb8>)
 8002768:	f008 f88a 	bl	800a880 <puts>
	          		keadaan_robot = STATE_LINTASAN_3_PUTAR_KANAN;
 800276c:	4b2f      	ldr	r3, [pc, #188]	@ (800282c <main+0xd8c>)
 800276e:	2211      	movs	r2, #17
 8002770:	701a      	strb	r2, [r3, #0]
	          		break; // Langsung keluar untuk iterasi berikutnya
 8002772:	e3c5      	b.n	8002f00 <main+0x1460>
	          	}

	          	// Jika sedang dalam periode gerak, lakukan wall following
	          	if (sedang_bergerak) {
 8002774:	4b2f      	ldr	r3, [pc, #188]	@ (8002834 <main+0xd94>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d01b      	beq.n	80027b4 <main+0xd14>
	          		if (sensor_a > batas_jarak_depan || sensor_b > batas_jarak_depan) {
 800277c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002780:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002784:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002788:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800278c:	dc08      	bgt.n	80027a0 <main+0xd00>
 800278e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002792:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002796:	eef4 7ac7 	vcmpe.f32	s15, s14
 800279a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800279e:	dd03      	ble.n	80027a8 <main+0xd08>
	          			Motor_Forward(kecepatan_motor);
 80027a0:	200f      	movs	r0, #15
 80027a2:	f001 fc3f 	bl	8004024 <Motor_Forward>
 80027a6:	e005      	b.n	80027b4 <main+0xd14>
	          		} else {
	          			// Target tercapai, berhenti
	          			Motor_Stop_All();
 80027a8:	f001 f8a4 	bl	80038f4 <Motor_Stop_All>
	          			HAL_Delay(2000);
 80027ac:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80027b0:	f002 fd22 	bl	80051f8 <HAL_Delay>
	          	                        Motor_Rotate_Left(kecepatan_motor);
	          	                    }
	          	                }
	          	                */
	          	}
	          	waktu_mulai_putar_neg_90 = HAL_GetTick(); // Mulai timer untuk timeout
 80027b4:	f002 fd14 	bl	80051e0 <HAL_GetTick>
 80027b8:	4603      	mov	r3, r0
 80027ba:	4a28      	ldr	r2, [pc, #160]	@ (800285c <main+0xdbc>)
 80027bc:	6013      	str	r3, [r2, #0]
	          	yawAngle_deg = 0.0f;
 80027be:	4b28      	ldr	r3, [pc, #160]	@ (8002860 <main+0xdc0>)
 80027c0:	f04f 0200 	mov.w	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
	          	break;
 80027c6:	e39b      	b.n	8002f00 <main+0x1460>

	          case STATE_LINTASAN_3_PUTAR_KANAN:
	          	if (fabs(yawAngle_deg) < -90.0f) {
 80027c8:	4b25      	ldr	r3, [pc, #148]	@ (8002860 <main+0xdc0>)
 80027ca:	edd3 7a00 	vldr	s15, [r3]
 80027ce:	eef0 7ae7 	vabs.f32	s15, s15
 80027d2:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8002864 <main+0xdc4>
 80027d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027de:	d547      	bpl.n	8002870 <main+0xdd0>
	          		// Sudah putar 180 (meskipun belum tentu lurus)
	          		Motor_Stop_All();
 80027e0:	f001 f888 	bl	80038f4 <Motor_Stop_All>
	          		printf("STATE L1: Putaran -90 SELESAI! Yaw angle: %.1f\r\n", yawAngle_deg);
 80027e4:	4b1e      	ldr	r3, [pc, #120]	@ (8002860 <main+0xdc0>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4618      	mov	r0, r3
 80027ea:	f7fd fead 	bl	8000548 <__aeabi_f2d>
 80027ee:	4602      	mov	r2, r0
 80027f0:	460b      	mov	r3, r1
 80027f2:	481d      	ldr	r0, [pc, #116]	@ (8002868 <main+0xdc8>)
 80027f4:	f007 ffdc 	bl	800a7b0 <iprintf>
	          		HAL_Delay(500);
 80027f8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80027fc:	f002 fcfc 	bl	80051f8 <HAL_Delay>

	          		// Transisi ke koreksi lurus dengan sensor belakang
	          		printf("STATE L3: Masuk koreksi lurus dengan sensor belakang.\r\n");
 8002800:	481a      	ldr	r0, [pc, #104]	@ (800286c <main+0xdcc>)
 8002802:	f008 f83d 	bl	800a880 <puts>
	          		keadaan_robot = STATE_LINTASAN_3_KOREKSI_LURUS;
 8002806:	4b09      	ldr	r3, [pc, #36]	@ (800282c <main+0xd8c>)
 8002808:	2212      	movs	r2, #18
 800280a:	701a      	strb	r2, [r3, #0]
	          		waktu_mulai_koreksi = HAL_GetTick();
 800280c:	f002 fce8 	bl	80051e0 <HAL_GetTick>
 8002810:	4603      	mov	r3, r0
 8002812:	4a04      	ldr	r2, [pc, #16]	@ (8002824 <main+0xd84>)
 8002814:	6013      	str	r3, [r2, #0]
	          		counter_koreksi_stabil = 0;
 8002816:	4b09      	ldr	r3, [pc, #36]	@ (800283c <main+0xd9c>)
 8002818:	2200      	movs	r2, #0
 800281a:	701a      	strb	r2, [r3, #0]
	          		waktu_mulai_putar_neg_90 = 0;
 800281c:	4b0f      	ldr	r3, [pc, #60]	@ (800285c <main+0xdbc>)
 800281e:	2200      	movs	r2, #0
 8002820:	601a      	str	r2, [r3, #0]
	          		if (HAL_GetTick() - last_debug_print > 500) {
	          			printf("Putar 180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
	          			last_debug_print = HAL_GetTick();
	          		}
	          	}
	          	break;
 8002822:	e36a      	b.n	8002efa <main+0x145a>
 8002824:	20000754 	.word	0x20000754
 8002828:	0800eedc 	.word	0x0800eedc
 800282c:	20000748 	.word	0x20000748
 8002830:	2000074c 	.word	0x2000074c
 8002834:	20000750 	.word	0x20000750
 8002838:	43160000 	.word	0x43160000
 800283c:	20000758 	.word	0x20000758
 8002840:	0800ef18 	.word	0x0800ef18
 8002844:	0800ef50 	.word	0x0800ef50
 8002848:	0800ef88 	.word	0x0800ef88
 800284c:	0800efbc 	.word	0x0800efbc
 8002850:	0800eff4 	.word	0x0800eff4
 8002854:	0800f034 	.word	0x0800f034
 8002858:	0800e940 	.word	0x0800e940
 800285c:	20000764 	.word	0x20000764
 8002860:	200007c8 	.word	0x200007c8
 8002864:	c2b40000 	.word	0xc2b40000
 8002868:	0800f068 	.word	0x0800f068
 800286c:	0800f0a0 	.word	0x0800f0a0
	          		Motor_Rotate_Right(25);
 8002870:	2019      	movs	r0, #25
 8002872:	f001 fc44 	bl	80040fe <Motor_Rotate_Right>
	          		if (HAL_GetTick() - last_debug_print > 500) {
 8002876:	f002 fcb3 	bl	80051e0 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	4bad      	ldr	r3, [pc, #692]	@ (8002b34 <main+0x1094>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002886:	f240 8338 	bls.w	8002efa <main+0x145a>
	          			printf("Putar 180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
 800288a:	4bab      	ldr	r3, [pc, #684]	@ (8002b38 <main+0x1098>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4618      	mov	r0, r3
 8002890:	f7fd fe5a 	bl	8000548 <__aeabi_f2d>
 8002894:	4602      	mov	r2, r0
 8002896:	460b      	mov	r3, r1
 8002898:	48a8      	ldr	r0, [pc, #672]	@ (8002b3c <main+0x109c>)
 800289a:	f007 ff89 	bl	800a7b0 <iprintf>
	          			last_debug_print = HAL_GetTick();
 800289e:	f002 fc9f 	bl	80051e0 <HAL_GetTick>
 80028a2:	4603      	mov	r3, r0
 80028a4:	4aa3      	ldr	r2, [pc, #652]	@ (8002b34 <main+0x1094>)
 80028a6:	6013      	str	r3, [r2, #0]
	          	break;
 80028a8:	e327      	b.n	8002efa <main+0x145a>

	          case STATE_LINTASAN_3_KOREKSI_LURUS:
	          	// Timeout check - maksimal 5 detik untuk koreksi
	          	            if (HAL_GetTick() - waktu_mulai_koreksi > 5000) {
 80028aa:	f002 fc99 	bl	80051e0 <HAL_GetTick>
 80028ae:	4602      	mov	r2, r0
 80028b0:	4ba3      	ldr	r3, [pc, #652]	@ (8002b40 <main+0x10a0>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d908      	bls.n	80028d0 <main+0xe30>
	          	                Motor_Stop_All();
 80028be:	f001 f819 	bl	80038f4 <Motor_Stop_All>
	          	                printf("STATE: Timeout koreksi lurus (5 detik), paksa lanjut.\r\n");
 80028c2:	48a0      	ldr	r0, [pc, #640]	@ (8002b44 <main+0x10a4>)
 80028c4:	f007 ffdc 	bl	800a880 <puts>
	          	                keadaan_robot = STATE_LINTASAN_4_MAJU;
 80028c8:	4b9f      	ldr	r3, [pc, #636]	@ (8002b48 <main+0x10a8>)
 80028ca:	2213      	movs	r2, #19
 80028cc:	701a      	strb	r2, [r3, #0]
	          	                break;
 80028ce:	e317      	b.n	8002f00 <main+0x1460>
	          	            }

	          	            // Validasi: Pastikan sensor samping kanan (G & H) mendeteksi dinding
	          	            if ( (sensor_c > 0 && sensor_c < 50) && (sensor_d > 0 && sensor_d < 50) ) {
 80028d0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80028d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028dc:	f340 80bb 	ble.w	8002a56 <main+0xfb6>
 80028e0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80028e4:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8002b4c <main+0x10ac>
 80028e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f0:	f140 80b1 	bpl.w	8002a56 <main+0xfb6>
 80028f4:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80028f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002900:	f340 80a9 	ble.w	8002a56 <main+0xfb6>
 8002904:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002908:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 8002b4c <main+0x10ac>
 800290c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002914:	f140 809f 	bpl.w	8002a56 <main+0xfb6>

	          	                float selisih_samping = fabs(sensor_c - sensor_d);
 8002918:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800291c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002920:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002924:	eef0 7ae7 	vabs.f32	s15, s15
 8002928:	edc7 7a02 	vstr	s15, [r7, #8]

	          	                if (selisih_samping > 0.5f) {
 800292c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002930:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002934:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800293c:	dd53      	ble.n	80029e6 <main+0xf46>
	          	                    // Robot belum lurus, perlu koreksi
	          	                    counter_koreksi_stabil = 0;  // Reset counter stabilitas
 800293e:	4b84      	ldr	r3, [pc, #528]	@ (8002b50 <main+0x10b0>)
 8002940:	2200      	movs	r2, #0
 8002942:	701a      	strb	r2, [r3, #0]

	          	                    if (sensor_c > sensor_d) {
 8002944:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8002948:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800294c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002954:	dd23      	ble.n	800299e <main+0xefe>
	          	                        // Kondisi: Bagian DEPAN robot lebih jauh dari dinding kanan
	          	                        // Artinya: Ekor robot lebih dekat ke dinding (robot miring ke kiri)
	          	                        // Solusi: Putar KANAN untuk meluruskan
	          	                        printf("Koreksi: Putar kanan | C:%.1f > D:%.1f | Diff:%.1f\r\n",
 8002956:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002958:	f7fd fdf6 	bl	8000548 <__aeabi_f2d>
 800295c:	4680      	mov	r8, r0
 800295e:	4689      	mov	r9, r1
 8002960:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002962:	f7fd fdf1 	bl	8000548 <__aeabi_f2d>
 8002966:	4604      	mov	r4, r0
 8002968:	460d      	mov	r5, r1
 800296a:	68b8      	ldr	r0, [r7, #8]
 800296c:	f7fd fdec 	bl	8000548 <__aeabi_f2d>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002978:	e9cd 4500 	strd	r4, r5, [sp]
 800297c:	4642      	mov	r2, r8
 800297e:	464b      	mov	r3, r9
 8002980:	4874      	ldr	r0, [pc, #464]	@ (8002b54 <main+0x10b4>)
 8002982:	f007 ff15 	bl	800a7b0 <iprintf>
	          	                               sensor_c, sensor_d, selisih_samping);
	          	                        Motor_Rotate_Left(25);
 8002986:	2019      	movs	r0, #25
 8002988:	f001 fb8d 	bl	80040a6 <Motor_Rotate_Left>
	          	                        HAL_Delay(100);
 800298c:	2064      	movs	r0, #100	@ 0x64
 800298e:	f002 fc33 	bl	80051f8 <HAL_Delay>
	          	                        Motor_Stop_All();
 8002992:	f000 ffaf 	bl	80038f4 <Motor_Stop_All>
	          	                        HAL_Delay(50);
 8002996:	2032      	movs	r0, #50	@ 0x32
 8002998:	f002 fc2e 	bl	80051f8 <HAL_Delay>
	          	            if ( (sensor_c > 0 && sensor_c < 50) && (sensor_d > 0 && sensor_d < 50) ) {
 800299c:	e075      	b.n	8002a8a <main+0xfea>

	          	                    } else {
	          	                        // Kondisi: Bagian BELAKANG robot lebih jauh dari dinding kanan
	          	                        // Artinya: Kepala robot lebih dekat ke dinding (robot miring ke kanan)
	          	                        // Solusi: Putar KIRI untuk meluruskan
	          	                        printf("Koreksi: Putar kiri | G:%.1f > H:%.1f | Diff:%.1f\r\n",
 800299e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80029a0:	f7fd fdd2 	bl	8000548 <__aeabi_f2d>
 80029a4:	4680      	mov	r8, r0
 80029a6:	4689      	mov	r9, r1
 80029a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80029aa:	f7fd fdcd 	bl	8000548 <__aeabi_f2d>
 80029ae:	4604      	mov	r4, r0
 80029b0:	460d      	mov	r5, r1
 80029b2:	68b8      	ldr	r0, [r7, #8]
 80029b4:	f7fd fdc8 	bl	8000548 <__aeabi_f2d>
 80029b8:	4602      	mov	r2, r0
 80029ba:	460b      	mov	r3, r1
 80029bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80029c0:	e9cd 4500 	strd	r4, r5, [sp]
 80029c4:	4642      	mov	r2, r8
 80029c6:	464b      	mov	r3, r9
 80029c8:	4863      	ldr	r0, [pc, #396]	@ (8002b58 <main+0x10b8>)
 80029ca:	f007 fef1 	bl	800a7b0 <iprintf>
	          	                               sensor_c, sensor_d, selisih_samping);
	          	                        Motor_Rotate_Right(25);
 80029ce:	2019      	movs	r0, #25
 80029d0:	f001 fb95 	bl	80040fe <Motor_Rotate_Right>
	          	                        HAL_Delay(100);
 80029d4:	2064      	movs	r0, #100	@ 0x64
 80029d6:	f002 fc0f 	bl	80051f8 <HAL_Delay>
	          	                        Motor_Stop_All();
 80029da:	f000 ff8b 	bl	80038f4 <Motor_Stop_All>
	          	                        HAL_Delay(50);
 80029de:	2032      	movs	r0, #50	@ 0x32
 80029e0:	f002 fc0a 	bl	80051f8 <HAL_Delay>
	          	            if ( (sensor_c > 0 && sensor_c < 50) && (sensor_d > 0 && sensor_d < 50) ) {
 80029e4:	e051      	b.n	8002a8a <main+0xfea>
	          	                    }

	          	                } else {
	          	                    // Robot sudah cukup lurus (selisih <= 0.5cm)
	          	                    counter_koreksi_stabil++;
 80029e6:	4b5a      	ldr	r3, [pc, #360]	@ (8002b50 <main+0x10b0>)
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	3301      	adds	r3, #1
 80029ec:	b2da      	uxtb	r2, r3
 80029ee:	4b58      	ldr	r3, [pc, #352]	@ (8002b50 <main+0x10b0>)
 80029f0:	701a      	strb	r2, [r3, #0]
	          	                    printf("Lurus! C:%.1f D:%.1f | Diff:%.1f | Stabil:%d/3\r\n",
 80029f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80029f4:	f7fd fda8 	bl	8000548 <__aeabi_f2d>
 80029f8:	4680      	mov	r8, r0
 80029fa:	4689      	mov	r9, r1
 80029fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80029fe:	f7fd fda3 	bl	8000548 <__aeabi_f2d>
 8002a02:	4604      	mov	r4, r0
 8002a04:	460d      	mov	r5, r1
 8002a06:	68b8      	ldr	r0, [r7, #8]
 8002a08:	f7fd fd9e 	bl	8000548 <__aeabi_f2d>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	460b      	mov	r3, r1
 8002a10:	494f      	ldr	r1, [pc, #316]	@ (8002b50 <main+0x10b0>)
 8002a12:	7809      	ldrb	r1, [r1, #0]
 8002a14:	9104      	str	r1, [sp, #16]
 8002a16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a1a:	e9cd 4500 	strd	r4, r5, [sp]
 8002a1e:	4642      	mov	r2, r8
 8002a20:	464b      	mov	r3, r9
 8002a22:	484e      	ldr	r0, [pc, #312]	@ (8002b5c <main+0x10bc>)
 8002a24:	f007 fec4 	bl	800a7b0 <iprintf>
	          	                           sensor_c, sensor_d, selisih_samping, counter_koreksi_stabil);

	          	                    if (counter_koreksi_stabil >= 3) {
 8002a28:	4b49      	ldr	r3, [pc, #292]	@ (8002b50 <main+0x10b0>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d90c      	bls.n	8002a4a <main+0xfaa>
	          	                        // Validasi: Sudah lurus 3x pembacaan berturut-turut
	          	                        Motor_Stop_All();
 8002a30:	f000 ff60 	bl	80038f4 <Motor_Stop_All>
	          	                        printf("STATE: Koreksi lurus SELESAI! Lanjut manuver belakang.\r\n");
 8002a34:	484a      	ldr	r0, [pc, #296]	@ (8002b60 <main+0x10c0>)
 8002a36:	f007 ff23 	bl	800a880 <puts>
	          	                        HAL_Delay(1000);
 8002a3a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a3e:	f002 fbdb 	bl	80051f8 <HAL_Delay>
	          	                        keadaan_robot = STATE_LINTASAN_4_MAJU;
 8002a42:	4b41      	ldr	r3, [pc, #260]	@ (8002b48 <main+0x10a8>)
 8002a44:	2213      	movs	r2, #19
 8002a46:	701a      	strb	r2, [r3, #0]
	          	            if ( (sensor_c > 0 && sensor_c < 50) && (sensor_d > 0 && sensor_d < 50) ) {
 8002a48:	e01f      	b.n	8002a8a <main+0xfea>
	          	                    } else {
	          	                        // Tunggu pembacaan sensor berikutnya untuk validasi
	          	                        Motor_Stop_All();
 8002a4a:	f000 ff53 	bl	80038f4 <Motor_Stop_All>
	          	                        HAL_Delay(100);
 8002a4e:	2064      	movs	r0, #100	@ 0x64
 8002a50:	f002 fbd2 	bl	80051f8 <HAL_Delay>
	          	            if ( (sensor_c > 0 && sensor_c < 50) && (sensor_d > 0 && sensor_d < 50) ) {
 8002a54:	e019      	b.n	8002a8a <main+0xfea>
	          	                    }
	          	                }

	          	            } else {
	          	                // Sensor samping kanan tidak mendeteksi dinding (nilai 0 atau > 50cm)
	          	                printf("Warning: Dinding samping kanan tidak terdeteksi (C:%.1f D:%.1f)\r\n",
 8002a56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002a58:	f7fd fd76 	bl	8000548 <__aeabi_f2d>
 8002a5c:	4604      	mov	r4, r0
 8002a5e:	460d      	mov	r5, r1
 8002a60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002a62:	f7fd fd71 	bl	8000548 <__aeabi_f2d>
 8002a66:	4602      	mov	r2, r0
 8002a68:	460b      	mov	r3, r1
 8002a6a:	e9cd 2300 	strd	r2, r3, [sp]
 8002a6e:	4622      	mov	r2, r4
 8002a70:	462b      	mov	r3, r5
 8002a72:	483c      	ldr	r0, [pc, #240]	@ (8002b64 <main+0x10c4>)
 8002a74:	f007 fe9c 	bl	800a7b0 <iprintf>
	          	                       sensor_c, sensor_d);
	          	                printf("STATE: Skip koreksi, langsung ke maju.\r\n");
 8002a78:	483b      	ldr	r0, [pc, #236]	@ (8002b68 <main+0x10c8>)
 8002a7a:	f007 ff01 	bl	800a880 <puts>
	          	                Motor_Stop_All();
 8002a7e:	f000 ff39 	bl	80038f4 <Motor_Stop_All>
	          	                keadaan_robot = STATE_LINTASAN_4_MAJU;
 8002a82:	4b31      	ldr	r3, [pc, #196]	@ (8002b48 <main+0x10a8>)
 8002a84:	2213      	movs	r2, #19
 8002a86:	701a      	strb	r2, [r3, #0]
	          	            }
	          	break;
 8002a88:	e23a      	b.n	8002f00 <main+0x1460>
 8002a8a:	e239      	b.n	8002f00 <main+0x1460>

	          case STATE_LINTASAN_4_MAJU:
	          	// Cek kondisi transisi state: jika ada halangan di depan
	          	        	if (ada_halangan_depan) {
 8002a8c:	7cfb      	ldrb	r3, [r7, #19]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d008      	beq.n	8002aa4 <main+0x1004>
	          	        		Motor_Stop_All();
 8002a92:	f000 ff2f 	bl	80038f4 <Motor_Stop_All>
	          	        		printf("STATE: Halangan depan terdeteksi. Masuk ke manuver.\r\n");
 8002a96:	4835      	ldr	r0, [pc, #212]	@ (8002b6c <main+0x10cc>)
 8002a98:	f007 fef2 	bl	800a880 <puts>
	          	        		keadaan_robot = STATE_LINTASAN_4_PUTAR_BALIK;
 8002a9c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b48 <main+0x10a8>)
 8002a9e:	2214      	movs	r2, #20
 8002aa0:	701a      	strb	r2, [r3, #0]
	          	        		break; // Langsung keluar untuk iterasi berikutnya
 8002aa2:	e22d      	b.n	8002f00 <main+0x1460>
	          	        	}

	          	        	// Jika sedang dalam periode gerak, lakukan wall following
	          	        	if (sedang_bergerak) {
 8002aa4:	4b32      	ldr	r3, [pc, #200]	@ (8002b70 <main+0x10d0>)
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d01b      	beq.n	8002ae4 <main+0x1044>
	          	        		if (sensor_a > batas_jarak_depan || sensor_b > batas_jarak_depan) {
 8002aac:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002ab0:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002ab4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002abc:	dc08      	bgt.n	8002ad0 <main+0x1030>
 8002abe:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002ac2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8002ac6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ace:	dd03      	ble.n	8002ad8 <main+0x1038>
	          	        			Motor_Forward(kecepatan_motor);
 8002ad0:	200f      	movs	r0, #15
 8002ad2:	f001 faa7 	bl	8004024 <Motor_Forward>
 8002ad6:	e005      	b.n	8002ae4 <main+0x1044>
	          	        		} else {
	          	        			// Target tercapai, berhenti
	          	        			Motor_Stop_All();
 8002ad8:	f000 ff0c 	bl	80038f4 <Motor_Stop_All>
	          	        			HAL_Delay(2000);
 8002adc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002ae0:	f002 fb8a 	bl	80051f8 <HAL_Delay>
	          	        		}
	          	        	}
	          	        	waktu_mulai_putar_neg_180 = HAL_GetTick(); // Mulai timer untuk timeout
 8002ae4:	f002 fb7c 	bl	80051e0 <HAL_GetTick>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	4a22      	ldr	r2, [pc, #136]	@ (8002b74 <main+0x10d4>)
 8002aec:	6013      	str	r3, [r2, #0]
	          	        	yawAngle_deg = 0.0f;
 8002aee:	4b12      	ldr	r3, [pc, #72]	@ (8002b38 <main+0x1098>)
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
	               break;
 8002af6:	e203      	b.n	8002f00 <main+0x1460>

	          case STATE_LINTASAN_4_PUTAR_BALIK:
	          	// Timeout protection - maksimal 10 detik untuk putar 180
	          	            if (HAL_GetTick() - waktu_mulai_putar_neg_180 > 5000) {
 8002af8:	f002 fb72 	bl	80051e0 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	4b1d      	ldr	r3, [pc, #116]	@ (8002b74 <main+0x10d4>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d937      	bls.n	8002b7c <main+0x10dc>
	          	                Motor_Stop_All();
 8002b0c:	f000 fef2 	bl	80038f4 <Motor_Stop_All>
	          	                printf("STATE L4: Timeout putar -180 (10 detik), paksa lanjut!\r\n");
 8002b10:	4819      	ldr	r0, [pc, #100]	@ (8002b78 <main+0x10d8>)
 8002b12:	f007 feb5 	bl	800a880 <puts>
	          	                keadaan_robot = STATE_LINTASAN_4_MUNDUR_KOREKSI;
 8002b16:	4b0c      	ldr	r3, [pc, #48]	@ (8002b48 <main+0x10a8>)
 8002b18:	2215      	movs	r2, #21
 8002b1a:	701a      	strb	r2, [r3, #0]
	          	                waktu_mulai_koreksi = HAL_GetTick();
 8002b1c:	f002 fb60 	bl	80051e0 <HAL_GetTick>
 8002b20:	4603      	mov	r3, r0
 8002b22:	4a07      	ldr	r2, [pc, #28]	@ (8002b40 <main+0x10a0>)
 8002b24:	6013      	str	r3, [r2, #0]
	          	                counter_koreksi_stabil = 0;
 8002b26:	4b0a      	ldr	r3, [pc, #40]	@ (8002b50 <main+0x10b0>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	701a      	strb	r2, [r3, #0]
	          	                waktu_mulai_putar_neg_180 = 0;
 8002b2c:	4b11      	ldr	r3, [pc, #68]	@ (8002b74 <main+0x10d4>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	601a      	str	r2, [r3, #0]
	          	                break;
 8002b32:	e1e5      	b.n	8002f00 <main+0x1460>
 8002b34:	200007dc 	.word	0x200007dc
 8002b38:	200007c8 	.word	0x200007c8
 8002b3c:	0800ee9c 	.word	0x0800ee9c
 8002b40:	20000754 	.word	0x20000754
 8002b44:	0800eb14 	.word	0x0800eb14
 8002b48:	20000748 	.word	0x20000748
 8002b4c:	42480000 	.word	0x42480000
 8002b50:	20000758 	.word	0x20000758
 8002b54:	0800f0d8 	.word	0x0800f0d8
 8002b58:	0800eb84 	.word	0x0800eb84
 8002b5c:	0800f110 	.word	0x0800f110
 8002b60:	0800ebec 	.word	0x0800ebec
 8002b64:	0800f144 	.word	0x0800f144
 8002b68:	0800f188 	.word	0x0800f188
 8002b6c:	0800e940 	.word	0x0800e940
 8002b70:	20000750 	.word	0x20000750
 8002b74:	20000768 	.word	0x20000768
 8002b78:	0800f1b0 	.word	0x0800f1b0
	          	            }

	          	            // Cek apakah sudah putar lebih dari 180 (menggunakan absolute value)
	          	            if (yawAngle_deg < -300.0f) {
 8002b7c:	4bc0      	ldr	r3, [pc, #768]	@ (8002e80 <main+0x13e0>)
 8002b7e:	edd3 7a00 	vldr	s15, [r3]
 8002b82:	ed9f 7ac0 	vldr	s14, [pc, #768]	@ 8002e84 <main+0x13e4>
 8002b86:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b8e:	d521      	bpl.n	8002bd4 <main+0x1134>
	          	                // Sudah putar 180 (meskipun belum tentu lurus)
	          	                Motor_Stop_All();
 8002b90:	f000 feb0 	bl	80038f4 <Motor_Stop_All>
	          	                printf("STATE L4: Putaran -180 SELESAI! Yaw angle: %.1f\r\n", yawAngle_deg);
 8002b94:	4bba      	ldr	r3, [pc, #744]	@ (8002e80 <main+0x13e0>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7fd fcd5 	bl	8000548 <__aeabi_f2d>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	48b9      	ldr	r0, [pc, #740]	@ (8002e88 <main+0x13e8>)
 8002ba4:	f007 fe04 	bl	800a7b0 <iprintf>
	          	                HAL_Delay(500);
 8002ba8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002bac:	f002 fb24 	bl	80051f8 <HAL_Delay>

	          	                // Transisi ke koreksi lurus dengan sensor belakang
	          	                printf("STATE L4: Masuk mundur koreksi.\r\n");
 8002bb0:	48b6      	ldr	r0, [pc, #728]	@ (8002e8c <main+0x13ec>)
 8002bb2:	f007 fe65 	bl	800a880 <puts>
	          	                keadaan_robot = STATE_LINTASAN_4_MUNDUR_KOREKSI;
 8002bb6:	4bb6      	ldr	r3, [pc, #728]	@ (8002e90 <main+0x13f0>)
 8002bb8:	2215      	movs	r2, #21
 8002bba:	701a      	strb	r2, [r3, #0]
	          	                waktu_mulai_koreksi = HAL_GetTick();
 8002bbc:	f002 fb10 	bl	80051e0 <HAL_GetTick>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	4ab4      	ldr	r2, [pc, #720]	@ (8002e94 <main+0x13f4>)
 8002bc4:	6013      	str	r3, [r2, #0]
	          	                counter_koreksi_stabil = 0;
 8002bc6:	4bb4      	ldr	r3, [pc, #720]	@ (8002e98 <main+0x13f8>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	701a      	strb	r2, [r3, #0]
	          	                waktu_mulai_putar_neg_180 = 0;
 8002bcc:	4bb3      	ldr	r3, [pc, #716]	@ (8002e9c <main+0x13fc>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	601a      	str	r2, [r3, #0]
	          	                if (HAL_GetTick() - last_debug_print > 500) {
	          	                    printf("Putar -180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
	          	                    last_debug_print = HAL_GetTick();
	          	                }
	          	            }
	          	break;
 8002bd2:	e194      	b.n	8002efe <main+0x145e>
	          	                Motor_Rotate_Left(25);
 8002bd4:	2019      	movs	r0, #25
 8002bd6:	f001 fa66 	bl	80040a6 <Motor_Rotate_Left>
	          	                if (HAL_GetTick() - last_debug_print > 500) {
 8002bda:	f002 fb01 	bl	80051e0 <HAL_GetTick>
 8002bde:	4602      	mov	r2, r0
 8002be0:	4baf      	ldr	r3, [pc, #700]	@ (8002ea0 <main+0x1400>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002bea:	f240 8188 	bls.w	8002efe <main+0x145e>
	          	                    printf("Putar -180: Yaw=%.1f | Target=180\r\n", yawAngle_deg);
 8002bee:	4ba4      	ldr	r3, [pc, #656]	@ (8002e80 <main+0x13e0>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7fd fca8 	bl	8000548 <__aeabi_f2d>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	460b      	mov	r3, r1
 8002bfc:	48a9      	ldr	r0, [pc, #676]	@ (8002ea4 <main+0x1404>)
 8002bfe:	f007 fdd7 	bl	800a7b0 <iprintf>
	          	                    last_debug_print = HAL_GetTick();
 8002c02:	f002 faed 	bl	80051e0 <HAL_GetTick>
 8002c06:	4603      	mov	r3, r0
 8002c08:	4aa5      	ldr	r2, [pc, #660]	@ (8002ea0 <main+0x1400>)
 8002c0a:	6013      	str	r3, [r2, #0]
	          	break;
 8002c0c:	e177      	b.n	8002efe <main+0x145e>

	          case STATE_LINTASAN_4_MUNDUR_KOREKSI:
	          	if (sensor_e > batas_jarak_belakang && sensor_f > batas_jarak_belakang) {
 8002c0e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c12:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002c16:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c1e:	dd0c      	ble.n	8002c3a <main+0x119a>
 8002c20:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c24:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8002c28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c30:	dd03      	ble.n	8002c3a <main+0x119a>
	          	        	                // Masih jauh, lanjutkan mundur pelan
	          	        	                Motor_Reverse(kecepatan_motor);
 8002c32:	200f      	movs	r0, #15
 8002c34:	f001 fa15 	bl	8004062 <Motor_Reverse>
	          	        	                // Target tercapai, berhenti
	          	        	                Motor_Stop_All();
	          	        	                printf("Mentok Siap koreksi!\r\n");
	          	        	                keadaan_robot = STATE_LINTASAN_4_KOREKSI_LURUS;
	          	        	            }
	          	break;
 8002c38:	e162      	b.n	8002f00 <main+0x1460>
	          	        	                Motor_Stop_All();
 8002c3a:	f000 fe5b 	bl	80038f4 <Motor_Stop_All>
	          	        	                printf("Mentok Siap koreksi!\r\n");
 8002c3e:	489a      	ldr	r0, [pc, #616]	@ (8002ea8 <main+0x1408>)
 8002c40:	f007 fe1e 	bl	800a880 <puts>
	          	        	                keadaan_robot = STATE_LINTASAN_4_KOREKSI_LURUS;
 8002c44:	4b92      	ldr	r3, [pc, #584]	@ (8002e90 <main+0x13f0>)
 8002c46:	2216      	movs	r2, #22
 8002c48:	701a      	strb	r2, [r3, #0]
	          	break;
 8002c4a:	e159      	b.n	8002f00 <main+0x1460>

	          case STATE_LINTASAN_4_KOREKSI_LURUS:
	          	// Timeout check - maksimal 5 detik untuk koreksi
	          	            if (HAL_GetTick() - waktu_mulai_koreksi > 5000) {
 8002c4c:	f002 fac8 	bl	80051e0 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	4b90      	ldr	r3, [pc, #576]	@ (8002e94 <main+0x13f4>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d910      	bls.n	8002c82 <main+0x11e2>
	          	                Motor_Stop_All();
 8002c60:	f000 fe48 	bl	80038f4 <Motor_Stop_All>
	          	                printf("STATE L4: Timeout koreksi lurus (5 detik), paksa lanjut.\r\n");
 8002c64:	4891      	ldr	r0, [pc, #580]	@ (8002eac <main+0x140c>)
 8002c66:	f007 fe0b 	bl	800a880 <puts>
	          	                keadaan_robot = STATE_SELESAI;
 8002c6a:	4b89      	ldr	r3, [pc, #548]	@ (8002e90 <main+0x13f0>)
 8002c6c:	2217      	movs	r2, #23
 8002c6e:	701a      	strb	r2, [r3, #0]
	          	                waktu_terakhir_gerak = HAL_GetTick();
 8002c70:	f002 fab6 	bl	80051e0 <HAL_GetTick>
 8002c74:	4603      	mov	r3, r0
 8002c76:	4a8e      	ldr	r2, [pc, #568]	@ (8002eb0 <main+0x1410>)
 8002c78:	6013      	str	r3, [r2, #0]
	          	                sedang_bergerak = true;
 8002c7a:	4b8e      	ldr	r3, [pc, #568]	@ (8002eb4 <main+0x1414>)
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	701a      	strb	r2, [r3, #0]
	          	                break;
 8002c80:	e13e      	b.n	8002f00 <main+0x1460>
	          	            }

	          	            // Validasi: Pastikan sensor belakang (E & F) mendeteksi dinding
	          	            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002c82:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c8e:	f340 80c3 	ble.w	8002e18 <main+0x1378>
 8002c92:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c96:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8002eb8 <main+0x1418>
 8002c9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca2:	f140 80b9 	bpl.w	8002e18 <main+0x1378>
 8002ca6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002caa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb2:	f340 80b1 	ble.w	8002e18 <main+0x1378>
 8002cb6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cba:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8002eb8 <main+0x1418>
 8002cbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc6:	f140 80a7 	bpl.w	8002e18 <main+0x1378>

	          	                float selisih_belakang = fabs(sensor_e - sensor_f);
 8002cca:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002cce:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cd6:	eef0 7ae7 	vabs.f32	s15, s15
 8002cda:	edc7 7a03 	vstr	s15, [r7, #12]

	          	                if (selisih_belakang > 1.0f) {
 8002cde:	edd7 7a03 	vldr	s15, [r7, #12]
 8002ce2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002ce6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cee:	dd53      	ble.n	8002d98 <main+0x12f8>
	          	                    // Robot belum lurus, perlu koreksi
	          	                    counter_koreksi_stabil = 0;  // Reset counter stabilitas
 8002cf0:	4b69      	ldr	r3, [pc, #420]	@ (8002e98 <main+0x13f8>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	701a      	strb	r2, [r3, #0]

	          	                    if (sensor_e > sensor_f) {
 8002cf6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8002cfa:	edd7 7a08 	vldr	s15, [r7, #32]
 8002cfe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d06:	dd23      	ble.n	8002d50 <main+0x12b0>
	          	                        // Sensor E (belakang kiri) lebih jauh
	          	                        // Putar kiri untuk luruskan
	          	                        printf("Koreksi L4: Putar kiri | E:%.1f > F:%.1f | Diff:%.1f\r\n",
 8002d08:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002d0a:	f7fd fc1d 	bl	8000548 <__aeabi_f2d>
 8002d0e:	4680      	mov	r8, r0
 8002d10:	4689      	mov	r9, r1
 8002d12:	6a38      	ldr	r0, [r7, #32]
 8002d14:	f7fd fc18 	bl	8000548 <__aeabi_f2d>
 8002d18:	4604      	mov	r4, r0
 8002d1a:	460d      	mov	r5, r1
 8002d1c:	68f8      	ldr	r0, [r7, #12]
 8002d1e:	f7fd fc13 	bl	8000548 <__aeabi_f2d>
 8002d22:	4602      	mov	r2, r0
 8002d24:	460b      	mov	r3, r1
 8002d26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d2a:	e9cd 4500 	strd	r4, r5, [sp]
 8002d2e:	4642      	mov	r2, r8
 8002d30:	464b      	mov	r3, r9
 8002d32:	4862      	ldr	r0, [pc, #392]	@ (8002ebc <main+0x141c>)
 8002d34:	f007 fd3c 	bl	800a7b0 <iprintf>
	          	                               sensor_e, sensor_f, selisih_belakang);
	          	                        Motor_Rotate_Left(25);
 8002d38:	2019      	movs	r0, #25
 8002d3a:	f001 f9b4 	bl	80040a6 <Motor_Rotate_Left>
	          	                        HAL_Delay(100);
 8002d3e:	2064      	movs	r0, #100	@ 0x64
 8002d40:	f002 fa5a 	bl	80051f8 <HAL_Delay>
	          	                        Motor_Stop_All();
 8002d44:	f000 fdd6 	bl	80038f4 <Motor_Stop_All>
	          	                        HAL_Delay(50);
 8002d48:	2032      	movs	r0, #50	@ 0x32
 8002d4a:	f002 fa55 	bl	80051f8 <HAL_Delay>
	          	            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002d4e:	e085      	b.n	8002e5c <main+0x13bc>

	          	                    } else {
	          	                        // Sensor F (belakang kanan) lebih jauh
	          	                        // Putar kanan untuk luruskan
	          	                        printf("Koreksi L4: Putar kanan | F:%.1f > E:%.1f | Diff:%.1f\r\n",
 8002d50:	6a38      	ldr	r0, [r7, #32]
 8002d52:	f7fd fbf9 	bl	8000548 <__aeabi_f2d>
 8002d56:	4680      	mov	r8, r0
 8002d58:	4689      	mov	r9, r1
 8002d5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002d5c:	f7fd fbf4 	bl	8000548 <__aeabi_f2d>
 8002d60:	4604      	mov	r4, r0
 8002d62:	460d      	mov	r5, r1
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	f7fd fbef 	bl	8000548 <__aeabi_f2d>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d72:	e9cd 4500 	strd	r4, r5, [sp]
 8002d76:	4642      	mov	r2, r8
 8002d78:	464b      	mov	r3, r9
 8002d7a:	4851      	ldr	r0, [pc, #324]	@ (8002ec0 <main+0x1420>)
 8002d7c:	f007 fd18 	bl	800a7b0 <iprintf>
	          	                               sensor_f, sensor_e, selisih_belakang);
	          	                        Motor_Rotate_Right(25);
 8002d80:	2019      	movs	r0, #25
 8002d82:	f001 f9bc 	bl	80040fe <Motor_Rotate_Right>
	          	                        HAL_Delay(100);
 8002d86:	2064      	movs	r0, #100	@ 0x64
 8002d88:	f002 fa36 	bl	80051f8 <HAL_Delay>
	          	                        Motor_Stop_All();
 8002d8c:	f000 fdb2 	bl	80038f4 <Motor_Stop_All>
	          	                        HAL_Delay(50);
 8002d90:	2032      	movs	r0, #50	@ 0x32
 8002d92:	f002 fa31 	bl	80051f8 <HAL_Delay>
	          	            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002d96:	e061      	b.n	8002e5c <main+0x13bc>
	          	                    }

	          	                } else {
	          	                    // Robot sudah cukup lurus (selisih <= 1.0cm)
	          	                    counter_koreksi_stabil++;
 8002d98:	4b3f      	ldr	r3, [pc, #252]	@ (8002e98 <main+0x13f8>)
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	b2da      	uxtb	r2, r3
 8002da0:	4b3d      	ldr	r3, [pc, #244]	@ (8002e98 <main+0x13f8>)
 8002da2:	701a      	strb	r2, [r3, #0]
	          	                    printf("Lurus L4! E:%.1f F:%.1f | Diff:%.1f | Stabil:%d/3\r\n",
 8002da4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002da6:	f7fd fbcf 	bl	8000548 <__aeabi_f2d>
 8002daa:	4680      	mov	r8, r0
 8002dac:	4689      	mov	r9, r1
 8002dae:	6a38      	ldr	r0, [r7, #32]
 8002db0:	f7fd fbca 	bl	8000548 <__aeabi_f2d>
 8002db4:	4604      	mov	r4, r0
 8002db6:	460d      	mov	r5, r1
 8002db8:	68f8      	ldr	r0, [r7, #12]
 8002dba:	f7fd fbc5 	bl	8000548 <__aeabi_f2d>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	4935      	ldr	r1, [pc, #212]	@ (8002e98 <main+0x13f8>)
 8002dc4:	7809      	ldrb	r1, [r1, #0]
 8002dc6:	9104      	str	r1, [sp, #16]
 8002dc8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002dcc:	e9cd 4500 	strd	r4, r5, [sp]
 8002dd0:	4642      	mov	r2, r8
 8002dd2:	464b      	mov	r3, r9
 8002dd4:	483b      	ldr	r0, [pc, #236]	@ (8002ec4 <main+0x1424>)
 8002dd6:	f007 fceb 	bl	800a7b0 <iprintf>
	          	                           sensor_e, sensor_f, selisih_belakang, counter_koreksi_stabil);

	          	                    if (counter_koreksi_stabil >= 3) {
 8002dda:	4b2f      	ldr	r3, [pc, #188]	@ (8002e98 <main+0x13f8>)
 8002ddc:	781b      	ldrb	r3, [r3, #0]
 8002dde:	2b02      	cmp	r3, #2
 8002de0:	d914      	bls.n	8002e0c <main+0x136c>
	          	                        // Validasi: Sudah lurus 3x pembacaan berturut-turut
	          	                        Motor_Stop_All();
 8002de2:	f000 fd87 	bl	80038f4 <Motor_Stop_All>
	          	                        printf("STATE L4: Koreksi lurus SELESAI! Lanjut Lintasan 3.\r\n");
 8002de6:	4838      	ldr	r0, [pc, #224]	@ (8002ec8 <main+0x1428>)
 8002de8:	f007 fd4a 	bl	800a880 <puts>
	          	                        HAL_Delay(1000);
 8002dec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002df0:	f002 fa02 	bl	80051f8 <HAL_Delay>
	          	                        keadaan_robot = STATE_SELESAI;
 8002df4:	4b26      	ldr	r3, [pc, #152]	@ (8002e90 <main+0x13f0>)
 8002df6:	2217      	movs	r2, #23
 8002df8:	701a      	strb	r2, [r3, #0]
	          	                        waktu_terakhir_gerak = HAL_GetTick();
 8002dfa:	f002 f9f1 	bl	80051e0 <HAL_GetTick>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	4a2b      	ldr	r2, [pc, #172]	@ (8002eb0 <main+0x1410>)
 8002e02:	6013      	str	r3, [r2, #0]
	          	                        sedang_bergerak = true;
 8002e04:	4b2b      	ldr	r3, [pc, #172]	@ (8002eb4 <main+0x1414>)
 8002e06:	2201      	movs	r2, #1
 8002e08:	701a      	strb	r2, [r3, #0]
	          	            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002e0a:	e027      	b.n	8002e5c <main+0x13bc>
	          	                    } else {
	          	                        // Tunggu pembacaan sensor berikutnya untuk validasi
	          	                        Motor_Stop_All();
 8002e0c:	f000 fd72 	bl	80038f4 <Motor_Stop_All>
	          	                        HAL_Delay(100);
 8002e10:	2064      	movs	r0, #100	@ 0x64
 8002e12:	f002 f9f1 	bl	80051f8 <HAL_Delay>
	          	            if ( (sensor_e > 0 && sensor_e < 150) && (sensor_f > 0 && sensor_f < 150) ) {
 8002e16:	e021      	b.n	8002e5c <main+0x13bc>
	          	                    }
	          	                }

	          	            } else {
	          	                // Sensor belakang tidak mendeteksi dinding (nilai 0 atau > 50cm)
	          	                printf("Warning L2: Dinding belakang tidak terdeteksi (E:%.1f F:%.1f)\r\n",
 8002e18:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002e1a:	f7fd fb95 	bl	8000548 <__aeabi_f2d>
 8002e1e:	4604      	mov	r4, r0
 8002e20:	460d      	mov	r5, r1
 8002e22:	6a38      	ldr	r0, [r7, #32]
 8002e24:	f7fd fb90 	bl	8000548 <__aeabi_f2d>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	e9cd 2300 	strd	r2, r3, [sp]
 8002e30:	4622      	mov	r2, r4
 8002e32:	462b      	mov	r3, r5
 8002e34:	4825      	ldr	r0, [pc, #148]	@ (8002ecc <main+0x142c>)
 8002e36:	f007 fcbb 	bl	800a7b0 <iprintf>
	          	                       sensor_e, sensor_f);
	          	                printf("STATE L2: Skip koreksi, langsung ke Lintasan 3.\r\n");
 8002e3a:	4825      	ldr	r0, [pc, #148]	@ (8002ed0 <main+0x1430>)
 8002e3c:	f007 fd20 	bl	800a880 <puts>
	          	                Motor_Stop_All();
 8002e40:	f000 fd58 	bl	80038f4 <Motor_Stop_All>
	          	                keadaan_robot = STATE_SELESAI;
 8002e44:	4b12      	ldr	r3, [pc, #72]	@ (8002e90 <main+0x13f0>)
 8002e46:	2217      	movs	r2, #23
 8002e48:	701a      	strb	r2, [r3, #0]
	          	                waktu_terakhir_gerak = HAL_GetTick();
 8002e4a:	f002 f9c9 	bl	80051e0 <HAL_GetTick>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	4a17      	ldr	r2, [pc, #92]	@ (8002eb0 <main+0x1410>)
 8002e52:	6013      	str	r3, [r2, #0]
	          	                sedang_bergerak = true;
 8002e54:	4b17      	ldr	r3, [pc, #92]	@ (8002eb4 <main+0x1414>)
 8002e56:	2201      	movs	r2, #1
 8002e58:	701a      	strb	r2, [r3, #0]
	          	            }
	          	break;
 8002e5a:	e051      	b.n	8002f00 <main+0x1460>
 8002e5c:	e050      	b.n	8002f00 <main+0x1460>

	          case STATE_SELESAI:
	              printf("STATE: Siklus Selesai. Mengulang dari awal.\r\n");
 8002e5e:	481d      	ldr	r0, [pc, #116]	@ (8002ed4 <main+0x1434>)
 8002e60:	f007 fd0e 	bl	800a880 <puts>
	              HAL_Delay(2000);
 8002e64:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002e68:	f002 f9c6 	bl	80051f8 <HAL_Delay>
	              keadaan_robot = STATE_START;
 8002e6c:	4b08      	ldr	r3, [pc, #32]	@ (8002e90 <main+0x13f0>)
 8002e6e:	2201      	movs	r2, #1
 8002e70:	701a      	strb	r2, [r3, #0]
	              break;
 8002e72:	e045      	b.n	8002f00 <main+0x1460>

	          case STATE_ERROR:
	              printf("STATE: ERROR! Robot berhenti.\r\n");
 8002e74:	4818      	ldr	r0, [pc, #96]	@ (8002ed8 <main+0x1438>)
 8002e76:	f007 fd03 	bl	800a880 <puts>
	              Motor_Stop_All();
 8002e7a:	f000 fd3b 	bl	80038f4 <Motor_Stop_All>
	              break;
 8002e7e:	e03f      	b.n	8002f00 <main+0x1460>
 8002e80:	200007c8 	.word	0x200007c8
 8002e84:	c3960000 	.word	0xc3960000
 8002e88:	0800f1ec 	.word	0x0800f1ec
 8002e8c:	0800f224 	.word	0x0800f224
 8002e90:	20000748 	.word	0x20000748
 8002e94:	20000754 	.word	0x20000754
 8002e98:	20000758 	.word	0x20000758
 8002e9c:	20000768 	.word	0x20000768
 8002ea0:	200007e0 	.word	0x200007e0
 8002ea4:	0800f248 	.word	0x0800f248
 8002ea8:	0800eec4 	.word	0x0800eec4
 8002eac:	0800f270 	.word	0x0800f270
 8002eb0:	2000074c 	.word	0x2000074c
 8002eb4:	20000750 	.word	0x20000750
 8002eb8:	43160000 	.word	0x43160000
 8002ebc:	0800f2ac 	.word	0x0800f2ac
 8002ec0:	0800f2e4 	.word	0x0800f2e4
 8002ec4:	0800f31c 	.word	0x0800f31c
 8002ec8:	0800f350 	.word	0x0800f350
 8002ecc:	0800eff4 	.word	0x0800eff4
 8002ed0:	0800f034 	.word	0x0800f034
 8002ed4:	0800f388 	.word	0x0800f388
 8002ed8:	0800f3b8 	.word	0x0800f3b8

	          default:
	              printf("STATE: undefined! Masuk ke mode Error.\r\n");
 8002edc:	480b      	ldr	r0, [pc, #44]	@ (8002f0c <main+0x146c>)
 8002ede:	f007 fccf 	bl	800a880 <puts>
	              keadaan_robot = STATE_ERROR;
 8002ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8002f10 <main+0x1470>)
 8002ee4:	2218      	movs	r2, #24
 8002ee6:	701a      	strb	r2, [r3, #0]
	              break;
 8002ee8:	e00a      	b.n	8002f00 <main+0x1460>
	              break;
 8002eea:	bf00      	nop
 8002eec:	e008      	b.n	8002f00 <main+0x1460>
	           break;
 8002eee:	bf00      	nop
 8002ef0:	e006      	b.n	8002f00 <main+0x1460>
	              break;
 8002ef2:	bf00      	nop
 8002ef4:	e004      	b.n	8002f00 <main+0x1460>
	              break;
 8002ef6:	bf00      	nop
 8002ef8:	e002      	b.n	8002f00 <main+0x1460>
	          	break;
 8002efa:	bf00      	nop
 8002efc:	e000      	b.n	8002f00 <main+0x1460>
	          	break;
 8002efe:	bf00      	nop
	      }
	      HAL_Delay(10); // Delay kecil untuk stabilitas
 8002f00:	200a      	movs	r0, #10
 8002f02:	f002 f979 	bl	80051f8 <HAL_Delay>
  {
 8002f06:	f7fe be14 	b.w	8001b32 <main+0x92>
 8002f0a:	bf00      	nop
 8002f0c:	0800f3d8 	.word	0x0800f3d8
 8002f10:	20000748 	.word	0x20000748

08002f14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b094      	sub	sp, #80	@ 0x50
 8002f18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f1a:	f107 0320 	add.w	r3, r7, #32
 8002f1e:	2230      	movs	r2, #48	@ 0x30
 8002f20:	2100      	movs	r1, #0
 8002f22:	4618      	mov	r0, r3
 8002f24:	f007 fdae 	bl	800aa84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f28:	f107 030c 	add.w	r3, r7, #12
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	605a      	str	r2, [r3, #4]
 8002f32:	609a      	str	r2, [r3, #8]
 8002f34:	60da      	str	r2, [r3, #12]
 8002f36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f38:	2300      	movs	r3, #0
 8002f3a:	60bb      	str	r3, [r7, #8]
 8002f3c:	4b28      	ldr	r3, [pc, #160]	@ (8002fe0 <SystemClock_Config+0xcc>)
 8002f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f40:	4a27      	ldr	r2, [pc, #156]	@ (8002fe0 <SystemClock_Config+0xcc>)
 8002f42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f46:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f48:	4b25      	ldr	r3, [pc, #148]	@ (8002fe0 <SystemClock_Config+0xcc>)
 8002f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f50:	60bb      	str	r3, [r7, #8]
 8002f52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f54:	2300      	movs	r3, #0
 8002f56:	607b      	str	r3, [r7, #4]
 8002f58:	4b22      	ldr	r3, [pc, #136]	@ (8002fe4 <SystemClock_Config+0xd0>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a21      	ldr	r2, [pc, #132]	@ (8002fe4 <SystemClock_Config+0xd0>)
 8002f5e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f62:	6013      	str	r3, [r2, #0]
 8002f64:	4b1f      	ldr	r3, [pc, #124]	@ (8002fe4 <SystemClock_Config+0xd0>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f6c:	607b      	str	r3, [r7, #4]
 8002f6e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f70:	2302      	movs	r3, #2
 8002f72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f74:	2301      	movs	r3, #1
 8002f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f78:	2310      	movs	r3, #16
 8002f7a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f7c:	2302      	movs	r3, #2
 8002f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f80:	2300      	movs	r3, #0
 8002f82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002f84:	2308      	movs	r3, #8
 8002f86:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002f88:	23a8      	movs	r3, #168	@ 0xa8
 8002f8a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002f90:	2304      	movs	r3, #4
 8002f92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f94:	f107 0320 	add.w	r3, r7, #32
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f003 fccf 	bl	800693c <HAL_RCC_OscConfig>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002fa4:	f000 fc23 	bl	80037ee <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002fa8:	230f      	movs	r3, #15
 8002faa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002fac:	2302      	movs	r3, #2
 8002fae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002fb4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002fb8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002fba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fbe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002fc0:	f107 030c 	add.w	r3, r7, #12
 8002fc4:	2105      	movs	r1, #5
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f003 ff30 	bl	8006e2c <HAL_RCC_ClockConfig>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002fd2:	f000 fc0c 	bl	80037ee <Error_Handler>
  }
}
 8002fd6:	bf00      	nop
 8002fd8:	3750      	adds	r7, #80	@ 0x50
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	40023800 	.word	0x40023800
 8002fe4:	40007000 	.word	0x40007000

08002fe8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b08a      	sub	sp, #40	@ 0x28
 8002fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fee:	f107 0318 	add.w	r3, r7, #24
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	601a      	str	r2, [r3, #0]
 8002ff6:	605a      	str	r2, [r3, #4]
 8002ff8:	609a      	str	r2, [r3, #8]
 8002ffa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ffc:	f107 0310 	add.w	r3, r7, #16
 8003000:	2200      	movs	r2, #0
 8003002:	601a      	str	r2, [r3, #0]
 8003004:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003006:	463b      	mov	r3, r7
 8003008:	2200      	movs	r2, #0
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	605a      	str	r2, [r3, #4]
 800300e:	609a      	str	r2, [r3, #8]
 8003010:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003012:	4b3d      	ldr	r3, [pc, #244]	@ (8003108 <MX_TIM1_Init+0x120>)
 8003014:	4a3d      	ldr	r2, [pc, #244]	@ (800310c <MX_TIM1_Init+0x124>)
 8003016:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8003018:	4b3b      	ldr	r3, [pc, #236]	@ (8003108 <MX_TIM1_Init+0x120>)
 800301a:	2253      	movs	r2, #83	@ 0x53
 800301c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800301e:	4b3a      	ldr	r3, [pc, #232]	@ (8003108 <MX_TIM1_Init+0x120>)
 8003020:	2200      	movs	r2, #0
 8003022:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003024:	4b38      	ldr	r3, [pc, #224]	@ (8003108 <MX_TIM1_Init+0x120>)
 8003026:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800302a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800302c:	4b36      	ldr	r3, [pc, #216]	@ (8003108 <MX_TIM1_Init+0x120>)
 800302e:	2200      	movs	r2, #0
 8003030:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003032:	4b35      	ldr	r3, [pc, #212]	@ (8003108 <MX_TIM1_Init+0x120>)
 8003034:	2200      	movs	r2, #0
 8003036:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003038:	4b33      	ldr	r3, [pc, #204]	@ (8003108 <MX_TIM1_Init+0x120>)
 800303a:	2200      	movs	r2, #0
 800303c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800303e:	4832      	ldr	r0, [pc, #200]	@ (8003108 <MX_TIM1_Init+0x120>)
 8003040:	f004 f8d4 	bl	80071ec <HAL_TIM_Base_Init>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 800304a:	f000 fbd0 	bl	80037ee <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800304e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003052:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003054:	f107 0318 	add.w	r3, r7, #24
 8003058:	4619      	mov	r1, r3
 800305a:	482b      	ldr	r0, [pc, #172]	@ (8003108 <MX_TIM1_Init+0x120>)
 800305c:	f004 fe66 	bl	8007d2c <HAL_TIM_ConfigClockSource>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8003066:	f000 fbc2 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800306a:	4827      	ldr	r0, [pc, #156]	@ (8003108 <MX_TIM1_Init+0x120>)
 800306c:	f004 fa8e 	bl	800758c <HAL_TIM_IC_Init>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8003076:	f000 fbba 	bl	80037ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800307a:	2300      	movs	r3, #0
 800307c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800307e:	2300      	movs	r3, #0
 8003080:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003082:	f107 0310 	add.w	r3, r7, #16
 8003086:	4619      	mov	r1, r3
 8003088:	481f      	ldr	r0, [pc, #124]	@ (8003108 <MX_TIM1_Init+0x120>)
 800308a:	f005 fbc3 	bl	8008814 <HAL_TIMEx_MasterConfigSynchronization>
 800308e:	4603      	mov	r3, r0
 8003090:	2b00      	cmp	r3, #0
 8003092:	d001      	beq.n	8003098 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 8003094:	f000 fbab 	bl	80037ee <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003098:	2300      	movs	r3, #0
 800309a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800309c:	2301      	movs	r3, #1
 800309e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80030a0:	2300      	movs	r3, #0
 80030a2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80030a4:	2300      	movs	r3, #0
 80030a6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80030a8:	463b      	mov	r3, r7
 80030aa:	2200      	movs	r2, #0
 80030ac:	4619      	mov	r1, r3
 80030ae:	4816      	ldr	r0, [pc, #88]	@ (8003108 <MX_TIM1_Init+0x120>)
 80030b0:	f004 fcde 	bl	8007a70 <HAL_TIM_IC_ConfigChannel>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80030ba:	f000 fb98 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80030be:	463b      	mov	r3, r7
 80030c0:	2204      	movs	r2, #4
 80030c2:	4619      	mov	r1, r3
 80030c4:	4810      	ldr	r0, [pc, #64]	@ (8003108 <MX_TIM1_Init+0x120>)
 80030c6:	f004 fcd3 	bl	8007a70 <HAL_TIM_IC_ConfigChannel>
 80030ca:	4603      	mov	r3, r0
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 80030d0:	f000 fb8d 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80030d4:	463b      	mov	r3, r7
 80030d6:	2208      	movs	r2, #8
 80030d8:	4619      	mov	r1, r3
 80030da:	480b      	ldr	r0, [pc, #44]	@ (8003108 <MX_TIM1_Init+0x120>)
 80030dc:	f004 fcc8 	bl	8007a70 <HAL_TIM_IC_ConfigChannel>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d001      	beq.n	80030ea <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 80030e6:	f000 fb82 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80030ea:	463b      	mov	r3, r7
 80030ec:	220c      	movs	r2, #12
 80030ee:	4619      	mov	r1, r3
 80030f0:	4805      	ldr	r0, [pc, #20]	@ (8003108 <MX_TIM1_Init+0x120>)
 80030f2:	f004 fcbd 	bl	8007a70 <HAL_TIM_IC_ConfigChannel>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d001      	beq.n	8003100 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 80030fc:	f000 fb77 	bl	80037ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */

}
 8003100:	bf00      	nop
 8003102:	3728      	adds	r7, #40	@ 0x28
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	200004c0 	.word	0x200004c0
 800310c:	40010000 	.word	0x40010000

08003110 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b08e      	sub	sp, #56	@ 0x38
 8003114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003116:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800311a:	2200      	movs	r2, #0
 800311c:	601a      	str	r2, [r3, #0]
 800311e:	605a      	str	r2, [r3, #4]
 8003120:	609a      	str	r2, [r3, #8]
 8003122:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003124:	f107 0320 	add.w	r3, r7, #32
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]
 800312c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800312e:	1d3b      	adds	r3, r7, #4
 8003130:	2200      	movs	r2, #0
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	605a      	str	r2, [r3, #4]
 8003136:	609a      	str	r2, [r3, #8]
 8003138:	60da      	str	r2, [r3, #12]
 800313a:	611a      	str	r2, [r3, #16]
 800313c:	615a      	str	r2, [r3, #20]
 800313e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003140:	4b32      	ldr	r3, [pc, #200]	@ (800320c <MX_TIM2_Init+0xfc>)
 8003142:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003146:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8003148:	4b30      	ldr	r3, [pc, #192]	@ (800320c <MX_TIM2_Init+0xfc>)
 800314a:	2201      	movs	r2, #1
 800314c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800314e:	4b2f      	ldr	r3, [pc, #188]	@ (800320c <MX_TIM2_Init+0xfc>)
 8003150:	2200      	movs	r2, #0
 8003152:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4199;
 8003154:	4b2d      	ldr	r3, [pc, #180]	@ (800320c <MX_TIM2_Init+0xfc>)
 8003156:	f241 0267 	movw	r2, #4199	@ 0x1067
 800315a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800315c:	4b2b      	ldr	r3, [pc, #172]	@ (800320c <MX_TIM2_Init+0xfc>)
 800315e:	2200      	movs	r2, #0
 8003160:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003162:	4b2a      	ldr	r3, [pc, #168]	@ (800320c <MX_TIM2_Init+0xfc>)
 8003164:	2280      	movs	r2, #128	@ 0x80
 8003166:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003168:	4828      	ldr	r0, [pc, #160]	@ (800320c <MX_TIM2_Init+0xfc>)
 800316a:	f004 f83f 	bl	80071ec <HAL_TIM_Base_Init>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003174:	f000 fb3b 	bl	80037ee <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003178:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800317c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800317e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003182:	4619      	mov	r1, r3
 8003184:	4821      	ldr	r0, [pc, #132]	@ (800320c <MX_TIM2_Init+0xfc>)
 8003186:	f004 fdd1 	bl	8007d2c <HAL_TIM_ConfigClockSource>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d001      	beq.n	8003194 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003190:	f000 fb2d 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003194:	481d      	ldr	r0, [pc, #116]	@ (800320c <MX_TIM2_Init+0xfc>)
 8003196:	f004 f8e1 	bl	800735c <HAL_TIM_PWM_Init>
 800319a:	4603      	mov	r3, r0
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80031a0:	f000 fb25 	bl	80037ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031a4:	2300      	movs	r3, #0
 80031a6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031a8:	2300      	movs	r3, #0
 80031aa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80031ac:	f107 0320 	add.w	r3, r7, #32
 80031b0:	4619      	mov	r1, r3
 80031b2:	4816      	ldr	r0, [pc, #88]	@ (800320c <MX_TIM2_Init+0xfc>)
 80031b4:	f005 fb2e 	bl	8008814 <HAL_TIMEx_MasterConfigSynchronization>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d001      	beq.n	80031c2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80031be:	f000 fb16 	bl	80037ee <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80031c2:	2360      	movs	r3, #96	@ 0x60
 80031c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80031c6:	2300      	movs	r3, #0
 80031c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80031ca:	2300      	movs	r3, #0
 80031cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80031ce:	2300      	movs	r3, #0
 80031d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80031d2:	1d3b      	adds	r3, r7, #4
 80031d4:	2200      	movs	r2, #0
 80031d6:	4619      	mov	r1, r3
 80031d8:	480c      	ldr	r0, [pc, #48]	@ (800320c <MX_TIM2_Init+0xfc>)
 80031da:	f004 fce5 	bl	8007ba8 <HAL_TIM_PWM_ConfigChannel>
 80031de:	4603      	mov	r3, r0
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d001      	beq.n	80031e8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80031e4:	f000 fb03 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80031e8:	1d3b      	adds	r3, r7, #4
 80031ea:	2204      	movs	r2, #4
 80031ec:	4619      	mov	r1, r3
 80031ee:	4807      	ldr	r0, [pc, #28]	@ (800320c <MX_TIM2_Init+0xfc>)
 80031f0:	f004 fcda 	bl	8007ba8 <HAL_TIM_PWM_ConfigChannel>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80031fa:	f000 faf8 	bl	80037ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80031fe:	4803      	ldr	r0, [pc, #12]	@ (800320c <MX_TIM2_Init+0xfc>)
 8003200:	f001 fcda 	bl	8004bb8 <HAL_TIM_MspPostInit>

}
 8003204:	bf00      	nop
 8003206:	3738      	adds	r7, #56	@ 0x38
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	20000508 	.word	0x20000508

08003210 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b08a      	sub	sp, #40	@ 0x28
 8003214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003216:	f107 0320 	add.w	r3, r7, #32
 800321a:	2200      	movs	r2, #0
 800321c:	601a      	str	r2, [r3, #0]
 800321e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003220:	1d3b      	adds	r3, r7, #4
 8003222:	2200      	movs	r2, #0
 8003224:	601a      	str	r2, [r3, #0]
 8003226:	605a      	str	r2, [r3, #4]
 8003228:	609a      	str	r2, [r3, #8]
 800322a:	60da      	str	r2, [r3, #12]
 800322c:	611a      	str	r2, [r3, #16]
 800322e:	615a      	str	r2, [r3, #20]
 8003230:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003232:	4b27      	ldr	r3, [pc, #156]	@ (80032d0 <MX_TIM3_Init+0xc0>)
 8003234:	4a27      	ldr	r2, [pc, #156]	@ (80032d4 <MX_TIM3_Init+0xc4>)
 8003236:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8003238:	4b25      	ldr	r3, [pc, #148]	@ (80032d0 <MX_TIM3_Init+0xc0>)
 800323a:	2201      	movs	r2, #1
 800323c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800323e:	4b24      	ldr	r3, [pc, #144]	@ (80032d0 <MX_TIM3_Init+0xc0>)
 8003240:	2200      	movs	r2, #0
 8003242:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4199;
 8003244:	4b22      	ldr	r3, [pc, #136]	@ (80032d0 <MX_TIM3_Init+0xc0>)
 8003246:	f241 0267 	movw	r2, #4199	@ 0x1067
 800324a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800324c:	4b20      	ldr	r3, [pc, #128]	@ (80032d0 <MX_TIM3_Init+0xc0>)
 800324e:	2200      	movs	r2, #0
 8003250:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003252:	4b1f      	ldr	r3, [pc, #124]	@ (80032d0 <MX_TIM3_Init+0xc0>)
 8003254:	2200      	movs	r2, #0
 8003256:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003258:	481d      	ldr	r0, [pc, #116]	@ (80032d0 <MX_TIM3_Init+0xc0>)
 800325a:	f004 f87f 	bl	800735c <HAL_TIM_PWM_Init>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8003264:	f000 fac3 	bl	80037ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003268:	2300      	movs	r3, #0
 800326a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800326c:	2300      	movs	r3, #0
 800326e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003270:	f107 0320 	add.w	r3, r7, #32
 8003274:	4619      	mov	r1, r3
 8003276:	4816      	ldr	r0, [pc, #88]	@ (80032d0 <MX_TIM3_Init+0xc0>)
 8003278:	f005 facc 	bl	8008814 <HAL_TIMEx_MasterConfigSynchronization>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8003282:	f000 fab4 	bl	80037ee <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003286:	2360      	movs	r3, #96	@ 0x60
 8003288:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800328a:	2300      	movs	r3, #0
 800328c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800328e:	2300      	movs	r3, #0
 8003290:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003292:	2300      	movs	r3, #0
 8003294:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003296:	1d3b      	adds	r3, r7, #4
 8003298:	2208      	movs	r2, #8
 800329a:	4619      	mov	r1, r3
 800329c:	480c      	ldr	r0, [pc, #48]	@ (80032d0 <MX_TIM3_Init+0xc0>)
 800329e:	f004 fc83 	bl	8007ba8 <HAL_TIM_PWM_ConfigChannel>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d001      	beq.n	80032ac <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80032a8:	f000 faa1 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80032ac:	1d3b      	adds	r3, r7, #4
 80032ae:	220c      	movs	r2, #12
 80032b0:	4619      	mov	r1, r3
 80032b2:	4807      	ldr	r0, [pc, #28]	@ (80032d0 <MX_TIM3_Init+0xc0>)
 80032b4:	f004 fc78 	bl	8007ba8 <HAL_TIM_PWM_ConfigChannel>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80032be:	f000 fa96 	bl	80037ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80032c2:	4803      	ldr	r0, [pc, #12]	@ (80032d0 <MX_TIM3_Init+0xc0>)
 80032c4:	f001 fc78 	bl	8004bb8 <HAL_TIM_MspPostInit>

}
 80032c8:	bf00      	nop
 80032ca:	3728      	adds	r7, #40	@ 0x28
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20000550 	.word	0x20000550
 80032d4:	40000400 	.word	0x40000400

080032d8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032de:	f107 0308 	add.w	r3, r7, #8
 80032e2:	2200      	movs	r2, #0
 80032e4:	601a      	str	r2, [r3, #0]
 80032e6:	605a      	str	r2, [r3, #4]
 80032e8:	609a      	str	r2, [r3, #8]
 80032ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032ec:	463b      	mov	r3, r7
 80032ee:	2200      	movs	r2, #0
 80032f0:	601a      	str	r2, [r3, #0]
 80032f2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80032f4:	4b1d      	ldr	r3, [pc, #116]	@ (800336c <MX_TIM5_Init+0x94>)
 80032f6:	4a1e      	ldr	r2, [pc, #120]	@ (8003370 <MX_TIM5_Init+0x98>)
 80032f8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 15;
 80032fa:	4b1c      	ldr	r3, [pc, #112]	@ (800336c <MX_TIM5_Init+0x94>)
 80032fc:	220f      	movs	r2, #15
 80032fe:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003300:	4b1a      	ldr	r3, [pc, #104]	@ (800336c <MX_TIM5_Init+0x94>)
 8003302:	2200      	movs	r2, #0
 8003304:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003306:	4b19      	ldr	r3, [pc, #100]	@ (800336c <MX_TIM5_Init+0x94>)
 8003308:	f04f 32ff 	mov.w	r2, #4294967295
 800330c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800330e:	4b17      	ldr	r3, [pc, #92]	@ (800336c <MX_TIM5_Init+0x94>)
 8003310:	2200      	movs	r2, #0
 8003312:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003314:	4b15      	ldr	r3, [pc, #84]	@ (800336c <MX_TIM5_Init+0x94>)
 8003316:	2280      	movs	r2, #128	@ 0x80
 8003318:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800331a:	4814      	ldr	r0, [pc, #80]	@ (800336c <MX_TIM5_Init+0x94>)
 800331c:	f003 ff66 	bl	80071ec <HAL_TIM_Base_Init>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8003326:	f000 fa62 	bl	80037ee <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800332a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800332e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003330:	f107 0308 	add.w	r3, r7, #8
 8003334:	4619      	mov	r1, r3
 8003336:	480d      	ldr	r0, [pc, #52]	@ (800336c <MX_TIM5_Init+0x94>)
 8003338:	f004 fcf8 	bl	8007d2c <HAL_TIM_ConfigClockSource>
 800333c:	4603      	mov	r3, r0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d001      	beq.n	8003346 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8003342:	f000 fa54 	bl	80037ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003346:	2300      	movs	r3, #0
 8003348:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800334a:	2300      	movs	r3, #0
 800334c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800334e:	463b      	mov	r3, r7
 8003350:	4619      	mov	r1, r3
 8003352:	4806      	ldr	r0, [pc, #24]	@ (800336c <MX_TIM5_Init+0x94>)
 8003354:	f005 fa5e 	bl	8008814 <HAL_TIMEx_MasterConfigSynchronization>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 800335e:	f000 fa46 	bl	80037ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003362:	bf00      	nop
 8003364:	3718      	adds	r7, #24
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	20000598 	.word	0x20000598
 8003370:	40000c00 	.word	0x40000c00

08003374 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b08a      	sub	sp, #40	@ 0x28
 8003378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */
  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800337a:	f107 0318 	add.w	r3, r7, #24
 800337e:	2200      	movs	r2, #0
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	605a      	str	r2, [r3, #4]
 8003384:	609a      	str	r2, [r3, #8]
 8003386:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003388:	f107 0310 	add.w	r3, r7, #16
 800338c:	2200      	movs	r2, #0
 800338e:	601a      	str	r2, [r3, #0]
 8003390:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003392:	463b      	mov	r3, r7
 8003394:	2200      	movs	r2, #0
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	605a      	str	r2, [r3, #4]
 800339a:	609a      	str	r2, [r3, #8]
 800339c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */
  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800339e:	4b3d      	ldr	r3, [pc, #244]	@ (8003494 <MX_TIM8_Init+0x120>)
 80033a0:	4a3d      	ldr	r2, [pc, #244]	@ (8003498 <MX_TIM8_Init+0x124>)
 80033a2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 80033a4:	4b3b      	ldr	r3, [pc, #236]	@ (8003494 <MX_TIM8_Init+0x120>)
 80033a6:	2253      	movs	r2, #83	@ 0x53
 80033a8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033aa:	4b3a      	ldr	r3, [pc, #232]	@ (8003494 <MX_TIM8_Init+0x120>)
 80033ac:	2200      	movs	r2, #0
 80033ae:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80033b0:	4b38      	ldr	r3, [pc, #224]	@ (8003494 <MX_TIM8_Init+0x120>)
 80033b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033b6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033b8:	4b36      	ldr	r3, [pc, #216]	@ (8003494 <MX_TIM8_Init+0x120>)
 80033ba:	2200      	movs	r2, #0
 80033bc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80033be:	4b35      	ldr	r3, [pc, #212]	@ (8003494 <MX_TIM8_Init+0x120>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033c4:	4b33      	ldr	r3, [pc, #204]	@ (8003494 <MX_TIM8_Init+0x120>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80033ca:	4832      	ldr	r0, [pc, #200]	@ (8003494 <MX_TIM8_Init+0x120>)
 80033cc:	f003 ff0e 	bl	80071ec <HAL_TIM_Base_Init>
 80033d0:	4603      	mov	r3, r0
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d001      	beq.n	80033da <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 80033d6:	f000 fa0a 	bl	80037ee <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033de:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80033e0:	f107 0318 	add.w	r3, r7, #24
 80033e4:	4619      	mov	r1, r3
 80033e6:	482b      	ldr	r0, [pc, #172]	@ (8003494 <MX_TIM8_Init+0x120>)
 80033e8:	f004 fca0 	bl	8007d2c <HAL_TIM_ConfigClockSource>
 80033ec:	4603      	mov	r3, r0
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d001      	beq.n	80033f6 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80033f2:	f000 f9fc 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 80033f6:	4827      	ldr	r0, [pc, #156]	@ (8003494 <MX_TIM8_Init+0x120>)
 80033f8:	f004 f8c8 	bl	800758c <HAL_TIM_IC_Init>
 80033fc:	4603      	mov	r3, r0
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d001      	beq.n	8003406 <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 8003402:	f000 f9f4 	bl	80037ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003406:	2300      	movs	r3, #0
 8003408:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800340a:	2300      	movs	r3, #0
 800340c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800340e:	f107 0310 	add.w	r3, r7, #16
 8003412:	4619      	mov	r1, r3
 8003414:	481f      	ldr	r0, [pc, #124]	@ (8003494 <MX_TIM8_Init+0x120>)
 8003416:	f005 f9fd 	bl	8008814 <HAL_TIMEx_MasterConfigSynchronization>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d001      	beq.n	8003424 <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 8003420:	f000 f9e5 	bl	80037ee <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003424:	2300      	movs	r3, #0
 8003426:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003428:	2301      	movs	r3, #1
 800342a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800342c:	2300      	movs	r3, #0
 800342e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8003430:	2300      	movs	r3, #0
 8003432:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003434:	463b      	mov	r3, r7
 8003436:	2200      	movs	r2, #0
 8003438:	4619      	mov	r1, r3
 800343a:	4816      	ldr	r0, [pc, #88]	@ (8003494 <MX_TIM8_Init+0x120>)
 800343c:	f004 fb18 	bl	8007a70 <HAL_TIM_IC_ConfigChannel>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d001      	beq.n	800344a <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8003446:	f000 f9d2 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800344a:	463b      	mov	r3, r7
 800344c:	2204      	movs	r2, #4
 800344e:	4619      	mov	r1, r3
 8003450:	4810      	ldr	r0, [pc, #64]	@ (8003494 <MX_TIM8_Init+0x120>)
 8003452:	f004 fb0d 	bl	8007a70 <HAL_TIM_IC_ConfigChannel>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 800345c:	f000 f9c7 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003460:	463b      	mov	r3, r7
 8003462:	2208      	movs	r2, #8
 8003464:	4619      	mov	r1, r3
 8003466:	480b      	ldr	r0, [pc, #44]	@ (8003494 <MX_TIM8_Init+0x120>)
 8003468:	f004 fb02 	bl	8007a70 <HAL_TIM_IC_ConfigChannel>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <MX_TIM8_Init+0x102>
  {
    Error_Handler();
 8003472:	f000 f9bc 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8003476:	463b      	mov	r3, r7
 8003478:	220c      	movs	r2, #12
 800347a:	4619      	mov	r1, r3
 800347c:	4805      	ldr	r0, [pc, #20]	@ (8003494 <MX_TIM8_Init+0x120>)
 800347e:	f004 faf7 	bl	8007a70 <HAL_TIM_IC_ConfigChannel>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d001      	beq.n	800348c <MX_TIM8_Init+0x118>
  {
    Error_Handler();
 8003488:	f000 f9b1 	bl	80037ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  /* USER CODE END TIM8_Init 2 */

}
 800348c:	bf00      	nop
 800348e:	3728      	adds	r7, #40	@ 0x28
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	200005e0 	.word	0x200005e0
 8003498:	40010400 	.word	0x40010400

0800349c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b088      	sub	sp, #32
 80034a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80034a2:	1d3b      	adds	r3, r7, #4
 80034a4:	2200      	movs	r2, #0
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	605a      	str	r2, [r3, #4]
 80034aa:	609a      	str	r2, [r3, #8]
 80034ac:	60da      	str	r2, [r3, #12]
 80034ae:	611a      	str	r2, [r3, #16]
 80034b0:	615a      	str	r2, [r3, #20]
 80034b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80034b4:	4b1f      	ldr	r3, [pc, #124]	@ (8003534 <MX_TIM9_Init+0x98>)
 80034b6:	4a20      	ldr	r2, [pc, #128]	@ (8003538 <MX_TIM9_Init+0x9c>)
 80034b8:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1;
 80034ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003534 <MX_TIM9_Init+0x98>)
 80034bc:	2201      	movs	r2, #1
 80034be:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034c0:	4b1c      	ldr	r3, [pc, #112]	@ (8003534 <MX_TIM9_Init+0x98>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 8799;
 80034c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003534 <MX_TIM9_Init+0x98>)
 80034c8:	f242 225f 	movw	r2, #8799	@ 0x225f
 80034cc:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034ce:	4b19      	ldr	r3, [pc, #100]	@ (8003534 <MX_TIM9_Init+0x98>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034d4:	4b17      	ldr	r3, [pc, #92]	@ (8003534 <MX_TIM9_Init+0x98>)
 80034d6:	2200      	movs	r2, #0
 80034d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80034da:	4816      	ldr	r0, [pc, #88]	@ (8003534 <MX_TIM9_Init+0x98>)
 80034dc:	f003 ff3e 	bl	800735c <HAL_TIM_PWM_Init>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d001      	beq.n	80034ea <MX_TIM9_Init+0x4e>
  {
    Error_Handler();
 80034e6:	f000 f982 	bl	80037ee <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034ea:	2360      	movs	r3, #96	@ 0x60
 80034ec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80034ee:	2300      	movs	r3, #0
 80034f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034f2:	2300      	movs	r3, #0
 80034f4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034f6:	2300      	movs	r3, #0
 80034f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80034fa:	1d3b      	adds	r3, r7, #4
 80034fc:	2200      	movs	r2, #0
 80034fe:	4619      	mov	r1, r3
 8003500:	480c      	ldr	r0, [pc, #48]	@ (8003534 <MX_TIM9_Init+0x98>)
 8003502:	f004 fb51 	bl	8007ba8 <HAL_TIM_PWM_ConfigChannel>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <MX_TIM9_Init+0x74>
  {
    Error_Handler();
 800350c:	f000 f96f 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003510:	1d3b      	adds	r3, r7, #4
 8003512:	2204      	movs	r2, #4
 8003514:	4619      	mov	r1, r3
 8003516:	4807      	ldr	r0, [pc, #28]	@ (8003534 <MX_TIM9_Init+0x98>)
 8003518:	f004 fb46 	bl	8007ba8 <HAL_TIM_PWM_ConfigChannel>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <MX_TIM9_Init+0x8a>
  {
    Error_Handler();
 8003522:	f000 f964 	bl	80037ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8003526:	4803      	ldr	r0, [pc, #12]	@ (8003534 <MX_TIM9_Init+0x98>)
 8003528:	f001 fb46 	bl	8004bb8 <HAL_TIM_MspPostInit>

}
 800352c:	bf00      	nop
 800352e:	3720      	adds	r7, #32
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	20000628 	.word	0x20000628
 8003538:	40014000 	.word	0x40014000

0800353c <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b088      	sub	sp, #32
 8003540:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003542:	1d3b      	adds	r3, r7, #4
 8003544:	2200      	movs	r2, #0
 8003546:	601a      	str	r2, [r3, #0]
 8003548:	605a      	str	r2, [r3, #4]
 800354a:	609a      	str	r2, [r3, #8]
 800354c:	60da      	str	r2, [r3, #12]
 800354e:	611a      	str	r2, [r3, #16]
 8003550:	615a      	str	r2, [r3, #20]
 8003552:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8003554:	4b1f      	ldr	r3, [pc, #124]	@ (80035d4 <MX_TIM12_Init+0x98>)
 8003556:	4a20      	ldr	r2, [pc, #128]	@ (80035d8 <MX_TIM12_Init+0x9c>)
 8003558:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 1;
 800355a:	4b1e      	ldr	r3, [pc, #120]	@ (80035d4 <MX_TIM12_Init+0x98>)
 800355c:	2201      	movs	r2, #1
 800355e:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003560:	4b1c      	ldr	r3, [pc, #112]	@ (80035d4 <MX_TIM12_Init+0x98>)
 8003562:	2200      	movs	r2, #0
 8003564:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 4199;
 8003566:	4b1b      	ldr	r3, [pc, #108]	@ (80035d4 <MX_TIM12_Init+0x98>)
 8003568:	f241 0267 	movw	r2, #4199	@ 0x1067
 800356c:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800356e:	4b19      	ldr	r3, [pc, #100]	@ (80035d4 <MX_TIM12_Init+0x98>)
 8003570:	2200      	movs	r2, #0
 8003572:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003574:	4b17      	ldr	r3, [pc, #92]	@ (80035d4 <MX_TIM12_Init+0x98>)
 8003576:	2280      	movs	r2, #128	@ 0x80
 8003578:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800357a:	4816      	ldr	r0, [pc, #88]	@ (80035d4 <MX_TIM12_Init+0x98>)
 800357c:	f003 feee 	bl	800735c <HAL_TIM_PWM_Init>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d001      	beq.n	800358a <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8003586:	f000 f932 	bl	80037ee <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800358a:	2360      	movs	r3, #96	@ 0x60
 800358c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800358e:	2300      	movs	r3, #0
 8003590:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003592:	2300      	movs	r3, #0
 8003594:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003596:	2300      	movs	r3, #0
 8003598:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800359a:	1d3b      	adds	r3, r7, #4
 800359c:	2200      	movs	r2, #0
 800359e:	4619      	mov	r1, r3
 80035a0:	480c      	ldr	r0, [pc, #48]	@ (80035d4 <MX_TIM12_Init+0x98>)
 80035a2:	f004 fb01 	bl	8007ba8 <HAL_TIM_PWM_ConfigChannel>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80035ac:	f000 f91f 	bl	80037ee <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80035b0:	1d3b      	adds	r3, r7, #4
 80035b2:	2204      	movs	r2, #4
 80035b4:	4619      	mov	r1, r3
 80035b6:	4807      	ldr	r0, [pc, #28]	@ (80035d4 <MX_TIM12_Init+0x98>)
 80035b8:	f004 faf6 	bl	8007ba8 <HAL_TIM_PWM_ConfigChannel>
 80035bc:	4603      	mov	r3, r0
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d001      	beq.n	80035c6 <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 80035c2:	f000 f914 	bl	80037ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80035c6:	4803      	ldr	r0, [pc, #12]	@ (80035d4 <MX_TIM12_Init+0x98>)
 80035c8:	f001 faf6 	bl	8004bb8 <HAL_TIM_MspPostInit>

}
 80035cc:	bf00      	nop
 80035ce:	3720      	adds	r7, #32
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	20000670 	.word	0x20000670
 80035d8:	40001800 	.word	0x40001800

080035dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80035e0:	4b11      	ldr	r3, [pc, #68]	@ (8003628 <MX_USART1_UART_Init+0x4c>)
 80035e2:	4a12      	ldr	r2, [pc, #72]	@ (800362c <MX_USART1_UART_Init+0x50>)
 80035e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80035e6:	4b10      	ldr	r3, [pc, #64]	@ (8003628 <MX_USART1_UART_Init+0x4c>)
 80035e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80035ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80035ee:	4b0e      	ldr	r3, [pc, #56]	@ (8003628 <MX_USART1_UART_Init+0x4c>)
 80035f0:	2200      	movs	r2, #0
 80035f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80035f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003628 <MX_USART1_UART_Init+0x4c>)
 80035f6:	2200      	movs	r2, #0
 80035f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80035fa:	4b0b      	ldr	r3, [pc, #44]	@ (8003628 <MX_USART1_UART_Init+0x4c>)
 80035fc:	2200      	movs	r2, #0
 80035fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003600:	4b09      	ldr	r3, [pc, #36]	@ (8003628 <MX_USART1_UART_Init+0x4c>)
 8003602:	220c      	movs	r2, #12
 8003604:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003606:	4b08      	ldr	r3, [pc, #32]	@ (8003628 <MX_USART1_UART_Init+0x4c>)
 8003608:	2200      	movs	r2, #0
 800360a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800360c:	4b06      	ldr	r3, [pc, #24]	@ (8003628 <MX_USART1_UART_Init+0x4c>)
 800360e:	2200      	movs	r2, #0
 8003610:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003612:	4805      	ldr	r0, [pc, #20]	@ (8003628 <MX_USART1_UART_Init+0x4c>)
 8003614:	f005 f98e 	bl	8008934 <HAL_UART_Init>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800361e:	f000 f8e6 	bl	80037ee <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 8003622:	bf00      	nop
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	200006b8 	.word	0x200006b8
 800362c:	40011000 	.word	0x40011000

08003630 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003634:	4b11      	ldr	r3, [pc, #68]	@ (800367c <MX_USART3_UART_Init+0x4c>)
 8003636:	4a12      	ldr	r2, [pc, #72]	@ (8003680 <MX_USART3_UART_Init+0x50>)
 8003638:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800363a:	4b10      	ldr	r3, [pc, #64]	@ (800367c <MX_USART3_UART_Init+0x4c>)
 800363c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003640:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003642:	4b0e      	ldr	r3, [pc, #56]	@ (800367c <MX_USART3_UART_Init+0x4c>)
 8003644:	2200      	movs	r2, #0
 8003646:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003648:	4b0c      	ldr	r3, [pc, #48]	@ (800367c <MX_USART3_UART_Init+0x4c>)
 800364a:	2200      	movs	r2, #0
 800364c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800364e:	4b0b      	ldr	r3, [pc, #44]	@ (800367c <MX_USART3_UART_Init+0x4c>)
 8003650:	2200      	movs	r2, #0
 8003652:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003654:	4b09      	ldr	r3, [pc, #36]	@ (800367c <MX_USART3_UART_Init+0x4c>)
 8003656:	220c      	movs	r2, #12
 8003658:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800365a:	4b08      	ldr	r3, [pc, #32]	@ (800367c <MX_USART3_UART_Init+0x4c>)
 800365c:	2200      	movs	r2, #0
 800365e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003660:	4b06      	ldr	r3, [pc, #24]	@ (800367c <MX_USART3_UART_Init+0x4c>)
 8003662:	2200      	movs	r2, #0
 8003664:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003666:	4805      	ldr	r0, [pc, #20]	@ (800367c <MX_USART3_UART_Init+0x4c>)
 8003668:	f005 f964 	bl	8008934 <HAL_UART_Init>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003672:	f000 f8bc 	bl	80037ee <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003676:	bf00      	nop
 8003678:	bd80      	pop	{r7, pc}
 800367a:	bf00      	nop
 800367c:	20000700 	.word	0x20000700
 8003680:	40004800 	.word	0x40004800

08003684 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b08c      	sub	sp, #48	@ 0x30
 8003688:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800368a:	f107 031c 	add.w	r3, r7, #28
 800368e:	2200      	movs	r2, #0
 8003690:	601a      	str	r2, [r3, #0]
 8003692:	605a      	str	r2, [r3, #4]
 8003694:	609a      	str	r2, [r3, #8]
 8003696:	60da      	str	r2, [r3, #12]
 8003698:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800369a:	2300      	movs	r3, #0
 800369c:	61bb      	str	r3, [r7, #24]
 800369e:	4b4a      	ldr	r3, [pc, #296]	@ (80037c8 <MX_GPIO_Init+0x144>)
 80036a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a2:	4a49      	ldr	r2, [pc, #292]	@ (80037c8 <MX_GPIO_Init+0x144>)
 80036a4:	f043 0310 	orr.w	r3, r3, #16
 80036a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80036aa:	4b47      	ldr	r3, [pc, #284]	@ (80037c8 <MX_GPIO_Init+0x144>)
 80036ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ae:	f003 0310 	and.w	r3, r3, #16
 80036b2:	61bb      	str	r3, [r7, #24]
 80036b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80036b6:	2300      	movs	r3, #0
 80036b8:	617b      	str	r3, [r7, #20]
 80036ba:	4b43      	ldr	r3, [pc, #268]	@ (80037c8 <MX_GPIO_Init+0x144>)
 80036bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036be:	4a42      	ldr	r2, [pc, #264]	@ (80037c8 <MX_GPIO_Init+0x144>)
 80036c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80036c6:	4b40      	ldr	r3, [pc, #256]	@ (80037c8 <MX_GPIO_Init+0x144>)
 80036c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036ce:	617b      	str	r3, [r7, #20]
 80036d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036d2:	2300      	movs	r3, #0
 80036d4:	613b      	str	r3, [r7, #16]
 80036d6:	4b3c      	ldr	r3, [pc, #240]	@ (80037c8 <MX_GPIO_Init+0x144>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036da:	4a3b      	ldr	r2, [pc, #236]	@ (80037c8 <MX_GPIO_Init+0x144>)
 80036dc:	f043 0301 	orr.w	r3, r3, #1
 80036e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80036e2:	4b39      	ldr	r3, [pc, #228]	@ (80037c8 <MX_GPIO_Init+0x144>)
 80036e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	613b      	str	r3, [r7, #16]
 80036ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80036ee:	2300      	movs	r3, #0
 80036f0:	60fb      	str	r3, [r7, #12]
 80036f2:	4b35      	ldr	r3, [pc, #212]	@ (80037c8 <MX_GPIO_Init+0x144>)
 80036f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f6:	4a34      	ldr	r2, [pc, #208]	@ (80037c8 <MX_GPIO_Init+0x144>)
 80036f8:	f043 0302 	orr.w	r3, r3, #2
 80036fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80036fe:	4b32      	ldr	r3, [pc, #200]	@ (80037c8 <MX_GPIO_Init+0x144>)
 8003700:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	60fb      	str	r3, [r7, #12]
 8003708:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800370a:	2300      	movs	r3, #0
 800370c:	60bb      	str	r3, [r7, #8]
 800370e:	4b2e      	ldr	r3, [pc, #184]	@ (80037c8 <MX_GPIO_Init+0x144>)
 8003710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003712:	4a2d      	ldr	r2, [pc, #180]	@ (80037c8 <MX_GPIO_Init+0x144>)
 8003714:	f043 0308 	orr.w	r3, r3, #8
 8003718:	6313      	str	r3, [r2, #48]	@ 0x30
 800371a:	4b2b      	ldr	r3, [pc, #172]	@ (80037c8 <MX_GPIO_Init+0x144>)
 800371c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371e:	f003 0308 	and.w	r3, r3, #8
 8003722:	60bb      	str	r3, [r7, #8]
 8003724:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003726:	2300      	movs	r3, #0
 8003728:	607b      	str	r3, [r7, #4]
 800372a:	4b27      	ldr	r3, [pc, #156]	@ (80037c8 <MX_GPIO_Init+0x144>)
 800372c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800372e:	4a26      	ldr	r2, [pc, #152]	@ (80037c8 <MX_GPIO_Init+0x144>)
 8003730:	f043 0304 	orr.w	r3, r3, #4
 8003734:	6313      	str	r3, [r2, #48]	@ 0x30
 8003736:	4b24      	ldr	r3, [pc, #144]	@ (80037c8 <MX_GPIO_Init+0x144>)
 8003738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373a:	f003 0304 	and.w	r3, r3, #4
 800373e:	607b      	str	r3, [r7, #4]
 8003740:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Trig_1_Pin|Trig_2_Pin|Trig_3_Pin, GPIO_PIN_RESET);
 8003742:	2200      	movs	r2, #0
 8003744:	f44f 41a8 	mov.w	r1, #21504	@ 0x5400
 8003748:	4820      	ldr	r0, [pc, #128]	@ (80037cc <MX_GPIO_Init+0x148>)
 800374a:	f002 f8b9 	bl	80058c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, Trig_8_Pin|Trig_7_Pin|Trig_6_Pin|Trig_5_Pin, GPIO_PIN_RESET);
 800374e:	2200      	movs	r2, #0
 8003750:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8003754:	481e      	ldr	r0, [pc, #120]	@ (80037d0 <MX_GPIO_Init+0x14c>)
 8003756:	f002 f8b3 	bl	80058c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_4_GPIO_Port, Trig_4_Pin, GPIO_PIN_RESET);
 800375a:	2200      	movs	r2, #0
 800375c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003760:	481c      	ldr	r0, [pc, #112]	@ (80037d4 <MX_GPIO_Init+0x150>)
 8003762:	f002 f8ad 	bl	80058c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Trig_1_Pin Trig_2_Pin Trig_3_Pin */
  GPIO_InitStruct.Pin = Trig_1_Pin|Trig_2_Pin|Trig_3_Pin;
 8003766:	f44f 43a8 	mov.w	r3, #21504	@ 0x5400
 800376a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800376c:	2301      	movs	r3, #1
 800376e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003770:	2300      	movs	r3, #0
 8003772:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003774:	2300      	movs	r3, #0
 8003776:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003778:	f107 031c 	add.w	r3, r7, #28
 800377c:	4619      	mov	r1, r3
 800377e:	4813      	ldr	r0, [pc, #76]	@ (80037cc <MX_GPIO_Init+0x148>)
 8003780:	f001 ff02 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pins : Trig_8_Pin Trig_7_Pin Trig_6_Pin Trig_5_Pin */
  GPIO_InitStruct.Pin = Trig_8_Pin|Trig_7_Pin|Trig_6_Pin|Trig_5_Pin;
 8003784:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8003788:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800378a:	2301      	movs	r3, #1
 800378c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800378e:	2300      	movs	r3, #0
 8003790:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003792:	2300      	movs	r3, #0
 8003794:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003796:	f107 031c 	add.w	r3, r7, #28
 800379a:	4619      	mov	r1, r3
 800379c:	480c      	ldr	r0, [pc, #48]	@ (80037d0 <MX_GPIO_Init+0x14c>)
 800379e:	f001 fef3 	bl	8005588 <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_4_Pin */
  GPIO_InitStruct.Pin = Trig_4_Pin;
 80037a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037a8:	2301      	movs	r3, #1
 80037aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ac:	2300      	movs	r3, #0
 80037ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037b0:	2300      	movs	r3, #0
 80037b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Trig_4_GPIO_Port, &GPIO_InitStruct);
 80037b4:	f107 031c 	add.w	r3, r7, #28
 80037b8:	4619      	mov	r1, r3
 80037ba:	4806      	ldr	r0, [pc, #24]	@ (80037d4 <MX_GPIO_Init+0x150>)
 80037bc:	f001 fee4 	bl	8005588 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80037c0:	bf00      	nop
 80037c2:	3730      	adds	r7, #48	@ 0x30
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	40023800 	.word	0x40023800
 80037cc:	40021000 	.word	0x40021000
 80037d0:	40020c00 	.word	0x40020c00
 80037d4:	40020000 	.word	0x40020000

080037d8 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

// Forward interrupt to sensor library
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
    HC_SR04_Capture_Callback(htim);
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f7fd ff51 	bl	8001688 <HC_SR04_Capture_Callback>
}
 80037e6:	bf00      	nop
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80037ee:	b480      	push	{r7}
 80037f0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80037f2:	b672      	cpsid	i
}
 80037f4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 80037f6:	bf00      	nop
 80037f8:	e7fd      	b.n	80037f6 <Error_Handler+0x8>
	...

080037fc <Motor_Init>:
  * @note   IMPORTANT: Motor kiri (C & D) polaritas terbalik!
  *         - Motor Kanan (A & B): RPWM = maju, LPWM = mundur (normal)
  *         - Motor Kiri (C & D): LPWM = maju, RPWM = mundur (inversi)
  * @retval None
  */
void Motor_Init(void) {
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0
    // Motor 1 (B - Kanan Depan): TIM9 CH1+CH2 (PE5/PE6) - Full H-bridge control
    motors[MOTOR_1].htim = &htim9;
 8003800:	4b37      	ldr	r3, [pc, #220]	@ (80038e0 <Motor_Init+0xe4>)
 8003802:	4a38      	ldr	r2, [pc, #224]	@ (80038e4 <Motor_Init+0xe8>)
 8003804:	601a      	str	r2, [r3, #0]
    motors[MOTOR_1].channel_rpwm = TIM_CHANNEL_1;  // PE5 - RPWM (forward)
 8003806:	4b36      	ldr	r3, [pc, #216]	@ (80038e0 <Motor_Init+0xe4>)
 8003808:	2200      	movs	r2, #0
 800380a:	605a      	str	r2, [r3, #4]
    motors[MOTOR_1].channel_lpwm = TIM_CHANNEL_2;  // PE6 - LPWM (reverse)
 800380c:	4b34      	ldr	r3, [pc, #208]	@ (80038e0 <Motor_Init+0xe4>)
 800380e:	2204      	movs	r2, #4
 8003810:	609a      	str	r2, [r3, #8]
    motors[MOTOR_1].current_speed = 0;
 8003812:	4b33      	ldr	r3, [pc, #204]	@ (80038e0 <Motor_Init+0xe4>)
 8003814:	2200      	movs	r2, #0
 8003816:	819a      	strh	r2, [r3, #12]
    motors[MOTOR_1].direction = MOTOR_DIR_STOP;
 8003818:	4b31      	ldr	r3, [pc, #196]	@ (80038e0 <Motor_Init+0xe4>)
 800381a:	2200      	movs	r2, #0
 800381c:	739a      	strb	r2, [r3, #14]
    motors[MOTOR_1].is_initialized = true;
 800381e:	4b30      	ldr	r3, [pc, #192]	@ (80038e0 <Motor_Init+0xe4>)
 8003820:	2201      	movs	r2, #1
 8003822:	73da      	strb	r2, [r3, #15]

    // Motor 2 (C - Kiri Depan): TIM12 CH1+CH2 (PB14/PB15) - Full H-bridge control
    motors[MOTOR_2].htim = &htim12;
 8003824:	4b2e      	ldr	r3, [pc, #184]	@ (80038e0 <Motor_Init+0xe4>)
 8003826:	4a30      	ldr	r2, [pc, #192]	@ (80038e8 <Motor_Init+0xec>)
 8003828:	611a      	str	r2, [r3, #16]
    motors[MOTOR_2].channel_rpwm = TIM_CHANNEL_1;  // PB14 - RPWM (forward)
 800382a:	4b2d      	ldr	r3, [pc, #180]	@ (80038e0 <Motor_Init+0xe4>)
 800382c:	2200      	movs	r2, #0
 800382e:	615a      	str	r2, [r3, #20]
    motors[MOTOR_2].channel_lpwm = TIM_CHANNEL_2;  // PB15 - LPWM (reverse)
 8003830:	4b2b      	ldr	r3, [pc, #172]	@ (80038e0 <Motor_Init+0xe4>)
 8003832:	2204      	movs	r2, #4
 8003834:	619a      	str	r2, [r3, #24]
    motors[MOTOR_2].current_speed = 0;
 8003836:	4b2a      	ldr	r3, [pc, #168]	@ (80038e0 <Motor_Init+0xe4>)
 8003838:	2200      	movs	r2, #0
 800383a:	839a      	strh	r2, [r3, #28]
    motors[MOTOR_2].direction = MOTOR_DIR_STOP;
 800383c:	4b28      	ldr	r3, [pc, #160]	@ (80038e0 <Motor_Init+0xe4>)
 800383e:	2200      	movs	r2, #0
 8003840:	779a      	strb	r2, [r3, #30]
    motors[MOTOR_2].is_initialized = true;
 8003842:	4b27      	ldr	r3, [pc, #156]	@ (80038e0 <Motor_Init+0xe4>)
 8003844:	2201      	movs	r2, #1
 8003846:	77da      	strb	r2, [r3, #31]

    // Motor 3 (A - Kanan Belakang): TIM3 CH3+CH4 (PB0/PB1) - Full H-bridge control
    motors[MOTOR_3].htim = &htim3;
 8003848:	4b25      	ldr	r3, [pc, #148]	@ (80038e0 <Motor_Init+0xe4>)
 800384a:	4a28      	ldr	r2, [pc, #160]	@ (80038ec <Motor_Init+0xf0>)
 800384c:	621a      	str	r2, [r3, #32]
    motors[MOTOR_3].channel_rpwm = TIM_CHANNEL_3;  // PB0 - RPWM (forward)
 800384e:	4b24      	ldr	r3, [pc, #144]	@ (80038e0 <Motor_Init+0xe4>)
 8003850:	2208      	movs	r2, #8
 8003852:	625a      	str	r2, [r3, #36]	@ 0x24
    motors[MOTOR_3].channel_lpwm = TIM_CHANNEL_4;  // PB1 - LPWM (reverse)
 8003854:	4b22      	ldr	r3, [pc, #136]	@ (80038e0 <Motor_Init+0xe4>)
 8003856:	220c      	movs	r2, #12
 8003858:	629a      	str	r2, [r3, #40]	@ 0x28
    motors[MOTOR_3].current_speed = 0;
 800385a:	4b21      	ldr	r3, [pc, #132]	@ (80038e0 <Motor_Init+0xe4>)
 800385c:	2200      	movs	r2, #0
 800385e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    motors[MOTOR_3].direction = MOTOR_DIR_STOP;
 8003860:	4b1f      	ldr	r3, [pc, #124]	@ (80038e0 <Motor_Init+0xe4>)
 8003862:	2200      	movs	r2, #0
 8003864:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    motors[MOTOR_3].is_initialized = true;
 8003868:	4b1d      	ldr	r3, [pc, #116]	@ (80038e0 <Motor_Init+0xe4>)
 800386a:	2201      	movs	r2, #1
 800386c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

    // Motor 4 (D - Kiri Belakang): TIM2 CH1+CH2 (PA0/PA1) - Full H-bridge control
    motors[MOTOR_4].htim = &htim2;
 8003870:	4b1b      	ldr	r3, [pc, #108]	@ (80038e0 <Motor_Init+0xe4>)
 8003872:	4a1f      	ldr	r2, [pc, #124]	@ (80038f0 <Motor_Init+0xf4>)
 8003874:	631a      	str	r2, [r3, #48]	@ 0x30
    motors[MOTOR_4].channel_rpwm = TIM_CHANNEL_1;  // PA0 - RPWM (forward)
 8003876:	4b1a      	ldr	r3, [pc, #104]	@ (80038e0 <Motor_Init+0xe4>)
 8003878:	2200      	movs	r2, #0
 800387a:	635a      	str	r2, [r3, #52]	@ 0x34
    motors[MOTOR_4].channel_lpwm = TIM_CHANNEL_2;  // PA1 - LPWM (reverse)
 800387c:	4b18      	ldr	r3, [pc, #96]	@ (80038e0 <Motor_Init+0xe4>)
 800387e:	2204      	movs	r2, #4
 8003880:	639a      	str	r2, [r3, #56]	@ 0x38
    motors[MOTOR_4].current_speed = 0;
 8003882:	4b17      	ldr	r3, [pc, #92]	@ (80038e0 <Motor_Init+0xe4>)
 8003884:	2200      	movs	r2, #0
 8003886:	879a      	strh	r2, [r3, #60]	@ 0x3c
    motors[MOTOR_4].direction = MOTOR_DIR_STOP;
 8003888:	4b15      	ldr	r3, [pc, #84]	@ (80038e0 <Motor_Init+0xe4>)
 800388a:	2200      	movs	r2, #0
 800388c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    motors[MOTOR_4].is_initialized = true;
 8003890:	4b13      	ldr	r3, [pc, #76]	@ (80038e0 <Motor_Init+0xe4>)
 8003892:	2201      	movs	r2, #1
 8003894:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

    // Start all PWM channels
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);   // Motor 1 RPWM (PE5)
 8003898:	2100      	movs	r1, #0
 800389a:	4812      	ldr	r0, [pc, #72]	@ (80038e4 <Motor_Init+0xe8>)
 800389c:	f003 fdae 	bl	80073fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);   // Motor 1 LPWM (PE6)
 80038a0:	2104      	movs	r1, #4
 80038a2:	4810      	ldr	r0, [pc, #64]	@ (80038e4 <Motor_Init+0xe8>)
 80038a4:	f003 fdaa 	bl	80073fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);  // Motor 2 RPWM (PB14)
 80038a8:	2100      	movs	r1, #0
 80038aa:	480f      	ldr	r0, [pc, #60]	@ (80038e8 <Motor_Init+0xec>)
 80038ac:	f003 fda6 	bl	80073fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);  // Motor 2 LPWM (PB15)
 80038b0:	2104      	movs	r1, #4
 80038b2:	480d      	ldr	r0, [pc, #52]	@ (80038e8 <Motor_Init+0xec>)
 80038b4:	f003 fda2 	bl	80073fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);   // Motor 3 RPWM (PB0)
 80038b8:	2108      	movs	r1, #8
 80038ba:	480c      	ldr	r0, [pc, #48]	@ (80038ec <Motor_Init+0xf0>)
 80038bc:	f003 fd9e 	bl	80073fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);   // Motor 3 LPWM (PB1)
 80038c0:	210c      	movs	r1, #12
 80038c2:	480a      	ldr	r0, [pc, #40]	@ (80038ec <Motor_Init+0xf0>)
 80038c4:	f003 fd9a 	bl	80073fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);   // Motor 4 RPWM (PA0)
 80038c8:	2100      	movs	r1, #0
 80038ca:	4809      	ldr	r0, [pc, #36]	@ (80038f0 <Motor_Init+0xf4>)
 80038cc:	f003 fd96 	bl	80073fc <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);   // Motor 4 LPWM (PA1)
 80038d0:	2104      	movs	r1, #4
 80038d2:	4807      	ldr	r0, [pc, #28]	@ (80038f0 <Motor_Init+0xf4>)
 80038d4:	f003 fd92 	bl	80073fc <HAL_TIM_PWM_Start>

    // Initialize all motors to stopped state
    Motor_Stop_All();
 80038d8:	f000 f80c 	bl	80038f4 <Motor_Stop_All>
}
 80038dc:	bf00      	nop
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	200007e4 	.word	0x200007e4
 80038e4:	20000628 	.word	0x20000628
 80038e8:	20000670 	.word	0x20000670
 80038ec:	20000550 	.word	0x20000550
 80038f0:	20000508 	.word	0x20000508

080038f4 <Motor_Stop_All>:

/**
  * @brief  Stop all motors
  * @retval None
  */
void Motor_Stop_All(void) {
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 80038fa:	2300      	movs	r3, #0
 80038fc:	71fb      	strb	r3, [r7, #7]
 80038fe:	e08f      	b.n	8003a20 <Motor_Stop_All+0x12c>
        if (motors[i].is_initialized) {
 8003900:	79fb      	ldrb	r3, [r7, #7]
 8003902:	4a4d      	ldr	r2, [pc, #308]	@ (8003a38 <Motor_Stop_All+0x144>)
 8003904:	011b      	lsls	r3, r3, #4
 8003906:	4413      	add	r3, r2
 8003908:	330f      	adds	r3, #15
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 8084 	beq.w	8003a1a <Motor_Stop_All+0x126>
            __HAL_TIM_SET_COMPARE(motors[i].htim, motors[i].channel_rpwm, 0);
 8003912:	79fb      	ldrb	r3, [r7, #7]
 8003914:	4a48      	ldr	r2, [pc, #288]	@ (8003a38 <Motor_Stop_All+0x144>)
 8003916:	011b      	lsls	r3, r3, #4
 8003918:	4413      	add	r3, r2
 800391a:	3304      	adds	r3, #4
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d108      	bne.n	8003934 <Motor_Stop_All+0x40>
 8003922:	79fb      	ldrb	r3, [r7, #7]
 8003924:	4a44      	ldr	r2, [pc, #272]	@ (8003a38 <Motor_Stop_All+0x144>)
 8003926:	011b      	lsls	r3, r3, #4
 8003928:	4413      	add	r3, r2
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2200      	movs	r2, #0
 8003930:	635a      	str	r2, [r3, #52]	@ 0x34
 8003932:	e029      	b.n	8003988 <Motor_Stop_All+0x94>
 8003934:	79fb      	ldrb	r3, [r7, #7]
 8003936:	4a40      	ldr	r2, [pc, #256]	@ (8003a38 <Motor_Stop_All+0x144>)
 8003938:	011b      	lsls	r3, r3, #4
 800393a:	4413      	add	r3, r2
 800393c:	3304      	adds	r3, #4
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2b04      	cmp	r3, #4
 8003942:	d108      	bne.n	8003956 <Motor_Stop_All+0x62>
 8003944:	79fb      	ldrb	r3, [r7, #7]
 8003946:	4a3c      	ldr	r2, [pc, #240]	@ (8003a38 <Motor_Stop_All+0x144>)
 8003948:	011b      	lsls	r3, r3, #4
 800394a:	4413      	add	r3, r2
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	2300      	movs	r3, #0
 8003952:	6393      	str	r3, [r2, #56]	@ 0x38
 8003954:	e018      	b.n	8003988 <Motor_Stop_All+0x94>
 8003956:	79fb      	ldrb	r3, [r7, #7]
 8003958:	4a37      	ldr	r2, [pc, #220]	@ (8003a38 <Motor_Stop_All+0x144>)
 800395a:	011b      	lsls	r3, r3, #4
 800395c:	4413      	add	r3, r2
 800395e:	3304      	adds	r3, #4
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2b08      	cmp	r3, #8
 8003964:	d108      	bne.n	8003978 <Motor_Stop_All+0x84>
 8003966:	79fb      	ldrb	r3, [r7, #7]
 8003968:	4a33      	ldr	r2, [pc, #204]	@ (8003a38 <Motor_Stop_All+0x144>)
 800396a:	011b      	lsls	r3, r3, #4
 800396c:	4413      	add	r3, r2
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	2300      	movs	r3, #0
 8003974:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003976:	e007      	b.n	8003988 <Motor_Stop_All+0x94>
 8003978:	79fb      	ldrb	r3, [r7, #7]
 800397a:	4a2f      	ldr	r2, [pc, #188]	@ (8003a38 <Motor_Stop_All+0x144>)
 800397c:	011b      	lsls	r3, r3, #4
 800397e:	4413      	add	r3, r2
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	2300      	movs	r3, #0
 8003986:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[i].htim, motors[i].channel_lpwm, 0);
 8003988:	79fb      	ldrb	r3, [r7, #7]
 800398a:	4a2b      	ldr	r2, [pc, #172]	@ (8003a38 <Motor_Stop_All+0x144>)
 800398c:	011b      	lsls	r3, r3, #4
 800398e:	4413      	add	r3, r2
 8003990:	3308      	adds	r3, #8
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d108      	bne.n	80039aa <Motor_Stop_All+0xb6>
 8003998:	79fb      	ldrb	r3, [r7, #7]
 800399a:	4a27      	ldr	r2, [pc, #156]	@ (8003a38 <Motor_Stop_All+0x144>)
 800399c:	011b      	lsls	r3, r3, #4
 800399e:	4413      	add	r3, r2
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2200      	movs	r2, #0
 80039a6:	635a      	str	r2, [r3, #52]	@ 0x34
 80039a8:	e029      	b.n	80039fe <Motor_Stop_All+0x10a>
 80039aa:	79fb      	ldrb	r3, [r7, #7]
 80039ac:	4a22      	ldr	r2, [pc, #136]	@ (8003a38 <Motor_Stop_All+0x144>)
 80039ae:	011b      	lsls	r3, r3, #4
 80039b0:	4413      	add	r3, r2
 80039b2:	3308      	adds	r3, #8
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2b04      	cmp	r3, #4
 80039b8:	d108      	bne.n	80039cc <Motor_Stop_All+0xd8>
 80039ba:	79fb      	ldrb	r3, [r7, #7]
 80039bc:	4a1e      	ldr	r2, [pc, #120]	@ (8003a38 <Motor_Stop_All+0x144>)
 80039be:	011b      	lsls	r3, r3, #4
 80039c0:	4413      	add	r3, r2
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	2300      	movs	r3, #0
 80039c8:	6393      	str	r3, [r2, #56]	@ 0x38
 80039ca:	e018      	b.n	80039fe <Motor_Stop_All+0x10a>
 80039cc:	79fb      	ldrb	r3, [r7, #7]
 80039ce:	4a1a      	ldr	r2, [pc, #104]	@ (8003a38 <Motor_Stop_All+0x144>)
 80039d0:	011b      	lsls	r3, r3, #4
 80039d2:	4413      	add	r3, r2
 80039d4:	3308      	adds	r3, #8
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2b08      	cmp	r3, #8
 80039da:	d108      	bne.n	80039ee <Motor_Stop_All+0xfa>
 80039dc:	79fb      	ldrb	r3, [r7, #7]
 80039de:	4a16      	ldr	r2, [pc, #88]	@ (8003a38 <Motor_Stop_All+0x144>)
 80039e0:	011b      	lsls	r3, r3, #4
 80039e2:	4413      	add	r3, r2
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	2300      	movs	r3, #0
 80039ea:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80039ec:	e007      	b.n	80039fe <Motor_Stop_All+0x10a>
 80039ee:	79fb      	ldrb	r3, [r7, #7]
 80039f0:	4a11      	ldr	r2, [pc, #68]	@ (8003a38 <Motor_Stop_All+0x144>)
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	4413      	add	r3, r2
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	2300      	movs	r3, #0
 80039fc:	6413      	str	r3, [r2, #64]	@ 0x40
            motors[i].current_speed = 0;
 80039fe:	79fb      	ldrb	r3, [r7, #7]
 8003a00:	4a0d      	ldr	r2, [pc, #52]	@ (8003a38 <Motor_Stop_All+0x144>)
 8003a02:	011b      	lsls	r3, r3, #4
 8003a04:	4413      	add	r3, r2
 8003a06:	330c      	adds	r3, #12
 8003a08:	2200      	movs	r2, #0
 8003a0a:	801a      	strh	r2, [r3, #0]
            motors[i].direction = MOTOR_DIR_STOP;
 8003a0c:	79fb      	ldrb	r3, [r7, #7]
 8003a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8003a38 <Motor_Stop_All+0x144>)
 8003a10:	011b      	lsls	r3, r3, #4
 8003a12:	4413      	add	r3, r2
 8003a14:	330e      	adds	r3, #14
 8003a16:	2200      	movs	r2, #0
 8003a18:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8003a1a:	79fb      	ldrb	r3, [r7, #7]
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	71fb      	strb	r3, [r7, #7]
 8003a20:	79fb      	ldrb	r3, [r7, #7]
 8003a22:	2b03      	cmp	r3, #3
 8003a24:	f67f af6c 	bls.w	8003900 <Motor_Stop_All+0xc>
        }
    }
}
 8003a28:	bf00      	nop
 8003a2a:	bf00      	nop
 8003a2c:	370c      	adds	r7, #12
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	200007e4 	.word	0x200007e4

08003a3c <speed_to_duty_motor>:
  * @brief  Convert speed percentage to PWM duty cycle for specific motor
  * @param  motor_id: Motor ID (0-3)
  * @param  speed: Speed percentage (-100 to +100)
  * @retval PWM duty cycle value (motor-specific maximum)
  */
static uint16_t speed_to_duty_motor(uint8_t motor_id, int16_t speed) {
 8003a3c:	b480      	push	{r7}
 8003a3e:	b085      	sub	sp, #20
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	4603      	mov	r3, r0
 8003a44:	460a      	mov	r2, r1
 8003a46:	71fb      	strb	r3, [r7, #7]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	80bb      	strh	r3, [r7, #4]
    // Clamp speed to valid range
    if (speed > 100) speed = 100;
 8003a4c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003a50:	2b64      	cmp	r3, #100	@ 0x64
 8003a52:	dd01      	ble.n	8003a58 <speed_to_duty_motor+0x1c>
 8003a54:	2364      	movs	r3, #100	@ 0x64
 8003a56:	80bb      	strh	r3, [r7, #4]
    if (speed < -100) speed = -100;
 8003a58:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003a5c:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8003a60:	da02      	bge.n	8003a68 <speed_to_duty_motor+0x2c>
 8003a62:	f64f 739c 	movw	r3, #65436	@ 0xff9c
 8003a66:	80bb      	strh	r3, [r7, #4]

    // Get absolute value
    int16_t abs_speed = (speed < 0) ? -speed : speed;
 8003a68:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	bfb8      	it	lt
 8003a70:	425b      	neglt	r3, r3
 8003a72:	b29b      	uxth	r3, r3
 8003a74:	81fb      	strh	r3, [r7, #14]

    // Get PWM maximum for specific motor
    uint16_t pwm_max = (motor_id == MOTOR_1) ? MOTOR_1_PWM_MAX : MOTOR_PWM_MAX;
 8003a76:	79fb      	ldrb	r3, [r7, #7]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d102      	bne.n	8003a82 <speed_to_duty_motor+0x46>
 8003a7c:	f242 036b 	movw	r3, #8299	@ 0x206b
 8003a80:	e001      	b.n	8003a86 <speed_to_duty_motor+0x4a>
 8003a82:	f241 0367 	movw	r3, #4199	@ 0x1067
 8003a86:	81bb      	strh	r3, [r7, #12]

    // Convert to duty cycle (0-motor_specific_max)
    return (uint16_t)((abs_speed * pwm_max) / 100);
 8003a88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a8c:	89ba      	ldrh	r2, [r7, #12]
 8003a8e:	fb02 f303 	mul.w	r3, r2, r3
 8003a92:	4a06      	ldr	r2, [pc, #24]	@ (8003aac <speed_to_duty_motor+0x70>)
 8003a94:	fb82 1203 	smull	r1, r2, r2, r3
 8003a98:	1152      	asrs	r2, r2, #5
 8003a9a:	17db      	asrs	r3, r3, #31
 8003a9c:	1ad3      	subs	r3, r2, r3
 8003a9e:	b29b      	uxth	r3, r3
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3714      	adds	r7, #20
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr
 8003aac:	51eb851f 	.word	0x51eb851f

08003ab0 <Motor_SetSpeed>:
  * @brief  Set motor speed and direction
  * @param  motor_id: Motor ID (0-3)
  * @param  speed: Speed percentage (-100 to +100)
  * @retval None
  */
void Motor_SetSpeed(uint8_t motor_id, int16_t speed) {
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	460a      	mov	r2, r1
 8003aba:	71fb      	strb	r3, [r7, #7]
 8003abc:	4613      	mov	r3, r2
 8003abe:	80bb      	strh	r3, [r7, #4]
    if (motor_id >= MOTOR_COUNT || !motors[motor_id].is_initialized) {
 8003ac0:	79fb      	ldrb	r3, [r7, #7]
 8003ac2:	2b03      	cmp	r3, #3
 8003ac4:	f200 82a8 	bhi.w	8004018 <Motor_SetSpeed+0x568>
 8003ac8:	79fb      	ldrb	r3, [r7, #7]
 8003aca:	4a8f      	ldr	r2, [pc, #572]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003acc:	011b      	lsls	r3, r3, #4
 8003ace:	4413      	add	r3, r2
 8003ad0:	330f      	adds	r3, #15
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	f083 0301 	eor.w	r3, r3, #1
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	f040 829c 	bne.w	8004018 <Motor_SetSpeed+0x568>
        return;
    }

    uint16_t duty = speed_to_duty_motor(motor_id, speed);
 8003ae0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003ae4:	79fb      	ldrb	r3, [r7, #7]
 8003ae6:	4611      	mov	r1, r2
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7ff ffa7 	bl	8003a3c <speed_to_duty_motor>
 8003aee:	4603      	mov	r3, r0
 8003af0:	81fb      	strh	r3, [r7, #14]

    // Polarity based on user's observation: Invert previous logic
    bool is_left_motor = (motor_id == MOTOR_2 || motor_id == MOTOR_4);
 8003af2:	79fb      	ldrb	r3, [r7, #7]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d002      	beq.n	8003afe <Motor_SetSpeed+0x4e>
 8003af8:	79fb      	ldrb	r3, [r7, #7]
 8003afa:	2b03      	cmp	r3, #3
 8003afc:	d101      	bne.n	8003b02 <Motor_SetSpeed+0x52>
 8003afe:	2301      	movs	r3, #1
 8003b00:	e000      	b.n	8003b04 <Motor_SetSpeed+0x54>
 8003b02:	2300      	movs	r3, #0
 8003b04:	737b      	strb	r3, [r7, #13]
 8003b06:	7b7b      	ldrb	r3, [r7, #13]
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	737b      	strb	r3, [r7, #13]

    if (speed > 0) { // MAJU (sekarang akan memutar motor ke arah yang sebelumnya mundur)
 8003b0e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	f340 80fa 	ble.w	8003d0c <Motor_SetSpeed+0x25c>
        motors[motor_id].direction = MOTOR_DIR_FORWARD;
 8003b18:	79fb      	ldrb	r3, [r7, #7]
 8003b1a:	4a7b      	ldr	r2, [pc, #492]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003b1c:	011b      	lsls	r3, r3, #4
 8003b1e:	4413      	add	r3, r2
 8003b20:	330e      	adds	r3, #14
 8003b22:	2201      	movs	r2, #1
 8003b24:	701a      	strb	r2, [r3, #0]
        if (is_left_motor) {
 8003b26:	7b7b      	ldrb	r3, [r7, #13]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d076      	beq.n	8003c1a <Motor_SetSpeed+0x16a>
            // Motor Kiri Maju = RPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, duty);
 8003b2c:	79fb      	ldrb	r3, [r7, #7]
 8003b2e:	4a76      	ldr	r2, [pc, #472]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003b30:	011b      	lsls	r3, r3, #4
 8003b32:	4413      	add	r3, r2
 8003b34:	3304      	adds	r3, #4
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d108      	bne.n	8003b4e <Motor_SetSpeed+0x9e>
 8003b3c:	79fb      	ldrb	r3, [r7, #7]
 8003b3e:	4a72      	ldr	r2, [pc, #456]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003b40:	011b      	lsls	r3, r3, #4
 8003b42:	4413      	add	r3, r2
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	89fa      	ldrh	r2, [r7, #14]
 8003b4a:	635a      	str	r2, [r3, #52]	@ 0x34
 8003b4c:	e029      	b.n	8003ba2 <Motor_SetSpeed+0xf2>
 8003b4e:	79fb      	ldrb	r3, [r7, #7]
 8003b50:	4a6d      	ldr	r2, [pc, #436]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003b52:	011b      	lsls	r3, r3, #4
 8003b54:	4413      	add	r3, r2
 8003b56:	3304      	adds	r3, #4
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	2b04      	cmp	r3, #4
 8003b5c:	d108      	bne.n	8003b70 <Motor_SetSpeed+0xc0>
 8003b5e:	79fb      	ldrb	r3, [r7, #7]
 8003b60:	4a69      	ldr	r2, [pc, #420]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003b62:	011b      	lsls	r3, r3, #4
 8003b64:	4413      	add	r3, r2
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	89fb      	ldrh	r3, [r7, #14]
 8003b6c:	6393      	str	r3, [r2, #56]	@ 0x38
 8003b6e:	e018      	b.n	8003ba2 <Motor_SetSpeed+0xf2>
 8003b70:	79fb      	ldrb	r3, [r7, #7]
 8003b72:	4a65      	ldr	r2, [pc, #404]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003b74:	011b      	lsls	r3, r3, #4
 8003b76:	4413      	add	r3, r2
 8003b78:	3304      	adds	r3, #4
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2b08      	cmp	r3, #8
 8003b7e:	d108      	bne.n	8003b92 <Motor_SetSpeed+0xe2>
 8003b80:	79fb      	ldrb	r3, [r7, #7]
 8003b82:	4a61      	ldr	r2, [pc, #388]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003b84:	011b      	lsls	r3, r3, #4
 8003b86:	4413      	add	r3, r2
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	89fb      	ldrh	r3, [r7, #14]
 8003b8e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003b90:	e007      	b.n	8003ba2 <Motor_SetSpeed+0xf2>
 8003b92:	79fb      	ldrb	r3, [r7, #7]
 8003b94:	4a5c      	ldr	r2, [pc, #368]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003b96:	011b      	lsls	r3, r3, #4
 8003b98:	4413      	add	r3, r2
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	89fb      	ldrh	r3, [r7, #14]
 8003ba0:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8003ba2:	79fb      	ldrb	r3, [r7, #7]
 8003ba4:	4a58      	ldr	r2, [pc, #352]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003ba6:	011b      	lsls	r3, r3, #4
 8003ba8:	4413      	add	r3, r2
 8003baa:	3308      	adds	r3, #8
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d108      	bne.n	8003bc4 <Motor_SetSpeed+0x114>
 8003bb2:	79fb      	ldrb	r3, [r7, #7]
 8003bb4:	4a54      	ldr	r2, [pc, #336]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003bb6:	011b      	lsls	r3, r3, #4
 8003bb8:	4413      	add	r3, r2
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8003bc2:	e220      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003bc4:	79fb      	ldrb	r3, [r7, #7]
 8003bc6:	4a50      	ldr	r2, [pc, #320]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003bc8:	011b      	lsls	r3, r3, #4
 8003bca:	4413      	add	r3, r2
 8003bcc:	3308      	adds	r3, #8
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2b04      	cmp	r3, #4
 8003bd2:	d108      	bne.n	8003be6 <Motor_SetSpeed+0x136>
 8003bd4:	79fb      	ldrb	r3, [r7, #7]
 8003bd6:	4a4c      	ldr	r2, [pc, #304]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003bd8:	011b      	lsls	r3, r3, #4
 8003bda:	4413      	add	r3, r2
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	2300      	movs	r3, #0
 8003be2:	6393      	str	r3, [r2, #56]	@ 0x38
 8003be4:	e20f      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003be6:	79fb      	ldrb	r3, [r7, #7]
 8003be8:	4a47      	ldr	r2, [pc, #284]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003bea:	011b      	lsls	r3, r3, #4
 8003bec:	4413      	add	r3, r2
 8003bee:	3308      	adds	r3, #8
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2b08      	cmp	r3, #8
 8003bf4:	d108      	bne.n	8003c08 <Motor_SetSpeed+0x158>
 8003bf6:	79fb      	ldrb	r3, [r7, #7]
 8003bf8:	4a43      	ldr	r2, [pc, #268]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003bfa:	011b      	lsls	r3, r3, #4
 8003bfc:	4413      	add	r3, r2
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	2300      	movs	r3, #0
 8003c04:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003c06:	e1fe      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003c08:	79fb      	ldrb	r3, [r7, #7]
 8003c0a:	4a3f      	ldr	r2, [pc, #252]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003c0c:	011b      	lsls	r3, r3, #4
 8003c0e:	4413      	add	r3, r2
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	2300      	movs	r3, #0
 8003c16:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c18:	e1f5      	b.n	8004006 <Motor_SetSpeed+0x556>
        } else {
            // Motor Kanan Maju = LPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8003c1a:	79fb      	ldrb	r3, [r7, #7]
 8003c1c:	4a3a      	ldr	r2, [pc, #232]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003c1e:	011b      	lsls	r3, r3, #4
 8003c20:	4413      	add	r3, r2
 8003c22:	3304      	adds	r3, #4
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d108      	bne.n	8003c3c <Motor_SetSpeed+0x18c>
 8003c2a:	79fb      	ldrb	r3, [r7, #7]
 8003c2c:	4a36      	ldr	r2, [pc, #216]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003c2e:	011b      	lsls	r3, r3, #4
 8003c30:	4413      	add	r3, r2
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2200      	movs	r2, #0
 8003c38:	635a      	str	r2, [r3, #52]	@ 0x34
 8003c3a:	e029      	b.n	8003c90 <Motor_SetSpeed+0x1e0>
 8003c3c:	79fb      	ldrb	r3, [r7, #7]
 8003c3e:	4a32      	ldr	r2, [pc, #200]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	4413      	add	r3, r2
 8003c44:	3304      	adds	r3, #4
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2b04      	cmp	r3, #4
 8003c4a:	d108      	bne.n	8003c5e <Motor_SetSpeed+0x1ae>
 8003c4c:	79fb      	ldrb	r3, [r7, #7]
 8003c4e:	4a2e      	ldr	r2, [pc, #184]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003c50:	011b      	lsls	r3, r3, #4
 8003c52:	4413      	add	r3, r2
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	2300      	movs	r3, #0
 8003c5a:	6393      	str	r3, [r2, #56]	@ 0x38
 8003c5c:	e018      	b.n	8003c90 <Motor_SetSpeed+0x1e0>
 8003c5e:	79fb      	ldrb	r3, [r7, #7]
 8003c60:	4a29      	ldr	r2, [pc, #164]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003c62:	011b      	lsls	r3, r3, #4
 8003c64:	4413      	add	r3, r2
 8003c66:	3304      	adds	r3, #4
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2b08      	cmp	r3, #8
 8003c6c:	d108      	bne.n	8003c80 <Motor_SetSpeed+0x1d0>
 8003c6e:	79fb      	ldrb	r3, [r7, #7]
 8003c70:	4a25      	ldr	r2, [pc, #148]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003c72:	011b      	lsls	r3, r3, #4
 8003c74:	4413      	add	r3, r2
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003c7e:	e007      	b.n	8003c90 <Motor_SetSpeed+0x1e0>
 8003c80:	79fb      	ldrb	r3, [r7, #7]
 8003c82:	4a21      	ldr	r2, [pc, #132]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003c84:	011b      	lsls	r3, r3, #4
 8003c86:	4413      	add	r3, r2
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, duty);
 8003c90:	79fb      	ldrb	r3, [r7, #7]
 8003c92:	4a1d      	ldr	r2, [pc, #116]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003c94:	011b      	lsls	r3, r3, #4
 8003c96:	4413      	add	r3, r2
 8003c98:	3308      	adds	r3, #8
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d108      	bne.n	8003cb2 <Motor_SetSpeed+0x202>
 8003ca0:	79fb      	ldrb	r3, [r7, #7]
 8003ca2:	4a19      	ldr	r2, [pc, #100]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003ca4:	011b      	lsls	r3, r3, #4
 8003ca6:	4413      	add	r3, r2
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	89fa      	ldrh	r2, [r7, #14]
 8003cae:	635a      	str	r2, [r3, #52]	@ 0x34
 8003cb0:	e1a9      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003cb2:	79fb      	ldrb	r3, [r7, #7]
 8003cb4:	4a14      	ldr	r2, [pc, #80]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003cb6:	011b      	lsls	r3, r3, #4
 8003cb8:	4413      	add	r3, r2
 8003cba:	3308      	adds	r3, #8
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	2b04      	cmp	r3, #4
 8003cc0:	d108      	bne.n	8003cd4 <Motor_SetSpeed+0x224>
 8003cc2:	79fb      	ldrb	r3, [r7, #7]
 8003cc4:	4a10      	ldr	r2, [pc, #64]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	4413      	add	r3, r2
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	89fb      	ldrh	r3, [r7, #14]
 8003cd0:	6393      	str	r3, [r2, #56]	@ 0x38
 8003cd2:	e198      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003cd4:	79fb      	ldrb	r3, [r7, #7]
 8003cd6:	4a0c      	ldr	r2, [pc, #48]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003cd8:	011b      	lsls	r3, r3, #4
 8003cda:	4413      	add	r3, r2
 8003cdc:	3308      	adds	r3, #8
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2b08      	cmp	r3, #8
 8003ce2:	d108      	bne.n	8003cf6 <Motor_SetSpeed+0x246>
 8003ce4:	79fb      	ldrb	r3, [r7, #7]
 8003ce6:	4a08      	ldr	r2, [pc, #32]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003ce8:	011b      	lsls	r3, r3, #4
 8003cea:	4413      	add	r3, r2
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	89fb      	ldrh	r3, [r7, #14]
 8003cf2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003cf4:	e187      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003cf6:	79fb      	ldrb	r3, [r7, #7]
 8003cf8:	4a03      	ldr	r2, [pc, #12]	@ (8003d08 <Motor_SetSpeed+0x258>)
 8003cfa:	011b      	lsls	r3, r3, #4
 8003cfc:	4413      	add	r3, r2
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	89fb      	ldrh	r3, [r7, #14]
 8003d04:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d06:	e17e      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003d08:	200007e4 	.word	0x200007e4
        }
    }
    else if (speed < 0) { // MUNDUR (sekarang akan memutar motor ke arah yang sebelumnya maju)
 8003d0c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f280 80f8 	bge.w	8003f06 <Motor_SetSpeed+0x456>
        motors[motor_id].direction = MOTOR_DIR_REVERSE;
 8003d16:	79fb      	ldrb	r3, [r7, #7]
 8003d18:	4a98      	ldr	r2, [pc, #608]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003d1a:	011b      	lsls	r3, r3, #4
 8003d1c:	4413      	add	r3, r2
 8003d1e:	330e      	adds	r3, #14
 8003d20:	2202      	movs	r2, #2
 8003d22:	701a      	strb	r2, [r3, #0]
        if (is_left_motor) {
 8003d24:	7b7b      	ldrb	r3, [r7, #13]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d076      	beq.n	8003e18 <Motor_SetSpeed+0x368>
            // Motor Kiri Mundur = LPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8003d2a:	79fb      	ldrb	r3, [r7, #7]
 8003d2c:	4a93      	ldr	r2, [pc, #588]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003d2e:	011b      	lsls	r3, r3, #4
 8003d30:	4413      	add	r3, r2
 8003d32:	3304      	adds	r3, #4
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d108      	bne.n	8003d4c <Motor_SetSpeed+0x29c>
 8003d3a:	79fb      	ldrb	r3, [r7, #7]
 8003d3c:	4a8f      	ldr	r2, [pc, #572]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003d3e:	011b      	lsls	r3, r3, #4
 8003d40:	4413      	add	r3, r2
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2200      	movs	r2, #0
 8003d48:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d4a:	e029      	b.n	8003da0 <Motor_SetSpeed+0x2f0>
 8003d4c:	79fb      	ldrb	r3, [r7, #7]
 8003d4e:	4a8b      	ldr	r2, [pc, #556]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003d50:	011b      	lsls	r3, r3, #4
 8003d52:	4413      	add	r3, r2
 8003d54:	3304      	adds	r3, #4
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2b04      	cmp	r3, #4
 8003d5a:	d108      	bne.n	8003d6e <Motor_SetSpeed+0x2be>
 8003d5c:	79fb      	ldrb	r3, [r7, #7]
 8003d5e:	4a87      	ldr	r2, [pc, #540]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003d60:	011b      	lsls	r3, r3, #4
 8003d62:	4413      	add	r3, r2
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	2300      	movs	r3, #0
 8003d6a:	6393      	str	r3, [r2, #56]	@ 0x38
 8003d6c:	e018      	b.n	8003da0 <Motor_SetSpeed+0x2f0>
 8003d6e:	79fb      	ldrb	r3, [r7, #7]
 8003d70:	4a82      	ldr	r2, [pc, #520]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003d72:	011b      	lsls	r3, r3, #4
 8003d74:	4413      	add	r3, r2
 8003d76:	3304      	adds	r3, #4
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	2b08      	cmp	r3, #8
 8003d7c:	d108      	bne.n	8003d90 <Motor_SetSpeed+0x2e0>
 8003d7e:	79fb      	ldrb	r3, [r7, #7]
 8003d80:	4a7e      	ldr	r2, [pc, #504]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003d82:	011b      	lsls	r3, r3, #4
 8003d84:	4413      	add	r3, r2
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003d8e:	e007      	b.n	8003da0 <Motor_SetSpeed+0x2f0>
 8003d90:	79fb      	ldrb	r3, [r7, #7]
 8003d92:	4a7a      	ldr	r2, [pc, #488]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003d94:	011b      	lsls	r3, r3, #4
 8003d96:	4413      	add	r3, r2
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, duty);
 8003da0:	79fb      	ldrb	r3, [r7, #7]
 8003da2:	4a76      	ldr	r2, [pc, #472]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003da4:	011b      	lsls	r3, r3, #4
 8003da6:	4413      	add	r3, r2
 8003da8:	3308      	adds	r3, #8
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d108      	bne.n	8003dc2 <Motor_SetSpeed+0x312>
 8003db0:	79fb      	ldrb	r3, [r7, #7]
 8003db2:	4a72      	ldr	r2, [pc, #456]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003db4:	011b      	lsls	r3, r3, #4
 8003db6:	4413      	add	r3, r2
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	89fa      	ldrh	r2, [r7, #14]
 8003dbe:	635a      	str	r2, [r3, #52]	@ 0x34
 8003dc0:	e121      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003dc2:	79fb      	ldrb	r3, [r7, #7]
 8003dc4:	4a6d      	ldr	r2, [pc, #436]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003dc6:	011b      	lsls	r3, r3, #4
 8003dc8:	4413      	add	r3, r2
 8003dca:	3308      	adds	r3, #8
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	d108      	bne.n	8003de4 <Motor_SetSpeed+0x334>
 8003dd2:	79fb      	ldrb	r3, [r7, #7]
 8003dd4:	4a69      	ldr	r2, [pc, #420]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003dd6:	011b      	lsls	r3, r3, #4
 8003dd8:	4413      	add	r3, r2
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	89fb      	ldrh	r3, [r7, #14]
 8003de0:	6393      	str	r3, [r2, #56]	@ 0x38
 8003de2:	e110      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003de4:	79fb      	ldrb	r3, [r7, #7]
 8003de6:	4a65      	ldr	r2, [pc, #404]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003de8:	011b      	lsls	r3, r3, #4
 8003dea:	4413      	add	r3, r2
 8003dec:	3308      	adds	r3, #8
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	d108      	bne.n	8003e06 <Motor_SetSpeed+0x356>
 8003df4:	79fb      	ldrb	r3, [r7, #7]
 8003df6:	4a61      	ldr	r2, [pc, #388]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003df8:	011b      	lsls	r3, r3, #4
 8003dfa:	4413      	add	r3, r2
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	89fb      	ldrh	r3, [r7, #14]
 8003e02:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003e04:	e0ff      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003e06:	79fb      	ldrb	r3, [r7, #7]
 8003e08:	4a5c      	ldr	r2, [pc, #368]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003e0a:	011b      	lsls	r3, r3, #4
 8003e0c:	4413      	add	r3, r2
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	681a      	ldr	r2, [r3, #0]
 8003e12:	89fb      	ldrh	r3, [r7, #14]
 8003e14:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e16:	e0f6      	b.n	8004006 <Motor_SetSpeed+0x556>
        } else {
            // Motor Kanan Mundur = RPWM (dibalik dari sebelumnya)
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, duty);
 8003e18:	79fb      	ldrb	r3, [r7, #7]
 8003e1a:	4a58      	ldr	r2, [pc, #352]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003e1c:	011b      	lsls	r3, r3, #4
 8003e1e:	4413      	add	r3, r2
 8003e20:	3304      	adds	r3, #4
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d108      	bne.n	8003e3a <Motor_SetSpeed+0x38a>
 8003e28:	79fb      	ldrb	r3, [r7, #7]
 8003e2a:	4a54      	ldr	r2, [pc, #336]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003e2c:	011b      	lsls	r3, r3, #4
 8003e2e:	4413      	add	r3, r2
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	89fa      	ldrh	r2, [r7, #14]
 8003e36:	635a      	str	r2, [r3, #52]	@ 0x34
 8003e38:	e029      	b.n	8003e8e <Motor_SetSpeed+0x3de>
 8003e3a:	79fb      	ldrb	r3, [r7, #7]
 8003e3c:	4a4f      	ldr	r2, [pc, #316]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003e3e:	011b      	lsls	r3, r3, #4
 8003e40:	4413      	add	r3, r2
 8003e42:	3304      	adds	r3, #4
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2b04      	cmp	r3, #4
 8003e48:	d108      	bne.n	8003e5c <Motor_SetSpeed+0x3ac>
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
 8003e4c:	4a4b      	ldr	r2, [pc, #300]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003e4e:	011b      	lsls	r3, r3, #4
 8003e50:	4413      	add	r3, r2
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	89fb      	ldrh	r3, [r7, #14]
 8003e58:	6393      	str	r3, [r2, #56]	@ 0x38
 8003e5a:	e018      	b.n	8003e8e <Motor_SetSpeed+0x3de>
 8003e5c:	79fb      	ldrb	r3, [r7, #7]
 8003e5e:	4a47      	ldr	r2, [pc, #284]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	4413      	add	r3, r2
 8003e64:	3304      	adds	r3, #4
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2b08      	cmp	r3, #8
 8003e6a:	d108      	bne.n	8003e7e <Motor_SetSpeed+0x3ce>
 8003e6c:	79fb      	ldrb	r3, [r7, #7]
 8003e6e:	4a43      	ldr	r2, [pc, #268]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003e70:	011b      	lsls	r3, r3, #4
 8003e72:	4413      	add	r3, r2
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681a      	ldr	r2, [r3, #0]
 8003e78:	89fb      	ldrh	r3, [r7, #14]
 8003e7a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003e7c:	e007      	b.n	8003e8e <Motor_SetSpeed+0x3de>
 8003e7e:	79fb      	ldrb	r3, [r7, #7]
 8003e80:	4a3e      	ldr	r2, [pc, #248]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003e82:	011b      	lsls	r3, r3, #4
 8003e84:	4413      	add	r3, r2
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	89fb      	ldrh	r3, [r7, #14]
 8003e8c:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8003e8e:	79fb      	ldrb	r3, [r7, #7]
 8003e90:	4a3a      	ldr	r2, [pc, #232]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003e92:	011b      	lsls	r3, r3, #4
 8003e94:	4413      	add	r3, r2
 8003e96:	3308      	adds	r3, #8
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d108      	bne.n	8003eb0 <Motor_SetSpeed+0x400>
 8003e9e:	79fb      	ldrb	r3, [r7, #7]
 8003ea0:	4a36      	ldr	r2, [pc, #216]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003ea2:	011b      	lsls	r3, r3, #4
 8003ea4:	4413      	add	r3, r2
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	635a      	str	r2, [r3, #52]	@ 0x34
 8003eae:	e0aa      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003eb0:	79fb      	ldrb	r3, [r7, #7]
 8003eb2:	4a32      	ldr	r2, [pc, #200]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003eb4:	011b      	lsls	r3, r3, #4
 8003eb6:	4413      	add	r3, r2
 8003eb8:	3308      	adds	r3, #8
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2b04      	cmp	r3, #4
 8003ebe:	d108      	bne.n	8003ed2 <Motor_SetSpeed+0x422>
 8003ec0:	79fb      	ldrb	r3, [r7, #7]
 8003ec2:	4a2e      	ldr	r2, [pc, #184]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	4413      	add	r3, r2
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	2300      	movs	r3, #0
 8003ece:	6393      	str	r3, [r2, #56]	@ 0x38
 8003ed0:	e099      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003ed2:	79fb      	ldrb	r3, [r7, #7]
 8003ed4:	4a29      	ldr	r2, [pc, #164]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003ed6:	011b      	lsls	r3, r3, #4
 8003ed8:	4413      	add	r3, r2
 8003eda:	3308      	adds	r3, #8
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2b08      	cmp	r3, #8
 8003ee0:	d108      	bne.n	8003ef4 <Motor_SetSpeed+0x444>
 8003ee2:	79fb      	ldrb	r3, [r7, #7]
 8003ee4:	4a25      	ldr	r2, [pc, #148]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003ee6:	011b      	lsls	r3, r3, #4
 8003ee8:	4413      	add	r3, r2
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	2300      	movs	r3, #0
 8003ef0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003ef2:	e088      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003ef4:	79fb      	ldrb	r3, [r7, #7]
 8003ef6:	4a21      	ldr	r2, [pc, #132]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003ef8:	011b      	lsls	r3, r3, #4
 8003efa:	4413      	add	r3, r2
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	2300      	movs	r3, #0
 8003f02:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f04:	e07f      	b.n	8004006 <Motor_SetSpeed+0x556>
        }
    }
    else { // BERHENTI
        motors[motor_id].direction = MOTOR_DIR_STOP;
 8003f06:	79fb      	ldrb	r3, [r7, #7]
 8003f08:	4a1c      	ldr	r2, [pc, #112]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003f0a:	011b      	lsls	r3, r3, #4
 8003f0c:	4413      	add	r3, r2
 8003f0e:	330e      	adds	r3, #14
 8003f10:	2200      	movs	r2, #0
 8003f12:	701a      	strb	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_rpwm, 0);
 8003f14:	79fb      	ldrb	r3, [r7, #7]
 8003f16:	4a19      	ldr	r2, [pc, #100]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003f18:	011b      	lsls	r3, r3, #4
 8003f1a:	4413      	add	r3, r2
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d108      	bne.n	8003f36 <Motor_SetSpeed+0x486>
 8003f24:	79fb      	ldrb	r3, [r7, #7]
 8003f26:	4a15      	ldr	r2, [pc, #84]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003f28:	011b      	lsls	r3, r3, #4
 8003f2a:	4413      	add	r3, r2
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2200      	movs	r2, #0
 8003f32:	635a      	str	r2, [r3, #52]	@ 0x34
 8003f34:	e02c      	b.n	8003f90 <Motor_SetSpeed+0x4e0>
 8003f36:	79fb      	ldrb	r3, [r7, #7]
 8003f38:	4a10      	ldr	r2, [pc, #64]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003f3a:	011b      	lsls	r3, r3, #4
 8003f3c:	4413      	add	r3, r2
 8003f3e:	3304      	adds	r3, #4
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2b04      	cmp	r3, #4
 8003f44:	d108      	bne.n	8003f58 <Motor_SetSpeed+0x4a8>
 8003f46:	79fb      	ldrb	r3, [r7, #7]
 8003f48:	4a0c      	ldr	r2, [pc, #48]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003f4a:	011b      	lsls	r3, r3, #4
 8003f4c:	4413      	add	r3, r2
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	2300      	movs	r3, #0
 8003f54:	6393      	str	r3, [r2, #56]	@ 0x38
 8003f56:	e01b      	b.n	8003f90 <Motor_SetSpeed+0x4e0>
 8003f58:	79fb      	ldrb	r3, [r7, #7]
 8003f5a:	4a08      	ldr	r2, [pc, #32]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003f5c:	011b      	lsls	r3, r3, #4
 8003f5e:	4413      	add	r3, r2
 8003f60:	3304      	adds	r3, #4
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2b08      	cmp	r3, #8
 8003f66:	d10b      	bne.n	8003f80 <Motor_SetSpeed+0x4d0>
 8003f68:	79fb      	ldrb	r3, [r7, #7]
 8003f6a:	4a04      	ldr	r2, [pc, #16]	@ (8003f7c <Motor_SetSpeed+0x4cc>)
 8003f6c:	011b      	lsls	r3, r3, #4
 8003f6e:	4413      	add	r3, r2
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	2300      	movs	r3, #0
 8003f76:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003f78:	e00a      	b.n	8003f90 <Motor_SetSpeed+0x4e0>
 8003f7a:	bf00      	nop
 8003f7c:	200007e4 	.word	0x200007e4
 8003f80:	79fb      	ldrb	r3, [r7, #7]
 8003f82:	4a27      	ldr	r2, [pc, #156]	@ (8004020 <Motor_SetSpeed+0x570>)
 8003f84:	011b      	lsls	r3, r3, #4
 8003f86:	4413      	add	r3, r2
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	6413      	str	r3, [r2, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(motors[motor_id].htim, motors[motor_id].channel_lpwm, 0);
 8003f90:	79fb      	ldrb	r3, [r7, #7]
 8003f92:	4a23      	ldr	r2, [pc, #140]	@ (8004020 <Motor_SetSpeed+0x570>)
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	4413      	add	r3, r2
 8003f98:	3308      	adds	r3, #8
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d108      	bne.n	8003fb2 <Motor_SetSpeed+0x502>
 8003fa0:	79fb      	ldrb	r3, [r7, #7]
 8003fa2:	4a1f      	ldr	r2, [pc, #124]	@ (8004020 <Motor_SetSpeed+0x570>)
 8003fa4:	011b      	lsls	r3, r3, #4
 8003fa6:	4413      	add	r3, r2
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2200      	movs	r2, #0
 8003fae:	635a      	str	r2, [r3, #52]	@ 0x34
 8003fb0:	e029      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003fb2:	79fb      	ldrb	r3, [r7, #7]
 8003fb4:	4a1a      	ldr	r2, [pc, #104]	@ (8004020 <Motor_SetSpeed+0x570>)
 8003fb6:	011b      	lsls	r3, r3, #4
 8003fb8:	4413      	add	r3, r2
 8003fba:	3308      	adds	r3, #8
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2b04      	cmp	r3, #4
 8003fc0:	d108      	bne.n	8003fd4 <Motor_SetSpeed+0x524>
 8003fc2:	79fb      	ldrb	r3, [r7, #7]
 8003fc4:	4a16      	ldr	r2, [pc, #88]	@ (8004020 <Motor_SetSpeed+0x570>)
 8003fc6:	011b      	lsls	r3, r3, #4
 8003fc8:	4413      	add	r3, r2
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681a      	ldr	r2, [r3, #0]
 8003fce:	2300      	movs	r3, #0
 8003fd0:	6393      	str	r3, [r2, #56]	@ 0x38
 8003fd2:	e018      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003fd4:	79fb      	ldrb	r3, [r7, #7]
 8003fd6:	4a12      	ldr	r2, [pc, #72]	@ (8004020 <Motor_SetSpeed+0x570>)
 8003fd8:	011b      	lsls	r3, r3, #4
 8003fda:	4413      	add	r3, r2
 8003fdc:	3308      	adds	r3, #8
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2b08      	cmp	r3, #8
 8003fe2:	d108      	bne.n	8003ff6 <Motor_SetSpeed+0x546>
 8003fe4:	79fb      	ldrb	r3, [r7, #7]
 8003fe6:	4a0e      	ldr	r2, [pc, #56]	@ (8004020 <Motor_SetSpeed+0x570>)
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	4413      	add	r3, r2
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8003ff4:	e007      	b.n	8004006 <Motor_SetSpeed+0x556>
 8003ff6:	79fb      	ldrb	r3, [r7, #7]
 8003ff8:	4a09      	ldr	r2, [pc, #36]	@ (8004020 <Motor_SetSpeed+0x570>)
 8003ffa:	011b      	lsls	r3, r3, #4
 8003ffc:	4413      	add	r3, r2
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	2300      	movs	r3, #0
 8004004:	6413      	str	r3, [r2, #64]	@ 0x40
    }

    motors[motor_id].current_speed = speed;
 8004006:	79fb      	ldrb	r3, [r7, #7]
 8004008:	88b9      	ldrh	r1, [r7, #4]
 800400a:	4a05      	ldr	r2, [pc, #20]	@ (8004020 <Motor_SetSpeed+0x570>)
 800400c:	011b      	lsls	r3, r3, #4
 800400e:	4413      	add	r3, r2
 8004010:	330c      	adds	r3, #12
 8004012:	460a      	mov	r2, r1
 8004014:	801a      	strh	r2, [r3, #0]
 8004016:	e000      	b.n	800401a <Motor_SetSpeed+0x56a>
        return;
 8004018:	bf00      	nop
}
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	200007e4 	.word	0x200007e4

08004024 <Motor_Forward>:
/**
  * @brief  Move robot forward
  * @param  speed: Speed percentage (0-100)
  * @retval None
  */
void Motor_Forward(uint8_t speed) {
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	4603      	mov	r3, r0
 800402c:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 800402e:	79fb      	ldrb	r3, [r7, #7]
 8004030:	2b64      	cmp	r3, #100	@ 0x64
 8004032:	d901      	bls.n	8004038 <Motor_Forward+0x14>
 8004034:	2364      	movs	r3, #100	@ 0x64
 8004036:	71fb      	strb	r3, [r7, #7]

    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8004038:	2300      	movs	r3, #0
 800403a:	73fb      	strb	r3, [r7, #15]
 800403c:	e009      	b.n	8004052 <Motor_Forward+0x2e>
        Motor_SetSpeed(i, speed);
 800403e:	79fb      	ldrb	r3, [r7, #7]
 8004040:	b21a      	sxth	r2, r3
 8004042:	7bfb      	ldrb	r3, [r7, #15]
 8004044:	4611      	mov	r1, r2
 8004046:	4618      	mov	r0, r3
 8004048:	f7ff fd32 	bl	8003ab0 <Motor_SetSpeed>
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 800404c:	7bfb      	ldrb	r3, [r7, #15]
 800404e:	3301      	adds	r3, #1
 8004050:	73fb      	strb	r3, [r7, #15]
 8004052:	7bfb      	ldrb	r3, [r7, #15]
 8004054:	2b03      	cmp	r3, #3
 8004056:	d9f2      	bls.n	800403e <Motor_Forward+0x1a>
    }
}
 8004058:	bf00      	nop
 800405a:	bf00      	nop
 800405c:	3710      	adds	r7, #16
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <Motor_Reverse>:
/**
  * @brief  Move robot backward
  * @param  speed: Speed percentage (0-100)
  * @retval None
  */
void Motor_Reverse(uint8_t speed) {
 8004062:	b580      	push	{r7, lr}
 8004064:	b084      	sub	sp, #16
 8004066:	af00      	add	r7, sp, #0
 8004068:	4603      	mov	r3, r0
 800406a:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 800406c:	79fb      	ldrb	r3, [r7, #7]
 800406e:	2b64      	cmp	r3, #100	@ 0x64
 8004070:	d901      	bls.n	8004076 <Motor_Reverse+0x14>
 8004072:	2364      	movs	r3, #100	@ 0x64
 8004074:	71fb      	strb	r3, [r7, #7]

    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8004076:	2300      	movs	r3, #0
 8004078:	73fb      	strb	r3, [r7, #15]
 800407a:	e00c      	b.n	8004096 <Motor_Reverse+0x34>
        Motor_SetSpeed(i, -speed);
 800407c:	79fb      	ldrb	r3, [r7, #7]
 800407e:	b29b      	uxth	r3, r3
 8004080:	425b      	negs	r3, r3
 8004082:	b29b      	uxth	r3, r3
 8004084:	b21a      	sxth	r2, r3
 8004086:	7bfb      	ldrb	r3, [r7, #15]
 8004088:	4611      	mov	r1, r2
 800408a:	4618      	mov	r0, r3
 800408c:	f7ff fd10 	bl	8003ab0 <Motor_SetSpeed>
    for (uint8_t i = 0; i < MOTOR_COUNT; i++) {
 8004090:	7bfb      	ldrb	r3, [r7, #15]
 8004092:	3301      	adds	r3, #1
 8004094:	73fb      	strb	r3, [r7, #15]
 8004096:	7bfb      	ldrb	r3, [r7, #15]
 8004098:	2b03      	cmp	r3, #3
 800409a:	d9ef      	bls.n	800407c <Motor_Reverse+0x1a>
    }
}
 800409c:	bf00      	nop
 800409e:	bf00      	nop
 80040a0:	3710      	adds	r7, #16
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <Motor_Rotate_Left>:
  * @brief  Rotate robot in place (spin left)
  * @param  speed: Rotation speed percentage (0-100)
  * @retval None
  * @note   Left motors reverse, Right motors forward
  */
void Motor_Rotate_Left(uint8_t speed) {
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b082      	sub	sp, #8
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	4603      	mov	r3, r0
 80040ae:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 80040b0:	79fb      	ldrb	r3, [r7, #7]
 80040b2:	2b64      	cmp	r3, #100	@ 0x64
 80040b4:	d901      	bls.n	80040ba <Motor_Rotate_Left+0x14>
 80040b6:	2364      	movs	r3, #100	@ 0x64
 80040b8:	71fb      	strb	r3, [r7, #7]

    // Right side forward
    Motor_SetSpeed(MOTOR_1, speed);
 80040ba:	79fb      	ldrb	r3, [r7, #7]
 80040bc:	b21b      	sxth	r3, r3
 80040be:	4619      	mov	r1, r3
 80040c0:	2000      	movs	r0, #0
 80040c2:	f7ff fcf5 	bl	8003ab0 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_3, speed);
 80040c6:	79fb      	ldrb	r3, [r7, #7]
 80040c8:	b21b      	sxth	r3, r3
 80040ca:	4619      	mov	r1, r3
 80040cc:	2002      	movs	r0, #2
 80040ce:	f7ff fcef 	bl	8003ab0 <Motor_SetSpeed>

    // Left side reverse
    Motor_SetSpeed(MOTOR_2, -speed);
 80040d2:	79fb      	ldrb	r3, [r7, #7]
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	425b      	negs	r3, r3
 80040d8:	b29b      	uxth	r3, r3
 80040da:	b21b      	sxth	r3, r3
 80040dc:	4619      	mov	r1, r3
 80040de:	2001      	movs	r0, #1
 80040e0:	f7ff fce6 	bl	8003ab0 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_4, -speed);
 80040e4:	79fb      	ldrb	r3, [r7, #7]
 80040e6:	b29b      	uxth	r3, r3
 80040e8:	425b      	negs	r3, r3
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	b21b      	sxth	r3, r3
 80040ee:	4619      	mov	r1, r3
 80040f0:	2003      	movs	r0, #3
 80040f2:	f7ff fcdd 	bl	8003ab0 <Motor_SetSpeed>
}
 80040f6:	bf00      	nop
 80040f8:	3708      	adds	r7, #8
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}

080040fe <Motor_Rotate_Right>:
/**
  * @brief  Rotate robot in place (spin right)
  * @param  speed: Rotation speed percentage (0-100)
  * @retval None
  */
void Motor_Rotate_Right(uint8_t speed) {
 80040fe:	b580      	push	{r7, lr}
 8004100:	b082      	sub	sp, #8
 8004102:	af00      	add	r7, sp, #0
 8004104:	4603      	mov	r3, r0
 8004106:	71fb      	strb	r3, [r7, #7]
    if (speed > 100) speed = 100;
 8004108:	79fb      	ldrb	r3, [r7, #7]
 800410a:	2b64      	cmp	r3, #100	@ 0x64
 800410c:	d901      	bls.n	8004112 <Motor_Rotate_Right+0x14>
 800410e:	2364      	movs	r3, #100	@ 0x64
 8004110:	71fb      	strb	r3, [r7, #7]

    // Left side forward
    Motor_SetSpeed(MOTOR_2, speed);
 8004112:	79fb      	ldrb	r3, [r7, #7]
 8004114:	b21b      	sxth	r3, r3
 8004116:	4619      	mov	r1, r3
 8004118:	2001      	movs	r0, #1
 800411a:	f7ff fcc9 	bl	8003ab0 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_4, speed);
 800411e:	79fb      	ldrb	r3, [r7, #7]
 8004120:	b21b      	sxth	r3, r3
 8004122:	4619      	mov	r1, r3
 8004124:	2003      	movs	r0, #3
 8004126:	f7ff fcc3 	bl	8003ab0 <Motor_SetSpeed>

    // Right side reverse
    Motor_SetSpeed(MOTOR_1, -speed);
 800412a:	79fb      	ldrb	r3, [r7, #7]
 800412c:	b29b      	uxth	r3, r3
 800412e:	425b      	negs	r3, r3
 8004130:	b29b      	uxth	r3, r3
 8004132:	b21b      	sxth	r3, r3
 8004134:	4619      	mov	r1, r3
 8004136:	2000      	movs	r0, #0
 8004138:	f7ff fcba 	bl	8003ab0 <Motor_SetSpeed>
    Motor_SetSpeed(MOTOR_3, -speed);
 800413c:	79fb      	ldrb	r3, [r7, #7]
 800413e:	b29b      	uxth	r3, r3
 8004140:	425b      	negs	r3, r3
 8004142:	b29b      	uxth	r3, r3
 8004144:	b21b      	sxth	r3, r3
 8004146:	4619      	mov	r1, r3
 8004148:	2002      	movs	r0, #2
 800414a:	f7ff fcb1 	bl	8003ab0 <Motor_SetSpeed>
}
 800414e:	bf00      	nop
 8004150:	3708      	adds	r7, #8
 8004152:	46bd      	mov	sp, r7
 8004154:	bd80      	pop	{r7, pc}

08004156 <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8004156:	b580      	push	{r7, lr}
 8004158:	b088      	sub	sp, #32
 800415a:	af04      	add	r7, sp, #16
 800415c:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 800415e:	2364      	movs	r3, #100	@ 0x64
 8004160:	9302      	str	r3, [sp, #8]
 8004162:	2301      	movs	r3, #1
 8004164:	9301      	str	r3, [sp, #4]
 8004166:	f107 030f 	add.w	r3, r7, #15
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	2301      	movs	r3, #1
 800416e:	2275      	movs	r2, #117	@ 0x75
 8004170:	21d0      	movs	r1, #208	@ 0xd0
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f001 fdfc 	bl	8005d70 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8004178:	7bfb      	ldrb	r3, [r7, #15]
 800417a:	2b68      	cmp	r3, #104	@ 0x68
 800417c:	d13d      	bne.n	80041fa <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 800417e:	2300      	movs	r3, #0
 8004180:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8004182:	2364      	movs	r3, #100	@ 0x64
 8004184:	9302      	str	r3, [sp, #8]
 8004186:	2301      	movs	r3, #1
 8004188:	9301      	str	r3, [sp, #4]
 800418a:	f107 030e 	add.w	r3, r7, #14
 800418e:	9300      	str	r3, [sp, #0]
 8004190:	2301      	movs	r3, #1
 8004192:	226b      	movs	r2, #107	@ 0x6b
 8004194:	21d0      	movs	r1, #208	@ 0xd0
 8004196:	6878      	ldr	r0, [r7, #4]
 8004198:	f001 fcf0 	bl	8005b7c <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 800419c:	2307      	movs	r3, #7
 800419e:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80041a0:	2364      	movs	r3, #100	@ 0x64
 80041a2:	9302      	str	r3, [sp, #8]
 80041a4:	2301      	movs	r3, #1
 80041a6:	9301      	str	r3, [sp, #4]
 80041a8:	f107 030e 	add.w	r3, r7, #14
 80041ac:	9300      	str	r3, [sp, #0]
 80041ae:	2301      	movs	r3, #1
 80041b0:	2219      	movs	r2, #25
 80041b2:	21d0      	movs	r1, #208	@ 0xd0
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f001 fce1 	bl	8005b7c <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 80041ba:	2300      	movs	r3, #0
 80041bc:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80041be:	2364      	movs	r3, #100	@ 0x64
 80041c0:	9302      	str	r3, [sp, #8]
 80041c2:	2301      	movs	r3, #1
 80041c4:	9301      	str	r3, [sp, #4]
 80041c6:	f107 030e 	add.w	r3, r7, #14
 80041ca:	9300      	str	r3, [sp, #0]
 80041cc:	2301      	movs	r3, #1
 80041ce:	221c      	movs	r2, #28
 80041d0:	21d0      	movs	r1, #208	@ 0xd0
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f001 fcd2 	bl	8005b7c <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 80041d8:	2300      	movs	r3, #0
 80041da:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80041dc:	2364      	movs	r3, #100	@ 0x64
 80041de:	9302      	str	r3, [sp, #8]
 80041e0:	2301      	movs	r3, #1
 80041e2:	9301      	str	r3, [sp, #4]
 80041e4:	f107 030e 	add.w	r3, r7, #14
 80041e8:	9300      	str	r3, [sp, #0]
 80041ea:	2301      	movs	r3, #1
 80041ec:	221b      	movs	r2, #27
 80041ee:	21d0      	movs	r1, #208	@ 0xd0
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f001 fcc3 	bl	8005b7c <HAL_I2C_Mem_Write>
        return 0;
 80041f6:	2300      	movs	r3, #0
 80041f8:	e000      	b.n	80041fc <MPU6050_Init+0xa6>
    }
    return 1;
 80041fa:	2301      	movs	r3, #1
}
 80041fc:	4618      	mov	r0, r3
 80041fe:	3710      	adds	r7, #16
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	0000      	movs	r0, r0
	...

08004208 <MPU6050_Read_All>:

    temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8004208:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800420c:	b094      	sub	sp, #80	@ 0x50
 800420e:	af04      	add	r7, sp, #16
 8004210:	6078      	str	r0, [r7, #4]
 8004212:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8004214:	2364      	movs	r3, #100	@ 0x64
 8004216:	9302      	str	r3, [sp, #8]
 8004218:	230e      	movs	r3, #14
 800421a:	9301      	str	r3, [sp, #4]
 800421c:	f107 0308 	add.w	r3, r7, #8
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	2301      	movs	r3, #1
 8004224:	223b      	movs	r2, #59	@ 0x3b
 8004226:	21d0      	movs	r1, #208	@ 0xd0
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f001 fda1 	bl	8005d70 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 800422e:	7a3b      	ldrb	r3, [r7, #8]
 8004230:	b21b      	sxth	r3, r3
 8004232:	021b      	lsls	r3, r3, #8
 8004234:	b21a      	sxth	r2, r3
 8004236:	7a7b      	ldrb	r3, [r7, #9]
 8004238:	b21b      	sxth	r3, r3
 800423a:	4313      	orrs	r3, r2
 800423c:	b21a      	sxth	r2, r3
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8004242:	7abb      	ldrb	r3, [r7, #10]
 8004244:	b21b      	sxth	r3, r3
 8004246:	021b      	lsls	r3, r3, #8
 8004248:	b21a      	sxth	r2, r3
 800424a:	7afb      	ldrb	r3, [r7, #11]
 800424c:	b21b      	sxth	r3, r3
 800424e:	4313      	orrs	r3, r2
 8004250:	b21a      	sxth	r2, r3
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8004256:	7b3b      	ldrb	r3, [r7, #12]
 8004258:	b21b      	sxth	r3, r3
 800425a:	021b      	lsls	r3, r3, #8
 800425c:	b21a      	sxth	r2, r3
 800425e:	7b7b      	ldrb	r3, [r7, #13]
 8004260:	b21b      	sxth	r3, r3
 8004262:	4313      	orrs	r3, r2
 8004264:	b21a      	sxth	r2, r3
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 800426a:	7bbb      	ldrb	r3, [r7, #14]
 800426c:	b21b      	sxth	r3, r3
 800426e:	021b      	lsls	r3, r3, #8
 8004270:	b21a      	sxth	r2, r3
 8004272:	7bfb      	ldrb	r3, [r7, #15]
 8004274:	b21b      	sxth	r3, r3
 8004276:	4313      	orrs	r3, r2
 8004278:	86fb      	strh	r3, [r7, #54]	@ 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 800427a:	7c3b      	ldrb	r3, [r7, #16]
 800427c:	b21b      	sxth	r3, r3
 800427e:	021b      	lsls	r3, r3, #8
 8004280:	b21a      	sxth	r2, r3
 8004282:	7c7b      	ldrb	r3, [r7, #17]
 8004284:	b21b      	sxth	r3, r3
 8004286:	4313      	orrs	r3, r2
 8004288:	b21a      	sxth	r2, r3
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 800428e:	7cbb      	ldrb	r3, [r7, #18]
 8004290:	b21b      	sxth	r3, r3
 8004292:	021b      	lsls	r3, r3, #8
 8004294:	b21a      	sxth	r2, r3
 8004296:	7cfb      	ldrb	r3, [r7, #19]
 8004298:	b21b      	sxth	r3, r3
 800429a:	4313      	orrs	r3, r2
 800429c:	b21a      	sxth	r2, r3
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	845a      	strh	r2, [r3, #34]	@ 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 80042a2:	7d3b      	ldrb	r3, [r7, #20]
 80042a4:	b21b      	sxth	r3, r3
 80042a6:	021b      	lsls	r3, r3, #8
 80042a8:	b21a      	sxth	r2, r3
 80042aa:	7d7b      	ldrb	r3, [r7, #21]
 80042ac:	b21b      	sxth	r3, r3
 80042ae:	4313      	orrs	r3, r2
 80042b0:	b21a      	sxth	r2, r3
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	849a      	strh	r2, [r3, #36]	@ 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80042bc:	4618      	mov	r0, r3
 80042be:	f7fc f931 	bl	8000524 <__aeabi_i2d>
 80042c2:	f04f 0200 	mov.w	r2, #0
 80042c6:	4bbe      	ldr	r3, [pc, #760]	@ (80045c0 <MPU6050_Read_All+0x3b8>)
 80042c8:	f7fc fac0 	bl	800084c <__aeabi_ddiv>
 80042cc:	4602      	mov	r2, r0
 80042ce:	460b      	mov	r3, r1
 80042d0:	6839      	ldr	r1, [r7, #0]
 80042d2:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80042dc:	4618      	mov	r0, r3
 80042de:	f7fc f921 	bl	8000524 <__aeabi_i2d>
 80042e2:	f04f 0200 	mov.w	r2, #0
 80042e6:	4bb6      	ldr	r3, [pc, #728]	@ (80045c0 <MPU6050_Read_All+0x3b8>)
 80042e8:	f7fc fab0 	bl	800084c <__aeabi_ddiv>
 80042ec:	4602      	mov	r2, r0
 80042ee:	460b      	mov	r3, r1
 80042f0:	6839      	ldr	r1, [r7, #0]
 80042f2:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80042fc:	4618      	mov	r0, r3
 80042fe:	f7fc f911 	bl	8000524 <__aeabi_i2d>
 8004302:	a3a9      	add	r3, pc, #676	@ (adr r3, 80045a8 <MPU6050_Read_All+0x3a0>)
 8004304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004308:	f7fc faa0 	bl	800084c <__aeabi_ddiv>
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	6839      	ldr	r1, [r7, #0]
 8004312:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 8004316:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800431a:	ee07 3a90 	vmov	s15, r3
 800431e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004322:	eddf 6aa8 	vldr	s13, [pc, #672]	@ 80045c4 <MPU6050_Read_All+0x3bc>
 8004326:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800432a:	ed9f 7aa7 	vldr	s14, [pc, #668]	@ 80045c8 <MPU6050_Read_All+0x3c0>
 800432e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800433e:	4618      	mov	r0, r3
 8004340:	f7fc f8f0 	bl	8000524 <__aeabi_i2d>
 8004344:	a39a      	add	r3, pc, #616	@ (adr r3, 80045b0 <MPU6050_Read_All+0x3a8>)
 8004346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800434a:	f7fc fa7f 	bl	800084c <__aeabi_ddiv>
 800434e:	4602      	mov	r2, r0
 8004350:	460b      	mov	r3, r1
 8004352:	6839      	ldr	r1, [r7, #0]
 8004354:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	@ 0x22
 800435e:	4618      	mov	r0, r3
 8004360:	f7fc f8e0 	bl	8000524 <__aeabi_i2d>
 8004364:	a392      	add	r3, pc, #584	@ (adr r3, 80045b0 <MPU6050_Read_All+0x3a8>)
 8004366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436a:	f7fc fa6f 	bl	800084c <__aeabi_ddiv>
 800436e:	4602      	mov	r2, r0
 8004370:	460b      	mov	r3, r1
 8004372:	6839      	ldr	r1, [r7, #0]
 8004374:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 800437e:	4618      	mov	r0, r3
 8004380:	f7fc f8d0 	bl	8000524 <__aeabi_i2d>
 8004384:	a38a      	add	r3, pc, #552	@ (adr r3, 80045b0 <MPU6050_Read_All+0x3a8>)
 8004386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800438a:	f7fc fa5f 	bl	800084c <__aeabi_ddiv>
 800438e:	4602      	mov	r2, r0
 8004390:	460b      	mov	r3, r1
 8004392:	6839      	ldr	r1, [r7, #0]
 8004394:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 8004398:	f000 ff22 	bl	80051e0 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	4b8b      	ldr	r3, [pc, #556]	@ (80045cc <MPU6050_Read_All+0x3c4>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7fc f8ad 	bl	8000504 <__aeabi_ui2d>
 80043aa:	f04f 0200 	mov.w	r2, #0
 80043ae:	4b88      	ldr	r3, [pc, #544]	@ (80045d0 <MPU6050_Read_All+0x3c8>)
 80043b0:	f7fc fa4c 	bl	800084c <__aeabi_ddiv>
 80043b4:	4602      	mov	r2, r0
 80043b6:	460b      	mov	r3, r1
 80043b8:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    timer = HAL_GetTick();
 80043bc:	f000 ff10 	bl	80051e0 <HAL_GetTick>
 80043c0:	4603      	mov	r3, r0
 80043c2:	4a82      	ldr	r2, [pc, #520]	@ (80045cc <MPU6050_Read_All+0x3c4>)
 80043c4:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043cc:	461a      	mov	r2, r3
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80043d4:	fb03 f202 	mul.w	r2, r3, r2
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80043de:	4619      	mov	r1, r3
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80043e6:	fb01 f303 	mul.w	r3, r1, r3
 80043ea:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7fc f899 	bl	8000524 <__aeabi_i2d>
 80043f2:	4602      	mov	r2, r0
 80043f4:	460b      	mov	r3, r1
 80043f6:	ec43 2b10 	vmov	d0, r2, r3
 80043fa:	f009 fe8d 	bl	800e118 <sqrt>
 80043fe:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0) {
 8004402:	f04f 0200 	mov.w	r2, #0
 8004406:	f04f 0300 	mov.w	r3, #0
 800440a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800440e:	f7fc fb5b 	bl	8000ac8 <__aeabi_dcmpeq>
 8004412:	4603      	mov	r3, r0
 8004414:	2b00      	cmp	r3, #0
 8004416:	d11f      	bne.n	8004458 <MPU6050_Read_All+0x250>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800441e:	4618      	mov	r0, r3
 8004420:	f7fc f880 	bl	8000524 <__aeabi_i2d>
 8004424:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004428:	f7fc fa10 	bl	800084c <__aeabi_ddiv>
 800442c:	4602      	mov	r2, r0
 800442e:	460b      	mov	r3, r1
 8004430:	ec43 2b17 	vmov	d7, r2, r3
 8004434:	eeb0 0a47 	vmov.f32	s0, s14
 8004438:	eef0 0a67 	vmov.f32	s1, s15
 800443c:	f009 fe98 	bl	800e170 <atan>
 8004440:	ec51 0b10 	vmov	r0, r1, d0
 8004444:	a35c      	add	r3, pc, #368	@ (adr r3, 80045b8 <MPU6050_Read_All+0x3b0>)
 8004446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444a:	f7fc f8d5 	bl	80005f8 <__aeabi_dmul>
 800444e:	4602      	mov	r2, r0
 8004450:	460b      	mov	r3, r1
 8004452:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
 8004456:	e005      	b.n	8004464 <MPU6050_Read_All+0x25c>
    } else {
        roll = 0.0;
 8004458:	f04f 0200 	mov.w	r2, #0
 800445c:	f04f 0300 	mov.w	r3, #0
 8004460:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	f9b3 3000 	ldrsh.w	r3, [r3]
 800446a:	425b      	negs	r3, r3
 800446c:	4618      	mov	r0, r3
 800446e:	f7fc f859 	bl	8000524 <__aeabi_i2d>
 8004472:	4682      	mov	sl, r0
 8004474:	468b      	mov	fp, r1
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800447c:	4618      	mov	r0, r3
 800447e:	f7fc f851 	bl	8000524 <__aeabi_i2d>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	ec43 2b11 	vmov	d1, r2, r3
 800448a:	ec4b ab10 	vmov	d0, sl, fp
 800448e:	f009 fe41 	bl	800e114 <atan2>
 8004492:	ec51 0b10 	vmov	r0, r1, d0
 8004496:	a348      	add	r3, pc, #288	@ (adr r3, 80045b8 <MPU6050_Read_All+0x3b0>)
 8004498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800449c:	f7fc f8ac 	bl	80005f8 <__aeabi_dmul>
 80044a0:	4602      	mov	r2, r0
 80044a2:	460b      	mov	r3, r1
 80044a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 80044a8:	f04f 0200 	mov.w	r2, #0
 80044ac:	4b49      	ldr	r3, [pc, #292]	@ (80045d4 <MPU6050_Read_All+0x3cc>)
 80044ae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80044b2:	f7fc fb13 	bl	8000adc <__aeabi_dcmplt>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d00a      	beq.n	80044d2 <MPU6050_Read_All+0x2ca>
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80044c2:	f04f 0200 	mov.w	r2, #0
 80044c6:	4b44      	ldr	r3, [pc, #272]	@ (80045d8 <MPU6050_Read_All+0x3d0>)
 80044c8:	f7fc fb26 	bl	8000b18 <__aeabi_dcmpgt>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d114      	bne.n	80044fc <MPU6050_Read_All+0x2f4>
 80044d2:	f04f 0200 	mov.w	r2, #0
 80044d6:	4b40      	ldr	r3, [pc, #256]	@ (80045d8 <MPU6050_Read_All+0x3d0>)
 80044d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80044dc:	f7fc fb1c 	bl	8000b18 <__aeabi_dcmpgt>
 80044e0:	4603      	mov	r3, r0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d015      	beq.n	8004512 <MPU6050_Read_All+0x30a>
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 80044ec:	f04f 0200 	mov.w	r2, #0
 80044f0:	4b38      	ldr	r3, [pc, #224]	@ (80045d4 <MPU6050_Read_All+0x3cc>)
 80044f2:	f7fc faf3 	bl	8000adc <__aeabi_dcmplt>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d00a      	beq.n	8004512 <MPU6050_Read_All+0x30a>
        KalmanY.angle = pitch;
 80044fc:	4937      	ldr	r1, [pc, #220]	@ (80045dc <MPU6050_Read_All+0x3d4>)
 80044fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004502:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8004506:	6839      	ldr	r1, [r7, #0]
 8004508:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800450c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
 8004510:	e014      	b.n	800453c <MPU6050_Read_All+0x334>
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 8004518:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 800451c:	eeb0 1a47 	vmov.f32	s2, s14
 8004520:	eef0 1a67 	vmov.f32	s3, s15
 8004524:	ed97 0b06 	vldr	d0, [r7, #24]
 8004528:	482c      	ldr	r0, [pc, #176]	@ (80045dc <MPU6050_Read_All+0x3d4>)
 800452a:	f000 f85b 	bl	80045e4 <Kalman_getAngle>
 800452e:	eeb0 7a40 	vmov.f32	s14, s0
 8004532:	eef0 7a60 	vmov.f32	s15, s1
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	ed83 7b14 	vstr	d7, [r3, #80]	@ 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8004542:	4690      	mov	r8, r2
 8004544:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8004548:	f04f 0200 	mov.w	r2, #0
 800454c:	4b22      	ldr	r3, [pc, #136]	@ (80045d8 <MPU6050_Read_All+0x3d0>)
 800454e:	4640      	mov	r0, r8
 8004550:	4649      	mov	r1, r9
 8004552:	f7fc fae1 	bl	8000b18 <__aeabi_dcmpgt>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d008      	beq.n	800456e <MPU6050_Read_All+0x366>
        DataStruct->Gx = -DataStruct->Gx;
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8004562:	4614      	mov	r4, r2
 8004564:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	e9c3 450a 	strd	r4, r5, [r3, #40]	@ 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 8004574:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 8004578:	eeb0 1a47 	vmov.f32	s2, s14
 800457c:	eef0 1a67 	vmov.f32	s3, s15
 8004580:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8004584:	4816      	ldr	r0, [pc, #88]	@ (80045e0 <MPU6050_Read_All+0x3d8>)
 8004586:	f000 f82d 	bl	80045e4 <Kalman_getAngle>
 800458a:	eeb0 7a40 	vmov.f32	s14, s0
 800458e:	eef0 7a60 	vmov.f32	s15, s1
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	ed83 7b12 	vstr	d7, [r3, #72]	@ 0x48

}
 8004598:	bf00      	nop
 800459a:	3740      	adds	r7, #64	@ 0x40
 800459c:	46bd      	mov	sp, r7
 800459e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80045a2:	bf00      	nop
 80045a4:	f3af 8000 	nop.w
 80045a8:	00000000 	.word	0x00000000
 80045ac:	40cc2900 	.word	0x40cc2900
 80045b0:	00000000 	.word	0x00000000
 80045b4:	40606000 	.word	0x40606000
 80045b8:	1a63c1f8 	.word	0x1a63c1f8
 80045bc:	404ca5dc 	.word	0x404ca5dc
 80045c0:	40d00000 	.word	0x40d00000
 80045c4:	43aa0000 	.word	0x43aa0000
 80045c8:	42121eb8 	.word	0x42121eb8
 80045cc:	20000824 	.word	0x20000824
 80045d0:	408f4000 	.word	0x408f4000
 80045d4:	c0568000 	.word	0xc0568000
 80045d8:	40568000 	.word	0x40568000
 80045dc:	20000048 	.word	0x20000048
 80045e0:	20000000 	.word	0x20000000

080045e4 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 80045e4:	b5b0      	push	{r4, r5, r7, lr}
 80045e6:	b096      	sub	sp, #88	@ 0x58
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	61f8      	str	r0, [r7, #28]
 80045ec:	ed87 0b04 	vstr	d0, [r7, #16]
 80045f0:	ed87 1b02 	vstr	d1, [r7, #8]
 80045f4:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80045fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004602:	f7fb fe41 	bl	8000288 <__aeabi_dsub>
 8004606:	4602      	mov	r2, r0
 8004608:	460b      	mov	r3, r1
 800460a:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    Kalman->angle += dt * rate;
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004614:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004618:	e9d7 0100 	ldrd	r0, r1, [r7]
 800461c:	f7fb ffec 	bl	80005f8 <__aeabi_dmul>
 8004620:	4602      	mov	r2, r0
 8004622:	460b      	mov	r3, r1
 8004624:	4620      	mov	r0, r4
 8004626:	4629      	mov	r1, r5
 8004628:	f7fb fe30 	bl	800028c <__adddf3>
 800462c:	4602      	mov	r2, r0
 800462e:	460b      	mov	r3, r1
 8004630:	69f9      	ldr	r1, [r7, #28]
 8004632:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 800463c:	69fb      	ldr	r3, [r7, #28]
 800463e:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8004642:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004646:	f7fb ffd7 	bl	80005f8 <__aeabi_dmul>
 800464a:	4602      	mov	r2, r0
 800464c:	460b      	mov	r3, r1
 800464e:	4610      	mov	r0, r2
 8004650:	4619      	mov	r1, r3
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8004658:	f7fb fe16 	bl	8000288 <__aeabi_dsub>
 800465c:	4602      	mov	r2, r0
 800465e:	460b      	mov	r3, r1
 8004660:	4610      	mov	r0, r2
 8004662:	4619      	mov	r1, r3
 8004664:	69fb      	ldr	r3, [r7, #28]
 8004666:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800466a:	f7fb fe0d 	bl	8000288 <__aeabi_dsub>
 800466e:	4602      	mov	r2, r0
 8004670:	460b      	mov	r3, r1
 8004672:	4610      	mov	r0, r2
 8004674:	4619      	mov	r1, r3
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800467c:	f7fb fe06 	bl	800028c <__adddf3>
 8004680:	4602      	mov	r2, r0
 8004682:	460b      	mov	r3, r1
 8004684:	4610      	mov	r0, r2
 8004686:	4619      	mov	r1, r3
 8004688:	e9d7 2300 	ldrd	r2, r3, [r7]
 800468c:	f7fb ffb4 	bl	80005f8 <__aeabi_dmul>
 8004690:	4602      	mov	r2, r0
 8004692:	460b      	mov	r3, r1
 8004694:	4620      	mov	r0, r4
 8004696:	4629      	mov	r1, r5
 8004698:	f7fb fdf8 	bl	800028c <__adddf3>
 800469c:	4602      	mov	r2, r0
 800469e:	460b      	mov	r3, r1
 80046a0:	69f9      	ldr	r1, [r7, #28]
 80046a2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 80046a6:	69fb      	ldr	r3, [r7, #28]
 80046a8:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80046b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046b6:	f7fb ff9f 	bl	80005f8 <__aeabi_dmul>
 80046ba:	4602      	mov	r2, r0
 80046bc:	460b      	mov	r3, r1
 80046be:	4620      	mov	r0, r4
 80046c0:	4629      	mov	r1, r5
 80046c2:	f7fb fde1 	bl	8000288 <__aeabi_dsub>
 80046c6:	4602      	mov	r2, r0
 80046c8:	460b      	mov	r3, r1
 80046ca:	69f9      	ldr	r1, [r7, #28]
 80046cc:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 80046dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046e0:	f7fb ff8a 	bl	80005f8 <__aeabi_dmul>
 80046e4:	4602      	mov	r2, r0
 80046e6:	460b      	mov	r3, r1
 80046e8:	4620      	mov	r0, r4
 80046ea:	4629      	mov	r1, r5
 80046ec:	f7fb fdcc 	bl	8000288 <__aeabi_dsub>
 80046f0:	4602      	mov	r2, r0
 80046f2:	460b      	mov	r3, r1
 80046f4:	69f9      	ldr	r1, [r7, #28]
 80046f6:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8004700:	69fb      	ldr	r3, [r7, #28]
 8004702:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8004706:	e9d7 2300 	ldrd	r2, r3, [r7]
 800470a:	f7fb ff75 	bl	80005f8 <__aeabi_dmul>
 800470e:	4602      	mov	r2, r0
 8004710:	460b      	mov	r3, r1
 8004712:	4620      	mov	r0, r4
 8004714:	4629      	mov	r1, r5
 8004716:	f7fb fdb9 	bl	800028c <__adddf3>
 800471a:	4602      	mov	r2, r0
 800471c:	460b      	mov	r3, r1
 800471e:	69f9      	ldr	r1, [r7, #28]
 8004720:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004730:	f7fb fdac 	bl	800028c <__adddf3>
 8004734:	4602      	mov	r2, r0
 8004736:	460b      	mov	r3, r1
 8004738:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8004742:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004746:	f7fc f881 	bl	800084c <__aeabi_ddiv>
 800474a:	4602      	mov	r2, r0
 800474c:	460b      	mov	r3, r1
 800474e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8004758:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800475c:	f7fc f876 	bl	800084c <__aeabi_ddiv>
 8004760:	4602      	mov	r2, r0
 8004762:	460b      	mov	r3, r1
 8004764:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    double y = newAngle - Kalman->angle;
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800476e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004772:	f7fb fd89 	bl	8000288 <__aeabi_dsub>
 8004776:	4602      	mov	r2, r0
 8004778:	460b      	mov	r3, r1
 800477a:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    Kalman->angle += K[0] * y;
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8004784:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004788:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800478c:	f7fb ff34 	bl	80005f8 <__aeabi_dmul>
 8004790:	4602      	mov	r2, r0
 8004792:	460b      	mov	r3, r1
 8004794:	4620      	mov	r0, r4
 8004796:	4629      	mov	r1, r5
 8004798:	f7fb fd78 	bl	800028c <__adddf3>
 800479c:	4602      	mov	r2, r0
 800479e:	460b      	mov	r3, r1
 80047a0:	69f9      	ldr	r1, [r7, #28]
 80047a2:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80047ac:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80047b0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80047b4:	f7fb ff20 	bl	80005f8 <__aeabi_dmul>
 80047b8:	4602      	mov	r2, r0
 80047ba:	460b      	mov	r3, r1
 80047bc:	4620      	mov	r0, r4
 80047be:	4629      	mov	r1, r5
 80047c0:	f7fb fd64 	bl	800028c <__adddf3>
 80047c4:	4602      	mov	r2, r0
 80047c6:	460b      	mov	r3, r1
 80047c8:	69f9      	ldr	r1, [r7, #28]
 80047ca:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80047d4:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double P01_temp = Kalman->P[0][1];
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80047de:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 80047e8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80047ec:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80047f0:	f7fb ff02 	bl	80005f8 <__aeabi_dmul>
 80047f4:	4602      	mov	r2, r0
 80047f6:	460b      	mov	r3, r1
 80047f8:	4620      	mov	r0, r4
 80047fa:	4629      	mov	r1, r5
 80047fc:	f7fb fd44 	bl	8000288 <__aeabi_dsub>
 8004800:	4602      	mov	r2, r0
 8004802:	460b      	mov	r3, r1
 8004804:	69f9      	ldr	r1, [r7, #28]
 8004806:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 800480a:	69fb      	ldr	r3, [r7, #28]
 800480c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8004810:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004814:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004818:	f7fb feee 	bl	80005f8 <__aeabi_dmul>
 800481c:	4602      	mov	r2, r0
 800481e:	460b      	mov	r3, r1
 8004820:	4620      	mov	r0, r4
 8004822:	4629      	mov	r1, r5
 8004824:	f7fb fd30 	bl	8000288 <__aeabi_dsub>
 8004828:	4602      	mov	r2, r0
 800482a:	460b      	mov	r3, r1
 800482c:	69f9      	ldr	r1, [r7, #28]
 800482e:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8004838:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800483c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004840:	f7fb feda 	bl	80005f8 <__aeabi_dmul>
 8004844:	4602      	mov	r2, r0
 8004846:	460b      	mov	r3, r1
 8004848:	4620      	mov	r0, r4
 800484a:	4629      	mov	r1, r5
 800484c:	f7fb fd1c 	bl	8000288 <__aeabi_dsub>
 8004850:	4602      	mov	r2, r0
 8004852:	460b      	mov	r3, r1
 8004854:	69f9      	ldr	r1, [r7, #28]
 8004856:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	@ 0x40
 8004860:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004864:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004868:	f7fb fec6 	bl	80005f8 <__aeabi_dmul>
 800486c:	4602      	mov	r2, r0
 800486e:	460b      	mov	r3, r1
 8004870:	4620      	mov	r0, r4
 8004872:	4629      	mov	r1, r5
 8004874:	f7fb fd08 	bl	8000288 <__aeabi_dsub>
 8004878:	4602      	mov	r2, r0
 800487a:	460b      	mov	r3, r1
 800487c:	69f9      	ldr	r1, [r7, #28]
 800487e:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    return Kalman->angle;
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004888:	ec43 2b17 	vmov	d7, r2, r3
};
 800488c:	eeb0 0a47 	vmov.f32	s0, s14
 8004890:	eef0 0a67 	vmov.f32	s1, s15
 8004894:	3758      	adds	r7, #88	@ 0x58
 8004896:	46bd      	mov	sp, r7
 8004898:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800489c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048a2:	2300      	movs	r3, #0
 80048a4:	607b      	str	r3, [r7, #4]
 80048a6:	4b10      	ldr	r3, [pc, #64]	@ (80048e8 <HAL_MspInit+0x4c>)
 80048a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048aa:	4a0f      	ldr	r2, [pc, #60]	@ (80048e8 <HAL_MspInit+0x4c>)
 80048ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80048b2:	4b0d      	ldr	r3, [pc, #52]	@ (80048e8 <HAL_MspInit+0x4c>)
 80048b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048ba:	607b      	str	r3, [r7, #4]
 80048bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80048be:	2300      	movs	r3, #0
 80048c0:	603b      	str	r3, [r7, #0]
 80048c2:	4b09      	ldr	r3, [pc, #36]	@ (80048e8 <HAL_MspInit+0x4c>)
 80048c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c6:	4a08      	ldr	r2, [pc, #32]	@ (80048e8 <HAL_MspInit+0x4c>)
 80048c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80048ce:	4b06      	ldr	r3, [pc, #24]	@ (80048e8 <HAL_MspInit+0x4c>)
 80048d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048d6:	603b      	str	r3, [r7, #0]
 80048d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048da:	bf00      	nop
 80048dc:	370c      	adds	r7, #12
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	40023800 	.word	0x40023800

080048ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b08e      	sub	sp, #56	@ 0x38
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80048f8:	2200      	movs	r2, #0
 80048fa:	601a      	str	r2, [r3, #0]
 80048fc:	605a      	str	r2, [r3, #4]
 80048fe:	609a      	str	r2, [r3, #8]
 8004900:	60da      	str	r2, [r3, #12]
 8004902:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a76      	ldr	r2, [pc, #472]	@ (8004ae4 <HAL_TIM_Base_MspInit+0x1f8>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d16c      	bne.n	80049e8 <HAL_TIM_Base_MspInit+0xfc>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800490e:	2300      	movs	r3, #0
 8004910:	623b      	str	r3, [r7, #32]
 8004912:	4b75      	ldr	r3, [pc, #468]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004916:	4a74      	ldr	r2, [pc, #464]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004918:	f043 0301 	orr.w	r3, r3, #1
 800491c:	6453      	str	r3, [r2, #68]	@ 0x44
 800491e:	4b72      	ldr	r3, [pc, #456]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004922:	f003 0301 	and.w	r3, r3, #1
 8004926:	623b      	str	r3, [r7, #32]
 8004928:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800492a:	2300      	movs	r3, #0
 800492c:	61fb      	str	r3, [r7, #28]
 800492e:	4b6e      	ldr	r3, [pc, #440]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004932:	4a6d      	ldr	r2, [pc, #436]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004934:	f043 0310 	orr.w	r3, r3, #16
 8004938:	6313      	str	r3, [r2, #48]	@ 0x30
 800493a:	4b6b      	ldr	r3, [pc, #428]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 800493c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800493e:	f003 0310 	and.w	r3, r3, #16
 8004942:	61fb      	str	r3, [r7, #28]
 8004944:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004946:	2300      	movs	r3, #0
 8004948:	61bb      	str	r3, [r7, #24]
 800494a:	4b67      	ldr	r3, [pc, #412]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 800494c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800494e:	4a66      	ldr	r2, [pc, #408]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004950:	f043 0301 	orr.w	r3, r3, #1
 8004954:	6313      	str	r3, [r2, #48]	@ 0x30
 8004956:	4b64      	ldr	r3, [pc, #400]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	61bb      	str	r3, [r7, #24]
 8004960:	69bb      	ldr	r3, [r7, #24]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Echo_1_Pin|Echo_2_Pin|Echo_3_Pin;
 8004962:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 8004966:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004968:	2302      	movs	r3, #2
 800496a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800496c:	2302      	movs	r3, #2
 800496e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004970:	2300      	movs	r3, #0
 8004972:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004974:	2301      	movs	r3, #1
 8004976:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004978:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800497c:	4619      	mov	r1, r3
 800497e:	485b      	ldr	r0, [pc, #364]	@ (8004aec <HAL_TIM_Base_MspInit+0x200>)
 8004980:	f000 fe02 	bl	8005588 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Echo_4_Pin;
 8004984:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004988:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800498a:	2302      	movs	r3, #2
 800498c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800498e:	2302      	movs	r3, #2
 8004990:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004992:	2300      	movs	r3, #0
 8004994:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004996:	2301      	movs	r3, #1
 8004998:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Echo_4_GPIO_Port, &GPIO_InitStruct);
 800499a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800499e:	4619      	mov	r1, r3
 80049a0:	4853      	ldr	r0, [pc, #332]	@ (8004af0 <HAL_TIM_Base_MspInit+0x204>)
 80049a2:	f000 fdf1 	bl	8005588 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80049a6:	2200      	movs	r2, #0
 80049a8:	2100      	movs	r1, #0
 80049aa:	2018      	movs	r0, #24
 80049ac:	f000 fd23 	bl	80053f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80049b0:	2018      	movs	r0, #24
 80049b2:	f000 fd3c 	bl	800542e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80049b6:	2200      	movs	r2, #0
 80049b8:	2100      	movs	r1, #0
 80049ba:	2019      	movs	r0, #25
 80049bc:	f000 fd1b 	bl	80053f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80049c0:	2019      	movs	r0, #25
 80049c2:	f000 fd34 	bl	800542e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80049c6:	2200      	movs	r2, #0
 80049c8:	2100      	movs	r1, #0
 80049ca:	201a      	movs	r0, #26
 80049cc:	f000 fd13 	bl	80053f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80049d0:	201a      	movs	r0, #26
 80049d2:	f000 fd2c 	bl	800542e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80049d6:	2200      	movs	r2, #0
 80049d8:	2100      	movs	r1, #0
 80049da:	201b      	movs	r0, #27
 80049dc:	f000 fd0b 	bl	80053f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80049e0:	201b      	movs	r0, #27
 80049e2:	f000 fd24 	bl	800542e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80049e6:	e079      	b.n	8004adc <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM2)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049f0:	d10e      	bne.n	8004a10 <HAL_TIM_Base_MspInit+0x124>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80049f2:	2300      	movs	r3, #0
 80049f4:	617b      	str	r3, [r7, #20]
 80049f6:	4b3c      	ldr	r3, [pc, #240]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 80049f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049fa:	4a3b      	ldr	r2, [pc, #236]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 80049fc:	f043 0301 	orr.w	r3, r3, #1
 8004a00:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a02:	4b39      	ldr	r3, [pc, #228]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a06:	f003 0301 	and.w	r3, r3, #1
 8004a0a:	617b      	str	r3, [r7, #20]
 8004a0c:	697b      	ldr	r3, [r7, #20]
}
 8004a0e:	e065      	b.n	8004adc <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM5)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a37      	ldr	r2, [pc, #220]	@ (8004af4 <HAL_TIM_Base_MspInit+0x208>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d10e      	bne.n	8004a38 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	613b      	str	r3, [r7, #16]
 8004a1e:	4b32      	ldr	r3, [pc, #200]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a22:	4a31      	ldr	r2, [pc, #196]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004a24:	f043 0308 	orr.w	r3, r3, #8
 8004a28:	6413      	str	r3, [r2, #64]	@ 0x40
 8004a2a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2e:	f003 0308 	and.w	r3, r3, #8
 8004a32:	613b      	str	r3, [r7, #16]
 8004a34:	693b      	ldr	r3, [r7, #16]
}
 8004a36:	e051      	b.n	8004adc <HAL_TIM_Base_MspInit+0x1f0>
  else if(htim_base->Instance==TIM8)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a2e      	ldr	r2, [pc, #184]	@ (8004af8 <HAL_TIM_Base_MspInit+0x20c>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d14c      	bne.n	8004adc <HAL_TIM_Base_MspInit+0x1f0>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004a42:	2300      	movs	r3, #0
 8004a44:	60fb      	str	r3, [r7, #12]
 8004a46:	4b28      	ldr	r3, [pc, #160]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a4a:	4a27      	ldr	r2, [pc, #156]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004a4c:	f043 0302 	orr.w	r3, r3, #2
 8004a50:	6453      	str	r3, [r2, #68]	@ 0x44
 8004a52:	4b25      	ldr	r3, [pc, #148]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	60fb      	str	r3, [r7, #12]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a5e:	2300      	movs	r3, #0
 8004a60:	60bb      	str	r3, [r7, #8]
 8004a62:	4b21      	ldr	r3, [pc, #132]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a66:	4a20      	ldr	r2, [pc, #128]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004a68:	f043 0304 	orr.w	r3, r3, #4
 8004a6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ae8 <HAL_TIM_Base_MspInit+0x1fc>)
 8004a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a72:	f003 0304 	and.w	r3, r3, #4
 8004a76:	60bb      	str	r3, [r7, #8]
 8004a78:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Echo_8_Pin|Echo_7_Pin|Echo_6_Pin|Echo_5_Pin;
 8004a7a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8004a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a80:	2302      	movs	r3, #2
 8004a82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004a84:	2302      	movs	r3, #2
 8004a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004a8c:	2303      	movs	r3, #3
 8004a8e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004a94:	4619      	mov	r1, r3
 8004a96:	4819      	ldr	r0, [pc, #100]	@ (8004afc <HAL_TIM_Base_MspInit+0x210>)
 8004a98:	f000 fd76 	bl	8005588 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	2100      	movs	r1, #0
 8004aa0:	202b      	movs	r0, #43	@ 0x2b
 8004aa2:	f000 fca8 	bl	80053f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004aa6:	202b      	movs	r0, #43	@ 0x2b
 8004aa8:	f000 fcc1 	bl	800542e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8004aac:	2200      	movs	r2, #0
 8004aae:	2100      	movs	r1, #0
 8004ab0:	202c      	movs	r0, #44	@ 0x2c
 8004ab2:	f000 fca0 	bl	80053f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8004ab6:	202c      	movs	r0, #44	@ 0x2c
 8004ab8:	f000 fcb9 	bl	800542e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8004abc:	2200      	movs	r2, #0
 8004abe:	2100      	movs	r1, #0
 8004ac0:	202d      	movs	r0, #45	@ 0x2d
 8004ac2:	f000 fc98 	bl	80053f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8004ac6:	202d      	movs	r0, #45	@ 0x2d
 8004ac8:	f000 fcb1 	bl	800542e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8004acc:	2200      	movs	r2, #0
 8004ace:	2100      	movs	r1, #0
 8004ad0:	202e      	movs	r0, #46	@ 0x2e
 8004ad2:	f000 fc90 	bl	80053f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8004ad6:	202e      	movs	r0, #46	@ 0x2e
 8004ad8:	f000 fca9 	bl	800542e <HAL_NVIC_EnableIRQ>
}
 8004adc:	bf00      	nop
 8004ade:	3738      	adds	r7, #56	@ 0x38
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	40010000 	.word	0x40010000
 8004ae8:	40023800 	.word	0x40023800
 8004aec:	40021000 	.word	0x40021000
 8004af0:	40020000 	.word	0x40020000
 8004af4:	40000c00 	.word	0x40000c00
 8004af8:	40010400 	.word	0x40010400
 8004afc:	40020800 	.word	0x40020800

08004b00 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a26      	ldr	r2, [pc, #152]	@ (8004ba8 <HAL_TIM_PWM_MspInit+0xa8>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d10e      	bne.n	8004b30 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004b12:	2300      	movs	r3, #0
 8004b14:	617b      	str	r3, [r7, #20]
 8004b16:	4b25      	ldr	r3, [pc, #148]	@ (8004bac <HAL_TIM_PWM_MspInit+0xac>)
 8004b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1a:	4a24      	ldr	r2, [pc, #144]	@ (8004bac <HAL_TIM_PWM_MspInit+0xac>)
 8004b1c:	f043 0302 	orr.w	r3, r3, #2
 8004b20:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b22:	4b22      	ldr	r3, [pc, #136]	@ (8004bac <HAL_TIM_PWM_MspInit+0xac>)
 8004b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	617b      	str	r3, [r7, #20]
 8004b2c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8004b2e:	e036      	b.n	8004b9e <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM9)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a1e      	ldr	r2, [pc, #120]	@ (8004bb0 <HAL_TIM_PWM_MspInit+0xb0>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d116      	bne.n	8004b68 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8004b3a:	2300      	movs	r3, #0
 8004b3c:	613b      	str	r3, [r7, #16]
 8004b3e:	4b1b      	ldr	r3, [pc, #108]	@ (8004bac <HAL_TIM_PWM_MspInit+0xac>)
 8004b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b42:	4a1a      	ldr	r2, [pc, #104]	@ (8004bac <HAL_TIM_PWM_MspInit+0xac>)
 8004b44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b48:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b4a:	4b18      	ldr	r3, [pc, #96]	@ (8004bac <HAL_TIM_PWM_MspInit+0xac>)
 8004b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b52:	613b      	str	r3, [r7, #16]
 8004b54:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8004b56:	2200      	movs	r2, #0
 8004b58:	2100      	movs	r1, #0
 8004b5a:	2018      	movs	r0, #24
 8004b5c:	f000 fc4b 	bl	80053f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8004b60:	2018      	movs	r0, #24
 8004b62:	f000 fc64 	bl	800542e <HAL_NVIC_EnableIRQ>
}
 8004b66:	e01a      	b.n	8004b9e <HAL_TIM_PWM_MspInit+0x9e>
  else if(htim_pwm->Instance==TIM12)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a11      	ldr	r2, [pc, #68]	@ (8004bb4 <HAL_TIM_PWM_MspInit+0xb4>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d115      	bne.n	8004b9e <HAL_TIM_PWM_MspInit+0x9e>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8004b72:	2300      	movs	r3, #0
 8004b74:	60fb      	str	r3, [r7, #12]
 8004b76:	4b0d      	ldr	r3, [pc, #52]	@ (8004bac <HAL_TIM_PWM_MspInit+0xac>)
 8004b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7a:	4a0c      	ldr	r2, [pc, #48]	@ (8004bac <HAL_TIM_PWM_MspInit+0xac>)
 8004b7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b80:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b82:	4b0a      	ldr	r3, [pc, #40]	@ (8004bac <HAL_TIM_PWM_MspInit+0xac>)
 8004b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b8a:	60fb      	str	r3, [r7, #12]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8004b8e:	2200      	movs	r2, #0
 8004b90:	2100      	movs	r1, #0
 8004b92:	202b      	movs	r0, #43	@ 0x2b
 8004b94:	f000 fc2f 	bl	80053f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004b98:	202b      	movs	r0, #43	@ 0x2b
 8004b9a:	f000 fc48 	bl	800542e <HAL_NVIC_EnableIRQ>
}
 8004b9e:	bf00      	nop
 8004ba0:	3718      	adds	r7, #24
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	40000400 	.word	0x40000400
 8004bac:	40023800 	.word	0x40023800
 8004bb0:	40014000 	.word	0x40014000
 8004bb4:	40001800 	.word	0x40001800

08004bb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b08c      	sub	sp, #48	@ 0x30
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bc0:	f107 031c 	add.w	r3, r7, #28
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	601a      	str	r2, [r3, #0]
 8004bc8:	605a      	str	r2, [r3, #4]
 8004bca:	609a      	str	r2, [r3, #8]
 8004bcc:	60da      	str	r2, [r3, #12]
 8004bce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bd8:	d11e      	bne.n	8004c18 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bda:	2300      	movs	r3, #0
 8004bdc:	61bb      	str	r3, [r7, #24]
 8004bde:	4b46      	ldr	r3, [pc, #280]	@ (8004cf8 <HAL_TIM_MspPostInit+0x140>)
 8004be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be2:	4a45      	ldr	r2, [pc, #276]	@ (8004cf8 <HAL_TIM_MspPostInit+0x140>)
 8004be4:	f043 0301 	orr.w	r3, r3, #1
 8004be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004bea:	4b43      	ldr	r3, [pc, #268]	@ (8004cf8 <HAL_TIM_MspPostInit+0x140>)
 8004bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	61bb      	str	r3, [r7, #24]
 8004bf4:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bfe:	2300      	movs	r3, #0
 8004c00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c02:	2300      	movs	r3, #0
 8004c04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004c06:	2301      	movs	r3, #1
 8004c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c0a:	f107 031c 	add.w	r3, r7, #28
 8004c0e:	4619      	mov	r1, r3
 8004c10:	483a      	ldr	r0, [pc, #232]	@ (8004cfc <HAL_TIM_MspPostInit+0x144>)
 8004c12:	f000 fcb9 	bl	8005588 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8004c16:	e06b      	b.n	8004cf0 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM3)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a38      	ldr	r2, [pc, #224]	@ (8004d00 <HAL_TIM_MspPostInit+0x148>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d11e      	bne.n	8004c60 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c22:	2300      	movs	r3, #0
 8004c24:	617b      	str	r3, [r7, #20]
 8004c26:	4b34      	ldr	r3, [pc, #208]	@ (8004cf8 <HAL_TIM_MspPostInit+0x140>)
 8004c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c2a:	4a33      	ldr	r2, [pc, #204]	@ (8004cf8 <HAL_TIM_MspPostInit+0x140>)
 8004c2c:	f043 0302 	orr.w	r3, r3, #2
 8004c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c32:	4b31      	ldr	r3, [pc, #196]	@ (8004cf8 <HAL_TIM_MspPostInit+0x140>)
 8004c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	617b      	str	r3, [r7, #20]
 8004c3c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c42:	2302      	movs	r3, #2
 8004c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c46:	2300      	movs	r3, #0
 8004c48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004c4e:	2302      	movs	r3, #2
 8004c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c52:	f107 031c 	add.w	r3, r7, #28
 8004c56:	4619      	mov	r1, r3
 8004c58:	482a      	ldr	r0, [pc, #168]	@ (8004d04 <HAL_TIM_MspPostInit+0x14c>)
 8004c5a:	f000 fc95 	bl	8005588 <HAL_GPIO_Init>
}
 8004c5e:	e047      	b.n	8004cf0 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM9)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a28      	ldr	r2, [pc, #160]	@ (8004d08 <HAL_TIM_MspPostInit+0x150>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d11e      	bne.n	8004ca8 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	613b      	str	r3, [r7, #16]
 8004c6e:	4b22      	ldr	r3, [pc, #136]	@ (8004cf8 <HAL_TIM_MspPostInit+0x140>)
 8004c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c72:	4a21      	ldr	r2, [pc, #132]	@ (8004cf8 <HAL_TIM_MspPostInit+0x140>)
 8004c74:	f043 0310 	orr.w	r3, r3, #16
 8004c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8004cf8 <HAL_TIM_MspPostInit+0x140>)
 8004c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7e:	f003 0310 	and.w	r3, r3, #16
 8004c82:	613b      	str	r3, [r7, #16]
 8004c84:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8004c86:	2360      	movs	r3, #96	@ 0x60
 8004c88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c8a:	2302      	movs	r3, #2
 8004c8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c92:	2300      	movs	r3, #0
 8004c94:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8004c96:	2303      	movs	r3, #3
 8004c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004c9a:	f107 031c 	add.w	r3, r7, #28
 8004c9e:	4619      	mov	r1, r3
 8004ca0:	481a      	ldr	r0, [pc, #104]	@ (8004d0c <HAL_TIM_MspPostInit+0x154>)
 8004ca2:	f000 fc71 	bl	8005588 <HAL_GPIO_Init>
}
 8004ca6:	e023      	b.n	8004cf0 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM12)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a18      	ldr	r2, [pc, #96]	@ (8004d10 <HAL_TIM_MspPostInit+0x158>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d11e      	bne.n	8004cf0 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	60fb      	str	r3, [r7, #12]
 8004cb6:	4b10      	ldr	r3, [pc, #64]	@ (8004cf8 <HAL_TIM_MspPostInit+0x140>)
 8004cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cba:	4a0f      	ldr	r2, [pc, #60]	@ (8004cf8 <HAL_TIM_MspPostInit+0x140>)
 8004cbc:	f043 0302 	orr.w	r3, r3, #2
 8004cc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cc2:	4b0d      	ldr	r3, [pc, #52]	@ (8004cf8 <HAL_TIM_MspPostInit+0x140>)
 8004cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc6:	f003 0302 	and.w	r3, r3, #2
 8004cca:	60fb      	str	r3, [r7, #12]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8004cce:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8004cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cd4:	2302      	movs	r3, #2
 8004cd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cdc:	2300      	movs	r3, #0
 8004cde:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8004ce0:	2309      	movs	r3, #9
 8004ce2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ce4:	f107 031c 	add.w	r3, r7, #28
 8004ce8:	4619      	mov	r1, r3
 8004cea:	4806      	ldr	r0, [pc, #24]	@ (8004d04 <HAL_TIM_MspPostInit+0x14c>)
 8004cec:	f000 fc4c 	bl	8005588 <HAL_GPIO_Init>
}
 8004cf0:	bf00      	nop
 8004cf2:	3730      	adds	r7, #48	@ 0x30
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	40023800 	.word	0x40023800
 8004cfc:	40020000 	.word	0x40020000
 8004d00:	40000400 	.word	0x40000400
 8004d04:	40020400 	.word	0x40020400
 8004d08:	40014000 	.word	0x40014000
 8004d0c:	40021000 	.word	0x40021000
 8004d10:	40001800 	.word	0x40001800

08004d14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b08c      	sub	sp, #48	@ 0x30
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d1c:	f107 031c 	add.w	r3, r7, #28
 8004d20:	2200      	movs	r2, #0
 8004d22:	601a      	str	r2, [r3, #0]
 8004d24:	605a      	str	r2, [r3, #4]
 8004d26:	609a      	str	r2, [r3, #8]
 8004d28:	60da      	str	r2, [r3, #12]
 8004d2a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a37      	ldr	r2, [pc, #220]	@ (8004e10 <HAL_UART_MspInit+0xfc>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d12d      	bne.n	8004d92 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d36:	2300      	movs	r3, #0
 8004d38:	61bb      	str	r3, [r7, #24]
 8004d3a:	4b36      	ldr	r3, [pc, #216]	@ (8004e14 <HAL_UART_MspInit+0x100>)
 8004d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d3e:	4a35      	ldr	r2, [pc, #212]	@ (8004e14 <HAL_UART_MspInit+0x100>)
 8004d40:	f043 0310 	orr.w	r3, r3, #16
 8004d44:	6453      	str	r3, [r2, #68]	@ 0x44
 8004d46:	4b33      	ldr	r3, [pc, #204]	@ (8004e14 <HAL_UART_MspInit+0x100>)
 8004d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4a:	f003 0310 	and.w	r3, r3, #16
 8004d4e:	61bb      	str	r3, [r7, #24]
 8004d50:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d52:	2300      	movs	r3, #0
 8004d54:	617b      	str	r3, [r7, #20]
 8004d56:	4b2f      	ldr	r3, [pc, #188]	@ (8004e14 <HAL_UART_MspInit+0x100>)
 8004d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d5a:	4a2e      	ldr	r2, [pc, #184]	@ (8004e14 <HAL_UART_MspInit+0x100>)
 8004d5c:	f043 0301 	orr.w	r3, r3, #1
 8004d60:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d62:	4b2c      	ldr	r3, [pc, #176]	@ (8004e14 <HAL_UART_MspInit+0x100>)
 8004d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	617b      	str	r3, [r7, #20]
 8004d6c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004d6e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004d72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d74:	2302      	movs	r3, #2
 8004d76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004d80:	2307      	movs	r3, #7
 8004d82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d84:	f107 031c 	add.w	r3, r7, #28
 8004d88:	4619      	mov	r1, r3
 8004d8a:	4823      	ldr	r0, [pc, #140]	@ (8004e18 <HAL_UART_MspInit+0x104>)
 8004d8c:	f000 fbfc 	bl	8005588 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004d90:	e039      	b.n	8004e06 <HAL_UART_MspInit+0xf2>
  else if(huart->Instance==USART3)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a21      	ldr	r2, [pc, #132]	@ (8004e1c <HAL_UART_MspInit+0x108>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d134      	bne.n	8004e06 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004d9c:	2300      	movs	r3, #0
 8004d9e:	613b      	str	r3, [r7, #16]
 8004da0:	4b1c      	ldr	r3, [pc, #112]	@ (8004e14 <HAL_UART_MspInit+0x100>)
 8004da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da4:	4a1b      	ldr	r2, [pc, #108]	@ (8004e14 <HAL_UART_MspInit+0x100>)
 8004da6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004daa:	6413      	str	r3, [r2, #64]	@ 0x40
 8004dac:	4b19      	ldr	r3, [pc, #100]	@ (8004e14 <HAL_UART_MspInit+0x100>)
 8004dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004db0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004db4:	613b      	str	r3, [r7, #16]
 8004db6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004db8:	2300      	movs	r3, #0
 8004dba:	60fb      	str	r3, [r7, #12]
 8004dbc:	4b15      	ldr	r3, [pc, #84]	@ (8004e14 <HAL_UART_MspInit+0x100>)
 8004dbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dc0:	4a14      	ldr	r2, [pc, #80]	@ (8004e14 <HAL_UART_MspInit+0x100>)
 8004dc2:	f043 0302 	orr.w	r3, r3, #2
 8004dc6:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dc8:	4b12      	ldr	r3, [pc, #72]	@ (8004e14 <HAL_UART_MspInit+0x100>)
 8004dca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	60fb      	str	r3, [r7, #12]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004dd4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dda:	2302      	movs	r3, #2
 8004ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004de2:	2303      	movs	r3, #3
 8004de4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004de6:	2307      	movs	r3, #7
 8004de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dea:	f107 031c 	add.w	r3, r7, #28
 8004dee:	4619      	mov	r1, r3
 8004df0:	480b      	ldr	r0, [pc, #44]	@ (8004e20 <HAL_UART_MspInit+0x10c>)
 8004df2:	f000 fbc9 	bl	8005588 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004df6:	2200      	movs	r2, #0
 8004df8:	2100      	movs	r1, #0
 8004dfa:	2027      	movs	r0, #39	@ 0x27
 8004dfc:	f000 fafb 	bl	80053f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004e00:	2027      	movs	r0, #39	@ 0x27
 8004e02:	f000 fb14 	bl	800542e <HAL_NVIC_EnableIRQ>
}
 8004e06:	bf00      	nop
 8004e08:	3730      	adds	r7, #48	@ 0x30
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	40011000 	.word	0x40011000
 8004e14:	40023800 	.word	0x40023800
 8004e18:	40020000 	.word	0x40020000
 8004e1c:	40004800 	.word	0x40004800
 8004e20:	40020400 	.word	0x40020400

08004e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004e24:	b480      	push	{r7}
 8004e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004e28:	bf00      	nop
 8004e2a:	e7fd      	b.n	8004e28 <NMI_Handler+0x4>

08004e2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004e30:	bf00      	nop
 8004e32:	e7fd      	b.n	8004e30 <HardFault_Handler+0x4>

08004e34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004e34:	b480      	push	{r7}
 8004e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004e38:	bf00      	nop
 8004e3a:	e7fd      	b.n	8004e38 <MemManage_Handler+0x4>

08004e3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004e40:	bf00      	nop
 8004e42:	e7fd      	b.n	8004e40 <BusFault_Handler+0x4>

08004e44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004e44:	b480      	push	{r7}
 8004e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004e48:	bf00      	nop
 8004e4a:	e7fd      	b.n	8004e48 <UsageFault_Handler+0x4>

08004e4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004e50:	bf00      	nop
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr

08004e5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004e5e:	bf00      	nop
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004e6c:	bf00      	nop
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr

08004e76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004e76:	b580      	push	{r7, lr}
 8004e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004e7a:	f000 f99d 	bl	80051b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004e7e:	bf00      	nop
 8004e80:	bd80      	pop	{r7, pc}
	...

08004e84 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004e88:	4803      	ldr	r0, [pc, #12]	@ (8004e98 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8004e8a:	f002 fd01 	bl	8007890 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8004e8e:	4803      	ldr	r0, [pc, #12]	@ (8004e9c <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8004e90:	f002 fcfe 	bl	8007890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004e94:	bf00      	nop
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	200004c0 	.word	0x200004c0
 8004e9c:	20000628 	.word	0x20000628

08004ea0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004ea4:	4802      	ldr	r0, [pc, #8]	@ (8004eb0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004ea6:	f002 fcf3 	bl	8007890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004eaa:	bf00      	nop
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	200004c0 	.word	0x200004c0

08004eb4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004eb8:	4802      	ldr	r0, [pc, #8]	@ (8004ec4 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8004eba:	f002 fce9 	bl	8007890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8004ebe:	bf00      	nop
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	200004c0 	.word	0x200004c0

08004ec8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004ecc:	4802      	ldr	r0, [pc, #8]	@ (8004ed8 <TIM1_CC_IRQHandler+0x10>)
 8004ece:	f002 fcdf 	bl	8007890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8004ed2:	bf00      	nop
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	200004c0 	.word	0x200004c0

08004edc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004ee0:	4802      	ldr	r0, [pc, #8]	@ (8004eec <USART3_IRQHandler+0x10>)
 8004ee2:	f003 fe03 	bl	8008aec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004ee6:	bf00      	nop
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	20000700 	.word	0x20000700

08004ef0 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004ef4:	4803      	ldr	r0, [pc, #12]	@ (8004f04 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 8004ef6:	f002 fccb 	bl	8007890 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8004efa:	4803      	ldr	r0, [pc, #12]	@ (8004f08 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8004efc:	f002 fcc8 	bl	8007890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8004f00:	bf00      	nop
 8004f02:	bd80      	pop	{r7, pc}
 8004f04:	200005e0 	.word	0x200005e0
 8004f08:	20000670 	.word	0x20000670

08004f0c <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004f10:	4802      	ldr	r0, [pc, #8]	@ (8004f1c <TIM8_UP_TIM13_IRQHandler+0x10>)
 8004f12:	f002 fcbd 	bl	8007890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 8004f16:	bf00      	nop
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	200005e0 	.word	0x200005e0

08004f20 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004f24:	4802      	ldr	r0, [pc, #8]	@ (8004f30 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8004f26:	f002 fcb3 	bl	8007890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8004f2a:	bf00      	nop
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	200005e0 	.word	0x200005e0

08004f34 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004f38:	4802      	ldr	r0, [pc, #8]	@ (8004f44 <TIM8_CC_IRQHandler+0x10>)
 8004f3a:	f002 fca9 	bl	8007890 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8004f3e:	bf00      	nop
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	200005e0 	.word	0x200005e0

08004f48 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	af00      	add	r7, sp, #0
  return 1;
 8004f4c:	2301      	movs	r3, #1
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <_kill>:

int _kill(int pid, int sig)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004f62:	f005 fde1 	bl	800ab28 <__errno>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2216      	movs	r2, #22
 8004f6a:	601a      	str	r2, [r3, #0]
  return -1;
 8004f6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3708      	adds	r7, #8
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <_exit>:

void _exit (int status)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b082      	sub	sp, #8
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004f80:	f04f 31ff 	mov.w	r1, #4294967295
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f7ff ffe7 	bl	8004f58 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004f8a:	bf00      	nop
 8004f8c:	e7fd      	b.n	8004f8a <_exit+0x12>

08004f8e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b086      	sub	sp, #24
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	60f8      	str	r0, [r7, #12]
 8004f96:	60b9      	str	r1, [r7, #8]
 8004f98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	617b      	str	r3, [r7, #20]
 8004f9e:	e00a      	b.n	8004fb6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004fa0:	f3af 8000 	nop.w
 8004fa4:	4601      	mov	r1, r0
 8004fa6:	68bb      	ldr	r3, [r7, #8]
 8004fa8:	1c5a      	adds	r2, r3, #1
 8004faa:	60ba      	str	r2, [r7, #8]
 8004fac:	b2ca      	uxtb	r2, r1
 8004fae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fb0:	697b      	ldr	r3, [r7, #20]
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	617b      	str	r3, [r7, #20]
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	dbf0      	blt.n	8004fa0 <_read+0x12>
  }

  return len;
 8004fbe:	687b      	ldr	r3, [r7, #4]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3718      	adds	r7, #24
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b083      	sub	sp, #12
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004fd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004ff0:	605a      	str	r2, [r3, #4]
  return 0;
 8004ff2:	2300      	movs	r3, #0
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <_isatty>:

int _isatty(int file)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005008:	2301      	movs	r3, #1
}
 800500a:	4618      	mov	r0, r3
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr

08005016 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005016:	b480      	push	{r7}
 8005018:	b085      	sub	sp, #20
 800501a:	af00      	add	r7, sp, #0
 800501c:	60f8      	str	r0, [r7, #12]
 800501e:	60b9      	str	r1, [r7, #8]
 8005020:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005022:	2300      	movs	r3, #0
}
 8005024:	4618      	mov	r0, r3
 8005026:	3714      	adds	r7, #20
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b086      	sub	sp, #24
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005038:	4a14      	ldr	r2, [pc, #80]	@ (800508c <_sbrk+0x5c>)
 800503a:	4b15      	ldr	r3, [pc, #84]	@ (8005090 <_sbrk+0x60>)
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005044:	4b13      	ldr	r3, [pc, #76]	@ (8005094 <_sbrk+0x64>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d102      	bne.n	8005052 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800504c:	4b11      	ldr	r3, [pc, #68]	@ (8005094 <_sbrk+0x64>)
 800504e:	4a12      	ldr	r2, [pc, #72]	@ (8005098 <_sbrk+0x68>)
 8005050:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005052:	4b10      	ldr	r3, [pc, #64]	@ (8005094 <_sbrk+0x64>)
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4413      	add	r3, r2
 800505a:	693a      	ldr	r2, [r7, #16]
 800505c:	429a      	cmp	r2, r3
 800505e:	d207      	bcs.n	8005070 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005060:	f005 fd62 	bl	800ab28 <__errno>
 8005064:	4603      	mov	r3, r0
 8005066:	220c      	movs	r2, #12
 8005068:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800506a:	f04f 33ff 	mov.w	r3, #4294967295
 800506e:	e009      	b.n	8005084 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005070:	4b08      	ldr	r3, [pc, #32]	@ (8005094 <_sbrk+0x64>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005076:	4b07      	ldr	r3, [pc, #28]	@ (8005094 <_sbrk+0x64>)
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4413      	add	r3, r2
 800507e:	4a05      	ldr	r2, [pc, #20]	@ (8005094 <_sbrk+0x64>)
 8005080:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005082:	68fb      	ldr	r3, [r7, #12]
}
 8005084:	4618      	mov	r0, r3
 8005086:	3718      	adds	r7, #24
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}
 800508c:	20020000 	.word	0x20020000
 8005090:	00000400 	.word	0x00000400
 8005094:	20000828 	.word	0x20000828
 8005098:	20000980 	.word	0x20000980

0800509c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800509c:	b480      	push	{r7}
 800509e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80050a0:	4b06      	ldr	r3, [pc, #24]	@ (80050bc <SystemInit+0x20>)
 80050a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a6:	4a05      	ldr	r2, [pc, #20]	@ (80050bc <SystemInit+0x20>)
 80050a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80050ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80050b0:	bf00      	nop
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	e000ed00 	.word	0xe000ed00

080050c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80050c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80050f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80050c4:	f7ff ffea 	bl	800509c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80050c8:	480c      	ldr	r0, [pc, #48]	@ (80050fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80050ca:	490d      	ldr	r1, [pc, #52]	@ (8005100 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80050cc:	4a0d      	ldr	r2, [pc, #52]	@ (8005104 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80050ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80050d0:	e002      	b.n	80050d8 <LoopCopyDataInit>

080050d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80050d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80050d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80050d6:	3304      	adds	r3, #4

080050d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80050d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80050da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80050dc:	d3f9      	bcc.n	80050d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80050de:	4a0a      	ldr	r2, [pc, #40]	@ (8005108 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80050e0:	4c0a      	ldr	r4, [pc, #40]	@ (800510c <LoopFillZerobss+0x22>)
  movs r3, #0
 80050e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80050e4:	e001      	b.n	80050ea <LoopFillZerobss>

080050e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80050e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80050e8:	3204      	adds	r2, #4

080050ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80050ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80050ec:	d3fb      	bcc.n	80050e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80050ee:	f005 fd21 	bl	800ab34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80050f2:	f7fc fcd5 	bl	8001aa0 <main>
  bx  lr    
 80050f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80050f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80050fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005100:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 8005104:	0800f8d8 	.word	0x0800f8d8
  ldr r2, =_sbss
 8005108:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 800510c:	2000097c 	.word	0x2000097c

08005110 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005110:	e7fe      	b.n	8005110 <ADC_IRQHandler>
	...

08005114 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005118:	4b0e      	ldr	r3, [pc, #56]	@ (8005154 <HAL_Init+0x40>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a0d      	ldr	r2, [pc, #52]	@ (8005154 <HAL_Init+0x40>)
 800511e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005122:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005124:	4b0b      	ldr	r3, [pc, #44]	@ (8005154 <HAL_Init+0x40>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a0a      	ldr	r2, [pc, #40]	@ (8005154 <HAL_Init+0x40>)
 800512a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800512e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005130:	4b08      	ldr	r3, [pc, #32]	@ (8005154 <HAL_Init+0x40>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a07      	ldr	r2, [pc, #28]	@ (8005154 <HAL_Init+0x40>)
 8005136:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800513a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800513c:	2003      	movs	r0, #3
 800513e:	f000 f94f 	bl	80053e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005142:	200f      	movs	r0, #15
 8005144:	f000 f808 	bl	8005158 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005148:	f7ff fba8 	bl	800489c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800514c:	2300      	movs	r3, #0
}
 800514e:	4618      	mov	r0, r3
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	40023c00 	.word	0x40023c00

08005158 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b082      	sub	sp, #8
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005160:	4b12      	ldr	r3, [pc, #72]	@ (80051ac <HAL_InitTick+0x54>)
 8005162:	681a      	ldr	r2, [r3, #0]
 8005164:	4b12      	ldr	r3, [pc, #72]	@ (80051b0 <HAL_InitTick+0x58>)
 8005166:	781b      	ldrb	r3, [r3, #0]
 8005168:	4619      	mov	r1, r3
 800516a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800516e:	fbb3 f3f1 	udiv	r3, r3, r1
 8005172:	fbb2 f3f3 	udiv	r3, r2, r3
 8005176:	4618      	mov	r0, r3
 8005178:	f000 f967 	bl	800544a <HAL_SYSTICK_Config>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d001      	beq.n	8005186 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e00e      	b.n	80051a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2b0f      	cmp	r3, #15
 800518a:	d80a      	bhi.n	80051a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800518c:	2200      	movs	r2, #0
 800518e:	6879      	ldr	r1, [r7, #4]
 8005190:	f04f 30ff 	mov.w	r0, #4294967295
 8005194:	f000 f92f 	bl	80053f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005198:	4a06      	ldr	r2, [pc, #24]	@ (80051b4 <HAL_InitTick+0x5c>)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800519e:	2300      	movs	r3, #0
 80051a0:	e000      	b.n	80051a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3708      	adds	r7, #8
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}
 80051ac:	20000090 	.word	0x20000090
 80051b0:	20000098 	.word	0x20000098
 80051b4:	20000094 	.word	0x20000094

080051b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80051b8:	b480      	push	{r7}
 80051ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80051bc:	4b06      	ldr	r3, [pc, #24]	@ (80051d8 <HAL_IncTick+0x20>)
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	461a      	mov	r2, r3
 80051c2:	4b06      	ldr	r3, [pc, #24]	@ (80051dc <HAL_IncTick+0x24>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4413      	add	r3, r2
 80051c8:	4a04      	ldr	r2, [pc, #16]	@ (80051dc <HAL_IncTick+0x24>)
 80051ca:	6013      	str	r3, [r2, #0]
}
 80051cc:	bf00      	nop
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	20000098 	.word	0x20000098
 80051dc:	2000082c 	.word	0x2000082c

080051e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80051e0:	b480      	push	{r7}
 80051e2:	af00      	add	r7, sp, #0
  return uwTick;
 80051e4:	4b03      	ldr	r3, [pc, #12]	@ (80051f4 <HAL_GetTick+0x14>)
 80051e6:	681b      	ldr	r3, [r3, #0]
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	2000082c 	.word	0x2000082c

080051f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005200:	f7ff ffee 	bl	80051e0 <HAL_GetTick>
 8005204:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005210:	d005      	beq.n	800521e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005212:	4b0a      	ldr	r3, [pc, #40]	@ (800523c <HAL_Delay+0x44>)
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	461a      	mov	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	4413      	add	r3, r2
 800521c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800521e:	bf00      	nop
 8005220:	f7ff ffde 	bl	80051e0 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	429a      	cmp	r2, r3
 800522e:	d8f7      	bhi.n	8005220 <HAL_Delay+0x28>
  {
  }
}
 8005230:	bf00      	nop
 8005232:	bf00      	nop
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	20000098 	.word	0x20000098

08005240 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f003 0307 	and.w	r3, r3, #7
 800524e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005250:	4b0c      	ldr	r3, [pc, #48]	@ (8005284 <__NVIC_SetPriorityGrouping+0x44>)
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005256:	68ba      	ldr	r2, [r7, #8]
 8005258:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800525c:	4013      	ands	r3, r2
 800525e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005268:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800526c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005272:	4a04      	ldr	r2, [pc, #16]	@ (8005284 <__NVIC_SetPriorityGrouping+0x44>)
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	60d3      	str	r3, [r2, #12]
}
 8005278:	bf00      	nop
 800527a:	3714      	adds	r7, #20
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr
 8005284:	e000ed00 	.word	0xe000ed00

08005288 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005288:	b480      	push	{r7}
 800528a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800528c:	4b04      	ldr	r3, [pc, #16]	@ (80052a0 <__NVIC_GetPriorityGrouping+0x18>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	0a1b      	lsrs	r3, r3, #8
 8005292:	f003 0307 	and.w	r3, r3, #7
}
 8005296:	4618      	mov	r0, r3
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr
 80052a0:	e000ed00 	.word	0xe000ed00

080052a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80052a4:	b480      	push	{r7}
 80052a6:	b083      	sub	sp, #12
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	4603      	mov	r3, r0
 80052ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	db0b      	blt.n	80052ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80052b6:	79fb      	ldrb	r3, [r7, #7]
 80052b8:	f003 021f 	and.w	r2, r3, #31
 80052bc:	4907      	ldr	r1, [pc, #28]	@ (80052dc <__NVIC_EnableIRQ+0x38>)
 80052be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052c2:	095b      	lsrs	r3, r3, #5
 80052c4:	2001      	movs	r0, #1
 80052c6:	fa00 f202 	lsl.w	r2, r0, r2
 80052ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80052ce:	bf00      	nop
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
 80052da:	bf00      	nop
 80052dc:	e000e100 	.word	0xe000e100

080052e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	4603      	mov	r3, r0
 80052e8:	6039      	str	r1, [r7, #0]
 80052ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	db0a      	blt.n	800530a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	490c      	ldr	r1, [pc, #48]	@ (800532c <__NVIC_SetPriority+0x4c>)
 80052fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052fe:	0112      	lsls	r2, r2, #4
 8005300:	b2d2      	uxtb	r2, r2
 8005302:	440b      	add	r3, r1
 8005304:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005308:	e00a      	b.n	8005320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	b2da      	uxtb	r2, r3
 800530e:	4908      	ldr	r1, [pc, #32]	@ (8005330 <__NVIC_SetPriority+0x50>)
 8005310:	79fb      	ldrb	r3, [r7, #7]
 8005312:	f003 030f 	and.w	r3, r3, #15
 8005316:	3b04      	subs	r3, #4
 8005318:	0112      	lsls	r2, r2, #4
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	440b      	add	r3, r1
 800531e:	761a      	strb	r2, [r3, #24]
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr
 800532c:	e000e100 	.word	0xe000e100
 8005330:	e000ed00 	.word	0xe000ed00

08005334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005334:	b480      	push	{r7}
 8005336:	b089      	sub	sp, #36	@ 0x24
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f003 0307 	and.w	r3, r3, #7
 8005346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	f1c3 0307 	rsb	r3, r3, #7
 800534e:	2b04      	cmp	r3, #4
 8005350:	bf28      	it	cs
 8005352:	2304      	movcs	r3, #4
 8005354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	3304      	adds	r3, #4
 800535a:	2b06      	cmp	r3, #6
 800535c:	d902      	bls.n	8005364 <NVIC_EncodePriority+0x30>
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	3b03      	subs	r3, #3
 8005362:	e000      	b.n	8005366 <NVIC_EncodePriority+0x32>
 8005364:	2300      	movs	r3, #0
 8005366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005368:	f04f 32ff 	mov.w	r2, #4294967295
 800536c:	69bb      	ldr	r3, [r7, #24]
 800536e:	fa02 f303 	lsl.w	r3, r2, r3
 8005372:	43da      	mvns	r2, r3
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	401a      	ands	r2, r3
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800537c:	f04f 31ff 	mov.w	r1, #4294967295
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	fa01 f303 	lsl.w	r3, r1, r3
 8005386:	43d9      	mvns	r1, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800538c:	4313      	orrs	r3, r2
         );
}
 800538e:	4618      	mov	r0, r3
 8005390:	3724      	adds	r7, #36	@ 0x24
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr
	...

0800539c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b082      	sub	sp, #8
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	3b01      	subs	r3, #1
 80053a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80053ac:	d301      	bcc.n	80053b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80053ae:	2301      	movs	r3, #1
 80053b0:	e00f      	b.n	80053d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80053b2:	4a0a      	ldr	r2, [pc, #40]	@ (80053dc <SysTick_Config+0x40>)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	3b01      	subs	r3, #1
 80053b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80053ba:	210f      	movs	r1, #15
 80053bc:	f04f 30ff 	mov.w	r0, #4294967295
 80053c0:	f7ff ff8e 	bl	80052e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80053c4:	4b05      	ldr	r3, [pc, #20]	@ (80053dc <SysTick_Config+0x40>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80053ca:	4b04      	ldr	r3, [pc, #16]	@ (80053dc <SysTick_Config+0x40>)
 80053cc:	2207      	movs	r2, #7
 80053ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3708      	adds	r7, #8
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	e000e010 	.word	0xe000e010

080053e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f7ff ff29 	bl	8005240 <__NVIC_SetPriorityGrouping>
}
 80053ee:	bf00      	nop
 80053f0:	3708      	adds	r7, #8
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80053f6:	b580      	push	{r7, lr}
 80053f8:	b086      	sub	sp, #24
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	4603      	mov	r3, r0
 80053fe:	60b9      	str	r1, [r7, #8]
 8005400:	607a      	str	r2, [r7, #4]
 8005402:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005404:	2300      	movs	r3, #0
 8005406:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005408:	f7ff ff3e 	bl	8005288 <__NVIC_GetPriorityGrouping>
 800540c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	68b9      	ldr	r1, [r7, #8]
 8005412:	6978      	ldr	r0, [r7, #20]
 8005414:	f7ff ff8e 	bl	8005334 <NVIC_EncodePriority>
 8005418:	4602      	mov	r2, r0
 800541a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800541e:	4611      	mov	r1, r2
 8005420:	4618      	mov	r0, r3
 8005422:	f7ff ff5d 	bl	80052e0 <__NVIC_SetPriority>
}
 8005426:	bf00      	nop
 8005428:	3718      	adds	r7, #24
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800542e:	b580      	push	{r7, lr}
 8005430:	b082      	sub	sp, #8
 8005432:	af00      	add	r7, sp, #0
 8005434:	4603      	mov	r3, r0
 8005436:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005438:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800543c:	4618      	mov	r0, r3
 800543e:	f7ff ff31 	bl	80052a4 <__NVIC_EnableIRQ>
}
 8005442:	bf00      	nop
 8005444:	3708      	adds	r7, #8
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}

0800544a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800544a:	b580      	push	{r7, lr}
 800544c:	b082      	sub	sp, #8
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7ff ffa2 	bl	800539c <SysTick_Config>
 8005458:	4603      	mov	r3, r0
}
 800545a:	4618      	mov	r0, r3
 800545c:	3708      	adds	r7, #8
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005462:	b580      	push	{r7, lr}
 8005464:	b084      	sub	sp, #16
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800546e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005470:	f7ff feb6 	bl	80051e0 <HAL_GetTick>
 8005474:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2b02      	cmp	r3, #2
 8005480:	d008      	beq.n	8005494 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2280      	movs	r2, #128	@ 0x80
 8005486:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005490:	2301      	movs	r3, #1
 8005492:	e052      	b.n	800553a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f022 0216 	bic.w	r2, r2, #22
 80054a2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	695a      	ldr	r2, [r3, #20]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80054b2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d103      	bne.n	80054c4 <HAL_DMA_Abort+0x62>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d007      	beq.n	80054d4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f022 0208 	bic.w	r2, r2, #8
 80054d2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f022 0201 	bic.w	r2, r2, #1
 80054e2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054e4:	e013      	b.n	800550e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80054e6:	f7ff fe7b 	bl	80051e0 <HAL_GetTick>
 80054ea:	4602      	mov	r2, r0
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	2b05      	cmp	r3, #5
 80054f2:	d90c      	bls.n	800550e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2220      	movs	r2, #32
 80054f8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2203      	movs	r2, #3
 80054fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e015      	b.n	800553a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 0301 	and.w	r3, r3, #1
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1e4      	bne.n	80054e6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005520:	223f      	movs	r2, #63	@ 0x3f
 8005522:	409a      	lsls	r2, r3
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005538:	2300      	movs	r3, #0
}
 800553a:	4618      	mov	r0, r3
 800553c:	3710      	adds	r7, #16
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}

08005542 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005542:	b480      	push	{r7}
 8005544:	b083      	sub	sp, #12
 8005546:	af00      	add	r7, sp, #0
 8005548:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b02      	cmp	r3, #2
 8005554:	d004      	beq.n	8005560 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2280      	movs	r2, #128	@ 0x80
 800555a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e00c      	b.n	800557a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2205      	movs	r2, #5
 8005564:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f022 0201 	bic.w	r2, r2, #1
 8005576:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	370c      	adds	r7, #12
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
	...

08005588 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005588:	b480      	push	{r7}
 800558a:	b089      	sub	sp, #36	@ 0x24
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005592:	2300      	movs	r3, #0
 8005594:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005596:	2300      	movs	r3, #0
 8005598:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800559a:	2300      	movs	r3, #0
 800559c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800559e:	2300      	movs	r3, #0
 80055a0:	61fb      	str	r3, [r7, #28]
 80055a2:	e16b      	b.n	800587c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80055a4:	2201      	movs	r2, #1
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	fa02 f303 	lsl.w	r3, r2, r3
 80055ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	697a      	ldr	r2, [r7, #20]
 80055b4:	4013      	ands	r3, r2
 80055b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	429a      	cmp	r2, r3
 80055be:	f040 815a 	bne.w	8005876 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	f003 0303 	and.w	r3, r3, #3
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d005      	beq.n	80055da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80055d6:	2b02      	cmp	r3, #2
 80055d8:	d130      	bne.n	800563c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80055e0:	69fb      	ldr	r3, [r7, #28]
 80055e2:	005b      	lsls	r3, r3, #1
 80055e4:	2203      	movs	r2, #3
 80055e6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ea:	43db      	mvns	r3, r3
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	4013      	ands	r3, r2
 80055f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	68da      	ldr	r2, [r3, #12]
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	005b      	lsls	r3, r3, #1
 80055fa:	fa02 f303 	lsl.w	r3, r2, r3
 80055fe:	69ba      	ldr	r2, [r7, #24]
 8005600:	4313      	orrs	r3, r2
 8005602:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	69ba      	ldr	r2, [r7, #24]
 8005608:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005610:	2201      	movs	r2, #1
 8005612:	69fb      	ldr	r3, [r7, #28]
 8005614:	fa02 f303 	lsl.w	r3, r2, r3
 8005618:	43db      	mvns	r3, r3
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	4013      	ands	r3, r2
 800561e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	091b      	lsrs	r3, r3, #4
 8005626:	f003 0201 	and.w	r2, r3, #1
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	fa02 f303 	lsl.w	r3, r2, r3
 8005630:	69ba      	ldr	r2, [r7, #24]
 8005632:	4313      	orrs	r3, r2
 8005634:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	69ba      	ldr	r2, [r7, #24]
 800563a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f003 0303 	and.w	r3, r3, #3
 8005644:	2b03      	cmp	r3, #3
 8005646:	d017      	beq.n	8005678 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	68db      	ldr	r3, [r3, #12]
 800564c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800564e:	69fb      	ldr	r3, [r7, #28]
 8005650:	005b      	lsls	r3, r3, #1
 8005652:	2203      	movs	r2, #3
 8005654:	fa02 f303 	lsl.w	r3, r2, r3
 8005658:	43db      	mvns	r3, r3
 800565a:	69ba      	ldr	r2, [r7, #24]
 800565c:	4013      	ands	r3, r2
 800565e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	005b      	lsls	r3, r3, #1
 8005668:	fa02 f303 	lsl.w	r3, r2, r3
 800566c:	69ba      	ldr	r2, [r7, #24]
 800566e:	4313      	orrs	r3, r2
 8005670:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	69ba      	ldr	r2, [r7, #24]
 8005676:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f003 0303 	and.w	r3, r3, #3
 8005680:	2b02      	cmp	r3, #2
 8005682:	d123      	bne.n	80056cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005684:	69fb      	ldr	r3, [r7, #28]
 8005686:	08da      	lsrs	r2, r3, #3
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	3208      	adds	r2, #8
 800568c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005690:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005692:	69fb      	ldr	r3, [r7, #28]
 8005694:	f003 0307 	and.w	r3, r3, #7
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	220f      	movs	r2, #15
 800569c:	fa02 f303 	lsl.w	r3, r2, r3
 80056a0:	43db      	mvns	r3, r3
 80056a2:	69ba      	ldr	r2, [r7, #24]
 80056a4:	4013      	ands	r3, r2
 80056a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	691a      	ldr	r2, [r3, #16]
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	f003 0307 	and.w	r3, r3, #7
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	fa02 f303 	lsl.w	r3, r2, r3
 80056b8:	69ba      	ldr	r2, [r7, #24]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80056be:	69fb      	ldr	r3, [r7, #28]
 80056c0:	08da      	lsrs	r2, r3, #3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	3208      	adds	r2, #8
 80056c6:	69b9      	ldr	r1, [r7, #24]
 80056c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	005b      	lsls	r3, r3, #1
 80056d6:	2203      	movs	r2, #3
 80056d8:	fa02 f303 	lsl.w	r3, r2, r3
 80056dc:	43db      	mvns	r3, r3
 80056de:	69ba      	ldr	r2, [r7, #24]
 80056e0:	4013      	ands	r3, r2
 80056e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	f003 0203 	and.w	r2, r3, #3
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	005b      	lsls	r3, r3, #1
 80056f0:	fa02 f303 	lsl.w	r3, r2, r3
 80056f4:	69ba      	ldr	r2, [r7, #24]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	69ba      	ldr	r2, [r7, #24]
 80056fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005708:	2b00      	cmp	r3, #0
 800570a:	f000 80b4 	beq.w	8005876 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800570e:	2300      	movs	r3, #0
 8005710:	60fb      	str	r3, [r7, #12]
 8005712:	4b60      	ldr	r3, [pc, #384]	@ (8005894 <HAL_GPIO_Init+0x30c>)
 8005714:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005716:	4a5f      	ldr	r2, [pc, #380]	@ (8005894 <HAL_GPIO_Init+0x30c>)
 8005718:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800571c:	6453      	str	r3, [r2, #68]	@ 0x44
 800571e:	4b5d      	ldr	r3, [pc, #372]	@ (8005894 <HAL_GPIO_Init+0x30c>)
 8005720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005722:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005726:	60fb      	str	r3, [r7, #12]
 8005728:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800572a:	4a5b      	ldr	r2, [pc, #364]	@ (8005898 <HAL_GPIO_Init+0x310>)
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	089b      	lsrs	r3, r3, #2
 8005730:	3302      	adds	r3, #2
 8005732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005736:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	f003 0303 	and.w	r3, r3, #3
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	220f      	movs	r2, #15
 8005742:	fa02 f303 	lsl.w	r3, r2, r3
 8005746:	43db      	mvns	r3, r3
 8005748:	69ba      	ldr	r2, [r7, #24]
 800574a:	4013      	ands	r3, r2
 800574c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	4a52      	ldr	r2, [pc, #328]	@ (800589c <HAL_GPIO_Init+0x314>)
 8005752:	4293      	cmp	r3, r2
 8005754:	d02b      	beq.n	80057ae <HAL_GPIO_Init+0x226>
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	4a51      	ldr	r2, [pc, #324]	@ (80058a0 <HAL_GPIO_Init+0x318>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d025      	beq.n	80057aa <HAL_GPIO_Init+0x222>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	4a50      	ldr	r2, [pc, #320]	@ (80058a4 <HAL_GPIO_Init+0x31c>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d01f      	beq.n	80057a6 <HAL_GPIO_Init+0x21e>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a4f      	ldr	r2, [pc, #316]	@ (80058a8 <HAL_GPIO_Init+0x320>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d019      	beq.n	80057a2 <HAL_GPIO_Init+0x21a>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	4a4e      	ldr	r2, [pc, #312]	@ (80058ac <HAL_GPIO_Init+0x324>)
 8005772:	4293      	cmp	r3, r2
 8005774:	d013      	beq.n	800579e <HAL_GPIO_Init+0x216>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a4d      	ldr	r2, [pc, #308]	@ (80058b0 <HAL_GPIO_Init+0x328>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d00d      	beq.n	800579a <HAL_GPIO_Init+0x212>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a4c      	ldr	r2, [pc, #304]	@ (80058b4 <HAL_GPIO_Init+0x32c>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d007      	beq.n	8005796 <HAL_GPIO_Init+0x20e>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a4b      	ldr	r2, [pc, #300]	@ (80058b8 <HAL_GPIO_Init+0x330>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d101      	bne.n	8005792 <HAL_GPIO_Init+0x20a>
 800578e:	2307      	movs	r3, #7
 8005790:	e00e      	b.n	80057b0 <HAL_GPIO_Init+0x228>
 8005792:	2308      	movs	r3, #8
 8005794:	e00c      	b.n	80057b0 <HAL_GPIO_Init+0x228>
 8005796:	2306      	movs	r3, #6
 8005798:	e00a      	b.n	80057b0 <HAL_GPIO_Init+0x228>
 800579a:	2305      	movs	r3, #5
 800579c:	e008      	b.n	80057b0 <HAL_GPIO_Init+0x228>
 800579e:	2304      	movs	r3, #4
 80057a0:	e006      	b.n	80057b0 <HAL_GPIO_Init+0x228>
 80057a2:	2303      	movs	r3, #3
 80057a4:	e004      	b.n	80057b0 <HAL_GPIO_Init+0x228>
 80057a6:	2302      	movs	r3, #2
 80057a8:	e002      	b.n	80057b0 <HAL_GPIO_Init+0x228>
 80057aa:	2301      	movs	r3, #1
 80057ac:	e000      	b.n	80057b0 <HAL_GPIO_Init+0x228>
 80057ae:	2300      	movs	r3, #0
 80057b0:	69fa      	ldr	r2, [r7, #28]
 80057b2:	f002 0203 	and.w	r2, r2, #3
 80057b6:	0092      	lsls	r2, r2, #2
 80057b8:	4093      	lsls	r3, r2
 80057ba:	69ba      	ldr	r2, [r7, #24]
 80057bc:	4313      	orrs	r3, r2
 80057be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80057c0:	4935      	ldr	r1, [pc, #212]	@ (8005898 <HAL_GPIO_Init+0x310>)
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	089b      	lsrs	r3, r3, #2
 80057c6:	3302      	adds	r3, #2
 80057c8:	69ba      	ldr	r2, [r7, #24]
 80057ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80057ce:	4b3b      	ldr	r3, [pc, #236]	@ (80058bc <HAL_GPIO_Init+0x334>)
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	43db      	mvns	r3, r3
 80057d8:	69ba      	ldr	r2, [r7, #24]
 80057da:	4013      	ands	r3, r2
 80057dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d003      	beq.n	80057f2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80057ea:	69ba      	ldr	r2, [r7, #24]
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80057f2:	4a32      	ldr	r2, [pc, #200]	@ (80058bc <HAL_GPIO_Init+0x334>)
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80057f8:	4b30      	ldr	r3, [pc, #192]	@ (80058bc <HAL_GPIO_Init+0x334>)
 80057fa:	68db      	ldr	r3, [r3, #12]
 80057fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	43db      	mvns	r3, r3
 8005802:	69ba      	ldr	r2, [r7, #24]
 8005804:	4013      	ands	r3, r2
 8005806:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	685b      	ldr	r3, [r3, #4]
 800580c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005810:	2b00      	cmp	r3, #0
 8005812:	d003      	beq.n	800581c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005814:	69ba      	ldr	r2, [r7, #24]
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	4313      	orrs	r3, r2
 800581a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800581c:	4a27      	ldr	r2, [pc, #156]	@ (80058bc <HAL_GPIO_Init+0x334>)
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005822:	4b26      	ldr	r3, [pc, #152]	@ (80058bc <HAL_GPIO_Init+0x334>)
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	43db      	mvns	r3, r3
 800582c:	69ba      	ldr	r2, [r7, #24]
 800582e:	4013      	ands	r3, r2
 8005830:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d003      	beq.n	8005846 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800583e:	69ba      	ldr	r2, [r7, #24]
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	4313      	orrs	r3, r2
 8005844:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005846:	4a1d      	ldr	r2, [pc, #116]	@ (80058bc <HAL_GPIO_Init+0x334>)
 8005848:	69bb      	ldr	r3, [r7, #24]
 800584a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800584c:	4b1b      	ldr	r3, [pc, #108]	@ (80058bc <HAL_GPIO_Init+0x334>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	43db      	mvns	r3, r3
 8005856:	69ba      	ldr	r2, [r7, #24]
 8005858:	4013      	ands	r3, r2
 800585a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800585c:	683b      	ldr	r3, [r7, #0]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d003      	beq.n	8005870 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005868:	69ba      	ldr	r2, [r7, #24]
 800586a:	693b      	ldr	r3, [r7, #16]
 800586c:	4313      	orrs	r3, r2
 800586e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005870:	4a12      	ldr	r2, [pc, #72]	@ (80058bc <HAL_GPIO_Init+0x334>)
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	3301      	adds	r3, #1
 800587a:	61fb      	str	r3, [r7, #28]
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	2b0f      	cmp	r3, #15
 8005880:	f67f ae90 	bls.w	80055a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005884:	bf00      	nop
 8005886:	bf00      	nop
 8005888:	3724      	adds	r7, #36	@ 0x24
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	40023800 	.word	0x40023800
 8005898:	40013800 	.word	0x40013800
 800589c:	40020000 	.word	0x40020000
 80058a0:	40020400 	.word	0x40020400
 80058a4:	40020800 	.word	0x40020800
 80058a8:	40020c00 	.word	0x40020c00
 80058ac:	40021000 	.word	0x40021000
 80058b0:	40021400 	.word	0x40021400
 80058b4:	40021800 	.word	0x40021800
 80058b8:	40021c00 	.word	0x40021c00
 80058bc:	40013c00 	.word	0x40013c00

080058c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	460b      	mov	r3, r1
 80058ca:	807b      	strh	r3, [r7, #2]
 80058cc:	4613      	mov	r3, r2
 80058ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80058d0:	787b      	ldrb	r3, [r7, #1]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d003      	beq.n	80058de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80058d6:	887a      	ldrh	r2, [r7, #2]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80058dc:	e003      	b.n	80058e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80058de:	887b      	ldrh	r3, [r7, #2]
 80058e0:	041a      	lsls	r2, r3, #16
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	619a      	str	r2, [r3, #24]
}
 80058e6:	bf00      	nop
 80058e8:	370c      	adds	r7, #12
 80058ea:	46bd      	mov	sp, r7
 80058ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f0:	4770      	bx	lr
	...

080058f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b084      	sub	sp, #16
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d101      	bne.n	8005906 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	e12b      	b.n	8005b5e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800590c:	b2db      	uxtb	r3, r3
 800590e:	2b00      	cmp	r3, #0
 8005910:	d106      	bne.n	8005920 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2200      	movs	r2, #0
 8005916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f7fc f862 	bl	80019e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2224      	movs	r2, #36	@ 0x24
 8005924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f022 0201 	bic.w	r2, r2, #1
 8005936:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005946:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005956:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005958:	f001 fc20 	bl	800719c <HAL_RCC_GetPCLK1Freq>
 800595c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	4a81      	ldr	r2, [pc, #516]	@ (8005b68 <HAL_I2C_Init+0x274>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d807      	bhi.n	8005978 <HAL_I2C_Init+0x84>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	4a80      	ldr	r2, [pc, #512]	@ (8005b6c <HAL_I2C_Init+0x278>)
 800596c:	4293      	cmp	r3, r2
 800596e:	bf94      	ite	ls
 8005970:	2301      	movls	r3, #1
 8005972:	2300      	movhi	r3, #0
 8005974:	b2db      	uxtb	r3, r3
 8005976:	e006      	b.n	8005986 <HAL_I2C_Init+0x92>
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	4a7d      	ldr	r2, [pc, #500]	@ (8005b70 <HAL_I2C_Init+0x27c>)
 800597c:	4293      	cmp	r3, r2
 800597e:	bf94      	ite	ls
 8005980:	2301      	movls	r3, #1
 8005982:	2300      	movhi	r3, #0
 8005984:	b2db      	uxtb	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e0e7      	b.n	8005b5e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	4a78      	ldr	r2, [pc, #480]	@ (8005b74 <HAL_I2C_Init+0x280>)
 8005992:	fba2 2303 	umull	r2, r3, r2, r3
 8005996:	0c9b      	lsrs	r3, r3, #18
 8005998:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68ba      	ldr	r2, [r7, #8]
 80059aa:	430a      	orrs	r2, r1
 80059ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	6a1b      	ldr	r3, [r3, #32]
 80059b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	4a6a      	ldr	r2, [pc, #424]	@ (8005b68 <HAL_I2C_Init+0x274>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d802      	bhi.n	80059c8 <HAL_I2C_Init+0xd4>
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	3301      	adds	r3, #1
 80059c6:	e009      	b.n	80059dc <HAL_I2C_Init+0xe8>
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80059ce:	fb02 f303 	mul.w	r3, r2, r3
 80059d2:	4a69      	ldr	r2, [pc, #420]	@ (8005b78 <HAL_I2C_Init+0x284>)
 80059d4:	fba2 2303 	umull	r2, r3, r2, r3
 80059d8:	099b      	lsrs	r3, r3, #6
 80059da:	3301      	adds	r3, #1
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	6812      	ldr	r2, [r2, #0]
 80059e0:	430b      	orrs	r3, r1
 80059e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	69db      	ldr	r3, [r3, #28]
 80059ea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80059ee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	495c      	ldr	r1, [pc, #368]	@ (8005b68 <HAL_I2C_Init+0x274>)
 80059f8:	428b      	cmp	r3, r1
 80059fa:	d819      	bhi.n	8005a30 <HAL_I2C_Init+0x13c>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	1e59      	subs	r1, r3, #1
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	005b      	lsls	r3, r3, #1
 8005a06:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a0a:	1c59      	adds	r1, r3, #1
 8005a0c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005a10:	400b      	ands	r3, r1
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00a      	beq.n	8005a2c <HAL_I2C_Init+0x138>
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	1e59      	subs	r1, r3, #1
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	005b      	lsls	r3, r3, #1
 8005a20:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a24:	3301      	adds	r3, #1
 8005a26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a2a:	e051      	b.n	8005ad0 <HAL_I2C_Init+0x1dc>
 8005a2c:	2304      	movs	r3, #4
 8005a2e:	e04f      	b.n	8005ad0 <HAL_I2C_Init+0x1dc>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d111      	bne.n	8005a5c <HAL_I2C_Init+0x168>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	1e58      	subs	r0, r3, #1
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6859      	ldr	r1, [r3, #4]
 8005a40:	460b      	mov	r3, r1
 8005a42:	005b      	lsls	r3, r3, #1
 8005a44:	440b      	add	r3, r1
 8005a46:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	bf0c      	ite	eq
 8005a54:	2301      	moveq	r3, #1
 8005a56:	2300      	movne	r3, #0
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	e012      	b.n	8005a82 <HAL_I2C_Init+0x18e>
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	1e58      	subs	r0, r3, #1
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6859      	ldr	r1, [r3, #4]
 8005a64:	460b      	mov	r3, r1
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	440b      	add	r3, r1
 8005a6a:	0099      	lsls	r1, r3, #2
 8005a6c:	440b      	add	r3, r1
 8005a6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a72:	3301      	adds	r3, #1
 8005a74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	bf0c      	ite	eq
 8005a7c:	2301      	moveq	r3, #1
 8005a7e:	2300      	movne	r3, #0
 8005a80:	b2db      	uxtb	r3, r3
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d001      	beq.n	8005a8a <HAL_I2C_Init+0x196>
 8005a86:	2301      	movs	r3, #1
 8005a88:	e022      	b.n	8005ad0 <HAL_I2C_Init+0x1dc>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d10e      	bne.n	8005ab0 <HAL_I2C_Init+0x1bc>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	1e58      	subs	r0, r3, #1
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6859      	ldr	r1, [r3, #4]
 8005a9a:	460b      	mov	r3, r1
 8005a9c:	005b      	lsls	r3, r3, #1
 8005a9e:	440b      	add	r3, r1
 8005aa0:	fbb0 f3f3 	udiv	r3, r0, r3
 8005aa4:	3301      	adds	r3, #1
 8005aa6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005aaa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005aae:	e00f      	b.n	8005ad0 <HAL_I2C_Init+0x1dc>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	1e58      	subs	r0, r3, #1
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6859      	ldr	r1, [r3, #4]
 8005ab8:	460b      	mov	r3, r1
 8005aba:	009b      	lsls	r3, r3, #2
 8005abc:	440b      	add	r3, r1
 8005abe:	0099      	lsls	r1, r3, #2
 8005ac0:	440b      	add	r3, r1
 8005ac2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005acc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005ad0:	6879      	ldr	r1, [r7, #4]
 8005ad2:	6809      	ldr	r1, [r1, #0]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	69da      	ldr	r2, [r3, #28]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a1b      	ldr	r3, [r3, #32]
 8005aea:	431a      	orrs	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	430a      	orrs	r2, r1
 8005af2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	689b      	ldr	r3, [r3, #8]
 8005afa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005afe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005b02:	687a      	ldr	r2, [r7, #4]
 8005b04:	6911      	ldr	r1, [r2, #16]
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	68d2      	ldr	r2, [r2, #12]
 8005b0a:	4311      	orrs	r1, r2
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	6812      	ldr	r2, [r2, #0]
 8005b10:	430b      	orrs	r3, r1
 8005b12:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	695a      	ldr	r2, [r3, #20]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	431a      	orrs	r2, r3
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	430a      	orrs	r2, r1
 8005b2e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f042 0201 	orr.w	r2, r2, #1
 8005b3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2200      	movs	r2, #0
 8005b44:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2220      	movs	r2, #32
 8005b4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3710      	adds	r7, #16
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}
 8005b66:	bf00      	nop
 8005b68:	000186a0 	.word	0x000186a0
 8005b6c:	001e847f 	.word	0x001e847f
 8005b70:	003d08ff 	.word	0x003d08ff
 8005b74:	431bde83 	.word	0x431bde83
 8005b78:	10624dd3 	.word	0x10624dd3

08005b7c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b088      	sub	sp, #32
 8005b80:	af02      	add	r7, sp, #8
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	4608      	mov	r0, r1
 8005b86:	4611      	mov	r1, r2
 8005b88:	461a      	mov	r2, r3
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	817b      	strh	r3, [r7, #10]
 8005b8e:	460b      	mov	r3, r1
 8005b90:	813b      	strh	r3, [r7, #8]
 8005b92:	4613      	mov	r3, r2
 8005b94:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b96:	f7ff fb23 	bl	80051e0 <HAL_GetTick>
 8005b9a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	2b20      	cmp	r3, #32
 8005ba6:	f040 80d9 	bne.w	8005d5c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	9300      	str	r3, [sp, #0]
 8005bae:	2319      	movs	r3, #25
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	496d      	ldr	r1, [pc, #436]	@ (8005d68 <HAL_I2C_Mem_Write+0x1ec>)
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f000 fc8b 	bl	80064d0 <I2C_WaitOnFlagUntilTimeout>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d001      	beq.n	8005bc4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005bc0:	2302      	movs	r3, #2
 8005bc2:	e0cc      	b.n	8005d5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d101      	bne.n	8005bd2 <HAL_I2C_Mem_Write+0x56>
 8005bce:	2302      	movs	r3, #2
 8005bd0:	e0c5      	b.n	8005d5e <HAL_I2C_Mem_Write+0x1e2>
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0301 	and.w	r3, r3, #1
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d007      	beq.n	8005bf8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f042 0201 	orr.w	r2, r2, #1
 8005bf6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c06:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2221      	movs	r2, #33	@ 0x21
 8005c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2240      	movs	r2, #64	@ 0x40
 8005c14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	6a3a      	ldr	r2, [r7, #32]
 8005c22:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005c28:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c2e:	b29a      	uxth	r2, r3
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	4a4d      	ldr	r2, [pc, #308]	@ (8005d6c <HAL_I2C_Mem_Write+0x1f0>)
 8005c38:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c3a:	88f8      	ldrh	r0, [r7, #6]
 8005c3c:	893a      	ldrh	r2, [r7, #8]
 8005c3e:	8979      	ldrh	r1, [r7, #10]
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	9301      	str	r3, [sp, #4]
 8005c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c46:	9300      	str	r3, [sp, #0]
 8005c48:	4603      	mov	r3, r0
 8005c4a:	68f8      	ldr	r0, [r7, #12]
 8005c4c:	f000 fac2 	bl	80061d4 <I2C_RequestMemoryWrite>
 8005c50:	4603      	mov	r3, r0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d052      	beq.n	8005cfc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e081      	b.n	8005d5e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c5e:	68f8      	ldr	r0, [r7, #12]
 8005c60:	f000 fd50 	bl	8006704 <I2C_WaitOnTXEFlagUntilTimeout>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d00d      	beq.n	8005c86 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c6e:	2b04      	cmp	r3, #4
 8005c70:	d107      	bne.n	8005c82 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	681a      	ldr	r2, [r3, #0]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e06b      	b.n	8005d5e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c8a:	781a      	ldrb	r2, [r3, #0]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c96:	1c5a      	adds	r2, r3, #1
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	b29a      	uxth	r2, r3
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	3b01      	subs	r3, #1
 8005cb0:	b29a      	uxth	r2, r3
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	695b      	ldr	r3, [r3, #20]
 8005cbc:	f003 0304 	and.w	r3, r3, #4
 8005cc0:	2b04      	cmp	r3, #4
 8005cc2:	d11b      	bne.n	8005cfc <HAL_I2C_Mem_Write+0x180>
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d017      	beq.n	8005cfc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cd0:	781a      	ldrb	r2, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cdc:	1c5a      	adds	r2, r3, #1
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ce6:	3b01      	subs	r3, #1
 8005ce8:	b29a      	uxth	r2, r3
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	b29a      	uxth	r2, r3
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d1aa      	bne.n	8005c5a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d04:	697a      	ldr	r2, [r7, #20]
 8005d06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d08:	68f8      	ldr	r0, [r7, #12]
 8005d0a:	f000 fd43 	bl	8006794 <I2C_WaitOnBTFFlagUntilTimeout>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d00d      	beq.n	8005d30 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d18:	2b04      	cmp	r3, #4
 8005d1a:	d107      	bne.n	8005d2c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d2a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e016      	b.n	8005d5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2220      	movs	r2, #32
 8005d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	e000      	b.n	8005d5e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005d5c:	2302      	movs	r3, #2
  }
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3718      	adds	r7, #24
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	00100002 	.word	0x00100002
 8005d6c:	ffff0000 	.word	0xffff0000

08005d70 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b08c      	sub	sp, #48	@ 0x30
 8005d74:	af02      	add	r7, sp, #8
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	4608      	mov	r0, r1
 8005d7a:	4611      	mov	r1, r2
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	4603      	mov	r3, r0
 8005d80:	817b      	strh	r3, [r7, #10]
 8005d82:	460b      	mov	r3, r1
 8005d84:	813b      	strh	r3, [r7, #8]
 8005d86:	4613      	mov	r3, r2
 8005d88:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d8a:	f7ff fa29 	bl	80051e0 <HAL_GetTick>
 8005d8e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	2b20      	cmp	r3, #32
 8005d9a:	f040 8214 	bne.w	80061c6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da0:	9300      	str	r3, [sp, #0]
 8005da2:	2319      	movs	r3, #25
 8005da4:	2201      	movs	r2, #1
 8005da6:	497b      	ldr	r1, [pc, #492]	@ (8005f94 <HAL_I2C_Mem_Read+0x224>)
 8005da8:	68f8      	ldr	r0, [r7, #12]
 8005daa:	f000 fb91 	bl	80064d0 <I2C_WaitOnFlagUntilTimeout>
 8005dae:	4603      	mov	r3, r0
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d001      	beq.n	8005db8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005db4:	2302      	movs	r3, #2
 8005db6:	e207      	b.n	80061c8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d101      	bne.n	8005dc6 <HAL_I2C_Mem_Read+0x56>
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	e200      	b.n	80061c8 <HAL_I2C_Mem_Read+0x458>
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 0301 	and.w	r3, r3, #1
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d007      	beq.n	8005dec <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f042 0201 	orr.w	r2, r2, #1
 8005dea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005dfa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2222      	movs	r2, #34	@ 0x22
 8005e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2240      	movs	r2, #64	@ 0x40
 8005e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e16:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005e1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	4a5b      	ldr	r2, [pc, #364]	@ (8005f98 <HAL_I2C_Mem_Read+0x228>)
 8005e2c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e2e:	88f8      	ldrh	r0, [r7, #6]
 8005e30:	893a      	ldrh	r2, [r7, #8]
 8005e32:	8979      	ldrh	r1, [r7, #10]
 8005e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e36:	9301      	str	r3, [sp, #4]
 8005e38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e3a:	9300      	str	r3, [sp, #0]
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	68f8      	ldr	r0, [r7, #12]
 8005e40:	f000 fa5e 	bl	8006300 <I2C_RequestMemoryRead>
 8005e44:	4603      	mov	r3, r0
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d001      	beq.n	8005e4e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e1bc      	b.n	80061c8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d113      	bne.n	8005e7e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e56:	2300      	movs	r3, #0
 8005e58:	623b      	str	r3, [r7, #32]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	695b      	ldr	r3, [r3, #20]
 8005e60:	623b      	str	r3, [r7, #32]
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	699b      	ldr	r3, [r3, #24]
 8005e68:	623b      	str	r3, [r7, #32]
 8005e6a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	681a      	ldr	r2, [r3, #0]
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e7a:	601a      	str	r2, [r3, #0]
 8005e7c:	e190      	b.n	80061a0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d11b      	bne.n	8005ebe <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e94:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e96:	2300      	movs	r3, #0
 8005e98:	61fb      	str	r3, [r7, #28]
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	695b      	ldr	r3, [r3, #20]
 8005ea0:	61fb      	str	r3, [r7, #28]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	699b      	ldr	r3, [r3, #24]
 8005ea8:	61fb      	str	r3, [r7, #28]
 8005eaa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005eba:	601a      	str	r2, [r3, #0]
 8005ebc:	e170      	b.n	80061a0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ec2:	2b02      	cmp	r3, #2
 8005ec4:	d11b      	bne.n	8005efe <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ed4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ee4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	61bb      	str	r3, [r7, #24]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	695b      	ldr	r3, [r3, #20]
 8005ef0:	61bb      	str	r3, [r7, #24]
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	699b      	ldr	r3, [r3, #24]
 8005ef8:	61bb      	str	r3, [r7, #24]
 8005efa:	69bb      	ldr	r3, [r7, #24]
 8005efc:	e150      	b.n	80061a0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005efe:	2300      	movs	r3, #0
 8005f00:	617b      	str	r3, [r7, #20]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	695b      	ldr	r3, [r3, #20]
 8005f08:	617b      	str	r3, [r7, #20]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	699b      	ldr	r3, [r3, #24]
 8005f10:	617b      	str	r3, [r7, #20]
 8005f12:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005f14:	e144      	b.n	80061a0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f1a:	2b03      	cmp	r3, #3
 8005f1c:	f200 80f1 	bhi.w	8006102 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d123      	bne.n	8005f70 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f2a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f000 fc79 	bl	8006824 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e145      	b.n	80061c8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	691a      	ldr	r2, [r3, #16]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f46:	b2d2      	uxtb	r2, r2
 8005f48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4e:	1c5a      	adds	r2, r3, #1
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	b29a      	uxth	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	3b01      	subs	r3, #1
 8005f68:	b29a      	uxth	r2, r3
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005f6e:	e117      	b.n	80061a0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f74:	2b02      	cmp	r3, #2
 8005f76:	d14e      	bne.n	8006016 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f7a:	9300      	str	r3, [sp, #0]
 8005f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f7e:	2200      	movs	r2, #0
 8005f80:	4906      	ldr	r1, [pc, #24]	@ (8005f9c <HAL_I2C_Mem_Read+0x22c>)
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	f000 faa4 	bl	80064d0 <I2C_WaitOnFlagUntilTimeout>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d008      	beq.n	8005fa0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e11a      	b.n	80061c8 <HAL_I2C_Mem_Read+0x458>
 8005f92:	bf00      	nop
 8005f94:	00100002 	.word	0x00100002
 8005f98:	ffff0000 	.word	0xffff0000
 8005f9c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	691a      	ldr	r2, [r3, #16]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fba:	b2d2      	uxtb	r2, r2
 8005fbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc2:	1c5a      	adds	r2, r3, #1
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fcc:	3b01      	subs	r3, #1
 8005fce:	b29a      	uxth	r2, r3
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	b29a      	uxth	r2, r3
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	691a      	ldr	r2, [r3, #16]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fec:	b2d2      	uxtb	r2, r2
 8005fee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff4:	1c5a      	adds	r2, r3, #1
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ffe:	3b01      	subs	r3, #1
 8006000:	b29a      	uxth	r2, r3
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800600a:	b29b      	uxth	r3, r3
 800600c:	3b01      	subs	r3, #1
 800600e:	b29a      	uxth	r2, r3
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006014:	e0c4      	b.n	80061a0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006018:	9300      	str	r3, [sp, #0]
 800601a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800601c:	2200      	movs	r2, #0
 800601e:	496c      	ldr	r1, [pc, #432]	@ (80061d0 <HAL_I2C_Mem_Read+0x460>)
 8006020:	68f8      	ldr	r0, [r7, #12]
 8006022:	f000 fa55 	bl	80064d0 <I2C_WaitOnFlagUntilTimeout>
 8006026:	4603      	mov	r3, r0
 8006028:	2b00      	cmp	r3, #0
 800602a:	d001      	beq.n	8006030 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e0cb      	b.n	80061c8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	681a      	ldr	r2, [r3, #0]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800603e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	691a      	ldr	r2, [r3, #16]
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800604a:	b2d2      	uxtb	r2, r2
 800604c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006052:	1c5a      	adds	r2, r3, #1
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800605c:	3b01      	subs	r3, #1
 800605e:	b29a      	uxth	r2, r3
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006068:	b29b      	uxth	r3, r3
 800606a:	3b01      	subs	r3, #1
 800606c:	b29a      	uxth	r2, r3
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006074:	9300      	str	r3, [sp, #0]
 8006076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006078:	2200      	movs	r2, #0
 800607a:	4955      	ldr	r1, [pc, #340]	@ (80061d0 <HAL_I2C_Mem_Read+0x460>)
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f000 fa27 	bl	80064d0 <I2C_WaitOnFlagUntilTimeout>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d001      	beq.n	800608c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	e09d      	b.n	80061c8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800609a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	691a      	ldr	r2, [r3, #16]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a6:	b2d2      	uxtb	r2, r2
 80060a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ae:	1c5a      	adds	r2, r3, #1
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060b8:	3b01      	subs	r3, #1
 80060ba:	b29a      	uxth	r2, r3
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	3b01      	subs	r3, #1
 80060c8:	b29a      	uxth	r2, r3
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	691a      	ldr	r2, [r3, #16]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d8:	b2d2      	uxtb	r2, r2
 80060da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e0:	1c5a      	adds	r2, r3, #1
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80060ea:	3b01      	subs	r3, #1
 80060ec:	b29a      	uxth	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80060f6:	b29b      	uxth	r3, r3
 80060f8:	3b01      	subs	r3, #1
 80060fa:	b29a      	uxth	r2, r3
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006100:	e04e      	b.n	80061a0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006104:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006106:	68f8      	ldr	r0, [r7, #12]
 8006108:	f000 fb8c 	bl	8006824 <I2C_WaitOnRXNEFlagUntilTimeout>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d001      	beq.n	8006116 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	e058      	b.n	80061c8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	691a      	ldr	r2, [r3, #16]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006120:	b2d2      	uxtb	r2, r2
 8006122:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006128:	1c5a      	adds	r2, r3, #1
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006132:	3b01      	subs	r3, #1
 8006134:	b29a      	uxth	r2, r3
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800613e:	b29b      	uxth	r3, r3
 8006140:	3b01      	subs	r3, #1
 8006142:	b29a      	uxth	r2, r3
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	f003 0304 	and.w	r3, r3, #4
 8006152:	2b04      	cmp	r3, #4
 8006154:	d124      	bne.n	80061a0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800615a:	2b03      	cmp	r3, #3
 800615c:	d107      	bne.n	800616e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681a      	ldr	r2, [r3, #0]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800616c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	691a      	ldr	r2, [r3, #16]
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006178:	b2d2      	uxtb	r2, r2
 800617a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006180:	1c5a      	adds	r2, r3, #1
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800618a:	3b01      	subs	r3, #1
 800618c:	b29a      	uxth	r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006196:	b29b      	uxth	r3, r3
 8006198:	3b01      	subs	r3, #1
 800619a:	b29a      	uxth	r2, r3
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	f47f aeb6 	bne.w	8005f16 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2220      	movs	r2, #32
 80061ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2200      	movs	r2, #0
 80061be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80061c2:	2300      	movs	r3, #0
 80061c4:	e000      	b.n	80061c8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80061c6:	2302      	movs	r3, #2
  }
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3728      	adds	r7, #40	@ 0x28
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}
 80061d0:	00010004 	.word	0x00010004

080061d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b088      	sub	sp, #32
 80061d8:	af02      	add	r7, sp, #8
 80061da:	60f8      	str	r0, [r7, #12]
 80061dc:	4608      	mov	r0, r1
 80061de:	4611      	mov	r1, r2
 80061e0:	461a      	mov	r2, r3
 80061e2:	4603      	mov	r3, r0
 80061e4:	817b      	strh	r3, [r7, #10]
 80061e6:	460b      	mov	r3, r1
 80061e8:	813b      	strh	r3, [r7, #8]
 80061ea:	4613      	mov	r3, r2
 80061ec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80061fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80061fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006200:	9300      	str	r3, [sp, #0]
 8006202:	6a3b      	ldr	r3, [r7, #32]
 8006204:	2200      	movs	r2, #0
 8006206:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800620a:	68f8      	ldr	r0, [r7, #12]
 800620c:	f000 f960 	bl	80064d0 <I2C_WaitOnFlagUntilTimeout>
 8006210:	4603      	mov	r3, r0
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00d      	beq.n	8006232 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006220:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006224:	d103      	bne.n	800622e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800622c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e05f      	b.n	80062f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006232:	897b      	ldrh	r3, [r7, #10]
 8006234:	b2db      	uxtb	r3, r3
 8006236:	461a      	mov	r2, r3
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006240:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006244:	6a3a      	ldr	r2, [r7, #32]
 8006246:	492d      	ldr	r1, [pc, #180]	@ (80062fc <I2C_RequestMemoryWrite+0x128>)
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f000 f9bb 	bl	80065c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d001      	beq.n	8006258 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e04c      	b.n	80062f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006258:	2300      	movs	r3, #0
 800625a:	617b      	str	r3, [r7, #20]
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	617b      	str	r3, [r7, #20]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	699b      	ldr	r3, [r3, #24]
 800626a:	617b      	str	r3, [r7, #20]
 800626c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800626e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006270:	6a39      	ldr	r1, [r7, #32]
 8006272:	68f8      	ldr	r0, [r7, #12]
 8006274:	f000 fa46 	bl	8006704 <I2C_WaitOnTXEFlagUntilTimeout>
 8006278:	4603      	mov	r3, r0
 800627a:	2b00      	cmp	r3, #0
 800627c:	d00d      	beq.n	800629a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006282:	2b04      	cmp	r3, #4
 8006284:	d107      	bne.n	8006296 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006294:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e02b      	b.n	80062f2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800629a:	88fb      	ldrh	r3, [r7, #6]
 800629c:	2b01      	cmp	r3, #1
 800629e:	d105      	bne.n	80062ac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80062a0:	893b      	ldrh	r3, [r7, #8]
 80062a2:	b2da      	uxtb	r2, r3
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	611a      	str	r2, [r3, #16]
 80062aa:	e021      	b.n	80062f0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80062ac:	893b      	ldrh	r3, [r7, #8]
 80062ae:	0a1b      	lsrs	r3, r3, #8
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	b2da      	uxtb	r2, r3
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062bc:	6a39      	ldr	r1, [r7, #32]
 80062be:	68f8      	ldr	r0, [r7, #12]
 80062c0:	f000 fa20 	bl	8006704 <I2C_WaitOnTXEFlagUntilTimeout>
 80062c4:	4603      	mov	r3, r0
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d00d      	beq.n	80062e6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ce:	2b04      	cmp	r3, #4
 80062d0:	d107      	bne.n	80062e2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062e0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e005      	b.n	80062f2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80062e6:	893b      	ldrh	r3, [r7, #8]
 80062e8:	b2da      	uxtb	r2, r3
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80062f0:	2300      	movs	r3, #0
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3718      	adds	r7, #24
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	00010002 	.word	0x00010002

08006300 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b088      	sub	sp, #32
 8006304:	af02      	add	r7, sp, #8
 8006306:	60f8      	str	r0, [r7, #12]
 8006308:	4608      	mov	r0, r1
 800630a:	4611      	mov	r1, r2
 800630c:	461a      	mov	r2, r3
 800630e:	4603      	mov	r3, r0
 8006310:	817b      	strh	r3, [r7, #10]
 8006312:	460b      	mov	r3, r1
 8006314:	813b      	strh	r3, [r7, #8]
 8006316:	4613      	mov	r3, r2
 8006318:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	681a      	ldr	r2, [r3, #0]
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006328:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006338:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800633a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633c:	9300      	str	r3, [sp, #0]
 800633e:	6a3b      	ldr	r3, [r7, #32]
 8006340:	2200      	movs	r2, #0
 8006342:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006346:	68f8      	ldr	r0, [r7, #12]
 8006348:	f000 f8c2 	bl	80064d0 <I2C_WaitOnFlagUntilTimeout>
 800634c:	4603      	mov	r3, r0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00d      	beq.n	800636e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800635c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006360:	d103      	bne.n	800636a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006368:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e0aa      	b.n	80064c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800636e:	897b      	ldrh	r3, [r7, #10]
 8006370:	b2db      	uxtb	r3, r3
 8006372:	461a      	mov	r2, r3
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800637c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800637e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006380:	6a3a      	ldr	r2, [r7, #32]
 8006382:	4952      	ldr	r1, [pc, #328]	@ (80064cc <I2C_RequestMemoryRead+0x1cc>)
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f000 f91d 	bl	80065c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800638a:	4603      	mov	r3, r0
 800638c:	2b00      	cmp	r3, #0
 800638e:	d001      	beq.n	8006394 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e097      	b.n	80064c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006394:	2300      	movs	r3, #0
 8006396:	617b      	str	r3, [r7, #20]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	695b      	ldr	r3, [r3, #20]
 800639e:	617b      	str	r3, [r7, #20]
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	699b      	ldr	r3, [r3, #24]
 80063a6:	617b      	str	r3, [r7, #20]
 80063a8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063ac:	6a39      	ldr	r1, [r7, #32]
 80063ae:	68f8      	ldr	r0, [r7, #12]
 80063b0:	f000 f9a8 	bl	8006704 <I2C_WaitOnTXEFlagUntilTimeout>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d00d      	beq.n	80063d6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063be:	2b04      	cmp	r3, #4
 80063c0:	d107      	bne.n	80063d2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063d0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	e076      	b.n	80064c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80063d6:	88fb      	ldrh	r3, [r7, #6]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d105      	bne.n	80063e8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80063dc:	893b      	ldrh	r3, [r7, #8]
 80063de:	b2da      	uxtb	r2, r3
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	611a      	str	r2, [r3, #16]
 80063e6:	e021      	b.n	800642c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80063e8:	893b      	ldrh	r3, [r7, #8]
 80063ea:	0a1b      	lsrs	r3, r3, #8
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	b2da      	uxtb	r2, r3
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063f8:	6a39      	ldr	r1, [r7, #32]
 80063fa:	68f8      	ldr	r0, [r7, #12]
 80063fc:	f000 f982 	bl	8006704 <I2C_WaitOnTXEFlagUntilTimeout>
 8006400:	4603      	mov	r3, r0
 8006402:	2b00      	cmp	r3, #0
 8006404:	d00d      	beq.n	8006422 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800640a:	2b04      	cmp	r3, #4
 800640c:	d107      	bne.n	800641e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800641c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e050      	b.n	80064c4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006422:	893b      	ldrh	r3, [r7, #8]
 8006424:	b2da      	uxtb	r2, r3
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800642c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800642e:	6a39      	ldr	r1, [r7, #32]
 8006430:	68f8      	ldr	r0, [r7, #12]
 8006432:	f000 f967 	bl	8006704 <I2C_WaitOnTXEFlagUntilTimeout>
 8006436:	4603      	mov	r3, r0
 8006438:	2b00      	cmp	r3, #0
 800643a:	d00d      	beq.n	8006458 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006440:	2b04      	cmp	r3, #4
 8006442:	d107      	bne.n	8006454 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006452:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006454:	2301      	movs	r3, #1
 8006456:	e035      	b.n	80064c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006466:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800646a:	9300      	str	r3, [sp, #0]
 800646c:	6a3b      	ldr	r3, [r7, #32]
 800646e:	2200      	movs	r2, #0
 8006470:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006474:	68f8      	ldr	r0, [r7, #12]
 8006476:	f000 f82b 	bl	80064d0 <I2C_WaitOnFlagUntilTimeout>
 800647a:	4603      	mov	r3, r0
 800647c:	2b00      	cmp	r3, #0
 800647e:	d00d      	beq.n	800649c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800648a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800648e:	d103      	bne.n	8006498 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006496:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006498:	2303      	movs	r3, #3
 800649a:	e013      	b.n	80064c4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800649c:	897b      	ldrh	r3, [r7, #10]
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	f043 0301 	orr.w	r3, r3, #1
 80064a4:	b2da      	uxtb	r2, r3
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80064ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ae:	6a3a      	ldr	r2, [r7, #32]
 80064b0:	4906      	ldr	r1, [pc, #24]	@ (80064cc <I2C_RequestMemoryRead+0x1cc>)
 80064b2:	68f8      	ldr	r0, [r7, #12]
 80064b4:	f000 f886 	bl	80065c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d001      	beq.n	80064c2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e000      	b.n	80064c4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3718      	adds	r7, #24
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}
 80064cc:	00010002 	.word	0x00010002

080064d0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	60b9      	str	r1, [r7, #8]
 80064da:	603b      	str	r3, [r7, #0]
 80064dc:	4613      	mov	r3, r2
 80064de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064e0:	e048      	b.n	8006574 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064e8:	d044      	beq.n	8006574 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064ea:	f7fe fe79 	bl	80051e0 <HAL_GetTick>
 80064ee:	4602      	mov	r2, r0
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	683a      	ldr	r2, [r7, #0]
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d302      	bcc.n	8006500 <I2C_WaitOnFlagUntilTimeout+0x30>
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d139      	bne.n	8006574 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	0c1b      	lsrs	r3, r3, #16
 8006504:	b2db      	uxtb	r3, r3
 8006506:	2b01      	cmp	r3, #1
 8006508:	d10d      	bne.n	8006526 <I2C_WaitOnFlagUntilTimeout+0x56>
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	695b      	ldr	r3, [r3, #20]
 8006510:	43da      	mvns	r2, r3
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	4013      	ands	r3, r2
 8006516:	b29b      	uxth	r3, r3
 8006518:	2b00      	cmp	r3, #0
 800651a:	bf0c      	ite	eq
 800651c:	2301      	moveq	r3, #1
 800651e:	2300      	movne	r3, #0
 8006520:	b2db      	uxtb	r3, r3
 8006522:	461a      	mov	r2, r3
 8006524:	e00c      	b.n	8006540 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	699b      	ldr	r3, [r3, #24]
 800652c:	43da      	mvns	r2, r3
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	4013      	ands	r3, r2
 8006532:	b29b      	uxth	r3, r3
 8006534:	2b00      	cmp	r3, #0
 8006536:	bf0c      	ite	eq
 8006538:	2301      	moveq	r3, #1
 800653a:	2300      	movne	r3, #0
 800653c:	b2db      	uxtb	r3, r3
 800653e:	461a      	mov	r2, r3
 8006540:	79fb      	ldrb	r3, [r7, #7]
 8006542:	429a      	cmp	r2, r3
 8006544:	d116      	bne.n	8006574 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2220      	movs	r2, #32
 8006550:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2200      	movs	r2, #0
 8006558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006560:	f043 0220 	orr.w	r2, r3, #32
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2200      	movs	r2, #0
 800656c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006570:	2301      	movs	r3, #1
 8006572:	e023      	b.n	80065bc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006574:	68bb      	ldr	r3, [r7, #8]
 8006576:	0c1b      	lsrs	r3, r3, #16
 8006578:	b2db      	uxtb	r3, r3
 800657a:	2b01      	cmp	r3, #1
 800657c:	d10d      	bne.n	800659a <I2C_WaitOnFlagUntilTimeout+0xca>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	695b      	ldr	r3, [r3, #20]
 8006584:	43da      	mvns	r2, r3
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	4013      	ands	r3, r2
 800658a:	b29b      	uxth	r3, r3
 800658c:	2b00      	cmp	r3, #0
 800658e:	bf0c      	ite	eq
 8006590:	2301      	moveq	r3, #1
 8006592:	2300      	movne	r3, #0
 8006594:	b2db      	uxtb	r3, r3
 8006596:	461a      	mov	r2, r3
 8006598:	e00c      	b.n	80065b4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	699b      	ldr	r3, [r3, #24]
 80065a0:	43da      	mvns	r2, r3
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	4013      	ands	r3, r2
 80065a6:	b29b      	uxth	r3, r3
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	bf0c      	ite	eq
 80065ac:	2301      	moveq	r3, #1
 80065ae:	2300      	movne	r3, #0
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	461a      	mov	r2, r3
 80065b4:	79fb      	ldrb	r3, [r7, #7]
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d093      	beq.n	80064e2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065ba:	2300      	movs	r3, #0
}
 80065bc:	4618      	mov	r0, r3
 80065be:	3710      	adds	r7, #16
 80065c0:	46bd      	mov	sp, r7
 80065c2:	bd80      	pop	{r7, pc}

080065c4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80065c4:	b580      	push	{r7, lr}
 80065c6:	b084      	sub	sp, #16
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	60f8      	str	r0, [r7, #12]
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	607a      	str	r2, [r7, #4]
 80065d0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80065d2:	e071      	b.n	80066b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	695b      	ldr	r3, [r3, #20]
 80065da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065e2:	d123      	bne.n	800662c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80065f2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80065fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2200      	movs	r2, #0
 8006602:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2220      	movs	r2, #32
 8006608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2200      	movs	r2, #0
 8006610:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006618:	f043 0204 	orr.w	r2, r3, #4
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	e067      	b.n	80066fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006632:	d041      	beq.n	80066b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006634:	f7fe fdd4 	bl	80051e0 <HAL_GetTick>
 8006638:	4602      	mov	r2, r0
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	687a      	ldr	r2, [r7, #4]
 8006640:	429a      	cmp	r2, r3
 8006642:	d302      	bcc.n	800664a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d136      	bne.n	80066b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	0c1b      	lsrs	r3, r3, #16
 800664e:	b2db      	uxtb	r3, r3
 8006650:	2b01      	cmp	r3, #1
 8006652:	d10c      	bne.n	800666e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	695b      	ldr	r3, [r3, #20]
 800665a:	43da      	mvns	r2, r3
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	4013      	ands	r3, r2
 8006660:	b29b      	uxth	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	bf14      	ite	ne
 8006666:	2301      	movne	r3, #1
 8006668:	2300      	moveq	r3, #0
 800666a:	b2db      	uxtb	r3, r3
 800666c:	e00b      	b.n	8006686 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	699b      	ldr	r3, [r3, #24]
 8006674:	43da      	mvns	r2, r3
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	4013      	ands	r3, r2
 800667a:	b29b      	uxth	r3, r3
 800667c:	2b00      	cmp	r3, #0
 800667e:	bf14      	ite	ne
 8006680:	2301      	movne	r3, #1
 8006682:	2300      	moveq	r3, #0
 8006684:	b2db      	uxtb	r3, r3
 8006686:	2b00      	cmp	r3, #0
 8006688:	d016      	beq.n	80066b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2200      	movs	r2, #0
 800668e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2220      	movs	r2, #32
 8006694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2200      	movs	r2, #0
 800669c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a4:	f043 0220 	orr.w	r2, r3, #32
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	2200      	movs	r2, #0
 80066b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80066b4:	2301      	movs	r3, #1
 80066b6:	e021      	b.n	80066fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80066b8:	68bb      	ldr	r3, [r7, #8]
 80066ba:	0c1b      	lsrs	r3, r3, #16
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d10c      	bne.n	80066dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	695b      	ldr	r3, [r3, #20]
 80066c8:	43da      	mvns	r2, r3
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	4013      	ands	r3, r2
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	bf14      	ite	ne
 80066d4:	2301      	movne	r3, #1
 80066d6:	2300      	moveq	r3, #0
 80066d8:	b2db      	uxtb	r3, r3
 80066da:	e00b      	b.n	80066f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	43da      	mvns	r2, r3
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	4013      	ands	r3, r2
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	bf14      	ite	ne
 80066ee:	2301      	movne	r3, #1
 80066f0:	2300      	moveq	r3, #0
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f47f af6d 	bne.w	80065d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80066fa:	2300      	movs	r3, #0
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006710:	e034      	b.n	800677c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006712:	68f8      	ldr	r0, [r7, #12]
 8006714:	f000 f8e3 	bl	80068de <I2C_IsAcknowledgeFailed>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	d001      	beq.n	8006722 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e034      	b.n	800678c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006728:	d028      	beq.n	800677c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800672a:	f7fe fd59 	bl	80051e0 <HAL_GetTick>
 800672e:	4602      	mov	r2, r0
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	1ad3      	subs	r3, r2, r3
 8006734:	68ba      	ldr	r2, [r7, #8]
 8006736:	429a      	cmp	r2, r3
 8006738:	d302      	bcc.n	8006740 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d11d      	bne.n	800677c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	695b      	ldr	r3, [r3, #20]
 8006746:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800674a:	2b80      	cmp	r3, #128	@ 0x80
 800674c:	d016      	beq.n	800677c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2200      	movs	r2, #0
 8006752:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2220      	movs	r2, #32
 8006758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2200      	movs	r2, #0
 8006760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006768:	f043 0220 	orr.w	r2, r3, #32
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2200      	movs	r2, #0
 8006774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	e007      	b.n	800678c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006786:	2b80      	cmp	r3, #128	@ 0x80
 8006788:	d1c3      	bne.n	8006712 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800678a:	2300      	movs	r3, #0
}
 800678c:	4618      	mov	r0, r3
 800678e:	3710      	adds	r7, #16
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b084      	sub	sp, #16
 8006798:	af00      	add	r7, sp, #0
 800679a:	60f8      	str	r0, [r7, #12]
 800679c:	60b9      	str	r1, [r7, #8]
 800679e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80067a0:	e034      	b.n	800680c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80067a2:	68f8      	ldr	r0, [r7, #12]
 80067a4:	f000 f89b 	bl	80068de <I2C_IsAcknowledgeFailed>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d001      	beq.n	80067b2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e034      	b.n	800681c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b8:	d028      	beq.n	800680c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067ba:	f7fe fd11 	bl	80051e0 <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d302      	bcc.n	80067d0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d11d      	bne.n	800680c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	695b      	ldr	r3, [r3, #20]
 80067d6:	f003 0304 	and.w	r3, r3, #4
 80067da:	2b04      	cmp	r3, #4
 80067dc:	d016      	beq.n	800680c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2220      	movs	r2, #32
 80067e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2200      	movs	r2, #0
 80067f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f8:	f043 0220 	orr.w	r2, r3, #32
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006808:	2301      	movs	r3, #1
 800680a:	e007      	b.n	800681c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	695b      	ldr	r3, [r3, #20]
 8006812:	f003 0304 	and.w	r3, r3, #4
 8006816:	2b04      	cmp	r3, #4
 8006818:	d1c3      	bne.n	80067a2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800681a:	2300      	movs	r3, #0
}
 800681c:	4618      	mov	r0, r3
 800681e:	3710      	adds	r7, #16
 8006820:	46bd      	mov	sp, r7
 8006822:	bd80      	pop	{r7, pc}

08006824 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006824:	b580      	push	{r7, lr}
 8006826:	b084      	sub	sp, #16
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006830:	e049      	b.n	80068c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	695b      	ldr	r3, [r3, #20]
 8006838:	f003 0310 	and.w	r3, r3, #16
 800683c:	2b10      	cmp	r3, #16
 800683e:	d119      	bne.n	8006874 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f06f 0210 	mvn.w	r2, #16
 8006848:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	2220      	movs	r2, #32
 8006854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2200      	movs	r2, #0
 800686c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	e030      	b.n	80068d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006874:	f7fe fcb4 	bl	80051e0 <HAL_GetTick>
 8006878:	4602      	mov	r2, r0
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	1ad3      	subs	r3, r2, r3
 800687e:	68ba      	ldr	r2, [r7, #8]
 8006880:	429a      	cmp	r2, r3
 8006882:	d302      	bcc.n	800688a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d11d      	bne.n	80068c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	695b      	ldr	r3, [r3, #20]
 8006890:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006894:	2b40      	cmp	r3, #64	@ 0x40
 8006896:	d016      	beq.n	80068c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	2200      	movs	r2, #0
 800689c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2220      	movs	r2, #32
 80068a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068b2:	f043 0220 	orr.w	r2, r3, #32
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	2200      	movs	r2, #0
 80068be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e007      	b.n	80068d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	695b      	ldr	r3, [r3, #20]
 80068cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068d0:	2b40      	cmp	r3, #64	@ 0x40
 80068d2:	d1ae      	bne.n	8006832 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3710      	adds	r7, #16
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}

080068de <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80068de:	b480      	push	{r7}
 80068e0:	b083      	sub	sp, #12
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	695b      	ldr	r3, [r3, #20]
 80068ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068f4:	d11b      	bne.n	800692e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80068fe:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2220      	movs	r2, #32
 800690a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691a:	f043 0204 	orr.w	r2, r3, #4
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2200      	movs	r2, #0
 8006926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800692a:	2301      	movs	r3, #1
 800692c:	e000      	b.n	8006930 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800692e:	2300      	movs	r3, #0
}
 8006930:	4618      	mov	r0, r3
 8006932:	370c      	adds	r7, #12
 8006934:	46bd      	mov	sp, r7
 8006936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693a:	4770      	bx	lr

0800693c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b086      	sub	sp, #24
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d101      	bne.n	800694e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e267      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f003 0301 	and.w	r3, r3, #1
 8006956:	2b00      	cmp	r3, #0
 8006958:	d075      	beq.n	8006a46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800695a:	4b88      	ldr	r3, [pc, #544]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	f003 030c 	and.w	r3, r3, #12
 8006962:	2b04      	cmp	r3, #4
 8006964:	d00c      	beq.n	8006980 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006966:	4b85      	ldr	r3, [pc, #532]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800696e:	2b08      	cmp	r3, #8
 8006970:	d112      	bne.n	8006998 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006972:	4b82      	ldr	r3, [pc, #520]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800697a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800697e:	d10b      	bne.n	8006998 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006980:	4b7e      	ldr	r3, [pc, #504]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006988:	2b00      	cmp	r3, #0
 800698a:	d05b      	beq.n	8006a44 <HAL_RCC_OscConfig+0x108>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d157      	bne.n	8006a44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e242      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069a0:	d106      	bne.n	80069b0 <HAL_RCC_OscConfig+0x74>
 80069a2:	4b76      	ldr	r3, [pc, #472]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a75      	ldr	r2, [pc, #468]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 80069a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069ac:	6013      	str	r3, [r2, #0]
 80069ae:	e01d      	b.n	80069ec <HAL_RCC_OscConfig+0xb0>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80069b8:	d10c      	bne.n	80069d4 <HAL_RCC_OscConfig+0x98>
 80069ba:	4b70      	ldr	r3, [pc, #448]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a6f      	ldr	r2, [pc, #444]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 80069c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80069c4:	6013      	str	r3, [r2, #0]
 80069c6:	4b6d      	ldr	r3, [pc, #436]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a6c      	ldr	r2, [pc, #432]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 80069cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069d0:	6013      	str	r3, [r2, #0]
 80069d2:	e00b      	b.n	80069ec <HAL_RCC_OscConfig+0xb0>
 80069d4:	4b69      	ldr	r3, [pc, #420]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a68      	ldr	r2, [pc, #416]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 80069da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069de:	6013      	str	r3, [r2, #0]
 80069e0:	4b66      	ldr	r3, [pc, #408]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	4a65      	ldr	r2, [pc, #404]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 80069e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80069ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d013      	beq.n	8006a1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069f4:	f7fe fbf4 	bl	80051e0 <HAL_GetTick>
 80069f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069fa:	e008      	b.n	8006a0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80069fc:	f7fe fbf0 	bl	80051e0 <HAL_GetTick>
 8006a00:	4602      	mov	r2, r0
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	1ad3      	subs	r3, r2, r3
 8006a06:	2b64      	cmp	r3, #100	@ 0x64
 8006a08:	d901      	bls.n	8006a0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e207      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a0e:	4b5b      	ldr	r3, [pc, #364]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d0f0      	beq.n	80069fc <HAL_RCC_OscConfig+0xc0>
 8006a1a:	e014      	b.n	8006a46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a1c:	f7fe fbe0 	bl	80051e0 <HAL_GetTick>
 8006a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a22:	e008      	b.n	8006a36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a24:	f7fe fbdc 	bl	80051e0 <HAL_GetTick>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	1ad3      	subs	r3, r2, r3
 8006a2e:	2b64      	cmp	r3, #100	@ 0x64
 8006a30:	d901      	bls.n	8006a36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006a32:	2303      	movs	r3, #3
 8006a34:	e1f3      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006a36:	4b51      	ldr	r3, [pc, #324]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1f0      	bne.n	8006a24 <HAL_RCC_OscConfig+0xe8>
 8006a42:	e000      	b.n	8006a46 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f003 0302 	and.w	r3, r3, #2
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d063      	beq.n	8006b1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006a52:	4b4a      	ldr	r3, [pc, #296]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006a54:	689b      	ldr	r3, [r3, #8]
 8006a56:	f003 030c 	and.w	r3, r3, #12
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00b      	beq.n	8006a76 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a5e:	4b47      	ldr	r3, [pc, #284]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006a66:	2b08      	cmp	r3, #8
 8006a68:	d11c      	bne.n	8006aa4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a6a:	4b44      	ldr	r3, [pc, #272]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006a6c:	685b      	ldr	r3, [r3, #4]
 8006a6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d116      	bne.n	8006aa4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a76:	4b41      	ldr	r3, [pc, #260]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 0302 	and.w	r3, r3, #2
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d005      	beq.n	8006a8e <HAL_RCC_OscConfig+0x152>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d001      	beq.n	8006a8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	e1c7      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a8e:	4b3b      	ldr	r3, [pc, #236]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	00db      	lsls	r3, r3, #3
 8006a9c:	4937      	ldr	r1, [pc, #220]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006aa2:	e03a      	b.n	8006b1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d020      	beq.n	8006aee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006aac:	4b34      	ldr	r3, [pc, #208]	@ (8006b80 <HAL_RCC_OscConfig+0x244>)
 8006aae:	2201      	movs	r2, #1
 8006ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ab2:	f7fe fb95 	bl	80051e0 <HAL_GetTick>
 8006ab6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ab8:	e008      	b.n	8006acc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006aba:	f7fe fb91 	bl	80051e0 <HAL_GetTick>
 8006abe:	4602      	mov	r2, r0
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	1ad3      	subs	r3, r2, r3
 8006ac4:	2b02      	cmp	r3, #2
 8006ac6:	d901      	bls.n	8006acc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006ac8:	2303      	movs	r3, #3
 8006aca:	e1a8      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006acc:	4b2b      	ldr	r3, [pc, #172]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 0302 	and.w	r3, r3, #2
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d0f0      	beq.n	8006aba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ad8:	4b28      	ldr	r3, [pc, #160]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	691b      	ldr	r3, [r3, #16]
 8006ae4:	00db      	lsls	r3, r3, #3
 8006ae6:	4925      	ldr	r1, [pc, #148]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006ae8:	4313      	orrs	r3, r2
 8006aea:	600b      	str	r3, [r1, #0]
 8006aec:	e015      	b.n	8006b1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006aee:	4b24      	ldr	r3, [pc, #144]	@ (8006b80 <HAL_RCC_OscConfig+0x244>)
 8006af0:	2200      	movs	r2, #0
 8006af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006af4:	f7fe fb74 	bl	80051e0 <HAL_GetTick>
 8006af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006afa:	e008      	b.n	8006b0e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006afc:	f7fe fb70 	bl	80051e0 <HAL_GetTick>
 8006b00:	4602      	mov	r2, r0
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	1ad3      	subs	r3, r2, r3
 8006b06:	2b02      	cmp	r3, #2
 8006b08:	d901      	bls.n	8006b0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006b0a:	2303      	movs	r3, #3
 8006b0c:	e187      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 0302 	and.w	r3, r3, #2
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d1f0      	bne.n	8006afc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f003 0308 	and.w	r3, r3, #8
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d036      	beq.n	8006b94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	695b      	ldr	r3, [r3, #20]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d016      	beq.n	8006b5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b2e:	4b15      	ldr	r3, [pc, #84]	@ (8006b84 <HAL_RCC_OscConfig+0x248>)
 8006b30:	2201      	movs	r2, #1
 8006b32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b34:	f7fe fb54 	bl	80051e0 <HAL_GetTick>
 8006b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b3a:	e008      	b.n	8006b4e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b3c:	f7fe fb50 	bl	80051e0 <HAL_GetTick>
 8006b40:	4602      	mov	r2, r0
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	1ad3      	subs	r3, r2, r3
 8006b46:	2b02      	cmp	r3, #2
 8006b48:	d901      	bls.n	8006b4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006b4a:	2303      	movs	r3, #3
 8006b4c:	e167      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8006b7c <HAL_RCC_OscConfig+0x240>)
 8006b50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b52:	f003 0302 	and.w	r3, r3, #2
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d0f0      	beq.n	8006b3c <HAL_RCC_OscConfig+0x200>
 8006b5a:	e01b      	b.n	8006b94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b5c:	4b09      	ldr	r3, [pc, #36]	@ (8006b84 <HAL_RCC_OscConfig+0x248>)
 8006b5e:	2200      	movs	r2, #0
 8006b60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b62:	f7fe fb3d 	bl	80051e0 <HAL_GetTick>
 8006b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b68:	e00e      	b.n	8006b88 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b6a:	f7fe fb39 	bl	80051e0 <HAL_GetTick>
 8006b6e:	4602      	mov	r2, r0
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	1ad3      	subs	r3, r2, r3
 8006b74:	2b02      	cmp	r3, #2
 8006b76:	d907      	bls.n	8006b88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006b78:	2303      	movs	r3, #3
 8006b7a:	e150      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
 8006b7c:	40023800 	.word	0x40023800
 8006b80:	42470000 	.word	0x42470000
 8006b84:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b88:	4b88      	ldr	r3, [pc, #544]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006b8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b8c:	f003 0302 	and.w	r3, r3, #2
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d1ea      	bne.n	8006b6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0304 	and.w	r3, r3, #4
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	f000 8097 	beq.w	8006cd0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006ba6:	4b81      	ldr	r3, [pc, #516]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10f      	bne.n	8006bd2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	60bb      	str	r3, [r7, #8]
 8006bb6:	4b7d      	ldr	r3, [pc, #500]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bba:	4a7c      	ldr	r2, [pc, #496]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8006bc2:	4b7a      	ldr	r3, [pc, #488]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bca:	60bb      	str	r3, [r7, #8]
 8006bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bd2:	4b77      	ldr	r3, [pc, #476]	@ (8006db0 <HAL_RCC_OscConfig+0x474>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d118      	bne.n	8006c10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006bde:	4b74      	ldr	r3, [pc, #464]	@ (8006db0 <HAL_RCC_OscConfig+0x474>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a73      	ldr	r2, [pc, #460]	@ (8006db0 <HAL_RCC_OscConfig+0x474>)
 8006be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006bea:	f7fe faf9 	bl	80051e0 <HAL_GetTick>
 8006bee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bf0:	e008      	b.n	8006c04 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bf2:	f7fe faf5 	bl	80051e0 <HAL_GetTick>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	1ad3      	subs	r3, r2, r3
 8006bfc:	2b02      	cmp	r3, #2
 8006bfe:	d901      	bls.n	8006c04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006c00:	2303      	movs	r3, #3
 8006c02:	e10c      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c04:	4b6a      	ldr	r3, [pc, #424]	@ (8006db0 <HAL_RCC_OscConfig+0x474>)
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d0f0      	beq.n	8006bf2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	689b      	ldr	r3, [r3, #8]
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d106      	bne.n	8006c26 <HAL_RCC_OscConfig+0x2ea>
 8006c18:	4b64      	ldr	r3, [pc, #400]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c1c:	4a63      	ldr	r2, [pc, #396]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006c1e:	f043 0301 	orr.w	r3, r3, #1
 8006c22:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c24:	e01c      	b.n	8006c60 <HAL_RCC_OscConfig+0x324>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	2b05      	cmp	r3, #5
 8006c2c:	d10c      	bne.n	8006c48 <HAL_RCC_OscConfig+0x30c>
 8006c2e:	4b5f      	ldr	r3, [pc, #380]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c32:	4a5e      	ldr	r2, [pc, #376]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006c34:	f043 0304 	orr.w	r3, r3, #4
 8006c38:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c3a:	4b5c      	ldr	r3, [pc, #368]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c3e:	4a5b      	ldr	r2, [pc, #364]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006c40:	f043 0301 	orr.w	r3, r3, #1
 8006c44:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c46:	e00b      	b.n	8006c60 <HAL_RCC_OscConfig+0x324>
 8006c48:	4b58      	ldr	r3, [pc, #352]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c4c:	4a57      	ldr	r2, [pc, #348]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006c4e:	f023 0301 	bic.w	r3, r3, #1
 8006c52:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c54:	4b55      	ldr	r3, [pc, #340]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c58:	4a54      	ldr	r2, [pc, #336]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006c5a:	f023 0304 	bic.w	r3, r3, #4
 8006c5e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d015      	beq.n	8006c94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c68:	f7fe faba 	bl	80051e0 <HAL_GetTick>
 8006c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c6e:	e00a      	b.n	8006c86 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c70:	f7fe fab6 	bl	80051e0 <HAL_GetTick>
 8006c74:	4602      	mov	r2, r0
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	1ad3      	subs	r3, r2, r3
 8006c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d901      	bls.n	8006c86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006c82:	2303      	movs	r3, #3
 8006c84:	e0cb      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c86:	4b49      	ldr	r3, [pc, #292]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c8a:	f003 0302 	and.w	r3, r3, #2
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d0ee      	beq.n	8006c70 <HAL_RCC_OscConfig+0x334>
 8006c92:	e014      	b.n	8006cbe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c94:	f7fe faa4 	bl	80051e0 <HAL_GetTick>
 8006c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c9a:	e00a      	b.n	8006cb2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c9c:	f7fe faa0 	bl	80051e0 <HAL_GetTick>
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	693b      	ldr	r3, [r7, #16]
 8006ca4:	1ad3      	subs	r3, r2, r3
 8006ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d901      	bls.n	8006cb2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e0b5      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006cb2:	4b3e      	ldr	r3, [pc, #248]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cb6:	f003 0302 	and.w	r3, r3, #2
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1ee      	bne.n	8006c9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006cbe:	7dfb      	ldrb	r3, [r7, #23]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d105      	bne.n	8006cd0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cc4:	4b39      	ldr	r3, [pc, #228]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cc8:	4a38      	ldr	r2, [pc, #224]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006cca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006cce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	699b      	ldr	r3, [r3, #24]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	f000 80a1 	beq.w	8006e1c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006cda:	4b34      	ldr	r3, [pc, #208]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	f003 030c 	and.w	r3, r3, #12
 8006ce2:	2b08      	cmp	r3, #8
 8006ce4:	d05c      	beq.n	8006da0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	699b      	ldr	r3, [r3, #24]
 8006cea:	2b02      	cmp	r3, #2
 8006cec:	d141      	bne.n	8006d72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006cee:	4b31      	ldr	r3, [pc, #196]	@ (8006db4 <HAL_RCC_OscConfig+0x478>)
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cf4:	f7fe fa74 	bl	80051e0 <HAL_GetTick>
 8006cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cfa:	e008      	b.n	8006d0e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006cfc:	f7fe fa70 	bl	80051e0 <HAL_GetTick>
 8006d00:	4602      	mov	r2, r0
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	1ad3      	subs	r3, r2, r3
 8006d06:	2b02      	cmp	r3, #2
 8006d08:	d901      	bls.n	8006d0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006d0a:	2303      	movs	r3, #3
 8006d0c:	e087      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d0e:	4b27      	ldr	r3, [pc, #156]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d1f0      	bne.n	8006cfc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	69da      	ldr	r2, [r3, #28]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6a1b      	ldr	r3, [r3, #32]
 8006d22:	431a      	orrs	r2, r3
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d28:	019b      	lsls	r3, r3, #6
 8006d2a:	431a      	orrs	r2, r3
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d30:	085b      	lsrs	r3, r3, #1
 8006d32:	3b01      	subs	r3, #1
 8006d34:	041b      	lsls	r3, r3, #16
 8006d36:	431a      	orrs	r2, r3
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d3c:	061b      	lsls	r3, r3, #24
 8006d3e:	491b      	ldr	r1, [pc, #108]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006d40:	4313      	orrs	r3, r2
 8006d42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d44:	4b1b      	ldr	r3, [pc, #108]	@ (8006db4 <HAL_RCC_OscConfig+0x478>)
 8006d46:	2201      	movs	r2, #1
 8006d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d4a:	f7fe fa49 	bl	80051e0 <HAL_GetTick>
 8006d4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d50:	e008      	b.n	8006d64 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d52:	f7fe fa45 	bl	80051e0 <HAL_GetTick>
 8006d56:	4602      	mov	r2, r0
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	1ad3      	subs	r3, r2, r3
 8006d5c:	2b02      	cmp	r3, #2
 8006d5e:	d901      	bls.n	8006d64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006d60:	2303      	movs	r3, #3
 8006d62:	e05c      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d64:	4b11      	ldr	r3, [pc, #68]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d0f0      	beq.n	8006d52 <HAL_RCC_OscConfig+0x416>
 8006d70:	e054      	b.n	8006e1c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d72:	4b10      	ldr	r3, [pc, #64]	@ (8006db4 <HAL_RCC_OscConfig+0x478>)
 8006d74:	2200      	movs	r2, #0
 8006d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d78:	f7fe fa32 	bl	80051e0 <HAL_GetTick>
 8006d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d7e:	e008      	b.n	8006d92 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d80:	f7fe fa2e 	bl	80051e0 <HAL_GetTick>
 8006d84:	4602      	mov	r2, r0
 8006d86:	693b      	ldr	r3, [r7, #16]
 8006d88:	1ad3      	subs	r3, r2, r3
 8006d8a:	2b02      	cmp	r3, #2
 8006d8c:	d901      	bls.n	8006d92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e045      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d92:	4b06      	ldr	r3, [pc, #24]	@ (8006dac <HAL_RCC_OscConfig+0x470>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1f0      	bne.n	8006d80 <HAL_RCC_OscConfig+0x444>
 8006d9e:	e03d      	b.n	8006e1c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	699b      	ldr	r3, [r3, #24]
 8006da4:	2b01      	cmp	r3, #1
 8006da6:	d107      	bne.n	8006db8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006da8:	2301      	movs	r3, #1
 8006daa:	e038      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
 8006dac:	40023800 	.word	0x40023800
 8006db0:	40007000 	.word	0x40007000
 8006db4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006db8:	4b1b      	ldr	r3, [pc, #108]	@ (8006e28 <HAL_RCC_OscConfig+0x4ec>)
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d028      	beq.n	8006e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d121      	bne.n	8006e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d11a      	bne.n	8006e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006de2:	68fa      	ldr	r2, [r7, #12]
 8006de4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006de8:	4013      	ands	r3, r2
 8006dea:	687a      	ldr	r2, [r7, #4]
 8006dec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006dee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d111      	bne.n	8006e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dfe:	085b      	lsrs	r3, r3, #1
 8006e00:	3b01      	subs	r3, #1
 8006e02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d107      	bne.n	8006e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d001      	beq.n	8006e1c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e000      	b.n	8006e1e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3718      	adds	r7, #24
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	bf00      	nop
 8006e28:	40023800 	.word	0x40023800

08006e2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
 8006e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d101      	bne.n	8006e40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	e0cc      	b.n	8006fda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006e40:	4b68      	ldr	r3, [pc, #416]	@ (8006fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f003 0307 	and.w	r3, r3, #7
 8006e48:	683a      	ldr	r2, [r7, #0]
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	d90c      	bls.n	8006e68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e4e:	4b65      	ldr	r3, [pc, #404]	@ (8006fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8006e50:	683a      	ldr	r2, [r7, #0]
 8006e52:	b2d2      	uxtb	r2, r2
 8006e54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e56:	4b63      	ldr	r3, [pc, #396]	@ (8006fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f003 0307 	and.w	r3, r3, #7
 8006e5e:	683a      	ldr	r2, [r7, #0]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d001      	beq.n	8006e68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	e0b8      	b.n	8006fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 0302 	and.w	r3, r3, #2
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d020      	beq.n	8006eb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 0304 	and.w	r3, r3, #4
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d005      	beq.n	8006e8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006e80:	4b59      	ldr	r3, [pc, #356]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	4a58      	ldr	r2, [pc, #352]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006e86:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006e8a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f003 0308 	and.w	r3, r3, #8
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d005      	beq.n	8006ea4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006e98:	4b53      	ldr	r3, [pc, #332]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006e9a:	689b      	ldr	r3, [r3, #8]
 8006e9c:	4a52      	ldr	r2, [pc, #328]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006e9e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006ea2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ea4:	4b50      	ldr	r3, [pc, #320]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	689b      	ldr	r3, [r3, #8]
 8006eb0:	494d      	ldr	r1, [pc, #308]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	f003 0301 	and.w	r3, r3, #1
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d044      	beq.n	8006f4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d107      	bne.n	8006eda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006eca:	4b47      	ldr	r3, [pc, #284]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d119      	bne.n	8006f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e07f      	b.n	8006fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	2b02      	cmp	r3, #2
 8006ee0:	d003      	beq.n	8006eea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ee6:	2b03      	cmp	r3, #3
 8006ee8:	d107      	bne.n	8006efa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006eea:	4b3f      	ldr	r3, [pc, #252]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d109      	bne.n	8006f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e06f      	b.n	8006fda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006efa:	4b3b      	ldr	r3, [pc, #236]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 0302 	and.w	r3, r3, #2
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d101      	bne.n	8006f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f06:	2301      	movs	r3, #1
 8006f08:	e067      	b.n	8006fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f0a:	4b37      	ldr	r3, [pc, #220]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f0c:	689b      	ldr	r3, [r3, #8]
 8006f0e:	f023 0203 	bic.w	r2, r3, #3
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	685b      	ldr	r3, [r3, #4]
 8006f16:	4934      	ldr	r1, [pc, #208]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f1c:	f7fe f960 	bl	80051e0 <HAL_GetTick>
 8006f20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f22:	e00a      	b.n	8006f3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f24:	f7fe f95c 	bl	80051e0 <HAL_GetTick>
 8006f28:	4602      	mov	r2, r0
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d901      	bls.n	8006f3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006f36:	2303      	movs	r3, #3
 8006f38:	e04f      	b.n	8006fda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f3a:	4b2b      	ldr	r3, [pc, #172]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	f003 020c 	and.w	r2, r3, #12
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	009b      	lsls	r3, r3, #2
 8006f48:	429a      	cmp	r2, r3
 8006f4a:	d1eb      	bne.n	8006f24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006f4c:	4b25      	ldr	r3, [pc, #148]	@ (8006fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f003 0307 	and.w	r3, r3, #7
 8006f54:	683a      	ldr	r2, [r7, #0]
 8006f56:	429a      	cmp	r2, r3
 8006f58:	d20c      	bcs.n	8006f74 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f5a:	4b22      	ldr	r3, [pc, #136]	@ (8006fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8006f5c:	683a      	ldr	r2, [r7, #0]
 8006f5e:	b2d2      	uxtb	r2, r2
 8006f60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f62:	4b20      	ldr	r3, [pc, #128]	@ (8006fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 0307 	and.w	r3, r3, #7
 8006f6a:	683a      	ldr	r2, [r7, #0]
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d001      	beq.n	8006f74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e032      	b.n	8006fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f003 0304 	and.w	r3, r3, #4
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d008      	beq.n	8006f92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006f80:	4b19      	ldr	r3, [pc, #100]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	68db      	ldr	r3, [r3, #12]
 8006f8c:	4916      	ldr	r1, [pc, #88]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f003 0308 	and.w	r3, r3, #8
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d009      	beq.n	8006fb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006f9e:	4b12      	ldr	r3, [pc, #72]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	00db      	lsls	r3, r3, #3
 8006fac:	490e      	ldr	r1, [pc, #56]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006fb2:	f000 f821 	bl	8006ff8 <HAL_RCC_GetSysClockFreq>
 8006fb6:	4602      	mov	r2, r0
 8006fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	091b      	lsrs	r3, r3, #4
 8006fbe:	f003 030f 	and.w	r3, r3, #15
 8006fc2:	490a      	ldr	r1, [pc, #40]	@ (8006fec <HAL_RCC_ClockConfig+0x1c0>)
 8006fc4:	5ccb      	ldrb	r3, [r1, r3]
 8006fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8006fca:	4a09      	ldr	r2, [pc, #36]	@ (8006ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8006fcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006fce:	4b09      	ldr	r3, [pc, #36]	@ (8006ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f7fe f8c0 	bl	8005158 <HAL_InitTick>

  return HAL_OK;
 8006fd8:	2300      	movs	r3, #0
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3710      	adds	r7, #16
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
 8006fe2:	bf00      	nop
 8006fe4:	40023c00 	.word	0x40023c00
 8006fe8:	40023800 	.word	0x40023800
 8006fec:	0800f400 	.word	0x0800f400
 8006ff0:	20000090 	.word	0x20000090
 8006ff4:	20000094 	.word	0x20000094

08006ff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ff8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006ffc:	b090      	sub	sp, #64	@ 0x40
 8006ffe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007000:	2300      	movs	r3, #0
 8007002:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007004:	2300      	movs	r3, #0
 8007006:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007008:	2300      	movs	r3, #0
 800700a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800700c:	2300      	movs	r3, #0
 800700e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007010:	4b59      	ldr	r3, [pc, #356]	@ (8007178 <HAL_RCC_GetSysClockFreq+0x180>)
 8007012:	689b      	ldr	r3, [r3, #8]
 8007014:	f003 030c 	and.w	r3, r3, #12
 8007018:	2b08      	cmp	r3, #8
 800701a:	d00d      	beq.n	8007038 <HAL_RCC_GetSysClockFreq+0x40>
 800701c:	2b08      	cmp	r3, #8
 800701e:	f200 80a1 	bhi.w	8007164 <HAL_RCC_GetSysClockFreq+0x16c>
 8007022:	2b00      	cmp	r3, #0
 8007024:	d002      	beq.n	800702c <HAL_RCC_GetSysClockFreq+0x34>
 8007026:	2b04      	cmp	r3, #4
 8007028:	d003      	beq.n	8007032 <HAL_RCC_GetSysClockFreq+0x3a>
 800702a:	e09b      	b.n	8007164 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800702c:	4b53      	ldr	r3, [pc, #332]	@ (800717c <HAL_RCC_GetSysClockFreq+0x184>)
 800702e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007030:	e09b      	b.n	800716a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007032:	4b53      	ldr	r3, [pc, #332]	@ (8007180 <HAL_RCC_GetSysClockFreq+0x188>)
 8007034:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007036:	e098      	b.n	800716a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007038:	4b4f      	ldr	r3, [pc, #316]	@ (8007178 <HAL_RCC_GetSysClockFreq+0x180>)
 800703a:	685b      	ldr	r3, [r3, #4]
 800703c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007040:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007042:	4b4d      	ldr	r3, [pc, #308]	@ (8007178 <HAL_RCC_GetSysClockFreq+0x180>)
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800704a:	2b00      	cmp	r3, #0
 800704c:	d028      	beq.n	80070a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800704e:	4b4a      	ldr	r3, [pc, #296]	@ (8007178 <HAL_RCC_GetSysClockFreq+0x180>)
 8007050:	685b      	ldr	r3, [r3, #4]
 8007052:	099b      	lsrs	r3, r3, #6
 8007054:	2200      	movs	r2, #0
 8007056:	623b      	str	r3, [r7, #32]
 8007058:	627a      	str	r2, [r7, #36]	@ 0x24
 800705a:	6a3b      	ldr	r3, [r7, #32]
 800705c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007060:	2100      	movs	r1, #0
 8007062:	4b47      	ldr	r3, [pc, #284]	@ (8007180 <HAL_RCC_GetSysClockFreq+0x188>)
 8007064:	fb03 f201 	mul.w	r2, r3, r1
 8007068:	2300      	movs	r3, #0
 800706a:	fb00 f303 	mul.w	r3, r0, r3
 800706e:	4413      	add	r3, r2
 8007070:	4a43      	ldr	r2, [pc, #268]	@ (8007180 <HAL_RCC_GetSysClockFreq+0x188>)
 8007072:	fba0 1202 	umull	r1, r2, r0, r2
 8007076:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007078:	460a      	mov	r2, r1
 800707a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800707c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800707e:	4413      	add	r3, r2
 8007080:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007084:	2200      	movs	r2, #0
 8007086:	61bb      	str	r3, [r7, #24]
 8007088:	61fa      	str	r2, [r7, #28]
 800708a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800708e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007092:	f7f9 fdf9 	bl	8000c88 <__aeabi_uldivmod>
 8007096:	4602      	mov	r2, r0
 8007098:	460b      	mov	r3, r1
 800709a:	4613      	mov	r3, r2
 800709c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800709e:	e053      	b.n	8007148 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80070a0:	4b35      	ldr	r3, [pc, #212]	@ (8007178 <HAL_RCC_GetSysClockFreq+0x180>)
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	099b      	lsrs	r3, r3, #6
 80070a6:	2200      	movs	r2, #0
 80070a8:	613b      	str	r3, [r7, #16]
 80070aa:	617a      	str	r2, [r7, #20]
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80070b2:	f04f 0b00 	mov.w	fp, #0
 80070b6:	4652      	mov	r2, sl
 80070b8:	465b      	mov	r3, fp
 80070ba:	f04f 0000 	mov.w	r0, #0
 80070be:	f04f 0100 	mov.w	r1, #0
 80070c2:	0159      	lsls	r1, r3, #5
 80070c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80070c8:	0150      	lsls	r0, r2, #5
 80070ca:	4602      	mov	r2, r0
 80070cc:	460b      	mov	r3, r1
 80070ce:	ebb2 080a 	subs.w	r8, r2, sl
 80070d2:	eb63 090b 	sbc.w	r9, r3, fp
 80070d6:	f04f 0200 	mov.w	r2, #0
 80070da:	f04f 0300 	mov.w	r3, #0
 80070de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80070e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80070e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80070ea:	ebb2 0408 	subs.w	r4, r2, r8
 80070ee:	eb63 0509 	sbc.w	r5, r3, r9
 80070f2:	f04f 0200 	mov.w	r2, #0
 80070f6:	f04f 0300 	mov.w	r3, #0
 80070fa:	00eb      	lsls	r3, r5, #3
 80070fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007100:	00e2      	lsls	r2, r4, #3
 8007102:	4614      	mov	r4, r2
 8007104:	461d      	mov	r5, r3
 8007106:	eb14 030a 	adds.w	r3, r4, sl
 800710a:	603b      	str	r3, [r7, #0]
 800710c:	eb45 030b 	adc.w	r3, r5, fp
 8007110:	607b      	str	r3, [r7, #4]
 8007112:	f04f 0200 	mov.w	r2, #0
 8007116:	f04f 0300 	mov.w	r3, #0
 800711a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800711e:	4629      	mov	r1, r5
 8007120:	028b      	lsls	r3, r1, #10
 8007122:	4621      	mov	r1, r4
 8007124:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007128:	4621      	mov	r1, r4
 800712a:	028a      	lsls	r2, r1, #10
 800712c:	4610      	mov	r0, r2
 800712e:	4619      	mov	r1, r3
 8007130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007132:	2200      	movs	r2, #0
 8007134:	60bb      	str	r3, [r7, #8]
 8007136:	60fa      	str	r2, [r7, #12]
 8007138:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800713c:	f7f9 fda4 	bl	8000c88 <__aeabi_uldivmod>
 8007140:	4602      	mov	r2, r0
 8007142:	460b      	mov	r3, r1
 8007144:	4613      	mov	r3, r2
 8007146:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007148:	4b0b      	ldr	r3, [pc, #44]	@ (8007178 <HAL_RCC_GetSysClockFreq+0x180>)
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	0c1b      	lsrs	r3, r3, #16
 800714e:	f003 0303 	and.w	r3, r3, #3
 8007152:	3301      	adds	r3, #1
 8007154:	005b      	lsls	r3, r3, #1
 8007156:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007158:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800715a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007160:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007162:	e002      	b.n	800716a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007164:	4b05      	ldr	r3, [pc, #20]	@ (800717c <HAL_RCC_GetSysClockFreq+0x184>)
 8007166:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800716a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800716c:	4618      	mov	r0, r3
 800716e:	3740      	adds	r7, #64	@ 0x40
 8007170:	46bd      	mov	sp, r7
 8007172:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007176:	bf00      	nop
 8007178:	40023800 	.word	0x40023800
 800717c:	00f42400 	.word	0x00f42400
 8007180:	017d7840 	.word	0x017d7840

08007184 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007184:	b480      	push	{r7}
 8007186:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007188:	4b03      	ldr	r3, [pc, #12]	@ (8007198 <HAL_RCC_GetHCLKFreq+0x14>)
 800718a:	681b      	ldr	r3, [r3, #0]
}
 800718c:	4618      	mov	r0, r3
 800718e:	46bd      	mov	sp, r7
 8007190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007194:	4770      	bx	lr
 8007196:	bf00      	nop
 8007198:	20000090 	.word	0x20000090

0800719c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80071a0:	f7ff fff0 	bl	8007184 <HAL_RCC_GetHCLKFreq>
 80071a4:	4602      	mov	r2, r0
 80071a6:	4b05      	ldr	r3, [pc, #20]	@ (80071bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	0a9b      	lsrs	r3, r3, #10
 80071ac:	f003 0307 	and.w	r3, r3, #7
 80071b0:	4903      	ldr	r1, [pc, #12]	@ (80071c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071b2:	5ccb      	ldrb	r3, [r1, r3]
 80071b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	bd80      	pop	{r7, pc}
 80071bc:	40023800 	.word	0x40023800
 80071c0:	0800f410 	.word	0x0800f410

080071c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80071c8:	f7ff ffdc 	bl	8007184 <HAL_RCC_GetHCLKFreq>
 80071cc:	4602      	mov	r2, r0
 80071ce:	4b05      	ldr	r3, [pc, #20]	@ (80071e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80071d0:	689b      	ldr	r3, [r3, #8]
 80071d2:	0b5b      	lsrs	r3, r3, #13
 80071d4:	f003 0307 	and.w	r3, r3, #7
 80071d8:	4903      	ldr	r1, [pc, #12]	@ (80071e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80071da:	5ccb      	ldrb	r3, [r1, r3]
 80071dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	bd80      	pop	{r7, pc}
 80071e4:	40023800 	.word	0x40023800
 80071e8:	0800f410 	.word	0x0800f410

080071ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b082      	sub	sp, #8
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d101      	bne.n	80071fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	e041      	b.n	8007282 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007204:	b2db      	uxtb	r3, r3
 8007206:	2b00      	cmp	r3, #0
 8007208:	d106      	bne.n	8007218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f7fd fb6a 	bl	80048ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2202      	movs	r2, #2
 800721c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	3304      	adds	r3, #4
 8007228:	4619      	mov	r1, r3
 800722a:	4610      	mov	r0, r2
 800722c:	f000 feb2 	bl	8007f94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2201      	movs	r2, #1
 8007234:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2201      	movs	r2, #1
 800723c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2201      	movs	r2, #1
 8007254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2201      	movs	r2, #1
 8007264:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2201      	movs	r2, #1
 800726c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2201      	movs	r2, #1
 8007274:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2201      	movs	r2, #1
 800727c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007280:	2300      	movs	r3, #0
}
 8007282:	4618      	mov	r0, r3
 8007284:	3708      	adds	r7, #8
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}
	...

0800728c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800728c:	b480      	push	{r7}
 800728e:	b085      	sub	sp, #20
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800729a:	b2db      	uxtb	r3, r3
 800729c:	2b01      	cmp	r3, #1
 800729e:	d001      	beq.n	80072a4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80072a0:	2301      	movs	r3, #1
 80072a2:	e046      	b.n	8007332 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2202      	movs	r2, #2
 80072a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a23      	ldr	r2, [pc, #140]	@ (8007340 <HAL_TIM_Base_Start+0xb4>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d022      	beq.n	80072fc <HAL_TIM_Base_Start+0x70>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072be:	d01d      	beq.n	80072fc <HAL_TIM_Base_Start+0x70>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	4a1f      	ldr	r2, [pc, #124]	@ (8007344 <HAL_TIM_Base_Start+0xb8>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d018      	beq.n	80072fc <HAL_TIM_Base_Start+0x70>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	4a1e      	ldr	r2, [pc, #120]	@ (8007348 <HAL_TIM_Base_Start+0xbc>)
 80072d0:	4293      	cmp	r3, r2
 80072d2:	d013      	beq.n	80072fc <HAL_TIM_Base_Start+0x70>
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	4a1c      	ldr	r2, [pc, #112]	@ (800734c <HAL_TIM_Base_Start+0xc0>)
 80072da:	4293      	cmp	r3, r2
 80072dc:	d00e      	beq.n	80072fc <HAL_TIM_Base_Start+0x70>
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	4a1b      	ldr	r2, [pc, #108]	@ (8007350 <HAL_TIM_Base_Start+0xc4>)
 80072e4:	4293      	cmp	r3, r2
 80072e6:	d009      	beq.n	80072fc <HAL_TIM_Base_Start+0x70>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a19      	ldr	r2, [pc, #100]	@ (8007354 <HAL_TIM_Base_Start+0xc8>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d004      	beq.n	80072fc <HAL_TIM_Base_Start+0x70>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a18      	ldr	r2, [pc, #96]	@ (8007358 <HAL_TIM_Base_Start+0xcc>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d111      	bne.n	8007320 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f003 0307 	and.w	r3, r3, #7
 8007306:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2b06      	cmp	r3, #6
 800730c:	d010      	beq.n	8007330 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	681a      	ldr	r2, [r3, #0]
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f042 0201 	orr.w	r2, r2, #1
 800731c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800731e:	e007      	b.n	8007330 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f042 0201 	orr.w	r2, r2, #1
 800732e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007330:	2300      	movs	r3, #0
}
 8007332:	4618      	mov	r0, r3
 8007334:	3714      	adds	r7, #20
 8007336:	46bd      	mov	sp, r7
 8007338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733c:	4770      	bx	lr
 800733e:	bf00      	nop
 8007340:	40010000 	.word	0x40010000
 8007344:	40000400 	.word	0x40000400
 8007348:	40000800 	.word	0x40000800
 800734c:	40000c00 	.word	0x40000c00
 8007350:	40010400 	.word	0x40010400
 8007354:	40014000 	.word	0x40014000
 8007358:	40001800 	.word	0x40001800

0800735c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b082      	sub	sp, #8
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d101      	bne.n	800736e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e041      	b.n	80073f2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007374:	b2db      	uxtb	r3, r3
 8007376:	2b00      	cmp	r3, #0
 8007378:	d106      	bne.n	8007388 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f7fd fbbc 	bl	8004b00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2202      	movs	r2, #2
 800738c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	3304      	adds	r3, #4
 8007398:	4619      	mov	r1, r3
 800739a:	4610      	mov	r0, r2
 800739c:	f000 fdfa 	bl	8007f94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2201      	movs	r2, #1
 80073a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2201      	movs	r2, #1
 80073ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2201      	movs	r2, #1
 80073b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2201      	movs	r2, #1
 80073bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2201      	movs	r2, #1
 80073c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2201      	movs	r2, #1
 80073dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2201      	movs	r2, #1
 80073e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80073f0:	2300      	movs	r3, #0
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3708      	adds	r7, #8
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}
	...

080073fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073fc:	b580      	push	{r7, lr}
 80073fe:	b084      	sub	sp, #16
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d109      	bne.n	8007420 <HAL_TIM_PWM_Start+0x24>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007412:	b2db      	uxtb	r3, r3
 8007414:	2b01      	cmp	r3, #1
 8007416:	bf14      	ite	ne
 8007418:	2301      	movne	r3, #1
 800741a:	2300      	moveq	r3, #0
 800741c:	b2db      	uxtb	r3, r3
 800741e:	e022      	b.n	8007466 <HAL_TIM_PWM_Start+0x6a>
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	2b04      	cmp	r3, #4
 8007424:	d109      	bne.n	800743a <HAL_TIM_PWM_Start+0x3e>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800742c:	b2db      	uxtb	r3, r3
 800742e:	2b01      	cmp	r3, #1
 8007430:	bf14      	ite	ne
 8007432:	2301      	movne	r3, #1
 8007434:	2300      	moveq	r3, #0
 8007436:	b2db      	uxtb	r3, r3
 8007438:	e015      	b.n	8007466 <HAL_TIM_PWM_Start+0x6a>
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	2b08      	cmp	r3, #8
 800743e:	d109      	bne.n	8007454 <HAL_TIM_PWM_Start+0x58>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007446:	b2db      	uxtb	r3, r3
 8007448:	2b01      	cmp	r3, #1
 800744a:	bf14      	ite	ne
 800744c:	2301      	movne	r3, #1
 800744e:	2300      	moveq	r3, #0
 8007450:	b2db      	uxtb	r3, r3
 8007452:	e008      	b.n	8007466 <HAL_TIM_PWM_Start+0x6a>
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800745a:	b2db      	uxtb	r3, r3
 800745c:	2b01      	cmp	r3, #1
 800745e:	bf14      	ite	ne
 8007460:	2301      	movne	r3, #1
 8007462:	2300      	moveq	r3, #0
 8007464:	b2db      	uxtb	r3, r3
 8007466:	2b00      	cmp	r3, #0
 8007468:	d001      	beq.n	800746e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	e07c      	b.n	8007568 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d104      	bne.n	800747e <HAL_TIM_PWM_Start+0x82>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2202      	movs	r2, #2
 8007478:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800747c:	e013      	b.n	80074a6 <HAL_TIM_PWM_Start+0xaa>
 800747e:	683b      	ldr	r3, [r7, #0]
 8007480:	2b04      	cmp	r3, #4
 8007482:	d104      	bne.n	800748e <HAL_TIM_PWM_Start+0x92>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2202      	movs	r2, #2
 8007488:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800748c:	e00b      	b.n	80074a6 <HAL_TIM_PWM_Start+0xaa>
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	2b08      	cmp	r3, #8
 8007492:	d104      	bne.n	800749e <HAL_TIM_PWM_Start+0xa2>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2202      	movs	r2, #2
 8007498:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800749c:	e003      	b.n	80074a6 <HAL_TIM_PWM_Start+0xaa>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2202      	movs	r2, #2
 80074a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	2201      	movs	r2, #1
 80074ac:	6839      	ldr	r1, [r7, #0]
 80074ae:	4618      	mov	r0, r3
 80074b0:	f001 f98a 	bl	80087c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a2d      	ldr	r2, [pc, #180]	@ (8007570 <HAL_TIM_PWM_Start+0x174>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d004      	beq.n	80074c8 <HAL_TIM_PWM_Start+0xcc>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a2c      	ldr	r2, [pc, #176]	@ (8007574 <HAL_TIM_PWM_Start+0x178>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d101      	bne.n	80074cc <HAL_TIM_PWM_Start+0xd0>
 80074c8:	2301      	movs	r3, #1
 80074ca:	e000      	b.n	80074ce <HAL_TIM_PWM_Start+0xd2>
 80074cc:	2300      	movs	r3, #0
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d007      	beq.n	80074e2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80074e0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	4a22      	ldr	r2, [pc, #136]	@ (8007570 <HAL_TIM_PWM_Start+0x174>)
 80074e8:	4293      	cmp	r3, r2
 80074ea:	d022      	beq.n	8007532 <HAL_TIM_PWM_Start+0x136>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074f4:	d01d      	beq.n	8007532 <HAL_TIM_PWM_Start+0x136>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a1f      	ldr	r2, [pc, #124]	@ (8007578 <HAL_TIM_PWM_Start+0x17c>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d018      	beq.n	8007532 <HAL_TIM_PWM_Start+0x136>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	4a1d      	ldr	r2, [pc, #116]	@ (800757c <HAL_TIM_PWM_Start+0x180>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d013      	beq.n	8007532 <HAL_TIM_PWM_Start+0x136>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a1c      	ldr	r2, [pc, #112]	@ (8007580 <HAL_TIM_PWM_Start+0x184>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d00e      	beq.n	8007532 <HAL_TIM_PWM_Start+0x136>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a16      	ldr	r2, [pc, #88]	@ (8007574 <HAL_TIM_PWM_Start+0x178>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d009      	beq.n	8007532 <HAL_TIM_PWM_Start+0x136>
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	4a18      	ldr	r2, [pc, #96]	@ (8007584 <HAL_TIM_PWM_Start+0x188>)
 8007524:	4293      	cmp	r3, r2
 8007526:	d004      	beq.n	8007532 <HAL_TIM_PWM_Start+0x136>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	4a16      	ldr	r2, [pc, #88]	@ (8007588 <HAL_TIM_PWM_Start+0x18c>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d111      	bne.n	8007556 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	f003 0307 	and.w	r3, r3, #7
 800753c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2b06      	cmp	r3, #6
 8007542:	d010      	beq.n	8007566 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f042 0201 	orr.w	r2, r2, #1
 8007552:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007554:	e007      	b.n	8007566 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f042 0201 	orr.w	r2, r2, #1
 8007564:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007566:	2300      	movs	r3, #0
}
 8007568:	4618      	mov	r0, r3
 800756a:	3710      	adds	r7, #16
 800756c:	46bd      	mov	sp, r7
 800756e:	bd80      	pop	{r7, pc}
 8007570:	40010000 	.word	0x40010000
 8007574:	40010400 	.word	0x40010400
 8007578:	40000400 	.word	0x40000400
 800757c:	40000800 	.word	0x40000800
 8007580:	40000c00 	.word	0x40000c00
 8007584:	40014000 	.word	0x40014000
 8007588:	40001800 	.word	0x40001800

0800758c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b082      	sub	sp, #8
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d101      	bne.n	800759e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e041      	b.n	8007622 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d106      	bne.n	80075b8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2200      	movs	r2, #0
 80075ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f000 f839 	bl	800762a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2202      	movs	r2, #2
 80075bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	3304      	adds	r3, #4
 80075c8:	4619      	mov	r1, r3
 80075ca:	4610      	mov	r0, r2
 80075cc:	f000 fce2 	bl	8007f94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2201      	movs	r2, #1
 80075d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2201      	movs	r2, #1
 80075dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2201      	movs	r2, #1
 80075e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2201      	movs	r2, #1
 8007604:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2201      	movs	r2, #1
 8007614:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	3708      	adds	r7, #8
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}

0800762a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800762a:	b480      	push	{r7}
 800762c:	b083      	sub	sp, #12
 800762e:	af00      	add	r7, sp, #0
 8007630:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007632:	bf00      	nop
 8007634:	370c      	adds	r7, #12
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr
	...

08007640 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b084      	sub	sp, #16
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800764a:	2300      	movs	r3, #0
 800764c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800764e:	683b      	ldr	r3, [r7, #0]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d104      	bne.n	800765e <HAL_TIM_IC_Start_IT+0x1e>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800765a:	b2db      	uxtb	r3, r3
 800765c:	e013      	b.n	8007686 <HAL_TIM_IC_Start_IT+0x46>
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	2b04      	cmp	r3, #4
 8007662:	d104      	bne.n	800766e <HAL_TIM_IC_Start_IT+0x2e>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800766a:	b2db      	uxtb	r3, r3
 800766c:	e00b      	b.n	8007686 <HAL_TIM_IC_Start_IT+0x46>
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	2b08      	cmp	r3, #8
 8007672:	d104      	bne.n	800767e <HAL_TIM_IC_Start_IT+0x3e>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800767a:	b2db      	uxtb	r3, r3
 800767c:	e003      	b.n	8007686 <HAL_TIM_IC_Start_IT+0x46>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007684:	b2db      	uxtb	r3, r3
 8007686:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d104      	bne.n	8007698 <HAL_TIM_IC_Start_IT+0x58>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007694:	b2db      	uxtb	r3, r3
 8007696:	e013      	b.n	80076c0 <HAL_TIM_IC_Start_IT+0x80>
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	2b04      	cmp	r3, #4
 800769c:	d104      	bne.n	80076a8 <HAL_TIM_IC_Start_IT+0x68>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	e00b      	b.n	80076c0 <HAL_TIM_IC_Start_IT+0x80>
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	2b08      	cmp	r3, #8
 80076ac:	d104      	bne.n	80076b8 <HAL_TIM_IC_Start_IT+0x78>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80076b4:	b2db      	uxtb	r3, r3
 80076b6:	e003      	b.n	80076c0 <HAL_TIM_IC_Start_IT+0x80>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80076c2:	7bbb      	ldrb	r3, [r7, #14]
 80076c4:	2b01      	cmp	r3, #1
 80076c6:	d102      	bne.n	80076ce <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80076c8:	7b7b      	ldrb	r3, [r7, #13]
 80076ca:	2b01      	cmp	r3, #1
 80076cc:	d001      	beq.n	80076d2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80076ce:	2301      	movs	r3, #1
 80076d0:	e0cc      	b.n	800786c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d104      	bne.n	80076e2 <HAL_TIM_IC_Start_IT+0xa2>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2202      	movs	r2, #2
 80076dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076e0:	e013      	b.n	800770a <HAL_TIM_IC_Start_IT+0xca>
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	2b04      	cmp	r3, #4
 80076e6:	d104      	bne.n	80076f2 <HAL_TIM_IC_Start_IT+0xb2>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076f0:	e00b      	b.n	800770a <HAL_TIM_IC_Start_IT+0xca>
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	2b08      	cmp	r3, #8
 80076f6:	d104      	bne.n	8007702 <HAL_TIM_IC_Start_IT+0xc2>
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2202      	movs	r2, #2
 80076fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007700:	e003      	b.n	800770a <HAL_TIM_IC_Start_IT+0xca>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2202      	movs	r2, #2
 8007706:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d104      	bne.n	800771a <HAL_TIM_IC_Start_IT+0xda>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2202      	movs	r2, #2
 8007714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007718:	e013      	b.n	8007742 <HAL_TIM_IC_Start_IT+0x102>
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	2b04      	cmp	r3, #4
 800771e:	d104      	bne.n	800772a <HAL_TIM_IC_Start_IT+0xea>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2202      	movs	r2, #2
 8007724:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007728:	e00b      	b.n	8007742 <HAL_TIM_IC_Start_IT+0x102>
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	2b08      	cmp	r3, #8
 800772e:	d104      	bne.n	800773a <HAL_TIM_IC_Start_IT+0xfa>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2202      	movs	r2, #2
 8007734:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007738:	e003      	b.n	8007742 <HAL_TIM_IC_Start_IT+0x102>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2202      	movs	r2, #2
 800773e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	2b0c      	cmp	r3, #12
 8007746:	d841      	bhi.n	80077cc <HAL_TIM_IC_Start_IT+0x18c>
 8007748:	a201      	add	r2, pc, #4	@ (adr r2, 8007750 <HAL_TIM_IC_Start_IT+0x110>)
 800774a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800774e:	bf00      	nop
 8007750:	08007785 	.word	0x08007785
 8007754:	080077cd 	.word	0x080077cd
 8007758:	080077cd 	.word	0x080077cd
 800775c:	080077cd 	.word	0x080077cd
 8007760:	08007797 	.word	0x08007797
 8007764:	080077cd 	.word	0x080077cd
 8007768:	080077cd 	.word	0x080077cd
 800776c:	080077cd 	.word	0x080077cd
 8007770:	080077a9 	.word	0x080077a9
 8007774:	080077cd 	.word	0x080077cd
 8007778:	080077cd 	.word	0x080077cd
 800777c:	080077cd 	.word	0x080077cd
 8007780:	080077bb 	.word	0x080077bb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68da      	ldr	r2, [r3, #12]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f042 0202 	orr.w	r2, r2, #2
 8007792:	60da      	str	r2, [r3, #12]
      break;
 8007794:	e01d      	b.n	80077d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	68da      	ldr	r2, [r3, #12]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f042 0204 	orr.w	r2, r2, #4
 80077a4:	60da      	str	r2, [r3, #12]
      break;
 80077a6:	e014      	b.n	80077d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	68da      	ldr	r2, [r3, #12]
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f042 0208 	orr.w	r2, r2, #8
 80077b6:	60da      	str	r2, [r3, #12]
      break;
 80077b8:	e00b      	b.n	80077d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	68da      	ldr	r2, [r3, #12]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f042 0210 	orr.w	r2, r2, #16
 80077c8:	60da      	str	r2, [r3, #12]
      break;
 80077ca:	e002      	b.n	80077d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80077cc:	2301      	movs	r3, #1
 80077ce:	73fb      	strb	r3, [r7, #15]
      break;
 80077d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80077d2:	7bfb      	ldrb	r3, [r7, #15]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d148      	bne.n	800786a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2201      	movs	r2, #1
 80077de:	6839      	ldr	r1, [r7, #0]
 80077e0:	4618      	mov	r0, r3
 80077e2:	f000 fff1 	bl	80087c8 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a22      	ldr	r2, [pc, #136]	@ (8007874 <HAL_TIM_IC_Start_IT+0x234>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d022      	beq.n	8007836 <HAL_TIM_IC_Start_IT+0x1f6>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077f8:	d01d      	beq.n	8007836 <HAL_TIM_IC_Start_IT+0x1f6>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a1e      	ldr	r2, [pc, #120]	@ (8007878 <HAL_TIM_IC_Start_IT+0x238>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d018      	beq.n	8007836 <HAL_TIM_IC_Start_IT+0x1f6>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a1c      	ldr	r2, [pc, #112]	@ (800787c <HAL_TIM_IC_Start_IT+0x23c>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d013      	beq.n	8007836 <HAL_TIM_IC_Start_IT+0x1f6>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a1b      	ldr	r2, [pc, #108]	@ (8007880 <HAL_TIM_IC_Start_IT+0x240>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d00e      	beq.n	8007836 <HAL_TIM_IC_Start_IT+0x1f6>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a19      	ldr	r2, [pc, #100]	@ (8007884 <HAL_TIM_IC_Start_IT+0x244>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d009      	beq.n	8007836 <HAL_TIM_IC_Start_IT+0x1f6>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a18      	ldr	r2, [pc, #96]	@ (8007888 <HAL_TIM_IC_Start_IT+0x248>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d004      	beq.n	8007836 <HAL_TIM_IC_Start_IT+0x1f6>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a16      	ldr	r2, [pc, #88]	@ (800788c <HAL_TIM_IC_Start_IT+0x24c>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d111      	bne.n	800785a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	f003 0307 	and.w	r3, r3, #7
 8007840:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007842:	68bb      	ldr	r3, [r7, #8]
 8007844:	2b06      	cmp	r3, #6
 8007846:	d010      	beq.n	800786a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	681a      	ldr	r2, [r3, #0]
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f042 0201 	orr.w	r2, r2, #1
 8007856:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007858:	e007      	b.n	800786a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	681a      	ldr	r2, [r3, #0]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f042 0201 	orr.w	r2, r2, #1
 8007868:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800786a:	7bfb      	ldrb	r3, [r7, #15]
}
 800786c:	4618      	mov	r0, r3
 800786e:	3710      	adds	r7, #16
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}
 8007874:	40010000 	.word	0x40010000
 8007878:	40000400 	.word	0x40000400
 800787c:	40000800 	.word	0x40000800
 8007880:	40000c00 	.word	0x40000c00
 8007884:	40010400 	.word	0x40010400
 8007888:	40014000 	.word	0x40014000
 800788c:	40001800 	.word	0x40001800

08007890 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	68db      	ldr	r3, [r3, #12]
 800789e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80078a8:	68bb      	ldr	r3, [r7, #8]
 80078aa:	f003 0302 	and.w	r3, r3, #2
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d020      	beq.n	80078f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f003 0302 	and.w	r3, r3, #2
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d01b      	beq.n	80078f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f06f 0202 	mvn.w	r2, #2
 80078c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2201      	movs	r2, #1
 80078ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	699b      	ldr	r3, [r3, #24]
 80078d2:	f003 0303 	and.w	r3, r3, #3
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d003      	beq.n	80078e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f7fb ff7c 	bl	80037d8 <HAL_TIM_IC_CaptureCallback>
 80078e0:	e005      	b.n	80078ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 fb38 	bl	8007f58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f000 fb3f 	bl	8007f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2200      	movs	r2, #0
 80078f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	f003 0304 	and.w	r3, r3, #4
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d020      	beq.n	8007940 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	f003 0304 	and.w	r3, r3, #4
 8007904:	2b00      	cmp	r3, #0
 8007906:	d01b      	beq.n	8007940 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f06f 0204 	mvn.w	r2, #4
 8007910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2202      	movs	r2, #2
 8007916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	699b      	ldr	r3, [r3, #24]
 800791e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007922:	2b00      	cmp	r3, #0
 8007924:	d003      	beq.n	800792e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f7fb ff56 	bl	80037d8 <HAL_TIM_IC_CaptureCallback>
 800792c:	e005      	b.n	800793a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 fb12 	bl	8007f58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007934:	6878      	ldr	r0, [r7, #4]
 8007936:	f000 fb19 	bl	8007f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2200      	movs	r2, #0
 800793e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	f003 0308 	and.w	r3, r3, #8
 8007946:	2b00      	cmp	r3, #0
 8007948:	d020      	beq.n	800798c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f003 0308 	and.w	r3, r3, #8
 8007950:	2b00      	cmp	r3, #0
 8007952:	d01b      	beq.n	800798c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f06f 0208 	mvn.w	r2, #8
 800795c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2204      	movs	r2, #4
 8007962:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	69db      	ldr	r3, [r3, #28]
 800796a:	f003 0303 	and.w	r3, r3, #3
 800796e:	2b00      	cmp	r3, #0
 8007970:	d003      	beq.n	800797a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f7fb ff30 	bl	80037d8 <HAL_TIM_IC_CaptureCallback>
 8007978:	e005      	b.n	8007986 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800797a:	6878      	ldr	r0, [r7, #4]
 800797c:	f000 faec 	bl	8007f58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f000 faf3 	bl	8007f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	f003 0310 	and.w	r3, r3, #16
 8007992:	2b00      	cmp	r3, #0
 8007994:	d020      	beq.n	80079d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f003 0310 	and.w	r3, r3, #16
 800799c:	2b00      	cmp	r3, #0
 800799e:	d01b      	beq.n	80079d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f06f 0210 	mvn.w	r2, #16
 80079a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2208      	movs	r2, #8
 80079ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	69db      	ldr	r3, [r3, #28]
 80079b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d003      	beq.n	80079c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f7fb ff0a 	bl	80037d8 <HAL_TIM_IC_CaptureCallback>
 80079c4:	e005      	b.n	80079d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f000 fac6 	bl	8007f58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f000 facd 	bl	8007f6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	f003 0301 	and.w	r3, r3, #1
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d00c      	beq.n	80079fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f003 0301 	and.w	r3, r3, #1
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d007      	beq.n	80079fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f06f 0201 	mvn.w	r2, #1
 80079f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 faa4 	bl	8007f44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80079fc:	68bb      	ldr	r3, [r7, #8]
 80079fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d00c      	beq.n	8007a20 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d007      	beq.n	8007a20 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007a18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007a1a:	6878      	ldr	r0, [r7, #4]
 8007a1c:	f000 ff80 	bl	8008920 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00c      	beq.n	8007a44 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d007      	beq.n	8007a44 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	f000 fa9e 	bl	8007f80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	f003 0320 	and.w	r3, r3, #32
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d00c      	beq.n	8007a68 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	f003 0320 	and.w	r3, r3, #32
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d007      	beq.n	8007a68 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f06f 0220 	mvn.w	r2, #32
 8007a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 ff52 	bl	800890c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007a68:	bf00      	nop
 8007a6a:	3710      	adds	r7, #16
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	60b9      	str	r1, [r7, #8]
 8007a7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d101      	bne.n	8007a8e <HAL_TIM_IC_ConfigChannel+0x1e>
 8007a8a:	2302      	movs	r3, #2
 8007a8c:	e088      	b.n	8007ba0 <HAL_TIM_IC_ConfigChannel+0x130>
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	2201      	movs	r2, #1
 8007a92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d11b      	bne.n	8007ad4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007aac:	f000 fcc8 	bl	8008440 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	699a      	ldr	r2, [r3, #24]
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f022 020c 	bic.w	r2, r2, #12
 8007abe:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	6999      	ldr	r1, [r3, #24]
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	689a      	ldr	r2, [r3, #8]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	430a      	orrs	r2, r1
 8007ad0:	619a      	str	r2, [r3, #24]
 8007ad2:	e060      	b.n	8007b96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2b04      	cmp	r3, #4
 8007ad8:	d11c      	bne.n	8007b14 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007aea:	f000 fd4c 	bl	8008586 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	699a      	ldr	r2, [r3, #24]
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007afc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	6999      	ldr	r1, [r3, #24]
 8007b04:	68bb      	ldr	r3, [r7, #8]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	021a      	lsls	r2, r3, #8
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	430a      	orrs	r2, r1
 8007b10:	619a      	str	r2, [r3, #24]
 8007b12:	e040      	b.n	8007b96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2b08      	cmp	r3, #8
 8007b18:	d11b      	bne.n	8007b52 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007b22:	68bb      	ldr	r3, [r7, #8]
 8007b24:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007b2a:	f000 fd99 	bl	8008660 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	69da      	ldr	r2, [r3, #28]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f022 020c 	bic.w	r2, r2, #12
 8007b3c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	69d9      	ldr	r1, [r3, #28]
 8007b44:	68bb      	ldr	r3, [r7, #8]
 8007b46:	689a      	ldr	r2, [r3, #8]
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	430a      	orrs	r2, r1
 8007b4e:	61da      	str	r2, [r3, #28]
 8007b50:	e021      	b.n	8007b96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2b0c      	cmp	r3, #12
 8007b56:	d11c      	bne.n	8007b92 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007b68:	f000 fdb6 	bl	80086d8 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	69da      	ldr	r2, [r3, #28]
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007b7a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	69d9      	ldr	r1, [r3, #28]
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	689b      	ldr	r3, [r3, #8]
 8007b86:	021a      	lsls	r2, r3, #8
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	430a      	orrs	r2, r1
 8007b8e:	61da      	str	r2, [r3, #28]
 8007b90:	e001      	b.n	8007b96 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007b9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3718      	adds	r7, #24
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}

08007ba8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b086      	sub	sp, #24
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	60f8      	str	r0, [r7, #12]
 8007bb0:	60b9      	str	r1, [r7, #8]
 8007bb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d101      	bne.n	8007bc6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007bc2:	2302      	movs	r3, #2
 8007bc4:	e0ae      	b.n	8007d24 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2201      	movs	r2, #1
 8007bca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2b0c      	cmp	r3, #12
 8007bd2:	f200 809f 	bhi.w	8007d14 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007bd6:	a201      	add	r2, pc, #4	@ (adr r2, 8007bdc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bdc:	08007c11 	.word	0x08007c11
 8007be0:	08007d15 	.word	0x08007d15
 8007be4:	08007d15 	.word	0x08007d15
 8007be8:	08007d15 	.word	0x08007d15
 8007bec:	08007c51 	.word	0x08007c51
 8007bf0:	08007d15 	.word	0x08007d15
 8007bf4:	08007d15 	.word	0x08007d15
 8007bf8:	08007d15 	.word	0x08007d15
 8007bfc:	08007c93 	.word	0x08007c93
 8007c00:	08007d15 	.word	0x08007d15
 8007c04:	08007d15 	.word	0x08007d15
 8007c08:	08007d15 	.word	0x08007d15
 8007c0c:	08007cd3 	.word	0x08007cd3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	68b9      	ldr	r1, [r7, #8]
 8007c16:	4618      	mov	r0, r3
 8007c18:	f000 fa62 	bl	80080e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	699a      	ldr	r2, [r3, #24]
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f042 0208 	orr.w	r2, r2, #8
 8007c2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	699a      	ldr	r2, [r3, #24]
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f022 0204 	bic.w	r2, r2, #4
 8007c3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	6999      	ldr	r1, [r3, #24]
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	691a      	ldr	r2, [r3, #16]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	430a      	orrs	r2, r1
 8007c4c:	619a      	str	r2, [r3, #24]
      break;
 8007c4e:	e064      	b.n	8007d1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	68b9      	ldr	r1, [r7, #8]
 8007c56:	4618      	mov	r0, r3
 8007c58:	f000 fab2 	bl	80081c0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	699a      	ldr	r2, [r3, #24]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	699a      	ldr	r2, [r3, #24]
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	6999      	ldr	r1, [r3, #24]
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	021a      	lsls	r2, r3, #8
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	430a      	orrs	r2, r1
 8007c8e:	619a      	str	r2, [r3, #24]
      break;
 8007c90:	e043      	b.n	8007d1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	68b9      	ldr	r1, [r7, #8]
 8007c98:	4618      	mov	r0, r3
 8007c9a:	f000 fb07 	bl	80082ac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	69da      	ldr	r2, [r3, #28]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f042 0208 	orr.w	r2, r2, #8
 8007cac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	69da      	ldr	r2, [r3, #28]
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f022 0204 	bic.w	r2, r2, #4
 8007cbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	69d9      	ldr	r1, [r3, #28]
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	691a      	ldr	r2, [r3, #16]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	430a      	orrs	r2, r1
 8007cce:	61da      	str	r2, [r3, #28]
      break;
 8007cd0:	e023      	b.n	8007d1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	68b9      	ldr	r1, [r7, #8]
 8007cd8:	4618      	mov	r0, r3
 8007cda:	f000 fb5b 	bl	8008394 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	69da      	ldr	r2, [r3, #28]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007cec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	69da      	ldr	r2, [r3, #28]
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007cfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	69d9      	ldr	r1, [r3, #28]
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	691b      	ldr	r3, [r3, #16]
 8007d08:	021a      	lsls	r2, r3, #8
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	430a      	orrs	r2, r1
 8007d10:	61da      	str	r2, [r3, #28]
      break;
 8007d12:	e002      	b.n	8007d1a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007d14:	2301      	movs	r3, #1
 8007d16:	75fb      	strb	r3, [r7, #23]
      break;
 8007d18:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007d22:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	3718      	adds	r7, #24
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}

08007d2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b084      	sub	sp, #16
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d36:	2300      	movs	r3, #0
 8007d38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d101      	bne.n	8007d48 <HAL_TIM_ConfigClockSource+0x1c>
 8007d44:	2302      	movs	r3, #2
 8007d46:	e0b4      	b.n	8007eb2 <HAL_TIM_ConfigClockSource+0x186>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2202      	movs	r2, #2
 8007d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007d66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68ba      	ldr	r2, [r7, #8]
 8007d76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d80:	d03e      	beq.n	8007e00 <HAL_TIM_ConfigClockSource+0xd4>
 8007d82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d86:	f200 8087 	bhi.w	8007e98 <HAL_TIM_ConfigClockSource+0x16c>
 8007d8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d8e:	f000 8086 	beq.w	8007e9e <HAL_TIM_ConfigClockSource+0x172>
 8007d92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d96:	d87f      	bhi.n	8007e98 <HAL_TIM_ConfigClockSource+0x16c>
 8007d98:	2b70      	cmp	r3, #112	@ 0x70
 8007d9a:	d01a      	beq.n	8007dd2 <HAL_TIM_ConfigClockSource+0xa6>
 8007d9c:	2b70      	cmp	r3, #112	@ 0x70
 8007d9e:	d87b      	bhi.n	8007e98 <HAL_TIM_ConfigClockSource+0x16c>
 8007da0:	2b60      	cmp	r3, #96	@ 0x60
 8007da2:	d050      	beq.n	8007e46 <HAL_TIM_ConfigClockSource+0x11a>
 8007da4:	2b60      	cmp	r3, #96	@ 0x60
 8007da6:	d877      	bhi.n	8007e98 <HAL_TIM_ConfigClockSource+0x16c>
 8007da8:	2b50      	cmp	r3, #80	@ 0x50
 8007daa:	d03c      	beq.n	8007e26 <HAL_TIM_ConfigClockSource+0xfa>
 8007dac:	2b50      	cmp	r3, #80	@ 0x50
 8007dae:	d873      	bhi.n	8007e98 <HAL_TIM_ConfigClockSource+0x16c>
 8007db0:	2b40      	cmp	r3, #64	@ 0x40
 8007db2:	d058      	beq.n	8007e66 <HAL_TIM_ConfigClockSource+0x13a>
 8007db4:	2b40      	cmp	r3, #64	@ 0x40
 8007db6:	d86f      	bhi.n	8007e98 <HAL_TIM_ConfigClockSource+0x16c>
 8007db8:	2b30      	cmp	r3, #48	@ 0x30
 8007dba:	d064      	beq.n	8007e86 <HAL_TIM_ConfigClockSource+0x15a>
 8007dbc:	2b30      	cmp	r3, #48	@ 0x30
 8007dbe:	d86b      	bhi.n	8007e98 <HAL_TIM_ConfigClockSource+0x16c>
 8007dc0:	2b20      	cmp	r3, #32
 8007dc2:	d060      	beq.n	8007e86 <HAL_TIM_ConfigClockSource+0x15a>
 8007dc4:	2b20      	cmp	r3, #32
 8007dc6:	d867      	bhi.n	8007e98 <HAL_TIM_ConfigClockSource+0x16c>
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d05c      	beq.n	8007e86 <HAL_TIM_ConfigClockSource+0x15a>
 8007dcc:	2b10      	cmp	r3, #16
 8007dce:	d05a      	beq.n	8007e86 <HAL_TIM_ConfigClockSource+0x15a>
 8007dd0:	e062      	b.n	8007e98 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007de2:	f000 fcd1 	bl	8008788 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007df4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	609a      	str	r2, [r3, #8]
      break;
 8007dfe:	e04f      	b.n	8007ea0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007e10:	f000 fcba 	bl	8008788 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	689a      	ldr	r2, [r3, #8]
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007e22:	609a      	str	r2, [r3, #8]
      break;
 8007e24:	e03c      	b.n	8007ea0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e32:	461a      	mov	r2, r3
 8007e34:	f000 fb78 	bl	8008528 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	2150      	movs	r1, #80	@ 0x50
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f000 fc87 	bl	8008752 <TIM_ITRx_SetConfig>
      break;
 8007e44:	e02c      	b.n	8007ea0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e52:	461a      	mov	r2, r3
 8007e54:	f000 fbd4 	bl	8008600 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	2160      	movs	r1, #96	@ 0x60
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f000 fc77 	bl	8008752 <TIM_ITRx_SetConfig>
      break;
 8007e64:	e01c      	b.n	8007ea0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e72:	461a      	mov	r2, r3
 8007e74:	f000 fb58 	bl	8008528 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	2140      	movs	r1, #64	@ 0x40
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f000 fc67 	bl	8008752 <TIM_ITRx_SetConfig>
      break;
 8007e84:	e00c      	b.n	8007ea0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	4619      	mov	r1, r3
 8007e90:	4610      	mov	r0, r2
 8007e92:	f000 fc5e 	bl	8008752 <TIM_ITRx_SetConfig>
      break;
 8007e96:	e003      	b.n	8007ea0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	73fb      	strb	r3, [r7, #15]
      break;
 8007e9c:	e000      	b.n	8007ea0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007e9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2200      	movs	r2, #0
 8007eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3710      	adds	r7, #16
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
	...

08007ebc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b085      	sub	sp, #20
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	2b0c      	cmp	r3, #12
 8007ece:	d831      	bhi.n	8007f34 <HAL_TIM_ReadCapturedValue+0x78>
 8007ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8007ed8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ed6:	bf00      	nop
 8007ed8:	08007f0d 	.word	0x08007f0d
 8007edc:	08007f35 	.word	0x08007f35
 8007ee0:	08007f35 	.word	0x08007f35
 8007ee4:	08007f35 	.word	0x08007f35
 8007ee8:	08007f17 	.word	0x08007f17
 8007eec:	08007f35 	.word	0x08007f35
 8007ef0:	08007f35 	.word	0x08007f35
 8007ef4:	08007f35 	.word	0x08007f35
 8007ef8:	08007f21 	.word	0x08007f21
 8007efc:	08007f35 	.word	0x08007f35
 8007f00:	08007f35 	.word	0x08007f35
 8007f04:	08007f35 	.word	0x08007f35
 8007f08:	08007f2b 	.word	0x08007f2b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f12:	60fb      	str	r3, [r7, #12]

      break;
 8007f14:	e00f      	b.n	8007f36 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f1c:	60fb      	str	r3, [r7, #12]

      break;
 8007f1e:	e00a      	b.n	8007f36 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f26:	60fb      	str	r3, [r7, #12]

      break;
 8007f28:	e005      	b.n	8007f36 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f30:	60fb      	str	r3, [r7, #12]

      break;
 8007f32:	e000      	b.n	8007f36 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007f34:	bf00      	nop
  }

  return tmpreg;
 8007f36:	68fb      	ldr	r3, [r7, #12]
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3714      	adds	r7, #20
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f42:	4770      	bx	lr

08007f44 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b083      	sub	sp, #12
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007f4c:	bf00      	nop
 8007f4e:	370c      	adds	r7, #12
 8007f50:	46bd      	mov	sp, r7
 8007f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f56:	4770      	bx	lr

08007f58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007f60:	bf00      	nop
 8007f62:	370c      	adds	r7, #12
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007f74:	bf00      	nop
 8007f76:	370c      	adds	r7, #12
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr

08007f80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b083      	sub	sp, #12
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007f88:	bf00      	nop
 8007f8a:	370c      	adds	r7, #12
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f92:	4770      	bx	lr

08007f94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b085      	sub	sp, #20
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	4a43      	ldr	r2, [pc, #268]	@ (80080b4 <TIM_Base_SetConfig+0x120>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d013      	beq.n	8007fd4 <TIM_Base_SetConfig+0x40>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fb2:	d00f      	beq.n	8007fd4 <TIM_Base_SetConfig+0x40>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	4a40      	ldr	r2, [pc, #256]	@ (80080b8 <TIM_Base_SetConfig+0x124>)
 8007fb8:	4293      	cmp	r3, r2
 8007fba:	d00b      	beq.n	8007fd4 <TIM_Base_SetConfig+0x40>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	4a3f      	ldr	r2, [pc, #252]	@ (80080bc <TIM_Base_SetConfig+0x128>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d007      	beq.n	8007fd4 <TIM_Base_SetConfig+0x40>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	4a3e      	ldr	r2, [pc, #248]	@ (80080c0 <TIM_Base_SetConfig+0x12c>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d003      	beq.n	8007fd4 <TIM_Base_SetConfig+0x40>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	4a3d      	ldr	r2, [pc, #244]	@ (80080c4 <TIM_Base_SetConfig+0x130>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d108      	bne.n	8007fe6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	685b      	ldr	r3, [r3, #4]
 8007fe0:	68fa      	ldr	r2, [r7, #12]
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	4a32      	ldr	r2, [pc, #200]	@ (80080b4 <TIM_Base_SetConfig+0x120>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d02b      	beq.n	8008046 <TIM_Base_SetConfig+0xb2>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ff4:	d027      	beq.n	8008046 <TIM_Base_SetConfig+0xb2>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	4a2f      	ldr	r2, [pc, #188]	@ (80080b8 <TIM_Base_SetConfig+0x124>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d023      	beq.n	8008046 <TIM_Base_SetConfig+0xb2>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	4a2e      	ldr	r2, [pc, #184]	@ (80080bc <TIM_Base_SetConfig+0x128>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d01f      	beq.n	8008046 <TIM_Base_SetConfig+0xb2>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	4a2d      	ldr	r2, [pc, #180]	@ (80080c0 <TIM_Base_SetConfig+0x12c>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d01b      	beq.n	8008046 <TIM_Base_SetConfig+0xb2>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	4a2c      	ldr	r2, [pc, #176]	@ (80080c4 <TIM_Base_SetConfig+0x130>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d017      	beq.n	8008046 <TIM_Base_SetConfig+0xb2>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	4a2b      	ldr	r2, [pc, #172]	@ (80080c8 <TIM_Base_SetConfig+0x134>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d013      	beq.n	8008046 <TIM_Base_SetConfig+0xb2>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	4a2a      	ldr	r2, [pc, #168]	@ (80080cc <TIM_Base_SetConfig+0x138>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d00f      	beq.n	8008046 <TIM_Base_SetConfig+0xb2>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	4a29      	ldr	r2, [pc, #164]	@ (80080d0 <TIM_Base_SetConfig+0x13c>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d00b      	beq.n	8008046 <TIM_Base_SetConfig+0xb2>
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	4a28      	ldr	r2, [pc, #160]	@ (80080d4 <TIM_Base_SetConfig+0x140>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d007      	beq.n	8008046 <TIM_Base_SetConfig+0xb2>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	4a27      	ldr	r2, [pc, #156]	@ (80080d8 <TIM_Base_SetConfig+0x144>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d003      	beq.n	8008046 <TIM_Base_SetConfig+0xb2>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	4a26      	ldr	r2, [pc, #152]	@ (80080dc <TIM_Base_SetConfig+0x148>)
 8008042:	4293      	cmp	r3, r2
 8008044:	d108      	bne.n	8008058 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800804c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	68fa      	ldr	r2, [r7, #12]
 8008054:	4313      	orrs	r3, r2
 8008056:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	695b      	ldr	r3, [r3, #20]
 8008062:	4313      	orrs	r3, r2
 8008064:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	689a      	ldr	r2, [r3, #8]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	681a      	ldr	r2, [r3, #0]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	4a0e      	ldr	r2, [pc, #56]	@ (80080b4 <TIM_Base_SetConfig+0x120>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d003      	beq.n	8008086 <TIM_Base_SetConfig+0xf2>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	4a10      	ldr	r2, [pc, #64]	@ (80080c4 <TIM_Base_SetConfig+0x130>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d103      	bne.n	800808e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	691a      	ldr	r2, [r3, #16]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f043 0204 	orr.w	r2, r3, #4
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	2201      	movs	r2, #1
 800809e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	68fa      	ldr	r2, [r7, #12]
 80080a4:	601a      	str	r2, [r3, #0]
}
 80080a6:	bf00      	nop
 80080a8:	3714      	adds	r7, #20
 80080aa:	46bd      	mov	sp, r7
 80080ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b0:	4770      	bx	lr
 80080b2:	bf00      	nop
 80080b4:	40010000 	.word	0x40010000
 80080b8:	40000400 	.word	0x40000400
 80080bc:	40000800 	.word	0x40000800
 80080c0:	40000c00 	.word	0x40000c00
 80080c4:	40010400 	.word	0x40010400
 80080c8:	40014000 	.word	0x40014000
 80080cc:	40014400 	.word	0x40014400
 80080d0:	40014800 	.word	0x40014800
 80080d4:	40001800 	.word	0x40001800
 80080d8:	40001c00 	.word	0x40001c00
 80080dc:	40002000 	.word	0x40002000

080080e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80080e0:	b480      	push	{r7}
 80080e2:	b087      	sub	sp, #28
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
 80080e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6a1b      	ldr	r3, [r3, #32]
 80080ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6a1b      	ldr	r3, [r3, #32]
 80080f4:	f023 0201 	bic.w	r2, r3, #1
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	699b      	ldr	r3, [r3, #24]
 8008106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800810e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f023 0303 	bic.w	r3, r3, #3
 8008116:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	68fa      	ldr	r2, [r7, #12]
 800811e:	4313      	orrs	r3, r2
 8008120:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	f023 0302 	bic.w	r3, r3, #2
 8008128:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	689b      	ldr	r3, [r3, #8]
 800812e:	697a      	ldr	r2, [r7, #20]
 8008130:	4313      	orrs	r3, r2
 8008132:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	4a20      	ldr	r2, [pc, #128]	@ (80081b8 <TIM_OC1_SetConfig+0xd8>)
 8008138:	4293      	cmp	r3, r2
 800813a:	d003      	beq.n	8008144 <TIM_OC1_SetConfig+0x64>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	4a1f      	ldr	r2, [pc, #124]	@ (80081bc <TIM_OC1_SetConfig+0xdc>)
 8008140:	4293      	cmp	r3, r2
 8008142:	d10c      	bne.n	800815e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	f023 0308 	bic.w	r3, r3, #8
 800814a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	697a      	ldr	r2, [r7, #20]
 8008152:	4313      	orrs	r3, r2
 8008154:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	f023 0304 	bic.w	r3, r3, #4
 800815c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	4a15      	ldr	r2, [pc, #84]	@ (80081b8 <TIM_OC1_SetConfig+0xd8>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d003      	beq.n	800816e <TIM_OC1_SetConfig+0x8e>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a14      	ldr	r2, [pc, #80]	@ (80081bc <TIM_OC1_SetConfig+0xdc>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d111      	bne.n	8008192 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008174:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008176:	693b      	ldr	r3, [r7, #16]
 8008178:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800817c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	695b      	ldr	r3, [r3, #20]
 8008182:	693a      	ldr	r2, [r7, #16]
 8008184:	4313      	orrs	r3, r2
 8008186:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008188:	683b      	ldr	r3, [r7, #0]
 800818a:	699b      	ldr	r3, [r3, #24]
 800818c:	693a      	ldr	r2, [r7, #16]
 800818e:	4313      	orrs	r3, r2
 8008190:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	693a      	ldr	r2, [r7, #16]
 8008196:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	68fa      	ldr	r2, [r7, #12]
 800819c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	685a      	ldr	r2, [r3, #4]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	697a      	ldr	r2, [r7, #20]
 80081aa:	621a      	str	r2, [r3, #32]
}
 80081ac:	bf00      	nop
 80081ae:	371c      	adds	r7, #28
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr
 80081b8:	40010000 	.word	0x40010000
 80081bc:	40010400 	.word	0x40010400

080081c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b087      	sub	sp, #28
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]
 80081c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6a1b      	ldr	r3, [r3, #32]
 80081ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6a1b      	ldr	r3, [r3, #32]
 80081d4:	f023 0210 	bic.w	r2, r3, #16
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	699b      	ldr	r3, [r3, #24]
 80081e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80081ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	021b      	lsls	r3, r3, #8
 80081fe:	68fa      	ldr	r2, [r7, #12]
 8008200:	4313      	orrs	r3, r2
 8008202:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008204:	697b      	ldr	r3, [r7, #20]
 8008206:	f023 0320 	bic.w	r3, r3, #32
 800820a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	689b      	ldr	r3, [r3, #8]
 8008210:	011b      	lsls	r3, r3, #4
 8008212:	697a      	ldr	r2, [r7, #20]
 8008214:	4313      	orrs	r3, r2
 8008216:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	4a22      	ldr	r2, [pc, #136]	@ (80082a4 <TIM_OC2_SetConfig+0xe4>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d003      	beq.n	8008228 <TIM_OC2_SetConfig+0x68>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	4a21      	ldr	r2, [pc, #132]	@ (80082a8 <TIM_OC2_SetConfig+0xe8>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d10d      	bne.n	8008244 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800822e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	68db      	ldr	r3, [r3, #12]
 8008234:	011b      	lsls	r3, r3, #4
 8008236:	697a      	ldr	r2, [r7, #20]
 8008238:	4313      	orrs	r3, r2
 800823a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008242:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	4a17      	ldr	r2, [pc, #92]	@ (80082a4 <TIM_OC2_SetConfig+0xe4>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d003      	beq.n	8008254 <TIM_OC2_SetConfig+0x94>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	4a16      	ldr	r2, [pc, #88]	@ (80082a8 <TIM_OC2_SetConfig+0xe8>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d113      	bne.n	800827c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800825a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800825c:	693b      	ldr	r3, [r7, #16]
 800825e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008262:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	695b      	ldr	r3, [r3, #20]
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	693a      	ldr	r2, [r7, #16]
 800826c:	4313      	orrs	r3, r2
 800826e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	699b      	ldr	r3, [r3, #24]
 8008274:	009b      	lsls	r3, r3, #2
 8008276:	693a      	ldr	r2, [r7, #16]
 8008278:	4313      	orrs	r3, r2
 800827a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	693a      	ldr	r2, [r7, #16]
 8008280:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	68fa      	ldr	r2, [r7, #12]
 8008286:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	685a      	ldr	r2, [r3, #4]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	697a      	ldr	r2, [r7, #20]
 8008294:	621a      	str	r2, [r3, #32]
}
 8008296:	bf00      	nop
 8008298:	371c      	adds	r7, #28
 800829a:	46bd      	mov	sp, r7
 800829c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a0:	4770      	bx	lr
 80082a2:	bf00      	nop
 80082a4:	40010000 	.word	0x40010000
 80082a8:	40010400 	.word	0x40010400

080082ac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b087      	sub	sp, #28
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
 80082b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	6a1b      	ldr	r3, [r3, #32]
 80082ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6a1b      	ldr	r3, [r3, #32]
 80082c0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	69db      	ldr	r3, [r3, #28]
 80082d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80082da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	f023 0303 	bic.w	r3, r3, #3
 80082e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	68fa      	ldr	r2, [r7, #12]
 80082ea:	4313      	orrs	r3, r2
 80082ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80082ee:	697b      	ldr	r3, [r7, #20]
 80082f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80082f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	689b      	ldr	r3, [r3, #8]
 80082fa:	021b      	lsls	r3, r3, #8
 80082fc:	697a      	ldr	r2, [r7, #20]
 80082fe:	4313      	orrs	r3, r2
 8008300:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	4a21      	ldr	r2, [pc, #132]	@ (800838c <TIM_OC3_SetConfig+0xe0>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d003      	beq.n	8008312 <TIM_OC3_SetConfig+0x66>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	4a20      	ldr	r2, [pc, #128]	@ (8008390 <TIM_OC3_SetConfig+0xe4>)
 800830e:	4293      	cmp	r3, r2
 8008310:	d10d      	bne.n	800832e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008312:	697b      	ldr	r3, [r7, #20]
 8008314:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008318:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	021b      	lsls	r3, r3, #8
 8008320:	697a      	ldr	r2, [r7, #20]
 8008322:	4313      	orrs	r3, r2
 8008324:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800832c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	4a16      	ldr	r2, [pc, #88]	@ (800838c <TIM_OC3_SetConfig+0xe0>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d003      	beq.n	800833e <TIM_OC3_SetConfig+0x92>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	4a15      	ldr	r2, [pc, #84]	@ (8008390 <TIM_OC3_SetConfig+0xe4>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d113      	bne.n	8008366 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008344:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008346:	693b      	ldr	r3, [r7, #16]
 8008348:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800834c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	695b      	ldr	r3, [r3, #20]
 8008352:	011b      	lsls	r3, r3, #4
 8008354:	693a      	ldr	r2, [r7, #16]
 8008356:	4313      	orrs	r3, r2
 8008358:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	699b      	ldr	r3, [r3, #24]
 800835e:	011b      	lsls	r3, r3, #4
 8008360:	693a      	ldr	r2, [r7, #16]
 8008362:	4313      	orrs	r3, r2
 8008364:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	693a      	ldr	r2, [r7, #16]
 800836a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	68fa      	ldr	r2, [r7, #12]
 8008370:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	685a      	ldr	r2, [r3, #4]
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	697a      	ldr	r2, [r7, #20]
 800837e:	621a      	str	r2, [r3, #32]
}
 8008380:	bf00      	nop
 8008382:	371c      	adds	r7, #28
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr
 800838c:	40010000 	.word	0x40010000
 8008390:	40010400 	.word	0x40010400

08008394 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008394:	b480      	push	{r7}
 8008396:	b087      	sub	sp, #28
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6a1b      	ldr	r3, [r3, #32]
 80083a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	6a1b      	ldr	r3, [r3, #32]
 80083a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	69db      	ldr	r3, [r3, #28]
 80083ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80083c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	021b      	lsls	r3, r3, #8
 80083d2:	68fa      	ldr	r2, [r7, #12]
 80083d4:	4313      	orrs	r3, r2
 80083d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80083de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	689b      	ldr	r3, [r3, #8]
 80083e4:	031b      	lsls	r3, r3, #12
 80083e6:	693a      	ldr	r2, [r7, #16]
 80083e8:	4313      	orrs	r3, r2
 80083ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	4a12      	ldr	r2, [pc, #72]	@ (8008438 <TIM_OC4_SetConfig+0xa4>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d003      	beq.n	80083fc <TIM_OC4_SetConfig+0x68>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	4a11      	ldr	r2, [pc, #68]	@ (800843c <TIM_OC4_SetConfig+0xa8>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d109      	bne.n	8008410 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008402:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	695b      	ldr	r3, [r3, #20]
 8008408:	019b      	lsls	r3, r3, #6
 800840a:	697a      	ldr	r2, [r7, #20]
 800840c:	4313      	orrs	r3, r2
 800840e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	697a      	ldr	r2, [r7, #20]
 8008414:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	68fa      	ldr	r2, [r7, #12]
 800841a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	685a      	ldr	r2, [r3, #4]
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	693a      	ldr	r2, [r7, #16]
 8008428:	621a      	str	r2, [r3, #32]
}
 800842a:	bf00      	nop
 800842c:	371c      	adds	r7, #28
 800842e:	46bd      	mov	sp, r7
 8008430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008434:	4770      	bx	lr
 8008436:	bf00      	nop
 8008438:	40010000 	.word	0x40010000
 800843c:	40010400 	.word	0x40010400

08008440 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8008440:	b480      	push	{r7}
 8008442:	b087      	sub	sp, #28
 8008444:	af00      	add	r7, sp, #0
 8008446:	60f8      	str	r0, [r7, #12]
 8008448:	60b9      	str	r1, [r7, #8]
 800844a:	607a      	str	r2, [r7, #4]
 800844c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	6a1b      	ldr	r3, [r3, #32]
 8008452:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	6a1b      	ldr	r3, [r3, #32]
 8008458:	f023 0201 	bic.w	r2, r3, #1
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	699b      	ldr	r3, [r3, #24]
 8008464:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	4a28      	ldr	r2, [pc, #160]	@ (800850c <TIM_TI1_SetConfig+0xcc>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d01b      	beq.n	80084a6 <TIM_TI1_SetConfig+0x66>
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008474:	d017      	beq.n	80084a6 <TIM_TI1_SetConfig+0x66>
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	4a25      	ldr	r2, [pc, #148]	@ (8008510 <TIM_TI1_SetConfig+0xd0>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d013      	beq.n	80084a6 <TIM_TI1_SetConfig+0x66>
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	4a24      	ldr	r2, [pc, #144]	@ (8008514 <TIM_TI1_SetConfig+0xd4>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d00f      	beq.n	80084a6 <TIM_TI1_SetConfig+0x66>
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	4a23      	ldr	r2, [pc, #140]	@ (8008518 <TIM_TI1_SetConfig+0xd8>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d00b      	beq.n	80084a6 <TIM_TI1_SetConfig+0x66>
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	4a22      	ldr	r2, [pc, #136]	@ (800851c <TIM_TI1_SetConfig+0xdc>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d007      	beq.n	80084a6 <TIM_TI1_SetConfig+0x66>
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	4a21      	ldr	r2, [pc, #132]	@ (8008520 <TIM_TI1_SetConfig+0xe0>)
 800849a:	4293      	cmp	r3, r2
 800849c:	d003      	beq.n	80084a6 <TIM_TI1_SetConfig+0x66>
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	4a20      	ldr	r2, [pc, #128]	@ (8008524 <TIM_TI1_SetConfig+0xe4>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d101      	bne.n	80084aa <TIM_TI1_SetConfig+0x6a>
 80084a6:	2301      	movs	r3, #1
 80084a8:	e000      	b.n	80084ac <TIM_TI1_SetConfig+0x6c>
 80084aa:	2300      	movs	r3, #0
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d008      	beq.n	80084c2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	f023 0303 	bic.w	r3, r3, #3
 80084b6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80084b8:	697a      	ldr	r2, [r7, #20]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	4313      	orrs	r3, r2
 80084be:	617b      	str	r3, [r7, #20]
 80084c0:	e003      	b.n	80084ca <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80084c2:	697b      	ldr	r3, [r7, #20]
 80084c4:	f043 0301 	orr.w	r3, r3, #1
 80084c8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80084d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	011b      	lsls	r3, r3, #4
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	697a      	ldr	r2, [r7, #20]
 80084da:	4313      	orrs	r3, r2
 80084dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80084de:	693b      	ldr	r3, [r7, #16]
 80084e0:	f023 030a 	bic.w	r3, r3, #10
 80084e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	f003 030a 	and.w	r3, r3, #10
 80084ec:	693a      	ldr	r2, [r7, #16]
 80084ee:	4313      	orrs	r3, r2
 80084f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	697a      	ldr	r2, [r7, #20]
 80084f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	693a      	ldr	r2, [r7, #16]
 80084fc:	621a      	str	r2, [r3, #32]
}
 80084fe:	bf00      	nop
 8008500:	371c      	adds	r7, #28
 8008502:	46bd      	mov	sp, r7
 8008504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008508:	4770      	bx	lr
 800850a:	bf00      	nop
 800850c:	40010000 	.word	0x40010000
 8008510:	40000400 	.word	0x40000400
 8008514:	40000800 	.word	0x40000800
 8008518:	40000c00 	.word	0x40000c00
 800851c:	40010400 	.word	0x40010400
 8008520:	40014000 	.word	0x40014000
 8008524:	40001800 	.word	0x40001800

08008528 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008528:	b480      	push	{r7}
 800852a:	b087      	sub	sp, #28
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6a1b      	ldr	r3, [r3, #32]
 8008538:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	6a1b      	ldr	r3, [r3, #32]
 800853e:	f023 0201 	bic.w	r2, r3, #1
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	699b      	ldr	r3, [r3, #24]
 800854a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008552:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	011b      	lsls	r3, r3, #4
 8008558:	693a      	ldr	r2, [r7, #16]
 800855a:	4313      	orrs	r3, r2
 800855c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	f023 030a 	bic.w	r3, r3, #10
 8008564:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008566:	697a      	ldr	r2, [r7, #20]
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	4313      	orrs	r3, r2
 800856c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	693a      	ldr	r2, [r7, #16]
 8008572:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	697a      	ldr	r2, [r7, #20]
 8008578:	621a      	str	r2, [r3, #32]
}
 800857a:	bf00      	nop
 800857c:	371c      	adds	r7, #28
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr

08008586 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008586:	b480      	push	{r7}
 8008588:	b087      	sub	sp, #28
 800858a:	af00      	add	r7, sp, #0
 800858c:	60f8      	str	r0, [r7, #12]
 800858e:	60b9      	str	r1, [r7, #8]
 8008590:	607a      	str	r2, [r7, #4]
 8008592:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	6a1b      	ldr	r3, [r3, #32]
 8008598:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6a1b      	ldr	r3, [r3, #32]
 800859e:	f023 0210 	bic.w	r2, r3, #16
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	699b      	ldr	r3, [r3, #24]
 80085aa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80085b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	021b      	lsls	r3, r3, #8
 80085b8:	693a      	ldr	r2, [r7, #16]
 80085ba:	4313      	orrs	r3, r2
 80085bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80085c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	031b      	lsls	r3, r3, #12
 80085ca:	b29b      	uxth	r3, r3
 80085cc:	693a      	ldr	r2, [r7, #16]
 80085ce:	4313      	orrs	r3, r2
 80085d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80085d2:	697b      	ldr	r3, [r7, #20]
 80085d4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80085d8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	011b      	lsls	r3, r3, #4
 80085de:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80085e2:	697a      	ldr	r2, [r7, #20]
 80085e4:	4313      	orrs	r3, r2
 80085e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	693a      	ldr	r2, [r7, #16]
 80085ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	697a      	ldr	r2, [r7, #20]
 80085f2:	621a      	str	r2, [r3, #32]
}
 80085f4:	bf00      	nop
 80085f6:	371c      	adds	r7, #28
 80085f8:	46bd      	mov	sp, r7
 80085fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fe:	4770      	bx	lr

08008600 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008600:	b480      	push	{r7}
 8008602:	b087      	sub	sp, #28
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	6a1b      	ldr	r3, [r3, #32]
 8008610:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	6a1b      	ldr	r3, [r3, #32]
 8008616:	f023 0210 	bic.w	r2, r3, #16
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	699b      	ldr	r3, [r3, #24]
 8008622:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008624:	693b      	ldr	r3, [r7, #16]
 8008626:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800862a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	031b      	lsls	r3, r3, #12
 8008630:	693a      	ldr	r2, [r7, #16]
 8008632:	4313      	orrs	r3, r2
 8008634:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800863c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	011b      	lsls	r3, r3, #4
 8008642:	697a      	ldr	r2, [r7, #20]
 8008644:	4313      	orrs	r3, r2
 8008646:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	693a      	ldr	r2, [r7, #16]
 800864c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	697a      	ldr	r2, [r7, #20]
 8008652:	621a      	str	r2, [r3, #32]
}
 8008654:	bf00      	nop
 8008656:	371c      	adds	r7, #28
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr

08008660 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008660:	b480      	push	{r7}
 8008662:	b087      	sub	sp, #28
 8008664:	af00      	add	r7, sp, #0
 8008666:	60f8      	str	r0, [r7, #12]
 8008668:	60b9      	str	r1, [r7, #8]
 800866a:	607a      	str	r2, [r7, #4]
 800866c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	6a1b      	ldr	r3, [r3, #32]
 8008672:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6a1b      	ldr	r3, [r3, #32]
 8008678:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	69db      	ldr	r3, [r3, #28]
 8008684:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	f023 0303 	bic.w	r3, r3, #3
 800868c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800868e:	693a      	ldr	r2, [r7, #16]
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	4313      	orrs	r3, r2
 8008694:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800869c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	011b      	lsls	r3, r3, #4
 80086a2:	b2db      	uxtb	r3, r3
 80086a4:	693a      	ldr	r2, [r7, #16]
 80086a6:	4313      	orrs	r3, r2
 80086a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80086b0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80086b2:	68bb      	ldr	r3, [r7, #8]
 80086b4:	021b      	lsls	r3, r3, #8
 80086b6:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80086ba:	697a      	ldr	r2, [r7, #20]
 80086bc:	4313      	orrs	r3, r2
 80086be:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	693a      	ldr	r2, [r7, #16]
 80086c4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	697a      	ldr	r2, [r7, #20]
 80086ca:	621a      	str	r2, [r3, #32]
}
 80086cc:	bf00      	nop
 80086ce:	371c      	adds	r7, #28
 80086d0:	46bd      	mov	sp, r7
 80086d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d6:	4770      	bx	lr

080086d8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80086d8:	b480      	push	{r7}
 80086da:	b087      	sub	sp, #28
 80086dc:	af00      	add	r7, sp, #0
 80086de:	60f8      	str	r0, [r7, #12]
 80086e0:	60b9      	str	r1, [r7, #8]
 80086e2:	607a      	str	r2, [r7, #4]
 80086e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	6a1b      	ldr	r3, [r3, #32]
 80086ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	6a1b      	ldr	r3, [r3, #32]
 80086f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	69db      	ldr	r3, [r3, #28]
 80086fc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008704:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	021b      	lsls	r3, r3, #8
 800870a:	693a      	ldr	r2, [r7, #16]
 800870c:	4313      	orrs	r3, r2
 800870e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008716:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	031b      	lsls	r3, r3, #12
 800871c:	b29b      	uxth	r3, r3
 800871e:	693a      	ldr	r2, [r7, #16]
 8008720:	4313      	orrs	r3, r2
 8008722:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8008724:	697b      	ldr	r3, [r7, #20]
 8008726:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800872a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800872c:	68bb      	ldr	r3, [r7, #8]
 800872e:	031b      	lsls	r3, r3, #12
 8008730:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8008734:	697a      	ldr	r2, [r7, #20]
 8008736:	4313      	orrs	r3, r2
 8008738:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	693a      	ldr	r2, [r7, #16]
 800873e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	697a      	ldr	r2, [r7, #20]
 8008744:	621a      	str	r2, [r3, #32]
}
 8008746:	bf00      	nop
 8008748:	371c      	adds	r7, #28
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr

08008752 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008752:	b480      	push	{r7}
 8008754:	b085      	sub	sp, #20
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
 800875a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	689b      	ldr	r3, [r3, #8]
 8008760:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008768:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800876a:	683a      	ldr	r2, [r7, #0]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	4313      	orrs	r3, r2
 8008770:	f043 0307 	orr.w	r3, r3, #7
 8008774:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	68fa      	ldr	r2, [r7, #12]
 800877a:	609a      	str	r2, [r3, #8]
}
 800877c:	bf00      	nop
 800877e:	3714      	adds	r7, #20
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr

08008788 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008788:	b480      	push	{r7}
 800878a:	b087      	sub	sp, #28
 800878c:	af00      	add	r7, sp, #0
 800878e:	60f8      	str	r0, [r7, #12]
 8008790:	60b9      	str	r1, [r7, #8]
 8008792:	607a      	str	r2, [r7, #4]
 8008794:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	689b      	ldr	r3, [r3, #8]
 800879a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800879c:	697b      	ldr	r3, [r7, #20]
 800879e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80087a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	021a      	lsls	r2, r3, #8
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	431a      	orrs	r2, r3
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	4313      	orrs	r3, r2
 80087b0:	697a      	ldr	r2, [r7, #20]
 80087b2:	4313      	orrs	r3, r2
 80087b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	697a      	ldr	r2, [r7, #20]
 80087ba:	609a      	str	r2, [r3, #8]
}
 80087bc:	bf00      	nop
 80087be:	371c      	adds	r7, #28
 80087c0:	46bd      	mov	sp, r7
 80087c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c6:	4770      	bx	lr

080087c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80087c8:	b480      	push	{r7}
 80087ca:	b087      	sub	sp, #28
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	60f8      	str	r0, [r7, #12]
 80087d0:	60b9      	str	r1, [r7, #8]
 80087d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	f003 031f 	and.w	r3, r3, #31
 80087da:	2201      	movs	r2, #1
 80087dc:	fa02 f303 	lsl.w	r3, r2, r3
 80087e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	6a1a      	ldr	r2, [r3, #32]
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	43db      	mvns	r3, r3
 80087ea:	401a      	ands	r2, r3
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	6a1a      	ldr	r2, [r3, #32]
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	f003 031f 	and.w	r3, r3, #31
 80087fa:	6879      	ldr	r1, [r7, #4]
 80087fc:	fa01 f303 	lsl.w	r3, r1, r3
 8008800:	431a      	orrs	r2, r3
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	621a      	str	r2, [r3, #32]
}
 8008806:	bf00      	nop
 8008808:	371c      	adds	r7, #28
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr
	...

08008814 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008814:	b480      	push	{r7}
 8008816:	b085      	sub	sp, #20
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008824:	2b01      	cmp	r3, #1
 8008826:	d101      	bne.n	800882c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008828:	2302      	movs	r3, #2
 800882a:	e05a      	b.n	80088e2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2201      	movs	r2, #1
 8008830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2202      	movs	r2, #2
 8008838:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	685b      	ldr	r3, [r3, #4]
 8008842:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	689b      	ldr	r3, [r3, #8]
 800884a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008852:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	68fa      	ldr	r2, [r7, #12]
 800885a:	4313      	orrs	r3, r2
 800885c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	68fa      	ldr	r2, [r7, #12]
 8008864:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4a21      	ldr	r2, [pc, #132]	@ (80088f0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d022      	beq.n	80088b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008878:	d01d      	beq.n	80088b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a1d      	ldr	r2, [pc, #116]	@ (80088f4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d018      	beq.n	80088b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a1b      	ldr	r2, [pc, #108]	@ (80088f8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d013      	beq.n	80088b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a1a      	ldr	r2, [pc, #104]	@ (80088fc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d00e      	beq.n	80088b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	4a18      	ldr	r2, [pc, #96]	@ (8008900 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800889e:	4293      	cmp	r3, r2
 80088a0:	d009      	beq.n	80088b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4a17      	ldr	r2, [pc, #92]	@ (8008904 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d004      	beq.n	80088b6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a15      	ldr	r2, [pc, #84]	@ (8008908 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80088b2:	4293      	cmp	r3, r2
 80088b4:	d10c      	bne.n	80088d0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80088bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	68ba      	ldr	r2, [r7, #8]
 80088c4:	4313      	orrs	r3, r2
 80088c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	68ba      	ldr	r2, [r7, #8]
 80088ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2201      	movs	r2, #1
 80088d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80088e0:	2300      	movs	r3, #0
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3714      	adds	r7, #20
 80088e6:	46bd      	mov	sp, r7
 80088e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ec:	4770      	bx	lr
 80088ee:	bf00      	nop
 80088f0:	40010000 	.word	0x40010000
 80088f4:	40000400 	.word	0x40000400
 80088f8:	40000800 	.word	0x40000800
 80088fc:	40000c00 	.word	0x40000c00
 8008900:	40010400 	.word	0x40010400
 8008904:	40014000 	.word	0x40014000
 8008908:	40001800 	.word	0x40001800

0800890c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800890c:	b480      	push	{r7}
 800890e:	b083      	sub	sp, #12
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008914:	bf00      	nop
 8008916:	370c      	adds	r7, #12
 8008918:	46bd      	mov	sp, r7
 800891a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891e:	4770      	bx	lr

08008920 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008928:	bf00      	nop
 800892a:	370c      	adds	r7, #12
 800892c:	46bd      	mov	sp, r7
 800892e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008932:	4770      	bx	lr

08008934 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b082      	sub	sp, #8
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d101      	bne.n	8008946 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008942:	2301      	movs	r3, #1
 8008944:	e042      	b.n	80089cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800894c:	b2db      	uxtb	r3, r3
 800894e:	2b00      	cmp	r3, #0
 8008950:	d106      	bne.n	8008960 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2200      	movs	r2, #0
 8008956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f7fc f9da 	bl	8004d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2224      	movs	r2, #36	@ 0x24
 8008964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	68da      	ldr	r2, [r3, #12]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008976:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008978:	6878      	ldr	r0, [r7, #4]
 800897a:	f000 fd7f 	bl	800947c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	691a      	ldr	r2, [r3, #16]
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800898c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	695a      	ldr	r2, [r3, #20]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800899c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	68da      	ldr	r2, [r3, #12]
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80089ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2200      	movs	r2, #0
 80089b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2220      	movs	r2, #32
 80089b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2220      	movs	r2, #32
 80089c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2200      	movs	r2, #0
 80089c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80089ca:	2300      	movs	r3, #0
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3708      	adds	r7, #8
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b08a      	sub	sp, #40	@ 0x28
 80089d8:	af02      	add	r7, sp, #8
 80089da:	60f8      	str	r0, [r7, #12]
 80089dc:	60b9      	str	r1, [r7, #8]
 80089de:	603b      	str	r3, [r7, #0]
 80089e0:	4613      	mov	r3, r2
 80089e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80089e4:	2300      	movs	r3, #0
 80089e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	2b20      	cmp	r3, #32
 80089f2:	d175      	bne.n	8008ae0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d002      	beq.n	8008a00 <HAL_UART_Transmit+0x2c>
 80089fa:	88fb      	ldrh	r3, [r7, #6]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d101      	bne.n	8008a04 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008a00:	2301      	movs	r3, #1
 8008a02:	e06e      	b.n	8008ae2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	2200      	movs	r2, #0
 8008a08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2221      	movs	r2, #33	@ 0x21
 8008a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008a12:	f7fc fbe5 	bl	80051e0 <HAL_GetTick>
 8008a16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	88fa      	ldrh	r2, [r7, #6]
 8008a1c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	88fa      	ldrh	r2, [r7, #6]
 8008a22:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a2c:	d108      	bne.n	8008a40 <HAL_UART_Transmit+0x6c>
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	691b      	ldr	r3, [r3, #16]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d104      	bne.n	8008a40 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008a36:	2300      	movs	r3, #0
 8008a38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	61bb      	str	r3, [r7, #24]
 8008a3e:	e003      	b.n	8008a48 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008a44:	2300      	movs	r3, #0
 8008a46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008a48:	e02e      	b.n	8008aa8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	9300      	str	r3, [sp, #0]
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	2200      	movs	r2, #0
 8008a52:	2180      	movs	r1, #128	@ 0x80
 8008a54:	68f8      	ldr	r0, [r7, #12]
 8008a56:	f000 fb1d 	bl	8009094 <UART_WaitOnFlagUntilTimeout>
 8008a5a:	4603      	mov	r3, r0
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d005      	beq.n	8008a6c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2220      	movs	r2, #32
 8008a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008a68:	2303      	movs	r3, #3
 8008a6a:	e03a      	b.n	8008ae2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008a6c:	69fb      	ldr	r3, [r7, #28]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d10b      	bne.n	8008a8a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008a72:	69bb      	ldr	r3, [r7, #24]
 8008a74:	881b      	ldrh	r3, [r3, #0]
 8008a76:	461a      	mov	r2, r3
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a80:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008a82:	69bb      	ldr	r3, [r7, #24]
 8008a84:	3302      	adds	r3, #2
 8008a86:	61bb      	str	r3, [r7, #24]
 8008a88:	e007      	b.n	8008a9a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008a8a:	69fb      	ldr	r3, [r7, #28]
 8008a8c:	781a      	ldrb	r2, [r3, #0]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008a94:	69fb      	ldr	r3, [r7, #28]
 8008a96:	3301      	adds	r3, #1
 8008a98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008a9e:	b29b      	uxth	r3, r3
 8008aa0:	3b01      	subs	r3, #1
 8008aa2:	b29a      	uxth	r2, r3
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d1cb      	bne.n	8008a4a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	9300      	str	r3, [sp, #0]
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	2140      	movs	r1, #64	@ 0x40
 8008abc:	68f8      	ldr	r0, [r7, #12]
 8008abe:	f000 fae9 	bl	8009094 <UART_WaitOnFlagUntilTimeout>
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d005      	beq.n	8008ad4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2220      	movs	r2, #32
 8008acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008ad0:	2303      	movs	r3, #3
 8008ad2:	e006      	b.n	8008ae2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2220      	movs	r2, #32
 8008ad8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008adc:	2300      	movs	r3, #0
 8008ade:	e000      	b.n	8008ae2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008ae0:	2302      	movs	r3, #2
  }
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3720      	adds	r7, #32
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
	...

08008aec <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b0ba      	sub	sp, #232	@ 0xe8
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	68db      	ldr	r3, [r3, #12]
 8008b04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	695b      	ldr	r3, [r3, #20]
 8008b0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008b12:	2300      	movs	r3, #0
 8008b14:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008b1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b22:	f003 030f 	and.w	r3, r3, #15
 8008b26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008b2a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d10f      	bne.n	8008b52 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b36:	f003 0320 	and.w	r3, r3, #32
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d009      	beq.n	8008b52 <HAL_UART_IRQHandler+0x66>
 8008b3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b42:	f003 0320 	and.w	r3, r3, #32
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d003      	beq.n	8008b52 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f000 fbd7 	bl	80092fe <UART_Receive_IT>
      return;
 8008b50:	e273      	b.n	800903a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008b52:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	f000 80de 	beq.w	8008d18 <HAL_UART_IRQHandler+0x22c>
 8008b5c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b60:	f003 0301 	and.w	r3, r3, #1
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d106      	bne.n	8008b76 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008b68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b6c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	f000 80d1 	beq.w	8008d18 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b7a:	f003 0301 	and.w	r3, r3, #1
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d00b      	beq.n	8008b9a <HAL_UART_IRQHandler+0xae>
 8008b82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d005      	beq.n	8008b9a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b92:	f043 0201 	orr.w	r2, r3, #1
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008b9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b9e:	f003 0304 	and.w	r3, r3, #4
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d00b      	beq.n	8008bbe <HAL_UART_IRQHandler+0xd2>
 8008ba6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008baa:	f003 0301 	and.w	r3, r3, #1
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d005      	beq.n	8008bbe <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bb6:	f043 0202 	orr.w	r2, r3, #2
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008bbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008bc2:	f003 0302 	and.w	r3, r3, #2
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d00b      	beq.n	8008be2 <HAL_UART_IRQHandler+0xf6>
 8008bca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bce:	f003 0301 	and.w	r3, r3, #1
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d005      	beq.n	8008be2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bda:	f043 0204 	orr.w	r2, r3, #4
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008be6:	f003 0308 	and.w	r3, r3, #8
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d011      	beq.n	8008c12 <HAL_UART_IRQHandler+0x126>
 8008bee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008bf2:	f003 0320 	and.w	r3, r3, #32
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d105      	bne.n	8008c06 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008bfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008bfe:	f003 0301 	and.w	r3, r3, #1
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d005      	beq.n	8008c12 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c0a:	f043 0208 	orr.w	r2, r3, #8
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	f000 820a 	beq.w	8009030 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008c1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c20:	f003 0320 	and.w	r3, r3, #32
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d008      	beq.n	8008c3a <HAL_UART_IRQHandler+0x14e>
 8008c28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c2c:	f003 0320 	and.w	r3, r3, #32
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d002      	beq.n	8008c3a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f000 fb62 	bl	80092fe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	695b      	ldr	r3, [r3, #20]
 8008c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c44:	2b40      	cmp	r3, #64	@ 0x40
 8008c46:	bf0c      	ite	eq
 8008c48:	2301      	moveq	r3, #1
 8008c4a:	2300      	movne	r3, #0
 8008c4c:	b2db      	uxtb	r3, r3
 8008c4e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008c56:	f003 0308 	and.w	r3, r3, #8
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d103      	bne.n	8008c66 <HAL_UART_IRQHandler+0x17a>
 8008c5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d04f      	beq.n	8008d06 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008c66:	6878      	ldr	r0, [r7, #4]
 8008c68:	f000 fa6d 	bl	8009146 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	695b      	ldr	r3, [r3, #20]
 8008c72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c76:	2b40      	cmp	r3, #64	@ 0x40
 8008c78:	d141      	bne.n	8008cfe <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	3314      	adds	r3, #20
 8008c80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008c88:	e853 3f00 	ldrex	r3, [r3]
 8008c8c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008c90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008c94:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c98:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	3314      	adds	r3, #20
 8008ca2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008ca6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008caa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cae:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008cb2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008cb6:	e841 2300 	strex	r3, r2, [r1]
 8008cba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008cbe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d1d9      	bne.n	8008c7a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d013      	beq.n	8008cf6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cd2:	4a8a      	ldr	r2, [pc, #552]	@ (8008efc <HAL_UART_IRQHandler+0x410>)
 8008cd4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cda:	4618      	mov	r0, r3
 8008cdc:	f7fc fc31 	bl	8005542 <HAL_DMA_Abort_IT>
 8008ce0:	4603      	mov	r3, r0
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d016      	beq.n	8008d14 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008cea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008cec:	687a      	ldr	r2, [r7, #4]
 8008cee:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008cf0:	4610      	mov	r0, r2
 8008cf2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cf4:	e00e      	b.n	8008d14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008cf6:	6878      	ldr	r0, [r7, #4]
 8008cf8:	f000 f9b6 	bl	8009068 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cfc:	e00a      	b.n	8008d14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f000 f9b2 	bl	8009068 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d04:	e006      	b.n	8008d14 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008d06:	6878      	ldr	r0, [r7, #4]
 8008d08:	f000 f9ae 	bl	8009068 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008d12:	e18d      	b.n	8009030 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d14:	bf00      	nop
    return;
 8008d16:	e18b      	b.n	8009030 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	f040 8167 	bne.w	8008ff0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d26:	f003 0310 	and.w	r3, r3, #16
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	f000 8160 	beq.w	8008ff0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008d30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d34:	f003 0310 	and.w	r3, r3, #16
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	f000 8159 	beq.w	8008ff0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008d3e:	2300      	movs	r3, #0
 8008d40:	60bb      	str	r3, [r7, #8]
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	60bb      	str	r3, [r7, #8]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	60bb      	str	r3, [r7, #8]
 8008d52:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	695b      	ldr	r3, [r3, #20]
 8008d5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d5e:	2b40      	cmp	r3, #64	@ 0x40
 8008d60:	f040 80ce 	bne.w	8008f00 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	685b      	ldr	r3, [r3, #4]
 8008d6c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008d70:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	f000 80a9 	beq.w	8008ecc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008d7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d82:	429a      	cmp	r2, r3
 8008d84:	f080 80a2 	bcs.w	8008ecc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008d8e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d94:	69db      	ldr	r3, [r3, #28]
 8008d96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d9a:	f000 8088 	beq.w	8008eae <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	330c      	adds	r3, #12
 8008da4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008dac:	e853 3f00 	ldrex	r3, [r3]
 8008db0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008db4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008db8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008dbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	330c      	adds	r3, #12
 8008dc6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008dca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008dce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008dd6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008dda:	e841 2300 	strex	r3, r2, [r1]
 8008dde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008de2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d1d9      	bne.n	8008d9e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	3314      	adds	r3, #20
 8008df0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008df2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008df4:	e853 3f00 	ldrex	r3, [r3]
 8008df8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008dfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008dfc:	f023 0301 	bic.w	r3, r3, #1
 8008e00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	3314      	adds	r3, #20
 8008e0a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008e0e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008e12:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e14:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008e16:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008e1a:	e841 2300 	strex	r3, r2, [r1]
 8008e1e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008e20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d1e1      	bne.n	8008dea <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	3314      	adds	r3, #20
 8008e2c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e2e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008e30:	e853 3f00 	ldrex	r3, [r3]
 8008e34:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008e36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008e38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008e3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	3314      	adds	r3, #20
 8008e46:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008e4a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008e4c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e4e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008e50:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008e52:	e841 2300 	strex	r3, r2, [r1]
 8008e56:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008e58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d1e3      	bne.n	8008e26 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2220      	movs	r2, #32
 8008e62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	330c      	adds	r3, #12
 8008e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e76:	e853 3f00 	ldrex	r3, [r3]
 8008e7a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e7e:	f023 0310 	bic.w	r3, r3, #16
 8008e82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	330c      	adds	r3, #12
 8008e8c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008e90:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008e92:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e94:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e96:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e98:	e841 2300 	strex	r3, r2, [r1]
 8008e9c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d1e3      	bne.n	8008e6c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	f7fc fada 	bl	8005462 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2202      	movs	r2, #2
 8008eb2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	1ad3      	subs	r3, r2, r3
 8008ec0:	b29b      	uxth	r3, r3
 8008ec2:	4619      	mov	r1, r3
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f000 f8d9 	bl	800907c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008eca:	e0b3      	b.n	8009034 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008ed0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	f040 80ad 	bne.w	8009034 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ede:	69db      	ldr	r3, [r3, #28]
 8008ee0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ee4:	f040 80a6 	bne.w	8009034 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2202      	movs	r2, #2
 8008eec:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008ef2:	4619      	mov	r1, r3
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f000 f8c1 	bl	800907c <HAL_UARTEx_RxEventCallback>
      return;
 8008efa:	e09b      	b.n	8009034 <HAL_UART_IRQHandler+0x548>
 8008efc:	0800920d 	.word	0x0800920d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008f08:	b29b      	uxth	r3, r3
 8008f0a:	1ad3      	subs	r3, r2, r3
 8008f0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008f14:	b29b      	uxth	r3, r3
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	f000 808e 	beq.w	8009038 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008f1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	f000 8089 	beq.w	8009038 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	330c      	adds	r3, #12
 8008f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f30:	e853 3f00 	ldrex	r3, [r3]
 8008f34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008f36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008f3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	330c      	adds	r3, #12
 8008f46:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008f4a:	647a      	str	r2, [r7, #68]	@ 0x44
 8008f4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008f50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f52:	e841 2300 	strex	r3, r2, [r1]
 8008f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008f58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d1e3      	bne.n	8008f26 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	3314      	adds	r3, #20
 8008f64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f68:	e853 3f00 	ldrex	r3, [r3]
 8008f6c:	623b      	str	r3, [r7, #32]
   return(result);
 8008f6e:	6a3b      	ldr	r3, [r7, #32]
 8008f70:	f023 0301 	bic.w	r3, r3, #1
 8008f74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	3314      	adds	r3, #20
 8008f7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008f82:	633a      	str	r2, [r7, #48]	@ 0x30
 8008f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008f8a:	e841 2300 	strex	r3, r2, [r1]
 8008f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d1e3      	bne.n	8008f5e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	2220      	movs	r2, #32
 8008f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	330c      	adds	r3, #12
 8008faa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fac:	693b      	ldr	r3, [r7, #16]
 8008fae:	e853 3f00 	ldrex	r3, [r3]
 8008fb2:	60fb      	str	r3, [r7, #12]
   return(result);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	f023 0310 	bic.w	r3, r3, #16
 8008fba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	330c      	adds	r3, #12
 8008fc4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008fc8:	61fa      	str	r2, [r7, #28]
 8008fca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fcc:	69b9      	ldr	r1, [r7, #24]
 8008fce:	69fa      	ldr	r2, [r7, #28]
 8008fd0:	e841 2300 	strex	r3, r2, [r1]
 8008fd4:	617b      	str	r3, [r7, #20]
   return(result);
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d1e3      	bne.n	8008fa4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	2202      	movs	r2, #2
 8008fe0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008fe2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008fe6:	4619      	mov	r1, r3
 8008fe8:	6878      	ldr	r0, [r7, #4]
 8008fea:	f000 f847 	bl	800907c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008fee:	e023      	b.n	8009038 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008ff0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d009      	beq.n	8009010 <HAL_UART_IRQHandler+0x524>
 8008ffc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009000:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009004:	2b00      	cmp	r3, #0
 8009006:	d003      	beq.n	8009010 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009008:	6878      	ldr	r0, [r7, #4]
 800900a:	f000 f910 	bl	800922e <UART_Transmit_IT>
    return;
 800900e:	e014      	b.n	800903a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009010:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009018:	2b00      	cmp	r3, #0
 800901a:	d00e      	beq.n	800903a <HAL_UART_IRQHandler+0x54e>
 800901c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009024:	2b00      	cmp	r3, #0
 8009026:	d008      	beq.n	800903a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f000 f950 	bl	80092ce <UART_EndTransmit_IT>
    return;
 800902e:	e004      	b.n	800903a <HAL_UART_IRQHandler+0x54e>
    return;
 8009030:	bf00      	nop
 8009032:	e002      	b.n	800903a <HAL_UART_IRQHandler+0x54e>
      return;
 8009034:	bf00      	nop
 8009036:	e000      	b.n	800903a <HAL_UART_IRQHandler+0x54e>
      return;
 8009038:	bf00      	nop
  }
}
 800903a:	37e8      	adds	r7, #232	@ 0xe8
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}

08009040 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009040:	b480      	push	{r7}
 8009042:	b083      	sub	sp, #12
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009048:	bf00      	nop
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009054:	b480      	push	{r7}
 8009056:	b083      	sub	sp, #12
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800905c:	bf00      	nop
 800905e:	370c      	adds	r7, #12
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr

08009068 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009068:	b480      	push	{r7}
 800906a:	b083      	sub	sp, #12
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009070:	bf00      	nop
 8009072:	370c      	adds	r7, #12
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800907c:	b480      	push	{r7}
 800907e:	b083      	sub	sp, #12
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
 8009084:	460b      	mov	r3, r1
 8009086:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009088:	bf00      	nop
 800908a:	370c      	adds	r7, #12
 800908c:	46bd      	mov	sp, r7
 800908e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009092:	4770      	bx	lr

08009094 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009094:	b580      	push	{r7, lr}
 8009096:	b086      	sub	sp, #24
 8009098:	af00      	add	r7, sp, #0
 800909a:	60f8      	str	r0, [r7, #12]
 800909c:	60b9      	str	r1, [r7, #8]
 800909e:	603b      	str	r3, [r7, #0]
 80090a0:	4613      	mov	r3, r2
 80090a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80090a4:	e03b      	b.n	800911e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80090a6:	6a3b      	ldr	r3, [r7, #32]
 80090a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090ac:	d037      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090ae:	f7fc f897 	bl	80051e0 <HAL_GetTick>
 80090b2:	4602      	mov	r2, r0
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	1ad3      	subs	r3, r2, r3
 80090b8:	6a3a      	ldr	r2, [r7, #32]
 80090ba:	429a      	cmp	r2, r3
 80090bc:	d302      	bcc.n	80090c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80090be:	6a3b      	ldr	r3, [r7, #32]
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d101      	bne.n	80090c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80090c4:	2303      	movs	r3, #3
 80090c6:	e03a      	b.n	800913e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	68db      	ldr	r3, [r3, #12]
 80090ce:	f003 0304 	and.w	r3, r3, #4
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d023      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0x8a>
 80090d6:	68bb      	ldr	r3, [r7, #8]
 80090d8:	2b80      	cmp	r3, #128	@ 0x80
 80090da:	d020      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0x8a>
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	2b40      	cmp	r3, #64	@ 0x40
 80090e0:	d01d      	beq.n	800911e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f003 0308 	and.w	r3, r3, #8
 80090ec:	2b08      	cmp	r3, #8
 80090ee:	d116      	bne.n	800911e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80090f0:	2300      	movs	r3, #0
 80090f2:	617b      	str	r3, [r7, #20]
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	617b      	str	r3, [r7, #20]
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	617b      	str	r3, [r7, #20]
 8009104:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009106:	68f8      	ldr	r0, [r7, #12]
 8009108:	f000 f81d 	bl	8009146 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2208      	movs	r2, #8
 8009110:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2200      	movs	r2, #0
 8009116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800911a:	2301      	movs	r3, #1
 800911c:	e00f      	b.n	800913e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	681a      	ldr	r2, [r3, #0]
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	4013      	ands	r3, r2
 8009128:	68ba      	ldr	r2, [r7, #8]
 800912a:	429a      	cmp	r2, r3
 800912c:	bf0c      	ite	eq
 800912e:	2301      	moveq	r3, #1
 8009130:	2300      	movne	r3, #0
 8009132:	b2db      	uxtb	r3, r3
 8009134:	461a      	mov	r2, r3
 8009136:	79fb      	ldrb	r3, [r7, #7]
 8009138:	429a      	cmp	r2, r3
 800913a:	d0b4      	beq.n	80090a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800913c:	2300      	movs	r3, #0
}
 800913e:	4618      	mov	r0, r3
 8009140:	3718      	adds	r7, #24
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}

08009146 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009146:	b480      	push	{r7}
 8009148:	b095      	sub	sp, #84	@ 0x54
 800914a:	af00      	add	r7, sp, #0
 800914c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	330c      	adds	r3, #12
 8009154:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009158:	e853 3f00 	ldrex	r3, [r3]
 800915c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800915e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009160:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009164:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	330c      	adds	r3, #12
 800916c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800916e:	643a      	str	r2, [r7, #64]	@ 0x40
 8009170:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009172:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009174:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009176:	e841 2300 	strex	r3, r2, [r1]
 800917a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800917c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800917e:	2b00      	cmp	r3, #0
 8009180:	d1e5      	bne.n	800914e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	3314      	adds	r3, #20
 8009188:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800918a:	6a3b      	ldr	r3, [r7, #32]
 800918c:	e853 3f00 	ldrex	r3, [r3]
 8009190:	61fb      	str	r3, [r7, #28]
   return(result);
 8009192:	69fb      	ldr	r3, [r7, #28]
 8009194:	f023 0301 	bic.w	r3, r3, #1
 8009198:	64bb      	str	r3, [r7, #72]	@ 0x48
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	3314      	adds	r3, #20
 80091a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80091a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80091a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80091a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80091aa:	e841 2300 	strex	r3, r2, [r1]
 80091ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80091b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d1e5      	bne.n	8009182 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091ba:	2b01      	cmp	r3, #1
 80091bc:	d119      	bne.n	80091f2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	330c      	adds	r3, #12
 80091c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	e853 3f00 	ldrex	r3, [r3]
 80091cc:	60bb      	str	r3, [r7, #8]
   return(result);
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	f023 0310 	bic.w	r3, r3, #16
 80091d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	330c      	adds	r3, #12
 80091dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80091de:	61ba      	str	r2, [r7, #24]
 80091e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e2:	6979      	ldr	r1, [r7, #20]
 80091e4:	69ba      	ldr	r2, [r7, #24]
 80091e6:	e841 2300 	strex	r3, r2, [r1]
 80091ea:	613b      	str	r3, [r7, #16]
   return(result);
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d1e5      	bne.n	80091be <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2220      	movs	r2, #32
 80091f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2200      	movs	r2, #0
 80091fe:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009200:	bf00      	nop
 8009202:	3754      	adds	r7, #84	@ 0x54
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr

0800920c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b084      	sub	sp, #16
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009218:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2200      	movs	r2, #0
 800921e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009220:	68f8      	ldr	r0, [r7, #12]
 8009222:	f7ff ff21 	bl	8009068 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009226:	bf00      	nop
 8009228:	3710      	adds	r7, #16
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}

0800922e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800922e:	b480      	push	{r7}
 8009230:	b085      	sub	sp, #20
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800923c:	b2db      	uxtb	r3, r3
 800923e:	2b21      	cmp	r3, #33	@ 0x21
 8009240:	d13e      	bne.n	80092c0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	689b      	ldr	r3, [r3, #8]
 8009246:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800924a:	d114      	bne.n	8009276 <UART_Transmit_IT+0x48>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	691b      	ldr	r3, [r3, #16]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d110      	bne.n	8009276 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6a1b      	ldr	r3, [r3, #32]
 8009258:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	881b      	ldrh	r3, [r3, #0]
 800925e:	461a      	mov	r2, r3
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009268:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6a1b      	ldr	r3, [r3, #32]
 800926e:	1c9a      	adds	r2, r3, #2
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	621a      	str	r2, [r3, #32]
 8009274:	e008      	b.n	8009288 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	6a1b      	ldr	r3, [r3, #32]
 800927a:	1c59      	adds	r1, r3, #1
 800927c:	687a      	ldr	r2, [r7, #4]
 800927e:	6211      	str	r1, [r2, #32]
 8009280:	781a      	ldrb	r2, [r3, #0]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800928c:	b29b      	uxth	r3, r3
 800928e:	3b01      	subs	r3, #1
 8009290:	b29b      	uxth	r3, r3
 8009292:	687a      	ldr	r2, [r7, #4]
 8009294:	4619      	mov	r1, r3
 8009296:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009298:	2b00      	cmp	r3, #0
 800929a:	d10f      	bne.n	80092bc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	68da      	ldr	r2, [r3, #12]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80092aa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	68da      	ldr	r2, [r3, #12]
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80092ba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80092bc:	2300      	movs	r3, #0
 80092be:	e000      	b.n	80092c2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80092c0:	2302      	movs	r3, #2
  }
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3714      	adds	r7, #20
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr

080092ce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80092ce:	b580      	push	{r7, lr}
 80092d0:	b082      	sub	sp, #8
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	68da      	ldr	r2, [r3, #12]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80092e4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2220      	movs	r2, #32
 80092ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f7ff fea6 	bl	8009040 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80092f4:	2300      	movs	r3, #0
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	3708      	adds	r7, #8
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd80      	pop	{r7, pc}

080092fe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80092fe:	b580      	push	{r7, lr}
 8009300:	b08c      	sub	sp, #48	@ 0x30
 8009302:	af00      	add	r7, sp, #0
 8009304:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8009306:	2300      	movs	r3, #0
 8009308:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800930a:	2300      	movs	r3, #0
 800930c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009314:	b2db      	uxtb	r3, r3
 8009316:	2b22      	cmp	r3, #34	@ 0x22
 8009318:	f040 80aa 	bne.w	8009470 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	689b      	ldr	r3, [r3, #8]
 8009320:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009324:	d115      	bne.n	8009352 <UART_Receive_IT+0x54>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	691b      	ldr	r3, [r3, #16]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d111      	bne.n	8009352 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009332:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	685b      	ldr	r3, [r3, #4]
 800933a:	b29b      	uxth	r3, r3
 800933c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009340:	b29a      	uxth	r2, r3
 8009342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009344:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800934a:	1c9a      	adds	r2, r3, #2
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	629a      	str	r2, [r3, #40]	@ 0x28
 8009350:	e024      	b.n	800939c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009356:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009360:	d007      	beq.n	8009372 <UART_Receive_IT+0x74>
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	689b      	ldr	r3, [r3, #8]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d10a      	bne.n	8009380 <UART_Receive_IT+0x82>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	691b      	ldr	r3, [r3, #16]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d106      	bne.n	8009380 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	b2da      	uxtb	r2, r3
 800937a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800937c:	701a      	strb	r2, [r3, #0]
 800937e:	e008      	b.n	8009392 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	685b      	ldr	r3, [r3, #4]
 8009386:	b2db      	uxtb	r3, r3
 8009388:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800938c:	b2da      	uxtb	r2, r3
 800938e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009390:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009396:	1c5a      	adds	r2, r3, #1
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	3b01      	subs	r3, #1
 80093a4:	b29b      	uxth	r3, r3
 80093a6:	687a      	ldr	r2, [r7, #4]
 80093a8:	4619      	mov	r1, r3
 80093aa:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d15d      	bne.n	800946c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	68da      	ldr	r2, [r3, #12]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f022 0220 	bic.w	r2, r2, #32
 80093be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	68da      	ldr	r2, [r3, #12]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80093ce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	695a      	ldr	r2, [r3, #20]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f022 0201 	bic.w	r2, r2, #1
 80093de:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2220      	movs	r2, #32
 80093e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093f2:	2b01      	cmp	r3, #1
 80093f4:	d135      	bne.n	8009462 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	2200      	movs	r2, #0
 80093fa:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	330c      	adds	r3, #12
 8009402:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	e853 3f00 	ldrex	r3, [r3]
 800940a:	613b      	str	r3, [r7, #16]
   return(result);
 800940c:	693b      	ldr	r3, [r7, #16]
 800940e:	f023 0310 	bic.w	r3, r3, #16
 8009412:	627b      	str	r3, [r7, #36]	@ 0x24
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	330c      	adds	r3, #12
 800941a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800941c:	623a      	str	r2, [r7, #32]
 800941e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009420:	69f9      	ldr	r1, [r7, #28]
 8009422:	6a3a      	ldr	r2, [r7, #32]
 8009424:	e841 2300 	strex	r3, r2, [r1]
 8009428:	61bb      	str	r3, [r7, #24]
   return(result);
 800942a:	69bb      	ldr	r3, [r7, #24]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d1e5      	bne.n	80093fc <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f003 0310 	and.w	r3, r3, #16
 800943a:	2b10      	cmp	r3, #16
 800943c:	d10a      	bne.n	8009454 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800943e:	2300      	movs	r3, #0
 8009440:	60fb      	str	r3, [r7, #12]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	60fb      	str	r3, [r7, #12]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	685b      	ldr	r3, [r3, #4]
 8009450:	60fb      	str	r3, [r7, #12]
 8009452:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009458:	4619      	mov	r1, r3
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f7ff fe0e 	bl	800907c <HAL_UARTEx_RxEventCallback>
 8009460:	e002      	b.n	8009468 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f7ff fdf6 	bl	8009054 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009468:	2300      	movs	r3, #0
 800946a:	e002      	b.n	8009472 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800946c:	2300      	movs	r3, #0
 800946e:	e000      	b.n	8009472 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009470:	2302      	movs	r3, #2
  }
}
 8009472:	4618      	mov	r0, r3
 8009474:	3730      	adds	r7, #48	@ 0x30
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}
	...

0800947c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800947c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009480:	b0c0      	sub	sp, #256	@ 0x100
 8009482:	af00      	add	r7, sp, #0
 8009484:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	691b      	ldr	r3, [r3, #16]
 8009490:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009498:	68d9      	ldr	r1, [r3, #12]
 800949a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800949e:	681a      	ldr	r2, [r3, #0]
 80094a0:	ea40 0301 	orr.w	r3, r0, r1
 80094a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80094a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094aa:	689a      	ldr	r2, [r3, #8]
 80094ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094b0:	691b      	ldr	r3, [r3, #16]
 80094b2:	431a      	orrs	r2, r3
 80094b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094b8:	695b      	ldr	r3, [r3, #20]
 80094ba:	431a      	orrs	r2, r3
 80094bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094c0:	69db      	ldr	r3, [r3, #28]
 80094c2:	4313      	orrs	r3, r2
 80094c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80094c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	68db      	ldr	r3, [r3, #12]
 80094d0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80094d4:	f021 010c 	bic.w	r1, r1, #12
 80094d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094dc:	681a      	ldr	r2, [r3, #0]
 80094de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80094e2:	430b      	orrs	r3, r1
 80094e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80094e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	695b      	ldr	r3, [r3, #20]
 80094ee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80094f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094f6:	6999      	ldr	r1, [r3, #24]
 80094f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094fc:	681a      	ldr	r2, [r3, #0]
 80094fe:	ea40 0301 	orr.w	r3, r0, r1
 8009502:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009508:	681a      	ldr	r2, [r3, #0]
 800950a:	4b8f      	ldr	r3, [pc, #572]	@ (8009748 <UART_SetConfig+0x2cc>)
 800950c:	429a      	cmp	r2, r3
 800950e:	d005      	beq.n	800951c <UART_SetConfig+0xa0>
 8009510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009514:	681a      	ldr	r2, [r3, #0]
 8009516:	4b8d      	ldr	r3, [pc, #564]	@ (800974c <UART_SetConfig+0x2d0>)
 8009518:	429a      	cmp	r2, r3
 800951a:	d104      	bne.n	8009526 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800951c:	f7fd fe52 	bl	80071c4 <HAL_RCC_GetPCLK2Freq>
 8009520:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009524:	e003      	b.n	800952e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009526:	f7fd fe39 	bl	800719c <HAL_RCC_GetPCLK1Freq>
 800952a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800952e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009532:	69db      	ldr	r3, [r3, #28]
 8009534:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009538:	f040 810c 	bne.w	8009754 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800953c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009540:	2200      	movs	r2, #0
 8009542:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009546:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800954a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800954e:	4622      	mov	r2, r4
 8009550:	462b      	mov	r3, r5
 8009552:	1891      	adds	r1, r2, r2
 8009554:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009556:	415b      	adcs	r3, r3
 8009558:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800955a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800955e:	4621      	mov	r1, r4
 8009560:	eb12 0801 	adds.w	r8, r2, r1
 8009564:	4629      	mov	r1, r5
 8009566:	eb43 0901 	adc.w	r9, r3, r1
 800956a:	f04f 0200 	mov.w	r2, #0
 800956e:	f04f 0300 	mov.w	r3, #0
 8009572:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009576:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800957a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800957e:	4690      	mov	r8, r2
 8009580:	4699      	mov	r9, r3
 8009582:	4623      	mov	r3, r4
 8009584:	eb18 0303 	adds.w	r3, r8, r3
 8009588:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800958c:	462b      	mov	r3, r5
 800958e:	eb49 0303 	adc.w	r3, r9, r3
 8009592:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800959a:	685b      	ldr	r3, [r3, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80095a2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80095a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80095aa:	460b      	mov	r3, r1
 80095ac:	18db      	adds	r3, r3, r3
 80095ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80095b0:	4613      	mov	r3, r2
 80095b2:	eb42 0303 	adc.w	r3, r2, r3
 80095b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80095b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80095bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80095c0:	f7f7 fb62 	bl	8000c88 <__aeabi_uldivmod>
 80095c4:	4602      	mov	r2, r0
 80095c6:	460b      	mov	r3, r1
 80095c8:	4b61      	ldr	r3, [pc, #388]	@ (8009750 <UART_SetConfig+0x2d4>)
 80095ca:	fba3 2302 	umull	r2, r3, r3, r2
 80095ce:	095b      	lsrs	r3, r3, #5
 80095d0:	011c      	lsls	r4, r3, #4
 80095d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095d6:	2200      	movs	r2, #0
 80095d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80095dc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80095e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80095e4:	4642      	mov	r2, r8
 80095e6:	464b      	mov	r3, r9
 80095e8:	1891      	adds	r1, r2, r2
 80095ea:	64b9      	str	r1, [r7, #72]	@ 0x48
 80095ec:	415b      	adcs	r3, r3
 80095ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80095f4:	4641      	mov	r1, r8
 80095f6:	eb12 0a01 	adds.w	sl, r2, r1
 80095fa:	4649      	mov	r1, r9
 80095fc:	eb43 0b01 	adc.w	fp, r3, r1
 8009600:	f04f 0200 	mov.w	r2, #0
 8009604:	f04f 0300 	mov.w	r3, #0
 8009608:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800960c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009610:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009614:	4692      	mov	sl, r2
 8009616:	469b      	mov	fp, r3
 8009618:	4643      	mov	r3, r8
 800961a:	eb1a 0303 	adds.w	r3, sl, r3
 800961e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009622:	464b      	mov	r3, r9
 8009624:	eb4b 0303 	adc.w	r3, fp, r3
 8009628:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800962c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	2200      	movs	r2, #0
 8009634:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009638:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800963c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009640:	460b      	mov	r3, r1
 8009642:	18db      	adds	r3, r3, r3
 8009644:	643b      	str	r3, [r7, #64]	@ 0x40
 8009646:	4613      	mov	r3, r2
 8009648:	eb42 0303 	adc.w	r3, r2, r3
 800964c:	647b      	str	r3, [r7, #68]	@ 0x44
 800964e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009652:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009656:	f7f7 fb17 	bl	8000c88 <__aeabi_uldivmod>
 800965a:	4602      	mov	r2, r0
 800965c:	460b      	mov	r3, r1
 800965e:	4611      	mov	r1, r2
 8009660:	4b3b      	ldr	r3, [pc, #236]	@ (8009750 <UART_SetConfig+0x2d4>)
 8009662:	fba3 2301 	umull	r2, r3, r3, r1
 8009666:	095b      	lsrs	r3, r3, #5
 8009668:	2264      	movs	r2, #100	@ 0x64
 800966a:	fb02 f303 	mul.w	r3, r2, r3
 800966e:	1acb      	subs	r3, r1, r3
 8009670:	00db      	lsls	r3, r3, #3
 8009672:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009676:	4b36      	ldr	r3, [pc, #216]	@ (8009750 <UART_SetConfig+0x2d4>)
 8009678:	fba3 2302 	umull	r2, r3, r3, r2
 800967c:	095b      	lsrs	r3, r3, #5
 800967e:	005b      	lsls	r3, r3, #1
 8009680:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009684:	441c      	add	r4, r3
 8009686:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800968a:	2200      	movs	r2, #0
 800968c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009690:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009694:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009698:	4642      	mov	r2, r8
 800969a:	464b      	mov	r3, r9
 800969c:	1891      	adds	r1, r2, r2
 800969e:	63b9      	str	r1, [r7, #56]	@ 0x38
 80096a0:	415b      	adcs	r3, r3
 80096a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80096a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80096a8:	4641      	mov	r1, r8
 80096aa:	1851      	adds	r1, r2, r1
 80096ac:	6339      	str	r1, [r7, #48]	@ 0x30
 80096ae:	4649      	mov	r1, r9
 80096b0:	414b      	adcs	r3, r1
 80096b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80096b4:	f04f 0200 	mov.w	r2, #0
 80096b8:	f04f 0300 	mov.w	r3, #0
 80096bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80096c0:	4659      	mov	r1, fp
 80096c2:	00cb      	lsls	r3, r1, #3
 80096c4:	4651      	mov	r1, sl
 80096c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80096ca:	4651      	mov	r1, sl
 80096cc:	00ca      	lsls	r2, r1, #3
 80096ce:	4610      	mov	r0, r2
 80096d0:	4619      	mov	r1, r3
 80096d2:	4603      	mov	r3, r0
 80096d4:	4642      	mov	r2, r8
 80096d6:	189b      	adds	r3, r3, r2
 80096d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80096dc:	464b      	mov	r3, r9
 80096de:	460a      	mov	r2, r1
 80096e0:	eb42 0303 	adc.w	r3, r2, r3
 80096e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80096e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	2200      	movs	r2, #0
 80096f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80096f4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80096f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80096fc:	460b      	mov	r3, r1
 80096fe:	18db      	adds	r3, r3, r3
 8009700:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009702:	4613      	mov	r3, r2
 8009704:	eb42 0303 	adc.w	r3, r2, r3
 8009708:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800970a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800970e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009712:	f7f7 fab9 	bl	8000c88 <__aeabi_uldivmod>
 8009716:	4602      	mov	r2, r0
 8009718:	460b      	mov	r3, r1
 800971a:	4b0d      	ldr	r3, [pc, #52]	@ (8009750 <UART_SetConfig+0x2d4>)
 800971c:	fba3 1302 	umull	r1, r3, r3, r2
 8009720:	095b      	lsrs	r3, r3, #5
 8009722:	2164      	movs	r1, #100	@ 0x64
 8009724:	fb01 f303 	mul.w	r3, r1, r3
 8009728:	1ad3      	subs	r3, r2, r3
 800972a:	00db      	lsls	r3, r3, #3
 800972c:	3332      	adds	r3, #50	@ 0x32
 800972e:	4a08      	ldr	r2, [pc, #32]	@ (8009750 <UART_SetConfig+0x2d4>)
 8009730:	fba2 2303 	umull	r2, r3, r2, r3
 8009734:	095b      	lsrs	r3, r3, #5
 8009736:	f003 0207 	and.w	r2, r3, #7
 800973a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	4422      	add	r2, r4
 8009742:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009744:	e106      	b.n	8009954 <UART_SetConfig+0x4d8>
 8009746:	bf00      	nop
 8009748:	40011000 	.word	0x40011000
 800974c:	40011400 	.word	0x40011400
 8009750:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009754:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009758:	2200      	movs	r2, #0
 800975a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800975e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009762:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009766:	4642      	mov	r2, r8
 8009768:	464b      	mov	r3, r9
 800976a:	1891      	adds	r1, r2, r2
 800976c:	6239      	str	r1, [r7, #32]
 800976e:	415b      	adcs	r3, r3
 8009770:	627b      	str	r3, [r7, #36]	@ 0x24
 8009772:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009776:	4641      	mov	r1, r8
 8009778:	1854      	adds	r4, r2, r1
 800977a:	4649      	mov	r1, r9
 800977c:	eb43 0501 	adc.w	r5, r3, r1
 8009780:	f04f 0200 	mov.w	r2, #0
 8009784:	f04f 0300 	mov.w	r3, #0
 8009788:	00eb      	lsls	r3, r5, #3
 800978a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800978e:	00e2      	lsls	r2, r4, #3
 8009790:	4614      	mov	r4, r2
 8009792:	461d      	mov	r5, r3
 8009794:	4643      	mov	r3, r8
 8009796:	18e3      	adds	r3, r4, r3
 8009798:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800979c:	464b      	mov	r3, r9
 800979e:	eb45 0303 	adc.w	r3, r5, r3
 80097a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80097a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	2200      	movs	r2, #0
 80097ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80097b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80097b6:	f04f 0200 	mov.w	r2, #0
 80097ba:	f04f 0300 	mov.w	r3, #0
 80097be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80097c2:	4629      	mov	r1, r5
 80097c4:	008b      	lsls	r3, r1, #2
 80097c6:	4621      	mov	r1, r4
 80097c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80097cc:	4621      	mov	r1, r4
 80097ce:	008a      	lsls	r2, r1, #2
 80097d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80097d4:	f7f7 fa58 	bl	8000c88 <__aeabi_uldivmod>
 80097d8:	4602      	mov	r2, r0
 80097da:	460b      	mov	r3, r1
 80097dc:	4b60      	ldr	r3, [pc, #384]	@ (8009960 <UART_SetConfig+0x4e4>)
 80097de:	fba3 2302 	umull	r2, r3, r3, r2
 80097e2:	095b      	lsrs	r3, r3, #5
 80097e4:	011c      	lsls	r4, r3, #4
 80097e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097ea:	2200      	movs	r2, #0
 80097ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80097f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80097f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80097f8:	4642      	mov	r2, r8
 80097fa:	464b      	mov	r3, r9
 80097fc:	1891      	adds	r1, r2, r2
 80097fe:	61b9      	str	r1, [r7, #24]
 8009800:	415b      	adcs	r3, r3
 8009802:	61fb      	str	r3, [r7, #28]
 8009804:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009808:	4641      	mov	r1, r8
 800980a:	1851      	adds	r1, r2, r1
 800980c:	6139      	str	r1, [r7, #16]
 800980e:	4649      	mov	r1, r9
 8009810:	414b      	adcs	r3, r1
 8009812:	617b      	str	r3, [r7, #20]
 8009814:	f04f 0200 	mov.w	r2, #0
 8009818:	f04f 0300 	mov.w	r3, #0
 800981c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009820:	4659      	mov	r1, fp
 8009822:	00cb      	lsls	r3, r1, #3
 8009824:	4651      	mov	r1, sl
 8009826:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800982a:	4651      	mov	r1, sl
 800982c:	00ca      	lsls	r2, r1, #3
 800982e:	4610      	mov	r0, r2
 8009830:	4619      	mov	r1, r3
 8009832:	4603      	mov	r3, r0
 8009834:	4642      	mov	r2, r8
 8009836:	189b      	adds	r3, r3, r2
 8009838:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800983c:	464b      	mov	r3, r9
 800983e:	460a      	mov	r2, r1
 8009840:	eb42 0303 	adc.w	r3, r2, r3
 8009844:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	2200      	movs	r2, #0
 8009850:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009852:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009854:	f04f 0200 	mov.w	r2, #0
 8009858:	f04f 0300 	mov.w	r3, #0
 800985c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009860:	4649      	mov	r1, r9
 8009862:	008b      	lsls	r3, r1, #2
 8009864:	4641      	mov	r1, r8
 8009866:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800986a:	4641      	mov	r1, r8
 800986c:	008a      	lsls	r2, r1, #2
 800986e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009872:	f7f7 fa09 	bl	8000c88 <__aeabi_uldivmod>
 8009876:	4602      	mov	r2, r0
 8009878:	460b      	mov	r3, r1
 800987a:	4611      	mov	r1, r2
 800987c:	4b38      	ldr	r3, [pc, #224]	@ (8009960 <UART_SetConfig+0x4e4>)
 800987e:	fba3 2301 	umull	r2, r3, r3, r1
 8009882:	095b      	lsrs	r3, r3, #5
 8009884:	2264      	movs	r2, #100	@ 0x64
 8009886:	fb02 f303 	mul.w	r3, r2, r3
 800988a:	1acb      	subs	r3, r1, r3
 800988c:	011b      	lsls	r3, r3, #4
 800988e:	3332      	adds	r3, #50	@ 0x32
 8009890:	4a33      	ldr	r2, [pc, #204]	@ (8009960 <UART_SetConfig+0x4e4>)
 8009892:	fba2 2303 	umull	r2, r3, r2, r3
 8009896:	095b      	lsrs	r3, r3, #5
 8009898:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800989c:	441c      	add	r4, r3
 800989e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098a2:	2200      	movs	r2, #0
 80098a4:	673b      	str	r3, [r7, #112]	@ 0x70
 80098a6:	677a      	str	r2, [r7, #116]	@ 0x74
 80098a8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80098ac:	4642      	mov	r2, r8
 80098ae:	464b      	mov	r3, r9
 80098b0:	1891      	adds	r1, r2, r2
 80098b2:	60b9      	str	r1, [r7, #8]
 80098b4:	415b      	adcs	r3, r3
 80098b6:	60fb      	str	r3, [r7, #12]
 80098b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80098bc:	4641      	mov	r1, r8
 80098be:	1851      	adds	r1, r2, r1
 80098c0:	6039      	str	r1, [r7, #0]
 80098c2:	4649      	mov	r1, r9
 80098c4:	414b      	adcs	r3, r1
 80098c6:	607b      	str	r3, [r7, #4]
 80098c8:	f04f 0200 	mov.w	r2, #0
 80098cc:	f04f 0300 	mov.w	r3, #0
 80098d0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80098d4:	4659      	mov	r1, fp
 80098d6:	00cb      	lsls	r3, r1, #3
 80098d8:	4651      	mov	r1, sl
 80098da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80098de:	4651      	mov	r1, sl
 80098e0:	00ca      	lsls	r2, r1, #3
 80098e2:	4610      	mov	r0, r2
 80098e4:	4619      	mov	r1, r3
 80098e6:	4603      	mov	r3, r0
 80098e8:	4642      	mov	r2, r8
 80098ea:	189b      	adds	r3, r3, r2
 80098ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80098ee:	464b      	mov	r3, r9
 80098f0:	460a      	mov	r2, r1
 80098f2:	eb42 0303 	adc.w	r3, r2, r3
 80098f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80098f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	2200      	movs	r2, #0
 8009900:	663b      	str	r3, [r7, #96]	@ 0x60
 8009902:	667a      	str	r2, [r7, #100]	@ 0x64
 8009904:	f04f 0200 	mov.w	r2, #0
 8009908:	f04f 0300 	mov.w	r3, #0
 800990c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009910:	4649      	mov	r1, r9
 8009912:	008b      	lsls	r3, r1, #2
 8009914:	4641      	mov	r1, r8
 8009916:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800991a:	4641      	mov	r1, r8
 800991c:	008a      	lsls	r2, r1, #2
 800991e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009922:	f7f7 f9b1 	bl	8000c88 <__aeabi_uldivmod>
 8009926:	4602      	mov	r2, r0
 8009928:	460b      	mov	r3, r1
 800992a:	4b0d      	ldr	r3, [pc, #52]	@ (8009960 <UART_SetConfig+0x4e4>)
 800992c:	fba3 1302 	umull	r1, r3, r3, r2
 8009930:	095b      	lsrs	r3, r3, #5
 8009932:	2164      	movs	r1, #100	@ 0x64
 8009934:	fb01 f303 	mul.w	r3, r1, r3
 8009938:	1ad3      	subs	r3, r2, r3
 800993a:	011b      	lsls	r3, r3, #4
 800993c:	3332      	adds	r3, #50	@ 0x32
 800993e:	4a08      	ldr	r2, [pc, #32]	@ (8009960 <UART_SetConfig+0x4e4>)
 8009940:	fba2 2303 	umull	r2, r3, r2, r3
 8009944:	095b      	lsrs	r3, r3, #5
 8009946:	f003 020f 	and.w	r2, r3, #15
 800994a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4422      	add	r2, r4
 8009952:	609a      	str	r2, [r3, #8]
}
 8009954:	bf00      	nop
 8009956:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800995a:	46bd      	mov	sp, r7
 800995c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009960:	51eb851f 	.word	0x51eb851f

08009964 <__cvt>:
 8009964:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009968:	ec57 6b10 	vmov	r6, r7, d0
 800996c:	2f00      	cmp	r7, #0
 800996e:	460c      	mov	r4, r1
 8009970:	4619      	mov	r1, r3
 8009972:	463b      	mov	r3, r7
 8009974:	bfbb      	ittet	lt
 8009976:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800997a:	461f      	movlt	r7, r3
 800997c:	2300      	movge	r3, #0
 800997e:	232d      	movlt	r3, #45	@ 0x2d
 8009980:	700b      	strb	r3, [r1, #0]
 8009982:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009984:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009988:	4691      	mov	r9, r2
 800998a:	f023 0820 	bic.w	r8, r3, #32
 800998e:	bfbc      	itt	lt
 8009990:	4632      	movlt	r2, r6
 8009992:	4616      	movlt	r6, r2
 8009994:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009998:	d005      	beq.n	80099a6 <__cvt+0x42>
 800999a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800999e:	d100      	bne.n	80099a2 <__cvt+0x3e>
 80099a0:	3401      	adds	r4, #1
 80099a2:	2102      	movs	r1, #2
 80099a4:	e000      	b.n	80099a8 <__cvt+0x44>
 80099a6:	2103      	movs	r1, #3
 80099a8:	ab03      	add	r3, sp, #12
 80099aa:	9301      	str	r3, [sp, #4]
 80099ac:	ab02      	add	r3, sp, #8
 80099ae:	9300      	str	r3, [sp, #0]
 80099b0:	ec47 6b10 	vmov	d0, r6, r7
 80099b4:	4653      	mov	r3, sl
 80099b6:	4622      	mov	r2, r4
 80099b8:	f001 f982 	bl	800acc0 <_dtoa_r>
 80099bc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80099c0:	4605      	mov	r5, r0
 80099c2:	d119      	bne.n	80099f8 <__cvt+0x94>
 80099c4:	f019 0f01 	tst.w	r9, #1
 80099c8:	d00e      	beq.n	80099e8 <__cvt+0x84>
 80099ca:	eb00 0904 	add.w	r9, r0, r4
 80099ce:	2200      	movs	r2, #0
 80099d0:	2300      	movs	r3, #0
 80099d2:	4630      	mov	r0, r6
 80099d4:	4639      	mov	r1, r7
 80099d6:	f7f7 f877 	bl	8000ac8 <__aeabi_dcmpeq>
 80099da:	b108      	cbz	r0, 80099e0 <__cvt+0x7c>
 80099dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80099e0:	2230      	movs	r2, #48	@ 0x30
 80099e2:	9b03      	ldr	r3, [sp, #12]
 80099e4:	454b      	cmp	r3, r9
 80099e6:	d31e      	bcc.n	8009a26 <__cvt+0xc2>
 80099e8:	9b03      	ldr	r3, [sp, #12]
 80099ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80099ec:	1b5b      	subs	r3, r3, r5
 80099ee:	4628      	mov	r0, r5
 80099f0:	6013      	str	r3, [r2, #0]
 80099f2:	b004      	add	sp, #16
 80099f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80099fc:	eb00 0904 	add.w	r9, r0, r4
 8009a00:	d1e5      	bne.n	80099ce <__cvt+0x6a>
 8009a02:	7803      	ldrb	r3, [r0, #0]
 8009a04:	2b30      	cmp	r3, #48	@ 0x30
 8009a06:	d10a      	bne.n	8009a1e <__cvt+0xba>
 8009a08:	2200      	movs	r2, #0
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	4630      	mov	r0, r6
 8009a0e:	4639      	mov	r1, r7
 8009a10:	f7f7 f85a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a14:	b918      	cbnz	r0, 8009a1e <__cvt+0xba>
 8009a16:	f1c4 0401 	rsb	r4, r4, #1
 8009a1a:	f8ca 4000 	str.w	r4, [sl]
 8009a1e:	f8da 3000 	ldr.w	r3, [sl]
 8009a22:	4499      	add	r9, r3
 8009a24:	e7d3      	b.n	80099ce <__cvt+0x6a>
 8009a26:	1c59      	adds	r1, r3, #1
 8009a28:	9103      	str	r1, [sp, #12]
 8009a2a:	701a      	strb	r2, [r3, #0]
 8009a2c:	e7d9      	b.n	80099e2 <__cvt+0x7e>

08009a2e <__exponent>:
 8009a2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a30:	2900      	cmp	r1, #0
 8009a32:	bfba      	itte	lt
 8009a34:	4249      	neglt	r1, r1
 8009a36:	232d      	movlt	r3, #45	@ 0x2d
 8009a38:	232b      	movge	r3, #43	@ 0x2b
 8009a3a:	2909      	cmp	r1, #9
 8009a3c:	7002      	strb	r2, [r0, #0]
 8009a3e:	7043      	strb	r3, [r0, #1]
 8009a40:	dd29      	ble.n	8009a96 <__exponent+0x68>
 8009a42:	f10d 0307 	add.w	r3, sp, #7
 8009a46:	461d      	mov	r5, r3
 8009a48:	270a      	movs	r7, #10
 8009a4a:	461a      	mov	r2, r3
 8009a4c:	fbb1 f6f7 	udiv	r6, r1, r7
 8009a50:	fb07 1416 	mls	r4, r7, r6, r1
 8009a54:	3430      	adds	r4, #48	@ 0x30
 8009a56:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009a5a:	460c      	mov	r4, r1
 8009a5c:	2c63      	cmp	r4, #99	@ 0x63
 8009a5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8009a62:	4631      	mov	r1, r6
 8009a64:	dcf1      	bgt.n	8009a4a <__exponent+0x1c>
 8009a66:	3130      	adds	r1, #48	@ 0x30
 8009a68:	1e94      	subs	r4, r2, #2
 8009a6a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009a6e:	1c41      	adds	r1, r0, #1
 8009a70:	4623      	mov	r3, r4
 8009a72:	42ab      	cmp	r3, r5
 8009a74:	d30a      	bcc.n	8009a8c <__exponent+0x5e>
 8009a76:	f10d 0309 	add.w	r3, sp, #9
 8009a7a:	1a9b      	subs	r3, r3, r2
 8009a7c:	42ac      	cmp	r4, r5
 8009a7e:	bf88      	it	hi
 8009a80:	2300      	movhi	r3, #0
 8009a82:	3302      	adds	r3, #2
 8009a84:	4403      	add	r3, r0
 8009a86:	1a18      	subs	r0, r3, r0
 8009a88:	b003      	add	sp, #12
 8009a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a8c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009a90:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009a94:	e7ed      	b.n	8009a72 <__exponent+0x44>
 8009a96:	2330      	movs	r3, #48	@ 0x30
 8009a98:	3130      	adds	r1, #48	@ 0x30
 8009a9a:	7083      	strb	r3, [r0, #2]
 8009a9c:	70c1      	strb	r1, [r0, #3]
 8009a9e:	1d03      	adds	r3, r0, #4
 8009aa0:	e7f1      	b.n	8009a86 <__exponent+0x58>
	...

08009aa4 <_printf_float>:
 8009aa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aa8:	b08d      	sub	sp, #52	@ 0x34
 8009aaa:	460c      	mov	r4, r1
 8009aac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009ab0:	4616      	mov	r6, r2
 8009ab2:	461f      	mov	r7, r3
 8009ab4:	4605      	mov	r5, r0
 8009ab6:	f000 ffed 	bl	800aa94 <_localeconv_r>
 8009aba:	6803      	ldr	r3, [r0, #0]
 8009abc:	9304      	str	r3, [sp, #16]
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f7f6 fbd6 	bl	8000270 <strlen>
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ac8:	f8d8 3000 	ldr.w	r3, [r8]
 8009acc:	9005      	str	r0, [sp, #20]
 8009ace:	3307      	adds	r3, #7
 8009ad0:	f023 0307 	bic.w	r3, r3, #7
 8009ad4:	f103 0208 	add.w	r2, r3, #8
 8009ad8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009adc:	f8d4 b000 	ldr.w	fp, [r4]
 8009ae0:	f8c8 2000 	str.w	r2, [r8]
 8009ae4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009ae8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009aec:	9307      	str	r3, [sp, #28]
 8009aee:	f8cd 8018 	str.w	r8, [sp, #24]
 8009af2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009af6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009afa:	4b9c      	ldr	r3, [pc, #624]	@ (8009d6c <_printf_float+0x2c8>)
 8009afc:	f04f 32ff 	mov.w	r2, #4294967295
 8009b00:	f7f7 f814 	bl	8000b2c <__aeabi_dcmpun>
 8009b04:	bb70      	cbnz	r0, 8009b64 <_printf_float+0xc0>
 8009b06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009b0a:	4b98      	ldr	r3, [pc, #608]	@ (8009d6c <_printf_float+0x2c8>)
 8009b0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009b10:	f7f6 ffee 	bl	8000af0 <__aeabi_dcmple>
 8009b14:	bb30      	cbnz	r0, 8009b64 <_printf_float+0xc0>
 8009b16:	2200      	movs	r2, #0
 8009b18:	2300      	movs	r3, #0
 8009b1a:	4640      	mov	r0, r8
 8009b1c:	4649      	mov	r1, r9
 8009b1e:	f7f6 ffdd 	bl	8000adc <__aeabi_dcmplt>
 8009b22:	b110      	cbz	r0, 8009b2a <_printf_float+0x86>
 8009b24:	232d      	movs	r3, #45	@ 0x2d
 8009b26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b2a:	4a91      	ldr	r2, [pc, #580]	@ (8009d70 <_printf_float+0x2cc>)
 8009b2c:	4b91      	ldr	r3, [pc, #580]	@ (8009d74 <_printf_float+0x2d0>)
 8009b2e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009b32:	bf8c      	ite	hi
 8009b34:	4690      	movhi	r8, r2
 8009b36:	4698      	movls	r8, r3
 8009b38:	2303      	movs	r3, #3
 8009b3a:	6123      	str	r3, [r4, #16]
 8009b3c:	f02b 0304 	bic.w	r3, fp, #4
 8009b40:	6023      	str	r3, [r4, #0]
 8009b42:	f04f 0900 	mov.w	r9, #0
 8009b46:	9700      	str	r7, [sp, #0]
 8009b48:	4633      	mov	r3, r6
 8009b4a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009b4c:	4621      	mov	r1, r4
 8009b4e:	4628      	mov	r0, r5
 8009b50:	f000 f9d2 	bl	8009ef8 <_printf_common>
 8009b54:	3001      	adds	r0, #1
 8009b56:	f040 808d 	bne.w	8009c74 <_printf_float+0x1d0>
 8009b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b5e:	b00d      	add	sp, #52	@ 0x34
 8009b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b64:	4642      	mov	r2, r8
 8009b66:	464b      	mov	r3, r9
 8009b68:	4640      	mov	r0, r8
 8009b6a:	4649      	mov	r1, r9
 8009b6c:	f7f6 ffde 	bl	8000b2c <__aeabi_dcmpun>
 8009b70:	b140      	cbz	r0, 8009b84 <_printf_float+0xe0>
 8009b72:	464b      	mov	r3, r9
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	bfbc      	itt	lt
 8009b78:	232d      	movlt	r3, #45	@ 0x2d
 8009b7a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009b7e:	4a7e      	ldr	r2, [pc, #504]	@ (8009d78 <_printf_float+0x2d4>)
 8009b80:	4b7e      	ldr	r3, [pc, #504]	@ (8009d7c <_printf_float+0x2d8>)
 8009b82:	e7d4      	b.n	8009b2e <_printf_float+0x8a>
 8009b84:	6863      	ldr	r3, [r4, #4]
 8009b86:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009b8a:	9206      	str	r2, [sp, #24]
 8009b8c:	1c5a      	adds	r2, r3, #1
 8009b8e:	d13b      	bne.n	8009c08 <_printf_float+0x164>
 8009b90:	2306      	movs	r3, #6
 8009b92:	6063      	str	r3, [r4, #4]
 8009b94:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009b98:	2300      	movs	r3, #0
 8009b9a:	6022      	str	r2, [r4, #0]
 8009b9c:	9303      	str	r3, [sp, #12]
 8009b9e:	ab0a      	add	r3, sp, #40	@ 0x28
 8009ba0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009ba4:	ab09      	add	r3, sp, #36	@ 0x24
 8009ba6:	9300      	str	r3, [sp, #0]
 8009ba8:	6861      	ldr	r1, [r4, #4]
 8009baa:	ec49 8b10 	vmov	d0, r8, r9
 8009bae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009bb2:	4628      	mov	r0, r5
 8009bb4:	f7ff fed6 	bl	8009964 <__cvt>
 8009bb8:	9b06      	ldr	r3, [sp, #24]
 8009bba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009bbc:	2b47      	cmp	r3, #71	@ 0x47
 8009bbe:	4680      	mov	r8, r0
 8009bc0:	d129      	bne.n	8009c16 <_printf_float+0x172>
 8009bc2:	1cc8      	adds	r0, r1, #3
 8009bc4:	db02      	blt.n	8009bcc <_printf_float+0x128>
 8009bc6:	6863      	ldr	r3, [r4, #4]
 8009bc8:	4299      	cmp	r1, r3
 8009bca:	dd41      	ble.n	8009c50 <_printf_float+0x1ac>
 8009bcc:	f1aa 0a02 	sub.w	sl, sl, #2
 8009bd0:	fa5f fa8a 	uxtb.w	sl, sl
 8009bd4:	3901      	subs	r1, #1
 8009bd6:	4652      	mov	r2, sl
 8009bd8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009bdc:	9109      	str	r1, [sp, #36]	@ 0x24
 8009bde:	f7ff ff26 	bl	8009a2e <__exponent>
 8009be2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009be4:	1813      	adds	r3, r2, r0
 8009be6:	2a01      	cmp	r2, #1
 8009be8:	4681      	mov	r9, r0
 8009bea:	6123      	str	r3, [r4, #16]
 8009bec:	dc02      	bgt.n	8009bf4 <_printf_float+0x150>
 8009bee:	6822      	ldr	r2, [r4, #0]
 8009bf0:	07d2      	lsls	r2, r2, #31
 8009bf2:	d501      	bpl.n	8009bf8 <_printf_float+0x154>
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	6123      	str	r3, [r4, #16]
 8009bf8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d0a2      	beq.n	8009b46 <_printf_float+0xa2>
 8009c00:	232d      	movs	r3, #45	@ 0x2d
 8009c02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c06:	e79e      	b.n	8009b46 <_printf_float+0xa2>
 8009c08:	9a06      	ldr	r2, [sp, #24]
 8009c0a:	2a47      	cmp	r2, #71	@ 0x47
 8009c0c:	d1c2      	bne.n	8009b94 <_printf_float+0xf0>
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d1c0      	bne.n	8009b94 <_printf_float+0xf0>
 8009c12:	2301      	movs	r3, #1
 8009c14:	e7bd      	b.n	8009b92 <_printf_float+0xee>
 8009c16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009c1a:	d9db      	bls.n	8009bd4 <_printf_float+0x130>
 8009c1c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009c20:	d118      	bne.n	8009c54 <_printf_float+0x1b0>
 8009c22:	2900      	cmp	r1, #0
 8009c24:	6863      	ldr	r3, [r4, #4]
 8009c26:	dd0b      	ble.n	8009c40 <_printf_float+0x19c>
 8009c28:	6121      	str	r1, [r4, #16]
 8009c2a:	b913      	cbnz	r3, 8009c32 <_printf_float+0x18e>
 8009c2c:	6822      	ldr	r2, [r4, #0]
 8009c2e:	07d0      	lsls	r0, r2, #31
 8009c30:	d502      	bpl.n	8009c38 <_printf_float+0x194>
 8009c32:	3301      	adds	r3, #1
 8009c34:	440b      	add	r3, r1
 8009c36:	6123      	str	r3, [r4, #16]
 8009c38:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009c3a:	f04f 0900 	mov.w	r9, #0
 8009c3e:	e7db      	b.n	8009bf8 <_printf_float+0x154>
 8009c40:	b913      	cbnz	r3, 8009c48 <_printf_float+0x1a4>
 8009c42:	6822      	ldr	r2, [r4, #0]
 8009c44:	07d2      	lsls	r2, r2, #31
 8009c46:	d501      	bpl.n	8009c4c <_printf_float+0x1a8>
 8009c48:	3302      	adds	r3, #2
 8009c4a:	e7f4      	b.n	8009c36 <_printf_float+0x192>
 8009c4c:	2301      	movs	r3, #1
 8009c4e:	e7f2      	b.n	8009c36 <_printf_float+0x192>
 8009c50:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009c54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c56:	4299      	cmp	r1, r3
 8009c58:	db05      	blt.n	8009c66 <_printf_float+0x1c2>
 8009c5a:	6823      	ldr	r3, [r4, #0]
 8009c5c:	6121      	str	r1, [r4, #16]
 8009c5e:	07d8      	lsls	r0, r3, #31
 8009c60:	d5ea      	bpl.n	8009c38 <_printf_float+0x194>
 8009c62:	1c4b      	adds	r3, r1, #1
 8009c64:	e7e7      	b.n	8009c36 <_printf_float+0x192>
 8009c66:	2900      	cmp	r1, #0
 8009c68:	bfd4      	ite	le
 8009c6a:	f1c1 0202 	rsble	r2, r1, #2
 8009c6e:	2201      	movgt	r2, #1
 8009c70:	4413      	add	r3, r2
 8009c72:	e7e0      	b.n	8009c36 <_printf_float+0x192>
 8009c74:	6823      	ldr	r3, [r4, #0]
 8009c76:	055a      	lsls	r2, r3, #21
 8009c78:	d407      	bmi.n	8009c8a <_printf_float+0x1e6>
 8009c7a:	6923      	ldr	r3, [r4, #16]
 8009c7c:	4642      	mov	r2, r8
 8009c7e:	4631      	mov	r1, r6
 8009c80:	4628      	mov	r0, r5
 8009c82:	47b8      	blx	r7
 8009c84:	3001      	adds	r0, #1
 8009c86:	d12b      	bne.n	8009ce0 <_printf_float+0x23c>
 8009c88:	e767      	b.n	8009b5a <_printf_float+0xb6>
 8009c8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009c8e:	f240 80dd 	bls.w	8009e4c <_printf_float+0x3a8>
 8009c92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009c96:	2200      	movs	r2, #0
 8009c98:	2300      	movs	r3, #0
 8009c9a:	f7f6 ff15 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c9e:	2800      	cmp	r0, #0
 8009ca0:	d033      	beq.n	8009d0a <_printf_float+0x266>
 8009ca2:	4a37      	ldr	r2, [pc, #220]	@ (8009d80 <_printf_float+0x2dc>)
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	4631      	mov	r1, r6
 8009ca8:	4628      	mov	r0, r5
 8009caa:	47b8      	blx	r7
 8009cac:	3001      	adds	r0, #1
 8009cae:	f43f af54 	beq.w	8009b5a <_printf_float+0xb6>
 8009cb2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009cb6:	4543      	cmp	r3, r8
 8009cb8:	db02      	blt.n	8009cc0 <_printf_float+0x21c>
 8009cba:	6823      	ldr	r3, [r4, #0]
 8009cbc:	07d8      	lsls	r0, r3, #31
 8009cbe:	d50f      	bpl.n	8009ce0 <_printf_float+0x23c>
 8009cc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cc4:	4631      	mov	r1, r6
 8009cc6:	4628      	mov	r0, r5
 8009cc8:	47b8      	blx	r7
 8009cca:	3001      	adds	r0, #1
 8009ccc:	f43f af45 	beq.w	8009b5a <_printf_float+0xb6>
 8009cd0:	f04f 0900 	mov.w	r9, #0
 8009cd4:	f108 38ff 	add.w	r8, r8, #4294967295
 8009cd8:	f104 0a1a 	add.w	sl, r4, #26
 8009cdc:	45c8      	cmp	r8, r9
 8009cde:	dc09      	bgt.n	8009cf4 <_printf_float+0x250>
 8009ce0:	6823      	ldr	r3, [r4, #0]
 8009ce2:	079b      	lsls	r3, r3, #30
 8009ce4:	f100 8103 	bmi.w	8009eee <_printf_float+0x44a>
 8009ce8:	68e0      	ldr	r0, [r4, #12]
 8009cea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009cec:	4298      	cmp	r0, r3
 8009cee:	bfb8      	it	lt
 8009cf0:	4618      	movlt	r0, r3
 8009cf2:	e734      	b.n	8009b5e <_printf_float+0xba>
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	4652      	mov	r2, sl
 8009cf8:	4631      	mov	r1, r6
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	47b8      	blx	r7
 8009cfe:	3001      	adds	r0, #1
 8009d00:	f43f af2b 	beq.w	8009b5a <_printf_float+0xb6>
 8009d04:	f109 0901 	add.w	r9, r9, #1
 8009d08:	e7e8      	b.n	8009cdc <_printf_float+0x238>
 8009d0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	dc39      	bgt.n	8009d84 <_printf_float+0x2e0>
 8009d10:	4a1b      	ldr	r2, [pc, #108]	@ (8009d80 <_printf_float+0x2dc>)
 8009d12:	2301      	movs	r3, #1
 8009d14:	4631      	mov	r1, r6
 8009d16:	4628      	mov	r0, r5
 8009d18:	47b8      	blx	r7
 8009d1a:	3001      	adds	r0, #1
 8009d1c:	f43f af1d 	beq.w	8009b5a <_printf_float+0xb6>
 8009d20:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009d24:	ea59 0303 	orrs.w	r3, r9, r3
 8009d28:	d102      	bne.n	8009d30 <_printf_float+0x28c>
 8009d2a:	6823      	ldr	r3, [r4, #0]
 8009d2c:	07d9      	lsls	r1, r3, #31
 8009d2e:	d5d7      	bpl.n	8009ce0 <_printf_float+0x23c>
 8009d30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d34:	4631      	mov	r1, r6
 8009d36:	4628      	mov	r0, r5
 8009d38:	47b8      	blx	r7
 8009d3a:	3001      	adds	r0, #1
 8009d3c:	f43f af0d 	beq.w	8009b5a <_printf_float+0xb6>
 8009d40:	f04f 0a00 	mov.w	sl, #0
 8009d44:	f104 0b1a 	add.w	fp, r4, #26
 8009d48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d4a:	425b      	negs	r3, r3
 8009d4c:	4553      	cmp	r3, sl
 8009d4e:	dc01      	bgt.n	8009d54 <_printf_float+0x2b0>
 8009d50:	464b      	mov	r3, r9
 8009d52:	e793      	b.n	8009c7c <_printf_float+0x1d8>
 8009d54:	2301      	movs	r3, #1
 8009d56:	465a      	mov	r2, fp
 8009d58:	4631      	mov	r1, r6
 8009d5a:	4628      	mov	r0, r5
 8009d5c:	47b8      	blx	r7
 8009d5e:	3001      	adds	r0, #1
 8009d60:	f43f aefb 	beq.w	8009b5a <_printf_float+0xb6>
 8009d64:	f10a 0a01 	add.w	sl, sl, #1
 8009d68:	e7ee      	b.n	8009d48 <_printf_float+0x2a4>
 8009d6a:	bf00      	nop
 8009d6c:	7fefffff 	.word	0x7fefffff
 8009d70:	0800f41c 	.word	0x0800f41c
 8009d74:	0800f418 	.word	0x0800f418
 8009d78:	0800f424 	.word	0x0800f424
 8009d7c:	0800f420 	.word	0x0800f420
 8009d80:	0800f428 	.word	0x0800f428
 8009d84:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009d86:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009d8a:	4553      	cmp	r3, sl
 8009d8c:	bfa8      	it	ge
 8009d8e:	4653      	movge	r3, sl
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	4699      	mov	r9, r3
 8009d94:	dc36      	bgt.n	8009e04 <_printf_float+0x360>
 8009d96:	f04f 0b00 	mov.w	fp, #0
 8009d9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d9e:	f104 021a 	add.w	r2, r4, #26
 8009da2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009da4:	9306      	str	r3, [sp, #24]
 8009da6:	eba3 0309 	sub.w	r3, r3, r9
 8009daa:	455b      	cmp	r3, fp
 8009dac:	dc31      	bgt.n	8009e12 <_printf_float+0x36e>
 8009dae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009db0:	459a      	cmp	sl, r3
 8009db2:	dc3a      	bgt.n	8009e2a <_printf_float+0x386>
 8009db4:	6823      	ldr	r3, [r4, #0]
 8009db6:	07da      	lsls	r2, r3, #31
 8009db8:	d437      	bmi.n	8009e2a <_printf_float+0x386>
 8009dba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dbc:	ebaa 0903 	sub.w	r9, sl, r3
 8009dc0:	9b06      	ldr	r3, [sp, #24]
 8009dc2:	ebaa 0303 	sub.w	r3, sl, r3
 8009dc6:	4599      	cmp	r9, r3
 8009dc8:	bfa8      	it	ge
 8009dca:	4699      	movge	r9, r3
 8009dcc:	f1b9 0f00 	cmp.w	r9, #0
 8009dd0:	dc33      	bgt.n	8009e3a <_printf_float+0x396>
 8009dd2:	f04f 0800 	mov.w	r8, #0
 8009dd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009dda:	f104 0b1a 	add.w	fp, r4, #26
 8009dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009de0:	ebaa 0303 	sub.w	r3, sl, r3
 8009de4:	eba3 0309 	sub.w	r3, r3, r9
 8009de8:	4543      	cmp	r3, r8
 8009dea:	f77f af79 	ble.w	8009ce0 <_printf_float+0x23c>
 8009dee:	2301      	movs	r3, #1
 8009df0:	465a      	mov	r2, fp
 8009df2:	4631      	mov	r1, r6
 8009df4:	4628      	mov	r0, r5
 8009df6:	47b8      	blx	r7
 8009df8:	3001      	adds	r0, #1
 8009dfa:	f43f aeae 	beq.w	8009b5a <_printf_float+0xb6>
 8009dfe:	f108 0801 	add.w	r8, r8, #1
 8009e02:	e7ec      	b.n	8009dde <_printf_float+0x33a>
 8009e04:	4642      	mov	r2, r8
 8009e06:	4631      	mov	r1, r6
 8009e08:	4628      	mov	r0, r5
 8009e0a:	47b8      	blx	r7
 8009e0c:	3001      	adds	r0, #1
 8009e0e:	d1c2      	bne.n	8009d96 <_printf_float+0x2f2>
 8009e10:	e6a3      	b.n	8009b5a <_printf_float+0xb6>
 8009e12:	2301      	movs	r3, #1
 8009e14:	4631      	mov	r1, r6
 8009e16:	4628      	mov	r0, r5
 8009e18:	9206      	str	r2, [sp, #24]
 8009e1a:	47b8      	blx	r7
 8009e1c:	3001      	adds	r0, #1
 8009e1e:	f43f ae9c 	beq.w	8009b5a <_printf_float+0xb6>
 8009e22:	9a06      	ldr	r2, [sp, #24]
 8009e24:	f10b 0b01 	add.w	fp, fp, #1
 8009e28:	e7bb      	b.n	8009da2 <_printf_float+0x2fe>
 8009e2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e2e:	4631      	mov	r1, r6
 8009e30:	4628      	mov	r0, r5
 8009e32:	47b8      	blx	r7
 8009e34:	3001      	adds	r0, #1
 8009e36:	d1c0      	bne.n	8009dba <_printf_float+0x316>
 8009e38:	e68f      	b.n	8009b5a <_printf_float+0xb6>
 8009e3a:	9a06      	ldr	r2, [sp, #24]
 8009e3c:	464b      	mov	r3, r9
 8009e3e:	4442      	add	r2, r8
 8009e40:	4631      	mov	r1, r6
 8009e42:	4628      	mov	r0, r5
 8009e44:	47b8      	blx	r7
 8009e46:	3001      	adds	r0, #1
 8009e48:	d1c3      	bne.n	8009dd2 <_printf_float+0x32e>
 8009e4a:	e686      	b.n	8009b5a <_printf_float+0xb6>
 8009e4c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009e50:	f1ba 0f01 	cmp.w	sl, #1
 8009e54:	dc01      	bgt.n	8009e5a <_printf_float+0x3b6>
 8009e56:	07db      	lsls	r3, r3, #31
 8009e58:	d536      	bpl.n	8009ec8 <_printf_float+0x424>
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	4642      	mov	r2, r8
 8009e5e:	4631      	mov	r1, r6
 8009e60:	4628      	mov	r0, r5
 8009e62:	47b8      	blx	r7
 8009e64:	3001      	adds	r0, #1
 8009e66:	f43f ae78 	beq.w	8009b5a <_printf_float+0xb6>
 8009e6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e6e:	4631      	mov	r1, r6
 8009e70:	4628      	mov	r0, r5
 8009e72:	47b8      	blx	r7
 8009e74:	3001      	adds	r0, #1
 8009e76:	f43f ae70 	beq.w	8009b5a <_printf_float+0xb6>
 8009e7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009e7e:	2200      	movs	r2, #0
 8009e80:	2300      	movs	r3, #0
 8009e82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009e86:	f7f6 fe1f 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e8a:	b9c0      	cbnz	r0, 8009ebe <_printf_float+0x41a>
 8009e8c:	4653      	mov	r3, sl
 8009e8e:	f108 0201 	add.w	r2, r8, #1
 8009e92:	4631      	mov	r1, r6
 8009e94:	4628      	mov	r0, r5
 8009e96:	47b8      	blx	r7
 8009e98:	3001      	adds	r0, #1
 8009e9a:	d10c      	bne.n	8009eb6 <_printf_float+0x412>
 8009e9c:	e65d      	b.n	8009b5a <_printf_float+0xb6>
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	465a      	mov	r2, fp
 8009ea2:	4631      	mov	r1, r6
 8009ea4:	4628      	mov	r0, r5
 8009ea6:	47b8      	blx	r7
 8009ea8:	3001      	adds	r0, #1
 8009eaa:	f43f ae56 	beq.w	8009b5a <_printf_float+0xb6>
 8009eae:	f108 0801 	add.w	r8, r8, #1
 8009eb2:	45d0      	cmp	r8, sl
 8009eb4:	dbf3      	blt.n	8009e9e <_printf_float+0x3fa>
 8009eb6:	464b      	mov	r3, r9
 8009eb8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009ebc:	e6df      	b.n	8009c7e <_printf_float+0x1da>
 8009ebe:	f04f 0800 	mov.w	r8, #0
 8009ec2:	f104 0b1a 	add.w	fp, r4, #26
 8009ec6:	e7f4      	b.n	8009eb2 <_printf_float+0x40e>
 8009ec8:	2301      	movs	r3, #1
 8009eca:	4642      	mov	r2, r8
 8009ecc:	e7e1      	b.n	8009e92 <_printf_float+0x3ee>
 8009ece:	2301      	movs	r3, #1
 8009ed0:	464a      	mov	r2, r9
 8009ed2:	4631      	mov	r1, r6
 8009ed4:	4628      	mov	r0, r5
 8009ed6:	47b8      	blx	r7
 8009ed8:	3001      	adds	r0, #1
 8009eda:	f43f ae3e 	beq.w	8009b5a <_printf_float+0xb6>
 8009ede:	f108 0801 	add.w	r8, r8, #1
 8009ee2:	68e3      	ldr	r3, [r4, #12]
 8009ee4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009ee6:	1a5b      	subs	r3, r3, r1
 8009ee8:	4543      	cmp	r3, r8
 8009eea:	dcf0      	bgt.n	8009ece <_printf_float+0x42a>
 8009eec:	e6fc      	b.n	8009ce8 <_printf_float+0x244>
 8009eee:	f04f 0800 	mov.w	r8, #0
 8009ef2:	f104 0919 	add.w	r9, r4, #25
 8009ef6:	e7f4      	b.n	8009ee2 <_printf_float+0x43e>

08009ef8 <_printf_common>:
 8009ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009efc:	4616      	mov	r6, r2
 8009efe:	4698      	mov	r8, r3
 8009f00:	688a      	ldr	r2, [r1, #8]
 8009f02:	690b      	ldr	r3, [r1, #16]
 8009f04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	bfb8      	it	lt
 8009f0c:	4613      	movlt	r3, r2
 8009f0e:	6033      	str	r3, [r6, #0]
 8009f10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009f14:	4607      	mov	r7, r0
 8009f16:	460c      	mov	r4, r1
 8009f18:	b10a      	cbz	r2, 8009f1e <_printf_common+0x26>
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	6033      	str	r3, [r6, #0]
 8009f1e:	6823      	ldr	r3, [r4, #0]
 8009f20:	0699      	lsls	r1, r3, #26
 8009f22:	bf42      	ittt	mi
 8009f24:	6833      	ldrmi	r3, [r6, #0]
 8009f26:	3302      	addmi	r3, #2
 8009f28:	6033      	strmi	r3, [r6, #0]
 8009f2a:	6825      	ldr	r5, [r4, #0]
 8009f2c:	f015 0506 	ands.w	r5, r5, #6
 8009f30:	d106      	bne.n	8009f40 <_printf_common+0x48>
 8009f32:	f104 0a19 	add.w	sl, r4, #25
 8009f36:	68e3      	ldr	r3, [r4, #12]
 8009f38:	6832      	ldr	r2, [r6, #0]
 8009f3a:	1a9b      	subs	r3, r3, r2
 8009f3c:	42ab      	cmp	r3, r5
 8009f3e:	dc26      	bgt.n	8009f8e <_printf_common+0x96>
 8009f40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009f44:	6822      	ldr	r2, [r4, #0]
 8009f46:	3b00      	subs	r3, #0
 8009f48:	bf18      	it	ne
 8009f4a:	2301      	movne	r3, #1
 8009f4c:	0692      	lsls	r2, r2, #26
 8009f4e:	d42b      	bmi.n	8009fa8 <_printf_common+0xb0>
 8009f50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009f54:	4641      	mov	r1, r8
 8009f56:	4638      	mov	r0, r7
 8009f58:	47c8      	blx	r9
 8009f5a:	3001      	adds	r0, #1
 8009f5c:	d01e      	beq.n	8009f9c <_printf_common+0xa4>
 8009f5e:	6823      	ldr	r3, [r4, #0]
 8009f60:	6922      	ldr	r2, [r4, #16]
 8009f62:	f003 0306 	and.w	r3, r3, #6
 8009f66:	2b04      	cmp	r3, #4
 8009f68:	bf02      	ittt	eq
 8009f6a:	68e5      	ldreq	r5, [r4, #12]
 8009f6c:	6833      	ldreq	r3, [r6, #0]
 8009f6e:	1aed      	subeq	r5, r5, r3
 8009f70:	68a3      	ldr	r3, [r4, #8]
 8009f72:	bf0c      	ite	eq
 8009f74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009f78:	2500      	movne	r5, #0
 8009f7a:	4293      	cmp	r3, r2
 8009f7c:	bfc4      	itt	gt
 8009f7e:	1a9b      	subgt	r3, r3, r2
 8009f80:	18ed      	addgt	r5, r5, r3
 8009f82:	2600      	movs	r6, #0
 8009f84:	341a      	adds	r4, #26
 8009f86:	42b5      	cmp	r5, r6
 8009f88:	d11a      	bne.n	8009fc0 <_printf_common+0xc8>
 8009f8a:	2000      	movs	r0, #0
 8009f8c:	e008      	b.n	8009fa0 <_printf_common+0xa8>
 8009f8e:	2301      	movs	r3, #1
 8009f90:	4652      	mov	r2, sl
 8009f92:	4641      	mov	r1, r8
 8009f94:	4638      	mov	r0, r7
 8009f96:	47c8      	blx	r9
 8009f98:	3001      	adds	r0, #1
 8009f9a:	d103      	bne.n	8009fa4 <_printf_common+0xac>
 8009f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fa4:	3501      	adds	r5, #1
 8009fa6:	e7c6      	b.n	8009f36 <_printf_common+0x3e>
 8009fa8:	18e1      	adds	r1, r4, r3
 8009faa:	1c5a      	adds	r2, r3, #1
 8009fac:	2030      	movs	r0, #48	@ 0x30
 8009fae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009fb2:	4422      	add	r2, r4
 8009fb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009fb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009fbc:	3302      	adds	r3, #2
 8009fbe:	e7c7      	b.n	8009f50 <_printf_common+0x58>
 8009fc0:	2301      	movs	r3, #1
 8009fc2:	4622      	mov	r2, r4
 8009fc4:	4641      	mov	r1, r8
 8009fc6:	4638      	mov	r0, r7
 8009fc8:	47c8      	blx	r9
 8009fca:	3001      	adds	r0, #1
 8009fcc:	d0e6      	beq.n	8009f9c <_printf_common+0xa4>
 8009fce:	3601      	adds	r6, #1
 8009fd0:	e7d9      	b.n	8009f86 <_printf_common+0x8e>
	...

08009fd4 <_printf_i>:
 8009fd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009fd8:	7e0f      	ldrb	r7, [r1, #24]
 8009fda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009fdc:	2f78      	cmp	r7, #120	@ 0x78
 8009fde:	4691      	mov	r9, r2
 8009fe0:	4680      	mov	r8, r0
 8009fe2:	460c      	mov	r4, r1
 8009fe4:	469a      	mov	sl, r3
 8009fe6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009fea:	d807      	bhi.n	8009ffc <_printf_i+0x28>
 8009fec:	2f62      	cmp	r7, #98	@ 0x62
 8009fee:	d80a      	bhi.n	800a006 <_printf_i+0x32>
 8009ff0:	2f00      	cmp	r7, #0
 8009ff2:	f000 80d1 	beq.w	800a198 <_printf_i+0x1c4>
 8009ff6:	2f58      	cmp	r7, #88	@ 0x58
 8009ff8:	f000 80b8 	beq.w	800a16c <_printf_i+0x198>
 8009ffc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a000:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a004:	e03a      	b.n	800a07c <_printf_i+0xa8>
 800a006:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a00a:	2b15      	cmp	r3, #21
 800a00c:	d8f6      	bhi.n	8009ffc <_printf_i+0x28>
 800a00e:	a101      	add	r1, pc, #4	@ (adr r1, 800a014 <_printf_i+0x40>)
 800a010:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a014:	0800a06d 	.word	0x0800a06d
 800a018:	0800a081 	.word	0x0800a081
 800a01c:	08009ffd 	.word	0x08009ffd
 800a020:	08009ffd 	.word	0x08009ffd
 800a024:	08009ffd 	.word	0x08009ffd
 800a028:	08009ffd 	.word	0x08009ffd
 800a02c:	0800a081 	.word	0x0800a081
 800a030:	08009ffd 	.word	0x08009ffd
 800a034:	08009ffd 	.word	0x08009ffd
 800a038:	08009ffd 	.word	0x08009ffd
 800a03c:	08009ffd 	.word	0x08009ffd
 800a040:	0800a17f 	.word	0x0800a17f
 800a044:	0800a0ab 	.word	0x0800a0ab
 800a048:	0800a139 	.word	0x0800a139
 800a04c:	08009ffd 	.word	0x08009ffd
 800a050:	08009ffd 	.word	0x08009ffd
 800a054:	0800a1a1 	.word	0x0800a1a1
 800a058:	08009ffd 	.word	0x08009ffd
 800a05c:	0800a0ab 	.word	0x0800a0ab
 800a060:	08009ffd 	.word	0x08009ffd
 800a064:	08009ffd 	.word	0x08009ffd
 800a068:	0800a141 	.word	0x0800a141
 800a06c:	6833      	ldr	r3, [r6, #0]
 800a06e:	1d1a      	adds	r2, r3, #4
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	6032      	str	r2, [r6, #0]
 800a074:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a078:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a07c:	2301      	movs	r3, #1
 800a07e:	e09c      	b.n	800a1ba <_printf_i+0x1e6>
 800a080:	6833      	ldr	r3, [r6, #0]
 800a082:	6820      	ldr	r0, [r4, #0]
 800a084:	1d19      	adds	r1, r3, #4
 800a086:	6031      	str	r1, [r6, #0]
 800a088:	0606      	lsls	r6, r0, #24
 800a08a:	d501      	bpl.n	800a090 <_printf_i+0xbc>
 800a08c:	681d      	ldr	r5, [r3, #0]
 800a08e:	e003      	b.n	800a098 <_printf_i+0xc4>
 800a090:	0645      	lsls	r5, r0, #25
 800a092:	d5fb      	bpl.n	800a08c <_printf_i+0xb8>
 800a094:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a098:	2d00      	cmp	r5, #0
 800a09a:	da03      	bge.n	800a0a4 <_printf_i+0xd0>
 800a09c:	232d      	movs	r3, #45	@ 0x2d
 800a09e:	426d      	negs	r5, r5
 800a0a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a0a4:	4858      	ldr	r0, [pc, #352]	@ (800a208 <_printf_i+0x234>)
 800a0a6:	230a      	movs	r3, #10
 800a0a8:	e011      	b.n	800a0ce <_printf_i+0xfa>
 800a0aa:	6821      	ldr	r1, [r4, #0]
 800a0ac:	6833      	ldr	r3, [r6, #0]
 800a0ae:	0608      	lsls	r0, r1, #24
 800a0b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a0b4:	d402      	bmi.n	800a0bc <_printf_i+0xe8>
 800a0b6:	0649      	lsls	r1, r1, #25
 800a0b8:	bf48      	it	mi
 800a0ba:	b2ad      	uxthmi	r5, r5
 800a0bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800a0be:	4852      	ldr	r0, [pc, #328]	@ (800a208 <_printf_i+0x234>)
 800a0c0:	6033      	str	r3, [r6, #0]
 800a0c2:	bf14      	ite	ne
 800a0c4:	230a      	movne	r3, #10
 800a0c6:	2308      	moveq	r3, #8
 800a0c8:	2100      	movs	r1, #0
 800a0ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a0ce:	6866      	ldr	r6, [r4, #4]
 800a0d0:	60a6      	str	r6, [r4, #8]
 800a0d2:	2e00      	cmp	r6, #0
 800a0d4:	db05      	blt.n	800a0e2 <_printf_i+0x10e>
 800a0d6:	6821      	ldr	r1, [r4, #0]
 800a0d8:	432e      	orrs	r6, r5
 800a0da:	f021 0104 	bic.w	r1, r1, #4
 800a0de:	6021      	str	r1, [r4, #0]
 800a0e0:	d04b      	beq.n	800a17a <_printf_i+0x1a6>
 800a0e2:	4616      	mov	r6, r2
 800a0e4:	fbb5 f1f3 	udiv	r1, r5, r3
 800a0e8:	fb03 5711 	mls	r7, r3, r1, r5
 800a0ec:	5dc7      	ldrb	r7, [r0, r7]
 800a0ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a0f2:	462f      	mov	r7, r5
 800a0f4:	42bb      	cmp	r3, r7
 800a0f6:	460d      	mov	r5, r1
 800a0f8:	d9f4      	bls.n	800a0e4 <_printf_i+0x110>
 800a0fa:	2b08      	cmp	r3, #8
 800a0fc:	d10b      	bne.n	800a116 <_printf_i+0x142>
 800a0fe:	6823      	ldr	r3, [r4, #0]
 800a100:	07df      	lsls	r7, r3, #31
 800a102:	d508      	bpl.n	800a116 <_printf_i+0x142>
 800a104:	6923      	ldr	r3, [r4, #16]
 800a106:	6861      	ldr	r1, [r4, #4]
 800a108:	4299      	cmp	r1, r3
 800a10a:	bfde      	ittt	le
 800a10c:	2330      	movle	r3, #48	@ 0x30
 800a10e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a112:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a116:	1b92      	subs	r2, r2, r6
 800a118:	6122      	str	r2, [r4, #16]
 800a11a:	f8cd a000 	str.w	sl, [sp]
 800a11e:	464b      	mov	r3, r9
 800a120:	aa03      	add	r2, sp, #12
 800a122:	4621      	mov	r1, r4
 800a124:	4640      	mov	r0, r8
 800a126:	f7ff fee7 	bl	8009ef8 <_printf_common>
 800a12a:	3001      	adds	r0, #1
 800a12c:	d14a      	bne.n	800a1c4 <_printf_i+0x1f0>
 800a12e:	f04f 30ff 	mov.w	r0, #4294967295
 800a132:	b004      	add	sp, #16
 800a134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a138:	6823      	ldr	r3, [r4, #0]
 800a13a:	f043 0320 	orr.w	r3, r3, #32
 800a13e:	6023      	str	r3, [r4, #0]
 800a140:	4832      	ldr	r0, [pc, #200]	@ (800a20c <_printf_i+0x238>)
 800a142:	2778      	movs	r7, #120	@ 0x78
 800a144:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a148:	6823      	ldr	r3, [r4, #0]
 800a14a:	6831      	ldr	r1, [r6, #0]
 800a14c:	061f      	lsls	r7, r3, #24
 800a14e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a152:	d402      	bmi.n	800a15a <_printf_i+0x186>
 800a154:	065f      	lsls	r7, r3, #25
 800a156:	bf48      	it	mi
 800a158:	b2ad      	uxthmi	r5, r5
 800a15a:	6031      	str	r1, [r6, #0]
 800a15c:	07d9      	lsls	r1, r3, #31
 800a15e:	bf44      	itt	mi
 800a160:	f043 0320 	orrmi.w	r3, r3, #32
 800a164:	6023      	strmi	r3, [r4, #0]
 800a166:	b11d      	cbz	r5, 800a170 <_printf_i+0x19c>
 800a168:	2310      	movs	r3, #16
 800a16a:	e7ad      	b.n	800a0c8 <_printf_i+0xf4>
 800a16c:	4826      	ldr	r0, [pc, #152]	@ (800a208 <_printf_i+0x234>)
 800a16e:	e7e9      	b.n	800a144 <_printf_i+0x170>
 800a170:	6823      	ldr	r3, [r4, #0]
 800a172:	f023 0320 	bic.w	r3, r3, #32
 800a176:	6023      	str	r3, [r4, #0]
 800a178:	e7f6      	b.n	800a168 <_printf_i+0x194>
 800a17a:	4616      	mov	r6, r2
 800a17c:	e7bd      	b.n	800a0fa <_printf_i+0x126>
 800a17e:	6833      	ldr	r3, [r6, #0]
 800a180:	6825      	ldr	r5, [r4, #0]
 800a182:	6961      	ldr	r1, [r4, #20]
 800a184:	1d18      	adds	r0, r3, #4
 800a186:	6030      	str	r0, [r6, #0]
 800a188:	062e      	lsls	r6, r5, #24
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	d501      	bpl.n	800a192 <_printf_i+0x1be>
 800a18e:	6019      	str	r1, [r3, #0]
 800a190:	e002      	b.n	800a198 <_printf_i+0x1c4>
 800a192:	0668      	lsls	r0, r5, #25
 800a194:	d5fb      	bpl.n	800a18e <_printf_i+0x1ba>
 800a196:	8019      	strh	r1, [r3, #0]
 800a198:	2300      	movs	r3, #0
 800a19a:	6123      	str	r3, [r4, #16]
 800a19c:	4616      	mov	r6, r2
 800a19e:	e7bc      	b.n	800a11a <_printf_i+0x146>
 800a1a0:	6833      	ldr	r3, [r6, #0]
 800a1a2:	1d1a      	adds	r2, r3, #4
 800a1a4:	6032      	str	r2, [r6, #0]
 800a1a6:	681e      	ldr	r6, [r3, #0]
 800a1a8:	6862      	ldr	r2, [r4, #4]
 800a1aa:	2100      	movs	r1, #0
 800a1ac:	4630      	mov	r0, r6
 800a1ae:	f7f6 f80f 	bl	80001d0 <memchr>
 800a1b2:	b108      	cbz	r0, 800a1b8 <_printf_i+0x1e4>
 800a1b4:	1b80      	subs	r0, r0, r6
 800a1b6:	6060      	str	r0, [r4, #4]
 800a1b8:	6863      	ldr	r3, [r4, #4]
 800a1ba:	6123      	str	r3, [r4, #16]
 800a1bc:	2300      	movs	r3, #0
 800a1be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1c2:	e7aa      	b.n	800a11a <_printf_i+0x146>
 800a1c4:	6923      	ldr	r3, [r4, #16]
 800a1c6:	4632      	mov	r2, r6
 800a1c8:	4649      	mov	r1, r9
 800a1ca:	4640      	mov	r0, r8
 800a1cc:	47d0      	blx	sl
 800a1ce:	3001      	adds	r0, #1
 800a1d0:	d0ad      	beq.n	800a12e <_printf_i+0x15a>
 800a1d2:	6823      	ldr	r3, [r4, #0]
 800a1d4:	079b      	lsls	r3, r3, #30
 800a1d6:	d413      	bmi.n	800a200 <_printf_i+0x22c>
 800a1d8:	68e0      	ldr	r0, [r4, #12]
 800a1da:	9b03      	ldr	r3, [sp, #12]
 800a1dc:	4298      	cmp	r0, r3
 800a1de:	bfb8      	it	lt
 800a1e0:	4618      	movlt	r0, r3
 800a1e2:	e7a6      	b.n	800a132 <_printf_i+0x15e>
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	4632      	mov	r2, r6
 800a1e8:	4649      	mov	r1, r9
 800a1ea:	4640      	mov	r0, r8
 800a1ec:	47d0      	blx	sl
 800a1ee:	3001      	adds	r0, #1
 800a1f0:	d09d      	beq.n	800a12e <_printf_i+0x15a>
 800a1f2:	3501      	adds	r5, #1
 800a1f4:	68e3      	ldr	r3, [r4, #12]
 800a1f6:	9903      	ldr	r1, [sp, #12]
 800a1f8:	1a5b      	subs	r3, r3, r1
 800a1fa:	42ab      	cmp	r3, r5
 800a1fc:	dcf2      	bgt.n	800a1e4 <_printf_i+0x210>
 800a1fe:	e7eb      	b.n	800a1d8 <_printf_i+0x204>
 800a200:	2500      	movs	r5, #0
 800a202:	f104 0619 	add.w	r6, r4, #25
 800a206:	e7f5      	b.n	800a1f4 <_printf_i+0x220>
 800a208:	0800f42a 	.word	0x0800f42a
 800a20c:	0800f43b 	.word	0x0800f43b

0800a210 <_scanf_float>:
 800a210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a214:	b087      	sub	sp, #28
 800a216:	4691      	mov	r9, r2
 800a218:	9303      	str	r3, [sp, #12]
 800a21a:	688b      	ldr	r3, [r1, #8]
 800a21c:	1e5a      	subs	r2, r3, #1
 800a21e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a222:	bf81      	itttt	hi
 800a224:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a228:	eb03 0b05 	addhi.w	fp, r3, r5
 800a22c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a230:	608b      	strhi	r3, [r1, #8]
 800a232:	680b      	ldr	r3, [r1, #0]
 800a234:	460a      	mov	r2, r1
 800a236:	f04f 0500 	mov.w	r5, #0
 800a23a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a23e:	f842 3b1c 	str.w	r3, [r2], #28
 800a242:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a246:	4680      	mov	r8, r0
 800a248:	460c      	mov	r4, r1
 800a24a:	bf98      	it	ls
 800a24c:	f04f 0b00 	movls.w	fp, #0
 800a250:	9201      	str	r2, [sp, #4]
 800a252:	4616      	mov	r6, r2
 800a254:	46aa      	mov	sl, r5
 800a256:	462f      	mov	r7, r5
 800a258:	9502      	str	r5, [sp, #8]
 800a25a:	68a2      	ldr	r2, [r4, #8]
 800a25c:	b15a      	cbz	r2, 800a276 <_scanf_float+0x66>
 800a25e:	f8d9 3000 	ldr.w	r3, [r9]
 800a262:	781b      	ldrb	r3, [r3, #0]
 800a264:	2b4e      	cmp	r3, #78	@ 0x4e
 800a266:	d863      	bhi.n	800a330 <_scanf_float+0x120>
 800a268:	2b40      	cmp	r3, #64	@ 0x40
 800a26a:	d83b      	bhi.n	800a2e4 <_scanf_float+0xd4>
 800a26c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a270:	b2c8      	uxtb	r0, r1
 800a272:	280e      	cmp	r0, #14
 800a274:	d939      	bls.n	800a2ea <_scanf_float+0xda>
 800a276:	b11f      	cbz	r7, 800a280 <_scanf_float+0x70>
 800a278:	6823      	ldr	r3, [r4, #0]
 800a27a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a27e:	6023      	str	r3, [r4, #0]
 800a280:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a284:	f1ba 0f01 	cmp.w	sl, #1
 800a288:	f200 8114 	bhi.w	800a4b4 <_scanf_float+0x2a4>
 800a28c:	9b01      	ldr	r3, [sp, #4]
 800a28e:	429e      	cmp	r6, r3
 800a290:	f200 8105 	bhi.w	800a49e <_scanf_float+0x28e>
 800a294:	2001      	movs	r0, #1
 800a296:	b007      	add	sp, #28
 800a298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a29c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a2a0:	2a0d      	cmp	r2, #13
 800a2a2:	d8e8      	bhi.n	800a276 <_scanf_float+0x66>
 800a2a4:	a101      	add	r1, pc, #4	@ (adr r1, 800a2ac <_scanf_float+0x9c>)
 800a2a6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a2aa:	bf00      	nop
 800a2ac:	0800a3f5 	.word	0x0800a3f5
 800a2b0:	0800a277 	.word	0x0800a277
 800a2b4:	0800a277 	.word	0x0800a277
 800a2b8:	0800a277 	.word	0x0800a277
 800a2bc:	0800a451 	.word	0x0800a451
 800a2c0:	0800a42b 	.word	0x0800a42b
 800a2c4:	0800a277 	.word	0x0800a277
 800a2c8:	0800a277 	.word	0x0800a277
 800a2cc:	0800a403 	.word	0x0800a403
 800a2d0:	0800a277 	.word	0x0800a277
 800a2d4:	0800a277 	.word	0x0800a277
 800a2d8:	0800a277 	.word	0x0800a277
 800a2dc:	0800a277 	.word	0x0800a277
 800a2e0:	0800a3bf 	.word	0x0800a3bf
 800a2e4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a2e8:	e7da      	b.n	800a2a0 <_scanf_float+0x90>
 800a2ea:	290e      	cmp	r1, #14
 800a2ec:	d8c3      	bhi.n	800a276 <_scanf_float+0x66>
 800a2ee:	a001      	add	r0, pc, #4	@ (adr r0, 800a2f4 <_scanf_float+0xe4>)
 800a2f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a2f4:	0800a3af 	.word	0x0800a3af
 800a2f8:	0800a277 	.word	0x0800a277
 800a2fc:	0800a3af 	.word	0x0800a3af
 800a300:	0800a43f 	.word	0x0800a43f
 800a304:	0800a277 	.word	0x0800a277
 800a308:	0800a351 	.word	0x0800a351
 800a30c:	0800a395 	.word	0x0800a395
 800a310:	0800a395 	.word	0x0800a395
 800a314:	0800a395 	.word	0x0800a395
 800a318:	0800a395 	.word	0x0800a395
 800a31c:	0800a395 	.word	0x0800a395
 800a320:	0800a395 	.word	0x0800a395
 800a324:	0800a395 	.word	0x0800a395
 800a328:	0800a395 	.word	0x0800a395
 800a32c:	0800a395 	.word	0x0800a395
 800a330:	2b6e      	cmp	r3, #110	@ 0x6e
 800a332:	d809      	bhi.n	800a348 <_scanf_float+0x138>
 800a334:	2b60      	cmp	r3, #96	@ 0x60
 800a336:	d8b1      	bhi.n	800a29c <_scanf_float+0x8c>
 800a338:	2b54      	cmp	r3, #84	@ 0x54
 800a33a:	d07b      	beq.n	800a434 <_scanf_float+0x224>
 800a33c:	2b59      	cmp	r3, #89	@ 0x59
 800a33e:	d19a      	bne.n	800a276 <_scanf_float+0x66>
 800a340:	2d07      	cmp	r5, #7
 800a342:	d198      	bne.n	800a276 <_scanf_float+0x66>
 800a344:	2508      	movs	r5, #8
 800a346:	e02f      	b.n	800a3a8 <_scanf_float+0x198>
 800a348:	2b74      	cmp	r3, #116	@ 0x74
 800a34a:	d073      	beq.n	800a434 <_scanf_float+0x224>
 800a34c:	2b79      	cmp	r3, #121	@ 0x79
 800a34e:	e7f6      	b.n	800a33e <_scanf_float+0x12e>
 800a350:	6821      	ldr	r1, [r4, #0]
 800a352:	05c8      	lsls	r0, r1, #23
 800a354:	d51e      	bpl.n	800a394 <_scanf_float+0x184>
 800a356:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a35a:	6021      	str	r1, [r4, #0]
 800a35c:	3701      	adds	r7, #1
 800a35e:	f1bb 0f00 	cmp.w	fp, #0
 800a362:	d003      	beq.n	800a36c <_scanf_float+0x15c>
 800a364:	3201      	adds	r2, #1
 800a366:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a36a:	60a2      	str	r2, [r4, #8]
 800a36c:	68a3      	ldr	r3, [r4, #8]
 800a36e:	3b01      	subs	r3, #1
 800a370:	60a3      	str	r3, [r4, #8]
 800a372:	6923      	ldr	r3, [r4, #16]
 800a374:	3301      	adds	r3, #1
 800a376:	6123      	str	r3, [r4, #16]
 800a378:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a37c:	3b01      	subs	r3, #1
 800a37e:	2b00      	cmp	r3, #0
 800a380:	f8c9 3004 	str.w	r3, [r9, #4]
 800a384:	f340 8082 	ble.w	800a48c <_scanf_float+0x27c>
 800a388:	f8d9 3000 	ldr.w	r3, [r9]
 800a38c:	3301      	adds	r3, #1
 800a38e:	f8c9 3000 	str.w	r3, [r9]
 800a392:	e762      	b.n	800a25a <_scanf_float+0x4a>
 800a394:	eb1a 0105 	adds.w	r1, sl, r5
 800a398:	f47f af6d 	bne.w	800a276 <_scanf_float+0x66>
 800a39c:	6822      	ldr	r2, [r4, #0]
 800a39e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a3a2:	6022      	str	r2, [r4, #0]
 800a3a4:	460d      	mov	r5, r1
 800a3a6:	468a      	mov	sl, r1
 800a3a8:	f806 3b01 	strb.w	r3, [r6], #1
 800a3ac:	e7de      	b.n	800a36c <_scanf_float+0x15c>
 800a3ae:	6822      	ldr	r2, [r4, #0]
 800a3b0:	0610      	lsls	r0, r2, #24
 800a3b2:	f57f af60 	bpl.w	800a276 <_scanf_float+0x66>
 800a3b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a3ba:	6022      	str	r2, [r4, #0]
 800a3bc:	e7f4      	b.n	800a3a8 <_scanf_float+0x198>
 800a3be:	f1ba 0f00 	cmp.w	sl, #0
 800a3c2:	d10c      	bne.n	800a3de <_scanf_float+0x1ce>
 800a3c4:	b977      	cbnz	r7, 800a3e4 <_scanf_float+0x1d4>
 800a3c6:	6822      	ldr	r2, [r4, #0]
 800a3c8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a3cc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a3d0:	d108      	bne.n	800a3e4 <_scanf_float+0x1d4>
 800a3d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a3d6:	6022      	str	r2, [r4, #0]
 800a3d8:	f04f 0a01 	mov.w	sl, #1
 800a3dc:	e7e4      	b.n	800a3a8 <_scanf_float+0x198>
 800a3de:	f1ba 0f02 	cmp.w	sl, #2
 800a3e2:	d050      	beq.n	800a486 <_scanf_float+0x276>
 800a3e4:	2d01      	cmp	r5, #1
 800a3e6:	d002      	beq.n	800a3ee <_scanf_float+0x1de>
 800a3e8:	2d04      	cmp	r5, #4
 800a3ea:	f47f af44 	bne.w	800a276 <_scanf_float+0x66>
 800a3ee:	3501      	adds	r5, #1
 800a3f0:	b2ed      	uxtb	r5, r5
 800a3f2:	e7d9      	b.n	800a3a8 <_scanf_float+0x198>
 800a3f4:	f1ba 0f01 	cmp.w	sl, #1
 800a3f8:	f47f af3d 	bne.w	800a276 <_scanf_float+0x66>
 800a3fc:	f04f 0a02 	mov.w	sl, #2
 800a400:	e7d2      	b.n	800a3a8 <_scanf_float+0x198>
 800a402:	b975      	cbnz	r5, 800a422 <_scanf_float+0x212>
 800a404:	2f00      	cmp	r7, #0
 800a406:	f47f af37 	bne.w	800a278 <_scanf_float+0x68>
 800a40a:	6822      	ldr	r2, [r4, #0]
 800a40c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a410:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a414:	f040 8103 	bne.w	800a61e <_scanf_float+0x40e>
 800a418:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a41c:	6022      	str	r2, [r4, #0]
 800a41e:	2501      	movs	r5, #1
 800a420:	e7c2      	b.n	800a3a8 <_scanf_float+0x198>
 800a422:	2d03      	cmp	r5, #3
 800a424:	d0e3      	beq.n	800a3ee <_scanf_float+0x1de>
 800a426:	2d05      	cmp	r5, #5
 800a428:	e7df      	b.n	800a3ea <_scanf_float+0x1da>
 800a42a:	2d02      	cmp	r5, #2
 800a42c:	f47f af23 	bne.w	800a276 <_scanf_float+0x66>
 800a430:	2503      	movs	r5, #3
 800a432:	e7b9      	b.n	800a3a8 <_scanf_float+0x198>
 800a434:	2d06      	cmp	r5, #6
 800a436:	f47f af1e 	bne.w	800a276 <_scanf_float+0x66>
 800a43a:	2507      	movs	r5, #7
 800a43c:	e7b4      	b.n	800a3a8 <_scanf_float+0x198>
 800a43e:	6822      	ldr	r2, [r4, #0]
 800a440:	0591      	lsls	r1, r2, #22
 800a442:	f57f af18 	bpl.w	800a276 <_scanf_float+0x66>
 800a446:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a44a:	6022      	str	r2, [r4, #0]
 800a44c:	9702      	str	r7, [sp, #8]
 800a44e:	e7ab      	b.n	800a3a8 <_scanf_float+0x198>
 800a450:	6822      	ldr	r2, [r4, #0]
 800a452:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a456:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a45a:	d005      	beq.n	800a468 <_scanf_float+0x258>
 800a45c:	0550      	lsls	r0, r2, #21
 800a45e:	f57f af0a 	bpl.w	800a276 <_scanf_float+0x66>
 800a462:	2f00      	cmp	r7, #0
 800a464:	f000 80db 	beq.w	800a61e <_scanf_float+0x40e>
 800a468:	0591      	lsls	r1, r2, #22
 800a46a:	bf58      	it	pl
 800a46c:	9902      	ldrpl	r1, [sp, #8]
 800a46e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a472:	bf58      	it	pl
 800a474:	1a79      	subpl	r1, r7, r1
 800a476:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a47a:	bf58      	it	pl
 800a47c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a480:	6022      	str	r2, [r4, #0]
 800a482:	2700      	movs	r7, #0
 800a484:	e790      	b.n	800a3a8 <_scanf_float+0x198>
 800a486:	f04f 0a03 	mov.w	sl, #3
 800a48a:	e78d      	b.n	800a3a8 <_scanf_float+0x198>
 800a48c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a490:	4649      	mov	r1, r9
 800a492:	4640      	mov	r0, r8
 800a494:	4798      	blx	r3
 800a496:	2800      	cmp	r0, #0
 800a498:	f43f aedf 	beq.w	800a25a <_scanf_float+0x4a>
 800a49c:	e6eb      	b.n	800a276 <_scanf_float+0x66>
 800a49e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a4a6:	464a      	mov	r2, r9
 800a4a8:	4640      	mov	r0, r8
 800a4aa:	4798      	blx	r3
 800a4ac:	6923      	ldr	r3, [r4, #16]
 800a4ae:	3b01      	subs	r3, #1
 800a4b0:	6123      	str	r3, [r4, #16]
 800a4b2:	e6eb      	b.n	800a28c <_scanf_float+0x7c>
 800a4b4:	1e6b      	subs	r3, r5, #1
 800a4b6:	2b06      	cmp	r3, #6
 800a4b8:	d824      	bhi.n	800a504 <_scanf_float+0x2f4>
 800a4ba:	2d02      	cmp	r5, #2
 800a4bc:	d836      	bhi.n	800a52c <_scanf_float+0x31c>
 800a4be:	9b01      	ldr	r3, [sp, #4]
 800a4c0:	429e      	cmp	r6, r3
 800a4c2:	f67f aee7 	bls.w	800a294 <_scanf_float+0x84>
 800a4c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a4ce:	464a      	mov	r2, r9
 800a4d0:	4640      	mov	r0, r8
 800a4d2:	4798      	blx	r3
 800a4d4:	6923      	ldr	r3, [r4, #16]
 800a4d6:	3b01      	subs	r3, #1
 800a4d8:	6123      	str	r3, [r4, #16]
 800a4da:	e7f0      	b.n	800a4be <_scanf_float+0x2ae>
 800a4dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a4e0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a4e4:	464a      	mov	r2, r9
 800a4e6:	4640      	mov	r0, r8
 800a4e8:	4798      	blx	r3
 800a4ea:	6923      	ldr	r3, [r4, #16]
 800a4ec:	3b01      	subs	r3, #1
 800a4ee:	6123      	str	r3, [r4, #16]
 800a4f0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a4f4:	fa5f fa8a 	uxtb.w	sl, sl
 800a4f8:	f1ba 0f02 	cmp.w	sl, #2
 800a4fc:	d1ee      	bne.n	800a4dc <_scanf_float+0x2cc>
 800a4fe:	3d03      	subs	r5, #3
 800a500:	b2ed      	uxtb	r5, r5
 800a502:	1b76      	subs	r6, r6, r5
 800a504:	6823      	ldr	r3, [r4, #0]
 800a506:	05da      	lsls	r2, r3, #23
 800a508:	d530      	bpl.n	800a56c <_scanf_float+0x35c>
 800a50a:	055b      	lsls	r3, r3, #21
 800a50c:	d511      	bpl.n	800a532 <_scanf_float+0x322>
 800a50e:	9b01      	ldr	r3, [sp, #4]
 800a510:	429e      	cmp	r6, r3
 800a512:	f67f aebf 	bls.w	800a294 <_scanf_float+0x84>
 800a516:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a51a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a51e:	464a      	mov	r2, r9
 800a520:	4640      	mov	r0, r8
 800a522:	4798      	blx	r3
 800a524:	6923      	ldr	r3, [r4, #16]
 800a526:	3b01      	subs	r3, #1
 800a528:	6123      	str	r3, [r4, #16]
 800a52a:	e7f0      	b.n	800a50e <_scanf_float+0x2fe>
 800a52c:	46aa      	mov	sl, r5
 800a52e:	46b3      	mov	fp, r6
 800a530:	e7de      	b.n	800a4f0 <_scanf_float+0x2e0>
 800a532:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a536:	6923      	ldr	r3, [r4, #16]
 800a538:	2965      	cmp	r1, #101	@ 0x65
 800a53a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a53e:	f106 35ff 	add.w	r5, r6, #4294967295
 800a542:	6123      	str	r3, [r4, #16]
 800a544:	d00c      	beq.n	800a560 <_scanf_float+0x350>
 800a546:	2945      	cmp	r1, #69	@ 0x45
 800a548:	d00a      	beq.n	800a560 <_scanf_float+0x350>
 800a54a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a54e:	464a      	mov	r2, r9
 800a550:	4640      	mov	r0, r8
 800a552:	4798      	blx	r3
 800a554:	6923      	ldr	r3, [r4, #16]
 800a556:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a55a:	3b01      	subs	r3, #1
 800a55c:	1eb5      	subs	r5, r6, #2
 800a55e:	6123      	str	r3, [r4, #16]
 800a560:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a564:	464a      	mov	r2, r9
 800a566:	4640      	mov	r0, r8
 800a568:	4798      	blx	r3
 800a56a:	462e      	mov	r6, r5
 800a56c:	6822      	ldr	r2, [r4, #0]
 800a56e:	f012 0210 	ands.w	r2, r2, #16
 800a572:	d001      	beq.n	800a578 <_scanf_float+0x368>
 800a574:	2000      	movs	r0, #0
 800a576:	e68e      	b.n	800a296 <_scanf_float+0x86>
 800a578:	7032      	strb	r2, [r6, #0]
 800a57a:	6823      	ldr	r3, [r4, #0]
 800a57c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a580:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a584:	d125      	bne.n	800a5d2 <_scanf_float+0x3c2>
 800a586:	9b02      	ldr	r3, [sp, #8]
 800a588:	429f      	cmp	r7, r3
 800a58a:	d00a      	beq.n	800a5a2 <_scanf_float+0x392>
 800a58c:	1bda      	subs	r2, r3, r7
 800a58e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a592:	429e      	cmp	r6, r3
 800a594:	bf28      	it	cs
 800a596:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a59a:	4922      	ldr	r1, [pc, #136]	@ (800a624 <_scanf_float+0x414>)
 800a59c:	4630      	mov	r0, r6
 800a59e:	f000 f977 	bl	800a890 <siprintf>
 800a5a2:	9901      	ldr	r1, [sp, #4]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	4640      	mov	r0, r8
 800a5a8:	f002 fd06 	bl	800cfb8 <_strtod_r>
 800a5ac:	9b03      	ldr	r3, [sp, #12]
 800a5ae:	6821      	ldr	r1, [r4, #0]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f011 0f02 	tst.w	r1, #2
 800a5b6:	ec57 6b10 	vmov	r6, r7, d0
 800a5ba:	f103 0204 	add.w	r2, r3, #4
 800a5be:	d015      	beq.n	800a5ec <_scanf_float+0x3dc>
 800a5c0:	9903      	ldr	r1, [sp, #12]
 800a5c2:	600a      	str	r2, [r1, #0]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	e9c3 6700 	strd	r6, r7, [r3]
 800a5ca:	68e3      	ldr	r3, [r4, #12]
 800a5cc:	3301      	adds	r3, #1
 800a5ce:	60e3      	str	r3, [r4, #12]
 800a5d0:	e7d0      	b.n	800a574 <_scanf_float+0x364>
 800a5d2:	9b04      	ldr	r3, [sp, #16]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d0e4      	beq.n	800a5a2 <_scanf_float+0x392>
 800a5d8:	9905      	ldr	r1, [sp, #20]
 800a5da:	230a      	movs	r3, #10
 800a5dc:	3101      	adds	r1, #1
 800a5de:	4640      	mov	r0, r8
 800a5e0:	f002 fd6a 	bl	800d0b8 <_strtol_r>
 800a5e4:	9b04      	ldr	r3, [sp, #16]
 800a5e6:	9e05      	ldr	r6, [sp, #20]
 800a5e8:	1ac2      	subs	r2, r0, r3
 800a5ea:	e7d0      	b.n	800a58e <_scanf_float+0x37e>
 800a5ec:	f011 0f04 	tst.w	r1, #4
 800a5f0:	9903      	ldr	r1, [sp, #12]
 800a5f2:	600a      	str	r2, [r1, #0]
 800a5f4:	d1e6      	bne.n	800a5c4 <_scanf_float+0x3b4>
 800a5f6:	681d      	ldr	r5, [r3, #0]
 800a5f8:	4632      	mov	r2, r6
 800a5fa:	463b      	mov	r3, r7
 800a5fc:	4630      	mov	r0, r6
 800a5fe:	4639      	mov	r1, r7
 800a600:	f7f6 fa94 	bl	8000b2c <__aeabi_dcmpun>
 800a604:	b128      	cbz	r0, 800a612 <_scanf_float+0x402>
 800a606:	4808      	ldr	r0, [pc, #32]	@ (800a628 <_scanf_float+0x418>)
 800a608:	f000 faca 	bl	800aba0 <nanf>
 800a60c:	ed85 0a00 	vstr	s0, [r5]
 800a610:	e7db      	b.n	800a5ca <_scanf_float+0x3ba>
 800a612:	4630      	mov	r0, r6
 800a614:	4639      	mov	r1, r7
 800a616:	f7f6 fae7 	bl	8000be8 <__aeabi_d2f>
 800a61a:	6028      	str	r0, [r5, #0]
 800a61c:	e7d5      	b.n	800a5ca <_scanf_float+0x3ba>
 800a61e:	2700      	movs	r7, #0
 800a620:	e62e      	b.n	800a280 <_scanf_float+0x70>
 800a622:	bf00      	nop
 800a624:	0800f44c 	.word	0x0800f44c
 800a628:	0800f58d 	.word	0x0800f58d

0800a62c <std>:
 800a62c:	2300      	movs	r3, #0
 800a62e:	b510      	push	{r4, lr}
 800a630:	4604      	mov	r4, r0
 800a632:	e9c0 3300 	strd	r3, r3, [r0]
 800a636:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a63a:	6083      	str	r3, [r0, #8]
 800a63c:	8181      	strh	r1, [r0, #12]
 800a63e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a640:	81c2      	strh	r2, [r0, #14]
 800a642:	6183      	str	r3, [r0, #24]
 800a644:	4619      	mov	r1, r3
 800a646:	2208      	movs	r2, #8
 800a648:	305c      	adds	r0, #92	@ 0x5c
 800a64a:	f000 fa1b 	bl	800aa84 <memset>
 800a64e:	4b0d      	ldr	r3, [pc, #52]	@ (800a684 <std+0x58>)
 800a650:	6263      	str	r3, [r4, #36]	@ 0x24
 800a652:	4b0d      	ldr	r3, [pc, #52]	@ (800a688 <std+0x5c>)
 800a654:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a656:	4b0d      	ldr	r3, [pc, #52]	@ (800a68c <std+0x60>)
 800a658:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a65a:	4b0d      	ldr	r3, [pc, #52]	@ (800a690 <std+0x64>)
 800a65c:	6323      	str	r3, [r4, #48]	@ 0x30
 800a65e:	4b0d      	ldr	r3, [pc, #52]	@ (800a694 <std+0x68>)
 800a660:	6224      	str	r4, [r4, #32]
 800a662:	429c      	cmp	r4, r3
 800a664:	d006      	beq.n	800a674 <std+0x48>
 800a666:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a66a:	4294      	cmp	r4, r2
 800a66c:	d002      	beq.n	800a674 <std+0x48>
 800a66e:	33d0      	adds	r3, #208	@ 0xd0
 800a670:	429c      	cmp	r4, r3
 800a672:	d105      	bne.n	800a680 <std+0x54>
 800a674:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a67c:	f000 ba7e 	b.w	800ab7c <__retarget_lock_init_recursive>
 800a680:	bd10      	pop	{r4, pc}
 800a682:	bf00      	nop
 800a684:	0800a8d5 	.word	0x0800a8d5
 800a688:	0800a8f7 	.word	0x0800a8f7
 800a68c:	0800a92f 	.word	0x0800a92f
 800a690:	0800a953 	.word	0x0800a953
 800a694:	20000830 	.word	0x20000830

0800a698 <stdio_exit_handler>:
 800a698:	4a02      	ldr	r2, [pc, #8]	@ (800a6a4 <stdio_exit_handler+0xc>)
 800a69a:	4903      	ldr	r1, [pc, #12]	@ (800a6a8 <stdio_exit_handler+0x10>)
 800a69c:	4803      	ldr	r0, [pc, #12]	@ (800a6ac <stdio_exit_handler+0x14>)
 800a69e:	f000 b869 	b.w	800a774 <_fwalk_sglue>
 800a6a2:	bf00      	nop
 800a6a4:	2000009c 	.word	0x2000009c
 800a6a8:	0800d6f9 	.word	0x0800d6f9
 800a6ac:	200000ac 	.word	0x200000ac

0800a6b0 <cleanup_stdio>:
 800a6b0:	6841      	ldr	r1, [r0, #4]
 800a6b2:	4b0c      	ldr	r3, [pc, #48]	@ (800a6e4 <cleanup_stdio+0x34>)
 800a6b4:	4299      	cmp	r1, r3
 800a6b6:	b510      	push	{r4, lr}
 800a6b8:	4604      	mov	r4, r0
 800a6ba:	d001      	beq.n	800a6c0 <cleanup_stdio+0x10>
 800a6bc:	f003 f81c 	bl	800d6f8 <_fflush_r>
 800a6c0:	68a1      	ldr	r1, [r4, #8]
 800a6c2:	4b09      	ldr	r3, [pc, #36]	@ (800a6e8 <cleanup_stdio+0x38>)
 800a6c4:	4299      	cmp	r1, r3
 800a6c6:	d002      	beq.n	800a6ce <cleanup_stdio+0x1e>
 800a6c8:	4620      	mov	r0, r4
 800a6ca:	f003 f815 	bl	800d6f8 <_fflush_r>
 800a6ce:	68e1      	ldr	r1, [r4, #12]
 800a6d0:	4b06      	ldr	r3, [pc, #24]	@ (800a6ec <cleanup_stdio+0x3c>)
 800a6d2:	4299      	cmp	r1, r3
 800a6d4:	d004      	beq.n	800a6e0 <cleanup_stdio+0x30>
 800a6d6:	4620      	mov	r0, r4
 800a6d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6dc:	f003 b80c 	b.w	800d6f8 <_fflush_r>
 800a6e0:	bd10      	pop	{r4, pc}
 800a6e2:	bf00      	nop
 800a6e4:	20000830 	.word	0x20000830
 800a6e8:	20000898 	.word	0x20000898
 800a6ec:	20000900 	.word	0x20000900

0800a6f0 <global_stdio_init.part.0>:
 800a6f0:	b510      	push	{r4, lr}
 800a6f2:	4b0b      	ldr	r3, [pc, #44]	@ (800a720 <global_stdio_init.part.0+0x30>)
 800a6f4:	4c0b      	ldr	r4, [pc, #44]	@ (800a724 <global_stdio_init.part.0+0x34>)
 800a6f6:	4a0c      	ldr	r2, [pc, #48]	@ (800a728 <global_stdio_init.part.0+0x38>)
 800a6f8:	601a      	str	r2, [r3, #0]
 800a6fa:	4620      	mov	r0, r4
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	2104      	movs	r1, #4
 800a700:	f7ff ff94 	bl	800a62c <std>
 800a704:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a708:	2201      	movs	r2, #1
 800a70a:	2109      	movs	r1, #9
 800a70c:	f7ff ff8e 	bl	800a62c <std>
 800a710:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a714:	2202      	movs	r2, #2
 800a716:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a71a:	2112      	movs	r1, #18
 800a71c:	f7ff bf86 	b.w	800a62c <std>
 800a720:	20000968 	.word	0x20000968
 800a724:	20000830 	.word	0x20000830
 800a728:	0800a699 	.word	0x0800a699

0800a72c <__sfp_lock_acquire>:
 800a72c:	4801      	ldr	r0, [pc, #4]	@ (800a734 <__sfp_lock_acquire+0x8>)
 800a72e:	f000 ba26 	b.w	800ab7e <__retarget_lock_acquire_recursive>
 800a732:	bf00      	nop
 800a734:	20000971 	.word	0x20000971

0800a738 <__sfp_lock_release>:
 800a738:	4801      	ldr	r0, [pc, #4]	@ (800a740 <__sfp_lock_release+0x8>)
 800a73a:	f000 ba21 	b.w	800ab80 <__retarget_lock_release_recursive>
 800a73e:	bf00      	nop
 800a740:	20000971 	.word	0x20000971

0800a744 <__sinit>:
 800a744:	b510      	push	{r4, lr}
 800a746:	4604      	mov	r4, r0
 800a748:	f7ff fff0 	bl	800a72c <__sfp_lock_acquire>
 800a74c:	6a23      	ldr	r3, [r4, #32]
 800a74e:	b11b      	cbz	r3, 800a758 <__sinit+0x14>
 800a750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a754:	f7ff bff0 	b.w	800a738 <__sfp_lock_release>
 800a758:	4b04      	ldr	r3, [pc, #16]	@ (800a76c <__sinit+0x28>)
 800a75a:	6223      	str	r3, [r4, #32]
 800a75c:	4b04      	ldr	r3, [pc, #16]	@ (800a770 <__sinit+0x2c>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d1f5      	bne.n	800a750 <__sinit+0xc>
 800a764:	f7ff ffc4 	bl	800a6f0 <global_stdio_init.part.0>
 800a768:	e7f2      	b.n	800a750 <__sinit+0xc>
 800a76a:	bf00      	nop
 800a76c:	0800a6b1 	.word	0x0800a6b1
 800a770:	20000968 	.word	0x20000968

0800a774 <_fwalk_sglue>:
 800a774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a778:	4607      	mov	r7, r0
 800a77a:	4688      	mov	r8, r1
 800a77c:	4614      	mov	r4, r2
 800a77e:	2600      	movs	r6, #0
 800a780:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a784:	f1b9 0901 	subs.w	r9, r9, #1
 800a788:	d505      	bpl.n	800a796 <_fwalk_sglue+0x22>
 800a78a:	6824      	ldr	r4, [r4, #0]
 800a78c:	2c00      	cmp	r4, #0
 800a78e:	d1f7      	bne.n	800a780 <_fwalk_sglue+0xc>
 800a790:	4630      	mov	r0, r6
 800a792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a796:	89ab      	ldrh	r3, [r5, #12]
 800a798:	2b01      	cmp	r3, #1
 800a79a:	d907      	bls.n	800a7ac <_fwalk_sglue+0x38>
 800a79c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a7a0:	3301      	adds	r3, #1
 800a7a2:	d003      	beq.n	800a7ac <_fwalk_sglue+0x38>
 800a7a4:	4629      	mov	r1, r5
 800a7a6:	4638      	mov	r0, r7
 800a7a8:	47c0      	blx	r8
 800a7aa:	4306      	orrs	r6, r0
 800a7ac:	3568      	adds	r5, #104	@ 0x68
 800a7ae:	e7e9      	b.n	800a784 <_fwalk_sglue+0x10>

0800a7b0 <iprintf>:
 800a7b0:	b40f      	push	{r0, r1, r2, r3}
 800a7b2:	b507      	push	{r0, r1, r2, lr}
 800a7b4:	4906      	ldr	r1, [pc, #24]	@ (800a7d0 <iprintf+0x20>)
 800a7b6:	ab04      	add	r3, sp, #16
 800a7b8:	6808      	ldr	r0, [r1, #0]
 800a7ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7be:	6881      	ldr	r1, [r0, #8]
 800a7c0:	9301      	str	r3, [sp, #4]
 800a7c2:	f002 fdfd 	bl	800d3c0 <_vfiprintf_r>
 800a7c6:	b003      	add	sp, #12
 800a7c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7cc:	b004      	add	sp, #16
 800a7ce:	4770      	bx	lr
 800a7d0:	200000a8 	.word	0x200000a8

0800a7d4 <_puts_r>:
 800a7d4:	6a03      	ldr	r3, [r0, #32]
 800a7d6:	b570      	push	{r4, r5, r6, lr}
 800a7d8:	6884      	ldr	r4, [r0, #8]
 800a7da:	4605      	mov	r5, r0
 800a7dc:	460e      	mov	r6, r1
 800a7de:	b90b      	cbnz	r3, 800a7e4 <_puts_r+0x10>
 800a7e0:	f7ff ffb0 	bl	800a744 <__sinit>
 800a7e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7e6:	07db      	lsls	r3, r3, #31
 800a7e8:	d405      	bmi.n	800a7f6 <_puts_r+0x22>
 800a7ea:	89a3      	ldrh	r3, [r4, #12]
 800a7ec:	0598      	lsls	r0, r3, #22
 800a7ee:	d402      	bmi.n	800a7f6 <_puts_r+0x22>
 800a7f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7f2:	f000 f9c4 	bl	800ab7e <__retarget_lock_acquire_recursive>
 800a7f6:	89a3      	ldrh	r3, [r4, #12]
 800a7f8:	0719      	lsls	r1, r3, #28
 800a7fa:	d502      	bpl.n	800a802 <_puts_r+0x2e>
 800a7fc:	6923      	ldr	r3, [r4, #16]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d135      	bne.n	800a86e <_puts_r+0x9a>
 800a802:	4621      	mov	r1, r4
 800a804:	4628      	mov	r0, r5
 800a806:	f000 f8e7 	bl	800a9d8 <__swsetup_r>
 800a80a:	b380      	cbz	r0, 800a86e <_puts_r+0x9a>
 800a80c:	f04f 35ff 	mov.w	r5, #4294967295
 800a810:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a812:	07da      	lsls	r2, r3, #31
 800a814:	d405      	bmi.n	800a822 <_puts_r+0x4e>
 800a816:	89a3      	ldrh	r3, [r4, #12]
 800a818:	059b      	lsls	r3, r3, #22
 800a81a:	d402      	bmi.n	800a822 <_puts_r+0x4e>
 800a81c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a81e:	f000 f9af 	bl	800ab80 <__retarget_lock_release_recursive>
 800a822:	4628      	mov	r0, r5
 800a824:	bd70      	pop	{r4, r5, r6, pc}
 800a826:	2b00      	cmp	r3, #0
 800a828:	da04      	bge.n	800a834 <_puts_r+0x60>
 800a82a:	69a2      	ldr	r2, [r4, #24]
 800a82c:	429a      	cmp	r2, r3
 800a82e:	dc17      	bgt.n	800a860 <_puts_r+0x8c>
 800a830:	290a      	cmp	r1, #10
 800a832:	d015      	beq.n	800a860 <_puts_r+0x8c>
 800a834:	6823      	ldr	r3, [r4, #0]
 800a836:	1c5a      	adds	r2, r3, #1
 800a838:	6022      	str	r2, [r4, #0]
 800a83a:	7019      	strb	r1, [r3, #0]
 800a83c:	68a3      	ldr	r3, [r4, #8]
 800a83e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a842:	3b01      	subs	r3, #1
 800a844:	60a3      	str	r3, [r4, #8]
 800a846:	2900      	cmp	r1, #0
 800a848:	d1ed      	bne.n	800a826 <_puts_r+0x52>
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	da11      	bge.n	800a872 <_puts_r+0x9e>
 800a84e:	4622      	mov	r2, r4
 800a850:	210a      	movs	r1, #10
 800a852:	4628      	mov	r0, r5
 800a854:	f000 f881 	bl	800a95a <__swbuf_r>
 800a858:	3001      	adds	r0, #1
 800a85a:	d0d7      	beq.n	800a80c <_puts_r+0x38>
 800a85c:	250a      	movs	r5, #10
 800a85e:	e7d7      	b.n	800a810 <_puts_r+0x3c>
 800a860:	4622      	mov	r2, r4
 800a862:	4628      	mov	r0, r5
 800a864:	f000 f879 	bl	800a95a <__swbuf_r>
 800a868:	3001      	adds	r0, #1
 800a86a:	d1e7      	bne.n	800a83c <_puts_r+0x68>
 800a86c:	e7ce      	b.n	800a80c <_puts_r+0x38>
 800a86e:	3e01      	subs	r6, #1
 800a870:	e7e4      	b.n	800a83c <_puts_r+0x68>
 800a872:	6823      	ldr	r3, [r4, #0]
 800a874:	1c5a      	adds	r2, r3, #1
 800a876:	6022      	str	r2, [r4, #0]
 800a878:	220a      	movs	r2, #10
 800a87a:	701a      	strb	r2, [r3, #0]
 800a87c:	e7ee      	b.n	800a85c <_puts_r+0x88>
	...

0800a880 <puts>:
 800a880:	4b02      	ldr	r3, [pc, #8]	@ (800a88c <puts+0xc>)
 800a882:	4601      	mov	r1, r0
 800a884:	6818      	ldr	r0, [r3, #0]
 800a886:	f7ff bfa5 	b.w	800a7d4 <_puts_r>
 800a88a:	bf00      	nop
 800a88c:	200000a8 	.word	0x200000a8

0800a890 <siprintf>:
 800a890:	b40e      	push	{r1, r2, r3}
 800a892:	b510      	push	{r4, lr}
 800a894:	b09d      	sub	sp, #116	@ 0x74
 800a896:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a898:	9002      	str	r0, [sp, #8]
 800a89a:	9006      	str	r0, [sp, #24]
 800a89c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a8a0:	480a      	ldr	r0, [pc, #40]	@ (800a8cc <siprintf+0x3c>)
 800a8a2:	9107      	str	r1, [sp, #28]
 800a8a4:	9104      	str	r1, [sp, #16]
 800a8a6:	490a      	ldr	r1, [pc, #40]	@ (800a8d0 <siprintf+0x40>)
 800a8a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8ac:	9105      	str	r1, [sp, #20]
 800a8ae:	2400      	movs	r4, #0
 800a8b0:	a902      	add	r1, sp, #8
 800a8b2:	6800      	ldr	r0, [r0, #0]
 800a8b4:	9301      	str	r3, [sp, #4]
 800a8b6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a8b8:	f002 fc5c 	bl	800d174 <_svfiprintf_r>
 800a8bc:	9b02      	ldr	r3, [sp, #8]
 800a8be:	701c      	strb	r4, [r3, #0]
 800a8c0:	b01d      	add	sp, #116	@ 0x74
 800a8c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8c6:	b003      	add	sp, #12
 800a8c8:	4770      	bx	lr
 800a8ca:	bf00      	nop
 800a8cc:	200000a8 	.word	0x200000a8
 800a8d0:	ffff0208 	.word	0xffff0208

0800a8d4 <__sread>:
 800a8d4:	b510      	push	{r4, lr}
 800a8d6:	460c      	mov	r4, r1
 800a8d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a8dc:	f000 f900 	bl	800aae0 <_read_r>
 800a8e0:	2800      	cmp	r0, #0
 800a8e2:	bfab      	itete	ge
 800a8e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a8e6:	89a3      	ldrhlt	r3, [r4, #12]
 800a8e8:	181b      	addge	r3, r3, r0
 800a8ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a8ee:	bfac      	ite	ge
 800a8f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a8f2:	81a3      	strhlt	r3, [r4, #12]
 800a8f4:	bd10      	pop	{r4, pc}

0800a8f6 <__swrite>:
 800a8f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8fa:	461f      	mov	r7, r3
 800a8fc:	898b      	ldrh	r3, [r1, #12]
 800a8fe:	05db      	lsls	r3, r3, #23
 800a900:	4605      	mov	r5, r0
 800a902:	460c      	mov	r4, r1
 800a904:	4616      	mov	r6, r2
 800a906:	d505      	bpl.n	800a914 <__swrite+0x1e>
 800a908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a90c:	2302      	movs	r3, #2
 800a90e:	2200      	movs	r2, #0
 800a910:	f000 f8d4 	bl	800aabc <_lseek_r>
 800a914:	89a3      	ldrh	r3, [r4, #12]
 800a916:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a91a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a91e:	81a3      	strh	r3, [r4, #12]
 800a920:	4632      	mov	r2, r6
 800a922:	463b      	mov	r3, r7
 800a924:	4628      	mov	r0, r5
 800a926:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a92a:	f000 b8eb 	b.w	800ab04 <_write_r>

0800a92e <__sseek>:
 800a92e:	b510      	push	{r4, lr}
 800a930:	460c      	mov	r4, r1
 800a932:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a936:	f000 f8c1 	bl	800aabc <_lseek_r>
 800a93a:	1c43      	adds	r3, r0, #1
 800a93c:	89a3      	ldrh	r3, [r4, #12]
 800a93e:	bf15      	itete	ne
 800a940:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a942:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a946:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a94a:	81a3      	strheq	r3, [r4, #12]
 800a94c:	bf18      	it	ne
 800a94e:	81a3      	strhne	r3, [r4, #12]
 800a950:	bd10      	pop	{r4, pc}

0800a952 <__sclose>:
 800a952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a956:	f000 b8a1 	b.w	800aa9c <_close_r>

0800a95a <__swbuf_r>:
 800a95a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a95c:	460e      	mov	r6, r1
 800a95e:	4614      	mov	r4, r2
 800a960:	4605      	mov	r5, r0
 800a962:	b118      	cbz	r0, 800a96c <__swbuf_r+0x12>
 800a964:	6a03      	ldr	r3, [r0, #32]
 800a966:	b90b      	cbnz	r3, 800a96c <__swbuf_r+0x12>
 800a968:	f7ff feec 	bl	800a744 <__sinit>
 800a96c:	69a3      	ldr	r3, [r4, #24]
 800a96e:	60a3      	str	r3, [r4, #8]
 800a970:	89a3      	ldrh	r3, [r4, #12]
 800a972:	071a      	lsls	r2, r3, #28
 800a974:	d501      	bpl.n	800a97a <__swbuf_r+0x20>
 800a976:	6923      	ldr	r3, [r4, #16]
 800a978:	b943      	cbnz	r3, 800a98c <__swbuf_r+0x32>
 800a97a:	4621      	mov	r1, r4
 800a97c:	4628      	mov	r0, r5
 800a97e:	f000 f82b 	bl	800a9d8 <__swsetup_r>
 800a982:	b118      	cbz	r0, 800a98c <__swbuf_r+0x32>
 800a984:	f04f 37ff 	mov.w	r7, #4294967295
 800a988:	4638      	mov	r0, r7
 800a98a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a98c:	6823      	ldr	r3, [r4, #0]
 800a98e:	6922      	ldr	r2, [r4, #16]
 800a990:	1a98      	subs	r0, r3, r2
 800a992:	6963      	ldr	r3, [r4, #20]
 800a994:	b2f6      	uxtb	r6, r6
 800a996:	4283      	cmp	r3, r0
 800a998:	4637      	mov	r7, r6
 800a99a:	dc05      	bgt.n	800a9a8 <__swbuf_r+0x4e>
 800a99c:	4621      	mov	r1, r4
 800a99e:	4628      	mov	r0, r5
 800a9a0:	f002 feaa 	bl	800d6f8 <_fflush_r>
 800a9a4:	2800      	cmp	r0, #0
 800a9a6:	d1ed      	bne.n	800a984 <__swbuf_r+0x2a>
 800a9a8:	68a3      	ldr	r3, [r4, #8]
 800a9aa:	3b01      	subs	r3, #1
 800a9ac:	60a3      	str	r3, [r4, #8]
 800a9ae:	6823      	ldr	r3, [r4, #0]
 800a9b0:	1c5a      	adds	r2, r3, #1
 800a9b2:	6022      	str	r2, [r4, #0]
 800a9b4:	701e      	strb	r6, [r3, #0]
 800a9b6:	6962      	ldr	r2, [r4, #20]
 800a9b8:	1c43      	adds	r3, r0, #1
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d004      	beq.n	800a9c8 <__swbuf_r+0x6e>
 800a9be:	89a3      	ldrh	r3, [r4, #12]
 800a9c0:	07db      	lsls	r3, r3, #31
 800a9c2:	d5e1      	bpl.n	800a988 <__swbuf_r+0x2e>
 800a9c4:	2e0a      	cmp	r6, #10
 800a9c6:	d1df      	bne.n	800a988 <__swbuf_r+0x2e>
 800a9c8:	4621      	mov	r1, r4
 800a9ca:	4628      	mov	r0, r5
 800a9cc:	f002 fe94 	bl	800d6f8 <_fflush_r>
 800a9d0:	2800      	cmp	r0, #0
 800a9d2:	d0d9      	beq.n	800a988 <__swbuf_r+0x2e>
 800a9d4:	e7d6      	b.n	800a984 <__swbuf_r+0x2a>
	...

0800a9d8 <__swsetup_r>:
 800a9d8:	b538      	push	{r3, r4, r5, lr}
 800a9da:	4b29      	ldr	r3, [pc, #164]	@ (800aa80 <__swsetup_r+0xa8>)
 800a9dc:	4605      	mov	r5, r0
 800a9de:	6818      	ldr	r0, [r3, #0]
 800a9e0:	460c      	mov	r4, r1
 800a9e2:	b118      	cbz	r0, 800a9ec <__swsetup_r+0x14>
 800a9e4:	6a03      	ldr	r3, [r0, #32]
 800a9e6:	b90b      	cbnz	r3, 800a9ec <__swsetup_r+0x14>
 800a9e8:	f7ff feac 	bl	800a744 <__sinit>
 800a9ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9f0:	0719      	lsls	r1, r3, #28
 800a9f2:	d422      	bmi.n	800aa3a <__swsetup_r+0x62>
 800a9f4:	06da      	lsls	r2, r3, #27
 800a9f6:	d407      	bmi.n	800aa08 <__swsetup_r+0x30>
 800a9f8:	2209      	movs	r2, #9
 800a9fa:	602a      	str	r2, [r5, #0]
 800a9fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa00:	81a3      	strh	r3, [r4, #12]
 800aa02:	f04f 30ff 	mov.w	r0, #4294967295
 800aa06:	e033      	b.n	800aa70 <__swsetup_r+0x98>
 800aa08:	0758      	lsls	r0, r3, #29
 800aa0a:	d512      	bpl.n	800aa32 <__swsetup_r+0x5a>
 800aa0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa0e:	b141      	cbz	r1, 800aa22 <__swsetup_r+0x4a>
 800aa10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aa14:	4299      	cmp	r1, r3
 800aa16:	d002      	beq.n	800aa1e <__swsetup_r+0x46>
 800aa18:	4628      	mov	r0, r5
 800aa1a:	f000 ff21 	bl	800b860 <_free_r>
 800aa1e:	2300      	movs	r3, #0
 800aa20:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa22:	89a3      	ldrh	r3, [r4, #12]
 800aa24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800aa28:	81a3      	strh	r3, [r4, #12]
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	6063      	str	r3, [r4, #4]
 800aa2e:	6923      	ldr	r3, [r4, #16]
 800aa30:	6023      	str	r3, [r4, #0]
 800aa32:	89a3      	ldrh	r3, [r4, #12]
 800aa34:	f043 0308 	orr.w	r3, r3, #8
 800aa38:	81a3      	strh	r3, [r4, #12]
 800aa3a:	6923      	ldr	r3, [r4, #16]
 800aa3c:	b94b      	cbnz	r3, 800aa52 <__swsetup_r+0x7a>
 800aa3e:	89a3      	ldrh	r3, [r4, #12]
 800aa40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aa44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aa48:	d003      	beq.n	800aa52 <__swsetup_r+0x7a>
 800aa4a:	4621      	mov	r1, r4
 800aa4c:	4628      	mov	r0, r5
 800aa4e:	f002 fea1 	bl	800d794 <__smakebuf_r>
 800aa52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa56:	f013 0201 	ands.w	r2, r3, #1
 800aa5a:	d00a      	beq.n	800aa72 <__swsetup_r+0x9a>
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	60a2      	str	r2, [r4, #8]
 800aa60:	6962      	ldr	r2, [r4, #20]
 800aa62:	4252      	negs	r2, r2
 800aa64:	61a2      	str	r2, [r4, #24]
 800aa66:	6922      	ldr	r2, [r4, #16]
 800aa68:	b942      	cbnz	r2, 800aa7c <__swsetup_r+0xa4>
 800aa6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aa6e:	d1c5      	bne.n	800a9fc <__swsetup_r+0x24>
 800aa70:	bd38      	pop	{r3, r4, r5, pc}
 800aa72:	0799      	lsls	r1, r3, #30
 800aa74:	bf58      	it	pl
 800aa76:	6962      	ldrpl	r2, [r4, #20]
 800aa78:	60a2      	str	r2, [r4, #8]
 800aa7a:	e7f4      	b.n	800aa66 <__swsetup_r+0x8e>
 800aa7c:	2000      	movs	r0, #0
 800aa7e:	e7f7      	b.n	800aa70 <__swsetup_r+0x98>
 800aa80:	200000a8 	.word	0x200000a8

0800aa84 <memset>:
 800aa84:	4402      	add	r2, r0
 800aa86:	4603      	mov	r3, r0
 800aa88:	4293      	cmp	r3, r2
 800aa8a:	d100      	bne.n	800aa8e <memset+0xa>
 800aa8c:	4770      	bx	lr
 800aa8e:	f803 1b01 	strb.w	r1, [r3], #1
 800aa92:	e7f9      	b.n	800aa88 <memset+0x4>

0800aa94 <_localeconv_r>:
 800aa94:	4800      	ldr	r0, [pc, #0]	@ (800aa98 <_localeconv_r+0x4>)
 800aa96:	4770      	bx	lr
 800aa98:	200001e8 	.word	0x200001e8

0800aa9c <_close_r>:
 800aa9c:	b538      	push	{r3, r4, r5, lr}
 800aa9e:	4d06      	ldr	r5, [pc, #24]	@ (800aab8 <_close_r+0x1c>)
 800aaa0:	2300      	movs	r3, #0
 800aaa2:	4604      	mov	r4, r0
 800aaa4:	4608      	mov	r0, r1
 800aaa6:	602b      	str	r3, [r5, #0]
 800aaa8:	f7fa fa8e 	bl	8004fc8 <_close>
 800aaac:	1c43      	adds	r3, r0, #1
 800aaae:	d102      	bne.n	800aab6 <_close_r+0x1a>
 800aab0:	682b      	ldr	r3, [r5, #0]
 800aab2:	b103      	cbz	r3, 800aab6 <_close_r+0x1a>
 800aab4:	6023      	str	r3, [r4, #0]
 800aab6:	bd38      	pop	{r3, r4, r5, pc}
 800aab8:	2000096c 	.word	0x2000096c

0800aabc <_lseek_r>:
 800aabc:	b538      	push	{r3, r4, r5, lr}
 800aabe:	4d07      	ldr	r5, [pc, #28]	@ (800aadc <_lseek_r+0x20>)
 800aac0:	4604      	mov	r4, r0
 800aac2:	4608      	mov	r0, r1
 800aac4:	4611      	mov	r1, r2
 800aac6:	2200      	movs	r2, #0
 800aac8:	602a      	str	r2, [r5, #0]
 800aaca:	461a      	mov	r2, r3
 800aacc:	f7fa faa3 	bl	8005016 <_lseek>
 800aad0:	1c43      	adds	r3, r0, #1
 800aad2:	d102      	bne.n	800aada <_lseek_r+0x1e>
 800aad4:	682b      	ldr	r3, [r5, #0]
 800aad6:	b103      	cbz	r3, 800aada <_lseek_r+0x1e>
 800aad8:	6023      	str	r3, [r4, #0]
 800aada:	bd38      	pop	{r3, r4, r5, pc}
 800aadc:	2000096c 	.word	0x2000096c

0800aae0 <_read_r>:
 800aae0:	b538      	push	{r3, r4, r5, lr}
 800aae2:	4d07      	ldr	r5, [pc, #28]	@ (800ab00 <_read_r+0x20>)
 800aae4:	4604      	mov	r4, r0
 800aae6:	4608      	mov	r0, r1
 800aae8:	4611      	mov	r1, r2
 800aaea:	2200      	movs	r2, #0
 800aaec:	602a      	str	r2, [r5, #0]
 800aaee:	461a      	mov	r2, r3
 800aaf0:	f7fa fa4d 	bl	8004f8e <_read>
 800aaf4:	1c43      	adds	r3, r0, #1
 800aaf6:	d102      	bne.n	800aafe <_read_r+0x1e>
 800aaf8:	682b      	ldr	r3, [r5, #0]
 800aafa:	b103      	cbz	r3, 800aafe <_read_r+0x1e>
 800aafc:	6023      	str	r3, [r4, #0]
 800aafe:	bd38      	pop	{r3, r4, r5, pc}
 800ab00:	2000096c 	.word	0x2000096c

0800ab04 <_write_r>:
 800ab04:	b538      	push	{r3, r4, r5, lr}
 800ab06:	4d07      	ldr	r5, [pc, #28]	@ (800ab24 <_write_r+0x20>)
 800ab08:	4604      	mov	r4, r0
 800ab0a:	4608      	mov	r0, r1
 800ab0c:	4611      	mov	r1, r2
 800ab0e:	2200      	movs	r2, #0
 800ab10:	602a      	str	r2, [r5, #0]
 800ab12:	461a      	mov	r2, r3
 800ab14:	f7f6 ffae 	bl	8001a74 <_write>
 800ab18:	1c43      	adds	r3, r0, #1
 800ab1a:	d102      	bne.n	800ab22 <_write_r+0x1e>
 800ab1c:	682b      	ldr	r3, [r5, #0]
 800ab1e:	b103      	cbz	r3, 800ab22 <_write_r+0x1e>
 800ab20:	6023      	str	r3, [r4, #0]
 800ab22:	bd38      	pop	{r3, r4, r5, pc}
 800ab24:	2000096c 	.word	0x2000096c

0800ab28 <__errno>:
 800ab28:	4b01      	ldr	r3, [pc, #4]	@ (800ab30 <__errno+0x8>)
 800ab2a:	6818      	ldr	r0, [r3, #0]
 800ab2c:	4770      	bx	lr
 800ab2e:	bf00      	nop
 800ab30:	200000a8 	.word	0x200000a8

0800ab34 <__libc_init_array>:
 800ab34:	b570      	push	{r4, r5, r6, lr}
 800ab36:	4d0d      	ldr	r5, [pc, #52]	@ (800ab6c <__libc_init_array+0x38>)
 800ab38:	4c0d      	ldr	r4, [pc, #52]	@ (800ab70 <__libc_init_array+0x3c>)
 800ab3a:	1b64      	subs	r4, r4, r5
 800ab3c:	10a4      	asrs	r4, r4, #2
 800ab3e:	2600      	movs	r6, #0
 800ab40:	42a6      	cmp	r6, r4
 800ab42:	d109      	bne.n	800ab58 <__libc_init_array+0x24>
 800ab44:	4d0b      	ldr	r5, [pc, #44]	@ (800ab74 <__libc_init_array+0x40>)
 800ab46:	4c0c      	ldr	r4, [pc, #48]	@ (800ab78 <__libc_init_array+0x44>)
 800ab48:	f003 fe50 	bl	800e7ec <_init>
 800ab4c:	1b64      	subs	r4, r4, r5
 800ab4e:	10a4      	asrs	r4, r4, #2
 800ab50:	2600      	movs	r6, #0
 800ab52:	42a6      	cmp	r6, r4
 800ab54:	d105      	bne.n	800ab62 <__libc_init_array+0x2e>
 800ab56:	bd70      	pop	{r4, r5, r6, pc}
 800ab58:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab5c:	4798      	blx	r3
 800ab5e:	3601      	adds	r6, #1
 800ab60:	e7ee      	b.n	800ab40 <__libc_init_array+0xc>
 800ab62:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab66:	4798      	blx	r3
 800ab68:	3601      	adds	r6, #1
 800ab6a:	e7f2      	b.n	800ab52 <__libc_init_array+0x1e>
 800ab6c:	0800f8d0 	.word	0x0800f8d0
 800ab70:	0800f8d0 	.word	0x0800f8d0
 800ab74:	0800f8d0 	.word	0x0800f8d0
 800ab78:	0800f8d4 	.word	0x0800f8d4

0800ab7c <__retarget_lock_init_recursive>:
 800ab7c:	4770      	bx	lr

0800ab7e <__retarget_lock_acquire_recursive>:
 800ab7e:	4770      	bx	lr

0800ab80 <__retarget_lock_release_recursive>:
 800ab80:	4770      	bx	lr

0800ab82 <memcpy>:
 800ab82:	440a      	add	r2, r1
 800ab84:	4291      	cmp	r1, r2
 800ab86:	f100 33ff 	add.w	r3, r0, #4294967295
 800ab8a:	d100      	bne.n	800ab8e <memcpy+0xc>
 800ab8c:	4770      	bx	lr
 800ab8e:	b510      	push	{r4, lr}
 800ab90:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ab94:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ab98:	4291      	cmp	r1, r2
 800ab9a:	d1f9      	bne.n	800ab90 <memcpy+0xe>
 800ab9c:	bd10      	pop	{r4, pc}
	...

0800aba0 <nanf>:
 800aba0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800aba8 <nanf+0x8>
 800aba4:	4770      	bx	lr
 800aba6:	bf00      	nop
 800aba8:	7fc00000 	.word	0x7fc00000

0800abac <quorem>:
 800abac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abb0:	6903      	ldr	r3, [r0, #16]
 800abb2:	690c      	ldr	r4, [r1, #16]
 800abb4:	42a3      	cmp	r3, r4
 800abb6:	4607      	mov	r7, r0
 800abb8:	db7e      	blt.n	800acb8 <quorem+0x10c>
 800abba:	3c01      	subs	r4, #1
 800abbc:	f101 0814 	add.w	r8, r1, #20
 800abc0:	00a3      	lsls	r3, r4, #2
 800abc2:	f100 0514 	add.w	r5, r0, #20
 800abc6:	9300      	str	r3, [sp, #0]
 800abc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800abcc:	9301      	str	r3, [sp, #4]
 800abce:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800abd2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800abd6:	3301      	adds	r3, #1
 800abd8:	429a      	cmp	r2, r3
 800abda:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800abde:	fbb2 f6f3 	udiv	r6, r2, r3
 800abe2:	d32e      	bcc.n	800ac42 <quorem+0x96>
 800abe4:	f04f 0a00 	mov.w	sl, #0
 800abe8:	46c4      	mov	ip, r8
 800abea:	46ae      	mov	lr, r5
 800abec:	46d3      	mov	fp, sl
 800abee:	f85c 3b04 	ldr.w	r3, [ip], #4
 800abf2:	b298      	uxth	r0, r3
 800abf4:	fb06 a000 	mla	r0, r6, r0, sl
 800abf8:	0c02      	lsrs	r2, r0, #16
 800abfa:	0c1b      	lsrs	r3, r3, #16
 800abfc:	fb06 2303 	mla	r3, r6, r3, r2
 800ac00:	f8de 2000 	ldr.w	r2, [lr]
 800ac04:	b280      	uxth	r0, r0
 800ac06:	b292      	uxth	r2, r2
 800ac08:	1a12      	subs	r2, r2, r0
 800ac0a:	445a      	add	r2, fp
 800ac0c:	f8de 0000 	ldr.w	r0, [lr]
 800ac10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ac14:	b29b      	uxth	r3, r3
 800ac16:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ac1a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ac1e:	b292      	uxth	r2, r2
 800ac20:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ac24:	45e1      	cmp	r9, ip
 800ac26:	f84e 2b04 	str.w	r2, [lr], #4
 800ac2a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ac2e:	d2de      	bcs.n	800abee <quorem+0x42>
 800ac30:	9b00      	ldr	r3, [sp, #0]
 800ac32:	58eb      	ldr	r3, [r5, r3]
 800ac34:	b92b      	cbnz	r3, 800ac42 <quorem+0x96>
 800ac36:	9b01      	ldr	r3, [sp, #4]
 800ac38:	3b04      	subs	r3, #4
 800ac3a:	429d      	cmp	r5, r3
 800ac3c:	461a      	mov	r2, r3
 800ac3e:	d32f      	bcc.n	800aca0 <quorem+0xf4>
 800ac40:	613c      	str	r4, [r7, #16]
 800ac42:	4638      	mov	r0, r7
 800ac44:	f001 f9c8 	bl	800bfd8 <__mcmp>
 800ac48:	2800      	cmp	r0, #0
 800ac4a:	db25      	blt.n	800ac98 <quorem+0xec>
 800ac4c:	4629      	mov	r1, r5
 800ac4e:	2000      	movs	r0, #0
 800ac50:	f858 2b04 	ldr.w	r2, [r8], #4
 800ac54:	f8d1 c000 	ldr.w	ip, [r1]
 800ac58:	fa1f fe82 	uxth.w	lr, r2
 800ac5c:	fa1f f38c 	uxth.w	r3, ip
 800ac60:	eba3 030e 	sub.w	r3, r3, lr
 800ac64:	4403      	add	r3, r0
 800ac66:	0c12      	lsrs	r2, r2, #16
 800ac68:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ac6c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ac70:	b29b      	uxth	r3, r3
 800ac72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac76:	45c1      	cmp	r9, r8
 800ac78:	f841 3b04 	str.w	r3, [r1], #4
 800ac7c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ac80:	d2e6      	bcs.n	800ac50 <quorem+0xa4>
 800ac82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ac86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ac8a:	b922      	cbnz	r2, 800ac96 <quorem+0xea>
 800ac8c:	3b04      	subs	r3, #4
 800ac8e:	429d      	cmp	r5, r3
 800ac90:	461a      	mov	r2, r3
 800ac92:	d30b      	bcc.n	800acac <quorem+0x100>
 800ac94:	613c      	str	r4, [r7, #16]
 800ac96:	3601      	adds	r6, #1
 800ac98:	4630      	mov	r0, r6
 800ac9a:	b003      	add	sp, #12
 800ac9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aca0:	6812      	ldr	r2, [r2, #0]
 800aca2:	3b04      	subs	r3, #4
 800aca4:	2a00      	cmp	r2, #0
 800aca6:	d1cb      	bne.n	800ac40 <quorem+0x94>
 800aca8:	3c01      	subs	r4, #1
 800acaa:	e7c6      	b.n	800ac3a <quorem+0x8e>
 800acac:	6812      	ldr	r2, [r2, #0]
 800acae:	3b04      	subs	r3, #4
 800acb0:	2a00      	cmp	r2, #0
 800acb2:	d1ef      	bne.n	800ac94 <quorem+0xe8>
 800acb4:	3c01      	subs	r4, #1
 800acb6:	e7ea      	b.n	800ac8e <quorem+0xe2>
 800acb8:	2000      	movs	r0, #0
 800acba:	e7ee      	b.n	800ac9a <quorem+0xee>
 800acbc:	0000      	movs	r0, r0
	...

0800acc0 <_dtoa_r>:
 800acc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acc4:	69c7      	ldr	r7, [r0, #28]
 800acc6:	b097      	sub	sp, #92	@ 0x5c
 800acc8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800accc:	ec55 4b10 	vmov	r4, r5, d0
 800acd0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800acd2:	9107      	str	r1, [sp, #28]
 800acd4:	4681      	mov	r9, r0
 800acd6:	920c      	str	r2, [sp, #48]	@ 0x30
 800acd8:	9311      	str	r3, [sp, #68]	@ 0x44
 800acda:	b97f      	cbnz	r7, 800acfc <_dtoa_r+0x3c>
 800acdc:	2010      	movs	r0, #16
 800acde:	f000 fe09 	bl	800b8f4 <malloc>
 800ace2:	4602      	mov	r2, r0
 800ace4:	f8c9 001c 	str.w	r0, [r9, #28]
 800ace8:	b920      	cbnz	r0, 800acf4 <_dtoa_r+0x34>
 800acea:	4ba9      	ldr	r3, [pc, #676]	@ (800af90 <_dtoa_r+0x2d0>)
 800acec:	21ef      	movs	r1, #239	@ 0xef
 800acee:	48a9      	ldr	r0, [pc, #676]	@ (800af94 <_dtoa_r+0x2d4>)
 800acf0:	f002 fdf2 	bl	800d8d8 <__assert_func>
 800acf4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800acf8:	6007      	str	r7, [r0, #0]
 800acfa:	60c7      	str	r7, [r0, #12]
 800acfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ad00:	6819      	ldr	r1, [r3, #0]
 800ad02:	b159      	cbz	r1, 800ad1c <_dtoa_r+0x5c>
 800ad04:	685a      	ldr	r2, [r3, #4]
 800ad06:	604a      	str	r2, [r1, #4]
 800ad08:	2301      	movs	r3, #1
 800ad0a:	4093      	lsls	r3, r2
 800ad0c:	608b      	str	r3, [r1, #8]
 800ad0e:	4648      	mov	r0, r9
 800ad10:	f000 fee6 	bl	800bae0 <_Bfree>
 800ad14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ad18:	2200      	movs	r2, #0
 800ad1a:	601a      	str	r2, [r3, #0]
 800ad1c:	1e2b      	subs	r3, r5, #0
 800ad1e:	bfb9      	ittee	lt
 800ad20:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ad24:	9305      	strlt	r3, [sp, #20]
 800ad26:	2300      	movge	r3, #0
 800ad28:	6033      	strge	r3, [r6, #0]
 800ad2a:	9f05      	ldr	r7, [sp, #20]
 800ad2c:	4b9a      	ldr	r3, [pc, #616]	@ (800af98 <_dtoa_r+0x2d8>)
 800ad2e:	bfbc      	itt	lt
 800ad30:	2201      	movlt	r2, #1
 800ad32:	6032      	strlt	r2, [r6, #0]
 800ad34:	43bb      	bics	r3, r7
 800ad36:	d112      	bne.n	800ad5e <_dtoa_r+0x9e>
 800ad38:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ad3a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ad3e:	6013      	str	r3, [r2, #0]
 800ad40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ad44:	4323      	orrs	r3, r4
 800ad46:	f000 855a 	beq.w	800b7fe <_dtoa_r+0xb3e>
 800ad4a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ad4c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800afac <_dtoa_r+0x2ec>
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	f000 855c 	beq.w	800b80e <_dtoa_r+0xb4e>
 800ad56:	f10a 0303 	add.w	r3, sl, #3
 800ad5a:	f000 bd56 	b.w	800b80a <_dtoa_r+0xb4a>
 800ad5e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ad62:	2200      	movs	r2, #0
 800ad64:	ec51 0b17 	vmov	r0, r1, d7
 800ad68:	2300      	movs	r3, #0
 800ad6a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ad6e:	f7f5 feab 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad72:	4680      	mov	r8, r0
 800ad74:	b158      	cbz	r0, 800ad8e <_dtoa_r+0xce>
 800ad76:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ad78:	2301      	movs	r3, #1
 800ad7a:	6013      	str	r3, [r2, #0]
 800ad7c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ad7e:	b113      	cbz	r3, 800ad86 <_dtoa_r+0xc6>
 800ad80:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ad82:	4b86      	ldr	r3, [pc, #536]	@ (800af9c <_dtoa_r+0x2dc>)
 800ad84:	6013      	str	r3, [r2, #0]
 800ad86:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800afb0 <_dtoa_r+0x2f0>
 800ad8a:	f000 bd40 	b.w	800b80e <_dtoa_r+0xb4e>
 800ad8e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ad92:	aa14      	add	r2, sp, #80	@ 0x50
 800ad94:	a915      	add	r1, sp, #84	@ 0x54
 800ad96:	4648      	mov	r0, r9
 800ad98:	f001 fa3e 	bl	800c218 <__d2b>
 800ad9c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ada0:	9002      	str	r0, [sp, #8]
 800ada2:	2e00      	cmp	r6, #0
 800ada4:	d078      	beq.n	800ae98 <_dtoa_r+0x1d8>
 800ada6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ada8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800adac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800adb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800adb4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800adb8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800adbc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800adc0:	4619      	mov	r1, r3
 800adc2:	2200      	movs	r2, #0
 800adc4:	4b76      	ldr	r3, [pc, #472]	@ (800afa0 <_dtoa_r+0x2e0>)
 800adc6:	f7f5 fa5f 	bl	8000288 <__aeabi_dsub>
 800adca:	a36b      	add	r3, pc, #428	@ (adr r3, 800af78 <_dtoa_r+0x2b8>)
 800adcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add0:	f7f5 fc12 	bl	80005f8 <__aeabi_dmul>
 800add4:	a36a      	add	r3, pc, #424	@ (adr r3, 800af80 <_dtoa_r+0x2c0>)
 800add6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adda:	f7f5 fa57 	bl	800028c <__adddf3>
 800adde:	4604      	mov	r4, r0
 800ade0:	4630      	mov	r0, r6
 800ade2:	460d      	mov	r5, r1
 800ade4:	f7f5 fb9e 	bl	8000524 <__aeabi_i2d>
 800ade8:	a367      	add	r3, pc, #412	@ (adr r3, 800af88 <_dtoa_r+0x2c8>)
 800adea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adee:	f7f5 fc03 	bl	80005f8 <__aeabi_dmul>
 800adf2:	4602      	mov	r2, r0
 800adf4:	460b      	mov	r3, r1
 800adf6:	4620      	mov	r0, r4
 800adf8:	4629      	mov	r1, r5
 800adfa:	f7f5 fa47 	bl	800028c <__adddf3>
 800adfe:	4604      	mov	r4, r0
 800ae00:	460d      	mov	r5, r1
 800ae02:	f7f5 fea9 	bl	8000b58 <__aeabi_d2iz>
 800ae06:	2200      	movs	r2, #0
 800ae08:	4607      	mov	r7, r0
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	4620      	mov	r0, r4
 800ae0e:	4629      	mov	r1, r5
 800ae10:	f7f5 fe64 	bl	8000adc <__aeabi_dcmplt>
 800ae14:	b140      	cbz	r0, 800ae28 <_dtoa_r+0x168>
 800ae16:	4638      	mov	r0, r7
 800ae18:	f7f5 fb84 	bl	8000524 <__aeabi_i2d>
 800ae1c:	4622      	mov	r2, r4
 800ae1e:	462b      	mov	r3, r5
 800ae20:	f7f5 fe52 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae24:	b900      	cbnz	r0, 800ae28 <_dtoa_r+0x168>
 800ae26:	3f01      	subs	r7, #1
 800ae28:	2f16      	cmp	r7, #22
 800ae2a:	d852      	bhi.n	800aed2 <_dtoa_r+0x212>
 800ae2c:	4b5d      	ldr	r3, [pc, #372]	@ (800afa4 <_dtoa_r+0x2e4>)
 800ae2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ae32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ae3a:	f7f5 fe4f 	bl	8000adc <__aeabi_dcmplt>
 800ae3e:	2800      	cmp	r0, #0
 800ae40:	d049      	beq.n	800aed6 <_dtoa_r+0x216>
 800ae42:	3f01      	subs	r7, #1
 800ae44:	2300      	movs	r3, #0
 800ae46:	9310      	str	r3, [sp, #64]	@ 0x40
 800ae48:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ae4a:	1b9b      	subs	r3, r3, r6
 800ae4c:	1e5a      	subs	r2, r3, #1
 800ae4e:	bf45      	ittet	mi
 800ae50:	f1c3 0301 	rsbmi	r3, r3, #1
 800ae54:	9300      	strmi	r3, [sp, #0]
 800ae56:	2300      	movpl	r3, #0
 800ae58:	2300      	movmi	r3, #0
 800ae5a:	9206      	str	r2, [sp, #24]
 800ae5c:	bf54      	ite	pl
 800ae5e:	9300      	strpl	r3, [sp, #0]
 800ae60:	9306      	strmi	r3, [sp, #24]
 800ae62:	2f00      	cmp	r7, #0
 800ae64:	db39      	blt.n	800aeda <_dtoa_r+0x21a>
 800ae66:	9b06      	ldr	r3, [sp, #24]
 800ae68:	970d      	str	r7, [sp, #52]	@ 0x34
 800ae6a:	443b      	add	r3, r7
 800ae6c:	9306      	str	r3, [sp, #24]
 800ae6e:	2300      	movs	r3, #0
 800ae70:	9308      	str	r3, [sp, #32]
 800ae72:	9b07      	ldr	r3, [sp, #28]
 800ae74:	2b09      	cmp	r3, #9
 800ae76:	d863      	bhi.n	800af40 <_dtoa_r+0x280>
 800ae78:	2b05      	cmp	r3, #5
 800ae7a:	bfc4      	itt	gt
 800ae7c:	3b04      	subgt	r3, #4
 800ae7e:	9307      	strgt	r3, [sp, #28]
 800ae80:	9b07      	ldr	r3, [sp, #28]
 800ae82:	f1a3 0302 	sub.w	r3, r3, #2
 800ae86:	bfcc      	ite	gt
 800ae88:	2400      	movgt	r4, #0
 800ae8a:	2401      	movle	r4, #1
 800ae8c:	2b03      	cmp	r3, #3
 800ae8e:	d863      	bhi.n	800af58 <_dtoa_r+0x298>
 800ae90:	e8df f003 	tbb	[pc, r3]
 800ae94:	2b375452 	.word	0x2b375452
 800ae98:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ae9c:	441e      	add	r6, r3
 800ae9e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800aea2:	2b20      	cmp	r3, #32
 800aea4:	bfc1      	itttt	gt
 800aea6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800aeaa:	409f      	lslgt	r7, r3
 800aeac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800aeb0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800aeb4:	bfd6      	itet	le
 800aeb6:	f1c3 0320 	rsble	r3, r3, #32
 800aeba:	ea47 0003 	orrgt.w	r0, r7, r3
 800aebe:	fa04 f003 	lslle.w	r0, r4, r3
 800aec2:	f7f5 fb1f 	bl	8000504 <__aeabi_ui2d>
 800aec6:	2201      	movs	r2, #1
 800aec8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800aecc:	3e01      	subs	r6, #1
 800aece:	9212      	str	r2, [sp, #72]	@ 0x48
 800aed0:	e776      	b.n	800adc0 <_dtoa_r+0x100>
 800aed2:	2301      	movs	r3, #1
 800aed4:	e7b7      	b.n	800ae46 <_dtoa_r+0x186>
 800aed6:	9010      	str	r0, [sp, #64]	@ 0x40
 800aed8:	e7b6      	b.n	800ae48 <_dtoa_r+0x188>
 800aeda:	9b00      	ldr	r3, [sp, #0]
 800aedc:	1bdb      	subs	r3, r3, r7
 800aede:	9300      	str	r3, [sp, #0]
 800aee0:	427b      	negs	r3, r7
 800aee2:	9308      	str	r3, [sp, #32]
 800aee4:	2300      	movs	r3, #0
 800aee6:	930d      	str	r3, [sp, #52]	@ 0x34
 800aee8:	e7c3      	b.n	800ae72 <_dtoa_r+0x1b2>
 800aeea:	2301      	movs	r3, #1
 800aeec:	9309      	str	r3, [sp, #36]	@ 0x24
 800aeee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aef0:	eb07 0b03 	add.w	fp, r7, r3
 800aef4:	f10b 0301 	add.w	r3, fp, #1
 800aef8:	2b01      	cmp	r3, #1
 800aefa:	9303      	str	r3, [sp, #12]
 800aefc:	bfb8      	it	lt
 800aefe:	2301      	movlt	r3, #1
 800af00:	e006      	b.n	800af10 <_dtoa_r+0x250>
 800af02:	2301      	movs	r3, #1
 800af04:	9309      	str	r3, [sp, #36]	@ 0x24
 800af06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af08:	2b00      	cmp	r3, #0
 800af0a:	dd28      	ble.n	800af5e <_dtoa_r+0x29e>
 800af0c:	469b      	mov	fp, r3
 800af0e:	9303      	str	r3, [sp, #12]
 800af10:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800af14:	2100      	movs	r1, #0
 800af16:	2204      	movs	r2, #4
 800af18:	f102 0514 	add.w	r5, r2, #20
 800af1c:	429d      	cmp	r5, r3
 800af1e:	d926      	bls.n	800af6e <_dtoa_r+0x2ae>
 800af20:	6041      	str	r1, [r0, #4]
 800af22:	4648      	mov	r0, r9
 800af24:	f000 fd9c 	bl	800ba60 <_Balloc>
 800af28:	4682      	mov	sl, r0
 800af2a:	2800      	cmp	r0, #0
 800af2c:	d142      	bne.n	800afb4 <_dtoa_r+0x2f4>
 800af2e:	4b1e      	ldr	r3, [pc, #120]	@ (800afa8 <_dtoa_r+0x2e8>)
 800af30:	4602      	mov	r2, r0
 800af32:	f240 11af 	movw	r1, #431	@ 0x1af
 800af36:	e6da      	b.n	800acee <_dtoa_r+0x2e>
 800af38:	2300      	movs	r3, #0
 800af3a:	e7e3      	b.n	800af04 <_dtoa_r+0x244>
 800af3c:	2300      	movs	r3, #0
 800af3e:	e7d5      	b.n	800aeec <_dtoa_r+0x22c>
 800af40:	2401      	movs	r4, #1
 800af42:	2300      	movs	r3, #0
 800af44:	9307      	str	r3, [sp, #28]
 800af46:	9409      	str	r4, [sp, #36]	@ 0x24
 800af48:	f04f 3bff 	mov.w	fp, #4294967295
 800af4c:	2200      	movs	r2, #0
 800af4e:	f8cd b00c 	str.w	fp, [sp, #12]
 800af52:	2312      	movs	r3, #18
 800af54:	920c      	str	r2, [sp, #48]	@ 0x30
 800af56:	e7db      	b.n	800af10 <_dtoa_r+0x250>
 800af58:	2301      	movs	r3, #1
 800af5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800af5c:	e7f4      	b.n	800af48 <_dtoa_r+0x288>
 800af5e:	f04f 0b01 	mov.w	fp, #1
 800af62:	f8cd b00c 	str.w	fp, [sp, #12]
 800af66:	465b      	mov	r3, fp
 800af68:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800af6c:	e7d0      	b.n	800af10 <_dtoa_r+0x250>
 800af6e:	3101      	adds	r1, #1
 800af70:	0052      	lsls	r2, r2, #1
 800af72:	e7d1      	b.n	800af18 <_dtoa_r+0x258>
 800af74:	f3af 8000 	nop.w
 800af78:	636f4361 	.word	0x636f4361
 800af7c:	3fd287a7 	.word	0x3fd287a7
 800af80:	8b60c8b3 	.word	0x8b60c8b3
 800af84:	3fc68a28 	.word	0x3fc68a28
 800af88:	509f79fb 	.word	0x509f79fb
 800af8c:	3fd34413 	.word	0x3fd34413
 800af90:	0800f45e 	.word	0x0800f45e
 800af94:	0800f475 	.word	0x0800f475
 800af98:	7ff00000 	.word	0x7ff00000
 800af9c:	0800f429 	.word	0x0800f429
 800afa0:	3ff80000 	.word	0x3ff80000
 800afa4:	0800f628 	.word	0x0800f628
 800afa8:	0800f4cd 	.word	0x0800f4cd
 800afac:	0800f45a 	.word	0x0800f45a
 800afb0:	0800f428 	.word	0x0800f428
 800afb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800afb8:	6018      	str	r0, [r3, #0]
 800afba:	9b03      	ldr	r3, [sp, #12]
 800afbc:	2b0e      	cmp	r3, #14
 800afbe:	f200 80a1 	bhi.w	800b104 <_dtoa_r+0x444>
 800afc2:	2c00      	cmp	r4, #0
 800afc4:	f000 809e 	beq.w	800b104 <_dtoa_r+0x444>
 800afc8:	2f00      	cmp	r7, #0
 800afca:	dd33      	ble.n	800b034 <_dtoa_r+0x374>
 800afcc:	4b9c      	ldr	r3, [pc, #624]	@ (800b240 <_dtoa_r+0x580>)
 800afce:	f007 020f 	and.w	r2, r7, #15
 800afd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800afd6:	ed93 7b00 	vldr	d7, [r3]
 800afda:	05f8      	lsls	r0, r7, #23
 800afdc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800afe0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800afe4:	d516      	bpl.n	800b014 <_dtoa_r+0x354>
 800afe6:	4b97      	ldr	r3, [pc, #604]	@ (800b244 <_dtoa_r+0x584>)
 800afe8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800afec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aff0:	f7f5 fc2c 	bl	800084c <__aeabi_ddiv>
 800aff4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aff8:	f004 040f 	and.w	r4, r4, #15
 800affc:	2603      	movs	r6, #3
 800affe:	4d91      	ldr	r5, [pc, #580]	@ (800b244 <_dtoa_r+0x584>)
 800b000:	b954      	cbnz	r4, 800b018 <_dtoa_r+0x358>
 800b002:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b006:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b00a:	f7f5 fc1f 	bl	800084c <__aeabi_ddiv>
 800b00e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b012:	e028      	b.n	800b066 <_dtoa_r+0x3a6>
 800b014:	2602      	movs	r6, #2
 800b016:	e7f2      	b.n	800affe <_dtoa_r+0x33e>
 800b018:	07e1      	lsls	r1, r4, #31
 800b01a:	d508      	bpl.n	800b02e <_dtoa_r+0x36e>
 800b01c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b020:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b024:	f7f5 fae8 	bl	80005f8 <__aeabi_dmul>
 800b028:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b02c:	3601      	adds	r6, #1
 800b02e:	1064      	asrs	r4, r4, #1
 800b030:	3508      	adds	r5, #8
 800b032:	e7e5      	b.n	800b000 <_dtoa_r+0x340>
 800b034:	f000 80af 	beq.w	800b196 <_dtoa_r+0x4d6>
 800b038:	427c      	negs	r4, r7
 800b03a:	4b81      	ldr	r3, [pc, #516]	@ (800b240 <_dtoa_r+0x580>)
 800b03c:	4d81      	ldr	r5, [pc, #516]	@ (800b244 <_dtoa_r+0x584>)
 800b03e:	f004 020f 	and.w	r2, r4, #15
 800b042:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b04a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b04e:	f7f5 fad3 	bl	80005f8 <__aeabi_dmul>
 800b052:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b056:	1124      	asrs	r4, r4, #4
 800b058:	2300      	movs	r3, #0
 800b05a:	2602      	movs	r6, #2
 800b05c:	2c00      	cmp	r4, #0
 800b05e:	f040 808f 	bne.w	800b180 <_dtoa_r+0x4c0>
 800b062:	2b00      	cmp	r3, #0
 800b064:	d1d3      	bne.n	800b00e <_dtoa_r+0x34e>
 800b066:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b068:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	f000 8094 	beq.w	800b19a <_dtoa_r+0x4da>
 800b072:	4b75      	ldr	r3, [pc, #468]	@ (800b248 <_dtoa_r+0x588>)
 800b074:	2200      	movs	r2, #0
 800b076:	4620      	mov	r0, r4
 800b078:	4629      	mov	r1, r5
 800b07a:	f7f5 fd2f 	bl	8000adc <__aeabi_dcmplt>
 800b07e:	2800      	cmp	r0, #0
 800b080:	f000 808b 	beq.w	800b19a <_dtoa_r+0x4da>
 800b084:	9b03      	ldr	r3, [sp, #12]
 800b086:	2b00      	cmp	r3, #0
 800b088:	f000 8087 	beq.w	800b19a <_dtoa_r+0x4da>
 800b08c:	f1bb 0f00 	cmp.w	fp, #0
 800b090:	dd34      	ble.n	800b0fc <_dtoa_r+0x43c>
 800b092:	4620      	mov	r0, r4
 800b094:	4b6d      	ldr	r3, [pc, #436]	@ (800b24c <_dtoa_r+0x58c>)
 800b096:	2200      	movs	r2, #0
 800b098:	4629      	mov	r1, r5
 800b09a:	f7f5 faad 	bl	80005f8 <__aeabi_dmul>
 800b09e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0a2:	f107 38ff 	add.w	r8, r7, #4294967295
 800b0a6:	3601      	adds	r6, #1
 800b0a8:	465c      	mov	r4, fp
 800b0aa:	4630      	mov	r0, r6
 800b0ac:	f7f5 fa3a 	bl	8000524 <__aeabi_i2d>
 800b0b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0b4:	f7f5 faa0 	bl	80005f8 <__aeabi_dmul>
 800b0b8:	4b65      	ldr	r3, [pc, #404]	@ (800b250 <_dtoa_r+0x590>)
 800b0ba:	2200      	movs	r2, #0
 800b0bc:	f7f5 f8e6 	bl	800028c <__adddf3>
 800b0c0:	4605      	mov	r5, r0
 800b0c2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b0c6:	2c00      	cmp	r4, #0
 800b0c8:	d16a      	bne.n	800b1a0 <_dtoa_r+0x4e0>
 800b0ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0ce:	4b61      	ldr	r3, [pc, #388]	@ (800b254 <_dtoa_r+0x594>)
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	f7f5 f8d9 	bl	8000288 <__aeabi_dsub>
 800b0d6:	4602      	mov	r2, r0
 800b0d8:	460b      	mov	r3, r1
 800b0da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b0de:	462a      	mov	r2, r5
 800b0e0:	4633      	mov	r3, r6
 800b0e2:	f7f5 fd19 	bl	8000b18 <__aeabi_dcmpgt>
 800b0e6:	2800      	cmp	r0, #0
 800b0e8:	f040 8298 	bne.w	800b61c <_dtoa_r+0x95c>
 800b0ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0f0:	462a      	mov	r2, r5
 800b0f2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b0f6:	f7f5 fcf1 	bl	8000adc <__aeabi_dcmplt>
 800b0fa:	bb38      	cbnz	r0, 800b14c <_dtoa_r+0x48c>
 800b0fc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b100:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b104:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b106:	2b00      	cmp	r3, #0
 800b108:	f2c0 8157 	blt.w	800b3ba <_dtoa_r+0x6fa>
 800b10c:	2f0e      	cmp	r7, #14
 800b10e:	f300 8154 	bgt.w	800b3ba <_dtoa_r+0x6fa>
 800b112:	4b4b      	ldr	r3, [pc, #300]	@ (800b240 <_dtoa_r+0x580>)
 800b114:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b118:	ed93 7b00 	vldr	d7, [r3]
 800b11c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b11e:	2b00      	cmp	r3, #0
 800b120:	ed8d 7b00 	vstr	d7, [sp]
 800b124:	f280 80e5 	bge.w	800b2f2 <_dtoa_r+0x632>
 800b128:	9b03      	ldr	r3, [sp, #12]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	f300 80e1 	bgt.w	800b2f2 <_dtoa_r+0x632>
 800b130:	d10c      	bne.n	800b14c <_dtoa_r+0x48c>
 800b132:	4b48      	ldr	r3, [pc, #288]	@ (800b254 <_dtoa_r+0x594>)
 800b134:	2200      	movs	r2, #0
 800b136:	ec51 0b17 	vmov	r0, r1, d7
 800b13a:	f7f5 fa5d 	bl	80005f8 <__aeabi_dmul>
 800b13e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b142:	f7f5 fcdf 	bl	8000b04 <__aeabi_dcmpge>
 800b146:	2800      	cmp	r0, #0
 800b148:	f000 8266 	beq.w	800b618 <_dtoa_r+0x958>
 800b14c:	2400      	movs	r4, #0
 800b14e:	4625      	mov	r5, r4
 800b150:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b152:	4656      	mov	r6, sl
 800b154:	ea6f 0803 	mvn.w	r8, r3
 800b158:	2700      	movs	r7, #0
 800b15a:	4621      	mov	r1, r4
 800b15c:	4648      	mov	r0, r9
 800b15e:	f000 fcbf 	bl	800bae0 <_Bfree>
 800b162:	2d00      	cmp	r5, #0
 800b164:	f000 80bd 	beq.w	800b2e2 <_dtoa_r+0x622>
 800b168:	b12f      	cbz	r7, 800b176 <_dtoa_r+0x4b6>
 800b16a:	42af      	cmp	r7, r5
 800b16c:	d003      	beq.n	800b176 <_dtoa_r+0x4b6>
 800b16e:	4639      	mov	r1, r7
 800b170:	4648      	mov	r0, r9
 800b172:	f000 fcb5 	bl	800bae0 <_Bfree>
 800b176:	4629      	mov	r1, r5
 800b178:	4648      	mov	r0, r9
 800b17a:	f000 fcb1 	bl	800bae0 <_Bfree>
 800b17e:	e0b0      	b.n	800b2e2 <_dtoa_r+0x622>
 800b180:	07e2      	lsls	r2, r4, #31
 800b182:	d505      	bpl.n	800b190 <_dtoa_r+0x4d0>
 800b184:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b188:	f7f5 fa36 	bl	80005f8 <__aeabi_dmul>
 800b18c:	3601      	adds	r6, #1
 800b18e:	2301      	movs	r3, #1
 800b190:	1064      	asrs	r4, r4, #1
 800b192:	3508      	adds	r5, #8
 800b194:	e762      	b.n	800b05c <_dtoa_r+0x39c>
 800b196:	2602      	movs	r6, #2
 800b198:	e765      	b.n	800b066 <_dtoa_r+0x3a6>
 800b19a:	9c03      	ldr	r4, [sp, #12]
 800b19c:	46b8      	mov	r8, r7
 800b19e:	e784      	b.n	800b0aa <_dtoa_r+0x3ea>
 800b1a0:	4b27      	ldr	r3, [pc, #156]	@ (800b240 <_dtoa_r+0x580>)
 800b1a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b1a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b1a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b1ac:	4454      	add	r4, sl
 800b1ae:	2900      	cmp	r1, #0
 800b1b0:	d054      	beq.n	800b25c <_dtoa_r+0x59c>
 800b1b2:	4929      	ldr	r1, [pc, #164]	@ (800b258 <_dtoa_r+0x598>)
 800b1b4:	2000      	movs	r0, #0
 800b1b6:	f7f5 fb49 	bl	800084c <__aeabi_ddiv>
 800b1ba:	4633      	mov	r3, r6
 800b1bc:	462a      	mov	r2, r5
 800b1be:	f7f5 f863 	bl	8000288 <__aeabi_dsub>
 800b1c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b1c6:	4656      	mov	r6, sl
 800b1c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1cc:	f7f5 fcc4 	bl	8000b58 <__aeabi_d2iz>
 800b1d0:	4605      	mov	r5, r0
 800b1d2:	f7f5 f9a7 	bl	8000524 <__aeabi_i2d>
 800b1d6:	4602      	mov	r2, r0
 800b1d8:	460b      	mov	r3, r1
 800b1da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b1de:	f7f5 f853 	bl	8000288 <__aeabi_dsub>
 800b1e2:	3530      	adds	r5, #48	@ 0x30
 800b1e4:	4602      	mov	r2, r0
 800b1e6:	460b      	mov	r3, r1
 800b1e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b1ec:	f806 5b01 	strb.w	r5, [r6], #1
 800b1f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b1f4:	f7f5 fc72 	bl	8000adc <__aeabi_dcmplt>
 800b1f8:	2800      	cmp	r0, #0
 800b1fa:	d172      	bne.n	800b2e2 <_dtoa_r+0x622>
 800b1fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b200:	4911      	ldr	r1, [pc, #68]	@ (800b248 <_dtoa_r+0x588>)
 800b202:	2000      	movs	r0, #0
 800b204:	f7f5 f840 	bl	8000288 <__aeabi_dsub>
 800b208:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b20c:	f7f5 fc66 	bl	8000adc <__aeabi_dcmplt>
 800b210:	2800      	cmp	r0, #0
 800b212:	f040 80b4 	bne.w	800b37e <_dtoa_r+0x6be>
 800b216:	42a6      	cmp	r6, r4
 800b218:	f43f af70 	beq.w	800b0fc <_dtoa_r+0x43c>
 800b21c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b220:	4b0a      	ldr	r3, [pc, #40]	@ (800b24c <_dtoa_r+0x58c>)
 800b222:	2200      	movs	r2, #0
 800b224:	f7f5 f9e8 	bl	80005f8 <__aeabi_dmul>
 800b228:	4b08      	ldr	r3, [pc, #32]	@ (800b24c <_dtoa_r+0x58c>)
 800b22a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b22e:	2200      	movs	r2, #0
 800b230:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b234:	f7f5 f9e0 	bl	80005f8 <__aeabi_dmul>
 800b238:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b23c:	e7c4      	b.n	800b1c8 <_dtoa_r+0x508>
 800b23e:	bf00      	nop
 800b240:	0800f628 	.word	0x0800f628
 800b244:	0800f600 	.word	0x0800f600
 800b248:	3ff00000 	.word	0x3ff00000
 800b24c:	40240000 	.word	0x40240000
 800b250:	401c0000 	.word	0x401c0000
 800b254:	40140000 	.word	0x40140000
 800b258:	3fe00000 	.word	0x3fe00000
 800b25c:	4631      	mov	r1, r6
 800b25e:	4628      	mov	r0, r5
 800b260:	f7f5 f9ca 	bl	80005f8 <__aeabi_dmul>
 800b264:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b268:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b26a:	4656      	mov	r6, sl
 800b26c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b270:	f7f5 fc72 	bl	8000b58 <__aeabi_d2iz>
 800b274:	4605      	mov	r5, r0
 800b276:	f7f5 f955 	bl	8000524 <__aeabi_i2d>
 800b27a:	4602      	mov	r2, r0
 800b27c:	460b      	mov	r3, r1
 800b27e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b282:	f7f5 f801 	bl	8000288 <__aeabi_dsub>
 800b286:	3530      	adds	r5, #48	@ 0x30
 800b288:	f806 5b01 	strb.w	r5, [r6], #1
 800b28c:	4602      	mov	r2, r0
 800b28e:	460b      	mov	r3, r1
 800b290:	42a6      	cmp	r6, r4
 800b292:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b296:	f04f 0200 	mov.w	r2, #0
 800b29a:	d124      	bne.n	800b2e6 <_dtoa_r+0x626>
 800b29c:	4baf      	ldr	r3, [pc, #700]	@ (800b55c <_dtoa_r+0x89c>)
 800b29e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b2a2:	f7f4 fff3 	bl	800028c <__adddf3>
 800b2a6:	4602      	mov	r2, r0
 800b2a8:	460b      	mov	r3, r1
 800b2aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2ae:	f7f5 fc33 	bl	8000b18 <__aeabi_dcmpgt>
 800b2b2:	2800      	cmp	r0, #0
 800b2b4:	d163      	bne.n	800b37e <_dtoa_r+0x6be>
 800b2b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b2ba:	49a8      	ldr	r1, [pc, #672]	@ (800b55c <_dtoa_r+0x89c>)
 800b2bc:	2000      	movs	r0, #0
 800b2be:	f7f4 ffe3 	bl	8000288 <__aeabi_dsub>
 800b2c2:	4602      	mov	r2, r0
 800b2c4:	460b      	mov	r3, r1
 800b2c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b2ca:	f7f5 fc07 	bl	8000adc <__aeabi_dcmplt>
 800b2ce:	2800      	cmp	r0, #0
 800b2d0:	f43f af14 	beq.w	800b0fc <_dtoa_r+0x43c>
 800b2d4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b2d6:	1e73      	subs	r3, r6, #1
 800b2d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b2da:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b2de:	2b30      	cmp	r3, #48	@ 0x30
 800b2e0:	d0f8      	beq.n	800b2d4 <_dtoa_r+0x614>
 800b2e2:	4647      	mov	r7, r8
 800b2e4:	e03b      	b.n	800b35e <_dtoa_r+0x69e>
 800b2e6:	4b9e      	ldr	r3, [pc, #632]	@ (800b560 <_dtoa_r+0x8a0>)
 800b2e8:	f7f5 f986 	bl	80005f8 <__aeabi_dmul>
 800b2ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b2f0:	e7bc      	b.n	800b26c <_dtoa_r+0x5ac>
 800b2f2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b2f6:	4656      	mov	r6, sl
 800b2f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2fc:	4620      	mov	r0, r4
 800b2fe:	4629      	mov	r1, r5
 800b300:	f7f5 faa4 	bl	800084c <__aeabi_ddiv>
 800b304:	f7f5 fc28 	bl	8000b58 <__aeabi_d2iz>
 800b308:	4680      	mov	r8, r0
 800b30a:	f7f5 f90b 	bl	8000524 <__aeabi_i2d>
 800b30e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b312:	f7f5 f971 	bl	80005f8 <__aeabi_dmul>
 800b316:	4602      	mov	r2, r0
 800b318:	460b      	mov	r3, r1
 800b31a:	4620      	mov	r0, r4
 800b31c:	4629      	mov	r1, r5
 800b31e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b322:	f7f4 ffb1 	bl	8000288 <__aeabi_dsub>
 800b326:	f806 4b01 	strb.w	r4, [r6], #1
 800b32a:	9d03      	ldr	r5, [sp, #12]
 800b32c:	eba6 040a 	sub.w	r4, r6, sl
 800b330:	42a5      	cmp	r5, r4
 800b332:	4602      	mov	r2, r0
 800b334:	460b      	mov	r3, r1
 800b336:	d133      	bne.n	800b3a0 <_dtoa_r+0x6e0>
 800b338:	f7f4 ffa8 	bl	800028c <__adddf3>
 800b33c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b340:	4604      	mov	r4, r0
 800b342:	460d      	mov	r5, r1
 800b344:	f7f5 fbe8 	bl	8000b18 <__aeabi_dcmpgt>
 800b348:	b9c0      	cbnz	r0, 800b37c <_dtoa_r+0x6bc>
 800b34a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b34e:	4620      	mov	r0, r4
 800b350:	4629      	mov	r1, r5
 800b352:	f7f5 fbb9 	bl	8000ac8 <__aeabi_dcmpeq>
 800b356:	b110      	cbz	r0, 800b35e <_dtoa_r+0x69e>
 800b358:	f018 0f01 	tst.w	r8, #1
 800b35c:	d10e      	bne.n	800b37c <_dtoa_r+0x6bc>
 800b35e:	9902      	ldr	r1, [sp, #8]
 800b360:	4648      	mov	r0, r9
 800b362:	f000 fbbd 	bl	800bae0 <_Bfree>
 800b366:	2300      	movs	r3, #0
 800b368:	7033      	strb	r3, [r6, #0]
 800b36a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b36c:	3701      	adds	r7, #1
 800b36e:	601f      	str	r7, [r3, #0]
 800b370:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b372:	2b00      	cmp	r3, #0
 800b374:	f000 824b 	beq.w	800b80e <_dtoa_r+0xb4e>
 800b378:	601e      	str	r6, [r3, #0]
 800b37a:	e248      	b.n	800b80e <_dtoa_r+0xb4e>
 800b37c:	46b8      	mov	r8, r7
 800b37e:	4633      	mov	r3, r6
 800b380:	461e      	mov	r6, r3
 800b382:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b386:	2a39      	cmp	r2, #57	@ 0x39
 800b388:	d106      	bne.n	800b398 <_dtoa_r+0x6d8>
 800b38a:	459a      	cmp	sl, r3
 800b38c:	d1f8      	bne.n	800b380 <_dtoa_r+0x6c0>
 800b38e:	2230      	movs	r2, #48	@ 0x30
 800b390:	f108 0801 	add.w	r8, r8, #1
 800b394:	f88a 2000 	strb.w	r2, [sl]
 800b398:	781a      	ldrb	r2, [r3, #0]
 800b39a:	3201      	adds	r2, #1
 800b39c:	701a      	strb	r2, [r3, #0]
 800b39e:	e7a0      	b.n	800b2e2 <_dtoa_r+0x622>
 800b3a0:	4b6f      	ldr	r3, [pc, #444]	@ (800b560 <_dtoa_r+0x8a0>)
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	f7f5 f928 	bl	80005f8 <__aeabi_dmul>
 800b3a8:	2200      	movs	r2, #0
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	4604      	mov	r4, r0
 800b3ae:	460d      	mov	r5, r1
 800b3b0:	f7f5 fb8a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3b4:	2800      	cmp	r0, #0
 800b3b6:	d09f      	beq.n	800b2f8 <_dtoa_r+0x638>
 800b3b8:	e7d1      	b.n	800b35e <_dtoa_r+0x69e>
 800b3ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3bc:	2a00      	cmp	r2, #0
 800b3be:	f000 80ea 	beq.w	800b596 <_dtoa_r+0x8d6>
 800b3c2:	9a07      	ldr	r2, [sp, #28]
 800b3c4:	2a01      	cmp	r2, #1
 800b3c6:	f300 80cd 	bgt.w	800b564 <_dtoa_r+0x8a4>
 800b3ca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b3cc:	2a00      	cmp	r2, #0
 800b3ce:	f000 80c1 	beq.w	800b554 <_dtoa_r+0x894>
 800b3d2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b3d6:	9c08      	ldr	r4, [sp, #32]
 800b3d8:	9e00      	ldr	r6, [sp, #0]
 800b3da:	9a00      	ldr	r2, [sp, #0]
 800b3dc:	441a      	add	r2, r3
 800b3de:	9200      	str	r2, [sp, #0]
 800b3e0:	9a06      	ldr	r2, [sp, #24]
 800b3e2:	2101      	movs	r1, #1
 800b3e4:	441a      	add	r2, r3
 800b3e6:	4648      	mov	r0, r9
 800b3e8:	9206      	str	r2, [sp, #24]
 800b3ea:	f000 fc77 	bl	800bcdc <__i2b>
 800b3ee:	4605      	mov	r5, r0
 800b3f0:	b166      	cbz	r6, 800b40c <_dtoa_r+0x74c>
 800b3f2:	9b06      	ldr	r3, [sp, #24]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	dd09      	ble.n	800b40c <_dtoa_r+0x74c>
 800b3f8:	42b3      	cmp	r3, r6
 800b3fa:	9a00      	ldr	r2, [sp, #0]
 800b3fc:	bfa8      	it	ge
 800b3fe:	4633      	movge	r3, r6
 800b400:	1ad2      	subs	r2, r2, r3
 800b402:	9200      	str	r2, [sp, #0]
 800b404:	9a06      	ldr	r2, [sp, #24]
 800b406:	1af6      	subs	r6, r6, r3
 800b408:	1ad3      	subs	r3, r2, r3
 800b40a:	9306      	str	r3, [sp, #24]
 800b40c:	9b08      	ldr	r3, [sp, #32]
 800b40e:	b30b      	cbz	r3, 800b454 <_dtoa_r+0x794>
 800b410:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b412:	2b00      	cmp	r3, #0
 800b414:	f000 80c6 	beq.w	800b5a4 <_dtoa_r+0x8e4>
 800b418:	2c00      	cmp	r4, #0
 800b41a:	f000 80c0 	beq.w	800b59e <_dtoa_r+0x8de>
 800b41e:	4629      	mov	r1, r5
 800b420:	4622      	mov	r2, r4
 800b422:	4648      	mov	r0, r9
 800b424:	f000 fd12 	bl	800be4c <__pow5mult>
 800b428:	9a02      	ldr	r2, [sp, #8]
 800b42a:	4601      	mov	r1, r0
 800b42c:	4605      	mov	r5, r0
 800b42e:	4648      	mov	r0, r9
 800b430:	f000 fc6a 	bl	800bd08 <__multiply>
 800b434:	9902      	ldr	r1, [sp, #8]
 800b436:	4680      	mov	r8, r0
 800b438:	4648      	mov	r0, r9
 800b43a:	f000 fb51 	bl	800bae0 <_Bfree>
 800b43e:	9b08      	ldr	r3, [sp, #32]
 800b440:	1b1b      	subs	r3, r3, r4
 800b442:	9308      	str	r3, [sp, #32]
 800b444:	f000 80b1 	beq.w	800b5aa <_dtoa_r+0x8ea>
 800b448:	9a08      	ldr	r2, [sp, #32]
 800b44a:	4641      	mov	r1, r8
 800b44c:	4648      	mov	r0, r9
 800b44e:	f000 fcfd 	bl	800be4c <__pow5mult>
 800b452:	9002      	str	r0, [sp, #8]
 800b454:	2101      	movs	r1, #1
 800b456:	4648      	mov	r0, r9
 800b458:	f000 fc40 	bl	800bcdc <__i2b>
 800b45c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b45e:	4604      	mov	r4, r0
 800b460:	2b00      	cmp	r3, #0
 800b462:	f000 81d8 	beq.w	800b816 <_dtoa_r+0xb56>
 800b466:	461a      	mov	r2, r3
 800b468:	4601      	mov	r1, r0
 800b46a:	4648      	mov	r0, r9
 800b46c:	f000 fcee 	bl	800be4c <__pow5mult>
 800b470:	9b07      	ldr	r3, [sp, #28]
 800b472:	2b01      	cmp	r3, #1
 800b474:	4604      	mov	r4, r0
 800b476:	f300 809f 	bgt.w	800b5b8 <_dtoa_r+0x8f8>
 800b47a:	9b04      	ldr	r3, [sp, #16]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	f040 8097 	bne.w	800b5b0 <_dtoa_r+0x8f0>
 800b482:	9b05      	ldr	r3, [sp, #20]
 800b484:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b488:	2b00      	cmp	r3, #0
 800b48a:	f040 8093 	bne.w	800b5b4 <_dtoa_r+0x8f4>
 800b48e:	9b05      	ldr	r3, [sp, #20]
 800b490:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b494:	0d1b      	lsrs	r3, r3, #20
 800b496:	051b      	lsls	r3, r3, #20
 800b498:	b133      	cbz	r3, 800b4a8 <_dtoa_r+0x7e8>
 800b49a:	9b00      	ldr	r3, [sp, #0]
 800b49c:	3301      	adds	r3, #1
 800b49e:	9300      	str	r3, [sp, #0]
 800b4a0:	9b06      	ldr	r3, [sp, #24]
 800b4a2:	3301      	adds	r3, #1
 800b4a4:	9306      	str	r3, [sp, #24]
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	9308      	str	r3, [sp, #32]
 800b4aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	f000 81b8 	beq.w	800b822 <_dtoa_r+0xb62>
 800b4b2:	6923      	ldr	r3, [r4, #16]
 800b4b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b4b8:	6918      	ldr	r0, [r3, #16]
 800b4ba:	f000 fbc3 	bl	800bc44 <__hi0bits>
 800b4be:	f1c0 0020 	rsb	r0, r0, #32
 800b4c2:	9b06      	ldr	r3, [sp, #24]
 800b4c4:	4418      	add	r0, r3
 800b4c6:	f010 001f 	ands.w	r0, r0, #31
 800b4ca:	f000 8082 	beq.w	800b5d2 <_dtoa_r+0x912>
 800b4ce:	f1c0 0320 	rsb	r3, r0, #32
 800b4d2:	2b04      	cmp	r3, #4
 800b4d4:	dd73      	ble.n	800b5be <_dtoa_r+0x8fe>
 800b4d6:	9b00      	ldr	r3, [sp, #0]
 800b4d8:	f1c0 001c 	rsb	r0, r0, #28
 800b4dc:	4403      	add	r3, r0
 800b4de:	9300      	str	r3, [sp, #0]
 800b4e0:	9b06      	ldr	r3, [sp, #24]
 800b4e2:	4403      	add	r3, r0
 800b4e4:	4406      	add	r6, r0
 800b4e6:	9306      	str	r3, [sp, #24]
 800b4e8:	9b00      	ldr	r3, [sp, #0]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	dd05      	ble.n	800b4fa <_dtoa_r+0x83a>
 800b4ee:	9902      	ldr	r1, [sp, #8]
 800b4f0:	461a      	mov	r2, r3
 800b4f2:	4648      	mov	r0, r9
 800b4f4:	f000 fd04 	bl	800bf00 <__lshift>
 800b4f8:	9002      	str	r0, [sp, #8]
 800b4fa:	9b06      	ldr	r3, [sp, #24]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	dd05      	ble.n	800b50c <_dtoa_r+0x84c>
 800b500:	4621      	mov	r1, r4
 800b502:	461a      	mov	r2, r3
 800b504:	4648      	mov	r0, r9
 800b506:	f000 fcfb 	bl	800bf00 <__lshift>
 800b50a:	4604      	mov	r4, r0
 800b50c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d061      	beq.n	800b5d6 <_dtoa_r+0x916>
 800b512:	9802      	ldr	r0, [sp, #8]
 800b514:	4621      	mov	r1, r4
 800b516:	f000 fd5f 	bl	800bfd8 <__mcmp>
 800b51a:	2800      	cmp	r0, #0
 800b51c:	da5b      	bge.n	800b5d6 <_dtoa_r+0x916>
 800b51e:	2300      	movs	r3, #0
 800b520:	9902      	ldr	r1, [sp, #8]
 800b522:	220a      	movs	r2, #10
 800b524:	4648      	mov	r0, r9
 800b526:	f000 fafd 	bl	800bb24 <__multadd>
 800b52a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b52c:	9002      	str	r0, [sp, #8]
 800b52e:	f107 38ff 	add.w	r8, r7, #4294967295
 800b532:	2b00      	cmp	r3, #0
 800b534:	f000 8177 	beq.w	800b826 <_dtoa_r+0xb66>
 800b538:	4629      	mov	r1, r5
 800b53a:	2300      	movs	r3, #0
 800b53c:	220a      	movs	r2, #10
 800b53e:	4648      	mov	r0, r9
 800b540:	f000 faf0 	bl	800bb24 <__multadd>
 800b544:	f1bb 0f00 	cmp.w	fp, #0
 800b548:	4605      	mov	r5, r0
 800b54a:	dc6f      	bgt.n	800b62c <_dtoa_r+0x96c>
 800b54c:	9b07      	ldr	r3, [sp, #28]
 800b54e:	2b02      	cmp	r3, #2
 800b550:	dc49      	bgt.n	800b5e6 <_dtoa_r+0x926>
 800b552:	e06b      	b.n	800b62c <_dtoa_r+0x96c>
 800b554:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b556:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b55a:	e73c      	b.n	800b3d6 <_dtoa_r+0x716>
 800b55c:	3fe00000 	.word	0x3fe00000
 800b560:	40240000 	.word	0x40240000
 800b564:	9b03      	ldr	r3, [sp, #12]
 800b566:	1e5c      	subs	r4, r3, #1
 800b568:	9b08      	ldr	r3, [sp, #32]
 800b56a:	42a3      	cmp	r3, r4
 800b56c:	db09      	blt.n	800b582 <_dtoa_r+0x8c2>
 800b56e:	1b1c      	subs	r4, r3, r4
 800b570:	9b03      	ldr	r3, [sp, #12]
 800b572:	2b00      	cmp	r3, #0
 800b574:	f6bf af30 	bge.w	800b3d8 <_dtoa_r+0x718>
 800b578:	9b00      	ldr	r3, [sp, #0]
 800b57a:	9a03      	ldr	r2, [sp, #12]
 800b57c:	1a9e      	subs	r6, r3, r2
 800b57e:	2300      	movs	r3, #0
 800b580:	e72b      	b.n	800b3da <_dtoa_r+0x71a>
 800b582:	9b08      	ldr	r3, [sp, #32]
 800b584:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b586:	9408      	str	r4, [sp, #32]
 800b588:	1ae3      	subs	r3, r4, r3
 800b58a:	441a      	add	r2, r3
 800b58c:	9e00      	ldr	r6, [sp, #0]
 800b58e:	9b03      	ldr	r3, [sp, #12]
 800b590:	920d      	str	r2, [sp, #52]	@ 0x34
 800b592:	2400      	movs	r4, #0
 800b594:	e721      	b.n	800b3da <_dtoa_r+0x71a>
 800b596:	9c08      	ldr	r4, [sp, #32]
 800b598:	9e00      	ldr	r6, [sp, #0]
 800b59a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b59c:	e728      	b.n	800b3f0 <_dtoa_r+0x730>
 800b59e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b5a2:	e751      	b.n	800b448 <_dtoa_r+0x788>
 800b5a4:	9a08      	ldr	r2, [sp, #32]
 800b5a6:	9902      	ldr	r1, [sp, #8]
 800b5a8:	e750      	b.n	800b44c <_dtoa_r+0x78c>
 800b5aa:	f8cd 8008 	str.w	r8, [sp, #8]
 800b5ae:	e751      	b.n	800b454 <_dtoa_r+0x794>
 800b5b0:	2300      	movs	r3, #0
 800b5b2:	e779      	b.n	800b4a8 <_dtoa_r+0x7e8>
 800b5b4:	9b04      	ldr	r3, [sp, #16]
 800b5b6:	e777      	b.n	800b4a8 <_dtoa_r+0x7e8>
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	9308      	str	r3, [sp, #32]
 800b5bc:	e779      	b.n	800b4b2 <_dtoa_r+0x7f2>
 800b5be:	d093      	beq.n	800b4e8 <_dtoa_r+0x828>
 800b5c0:	9a00      	ldr	r2, [sp, #0]
 800b5c2:	331c      	adds	r3, #28
 800b5c4:	441a      	add	r2, r3
 800b5c6:	9200      	str	r2, [sp, #0]
 800b5c8:	9a06      	ldr	r2, [sp, #24]
 800b5ca:	441a      	add	r2, r3
 800b5cc:	441e      	add	r6, r3
 800b5ce:	9206      	str	r2, [sp, #24]
 800b5d0:	e78a      	b.n	800b4e8 <_dtoa_r+0x828>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	e7f4      	b.n	800b5c0 <_dtoa_r+0x900>
 800b5d6:	9b03      	ldr	r3, [sp, #12]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	46b8      	mov	r8, r7
 800b5dc:	dc20      	bgt.n	800b620 <_dtoa_r+0x960>
 800b5de:	469b      	mov	fp, r3
 800b5e0:	9b07      	ldr	r3, [sp, #28]
 800b5e2:	2b02      	cmp	r3, #2
 800b5e4:	dd1e      	ble.n	800b624 <_dtoa_r+0x964>
 800b5e6:	f1bb 0f00 	cmp.w	fp, #0
 800b5ea:	f47f adb1 	bne.w	800b150 <_dtoa_r+0x490>
 800b5ee:	4621      	mov	r1, r4
 800b5f0:	465b      	mov	r3, fp
 800b5f2:	2205      	movs	r2, #5
 800b5f4:	4648      	mov	r0, r9
 800b5f6:	f000 fa95 	bl	800bb24 <__multadd>
 800b5fa:	4601      	mov	r1, r0
 800b5fc:	4604      	mov	r4, r0
 800b5fe:	9802      	ldr	r0, [sp, #8]
 800b600:	f000 fcea 	bl	800bfd8 <__mcmp>
 800b604:	2800      	cmp	r0, #0
 800b606:	f77f ada3 	ble.w	800b150 <_dtoa_r+0x490>
 800b60a:	4656      	mov	r6, sl
 800b60c:	2331      	movs	r3, #49	@ 0x31
 800b60e:	f806 3b01 	strb.w	r3, [r6], #1
 800b612:	f108 0801 	add.w	r8, r8, #1
 800b616:	e59f      	b.n	800b158 <_dtoa_r+0x498>
 800b618:	9c03      	ldr	r4, [sp, #12]
 800b61a:	46b8      	mov	r8, r7
 800b61c:	4625      	mov	r5, r4
 800b61e:	e7f4      	b.n	800b60a <_dtoa_r+0x94a>
 800b620:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b624:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b626:	2b00      	cmp	r3, #0
 800b628:	f000 8101 	beq.w	800b82e <_dtoa_r+0xb6e>
 800b62c:	2e00      	cmp	r6, #0
 800b62e:	dd05      	ble.n	800b63c <_dtoa_r+0x97c>
 800b630:	4629      	mov	r1, r5
 800b632:	4632      	mov	r2, r6
 800b634:	4648      	mov	r0, r9
 800b636:	f000 fc63 	bl	800bf00 <__lshift>
 800b63a:	4605      	mov	r5, r0
 800b63c:	9b08      	ldr	r3, [sp, #32]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d05c      	beq.n	800b6fc <_dtoa_r+0xa3c>
 800b642:	6869      	ldr	r1, [r5, #4]
 800b644:	4648      	mov	r0, r9
 800b646:	f000 fa0b 	bl	800ba60 <_Balloc>
 800b64a:	4606      	mov	r6, r0
 800b64c:	b928      	cbnz	r0, 800b65a <_dtoa_r+0x99a>
 800b64e:	4b82      	ldr	r3, [pc, #520]	@ (800b858 <_dtoa_r+0xb98>)
 800b650:	4602      	mov	r2, r0
 800b652:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b656:	f7ff bb4a 	b.w	800acee <_dtoa_r+0x2e>
 800b65a:	692a      	ldr	r2, [r5, #16]
 800b65c:	3202      	adds	r2, #2
 800b65e:	0092      	lsls	r2, r2, #2
 800b660:	f105 010c 	add.w	r1, r5, #12
 800b664:	300c      	adds	r0, #12
 800b666:	f7ff fa8c 	bl	800ab82 <memcpy>
 800b66a:	2201      	movs	r2, #1
 800b66c:	4631      	mov	r1, r6
 800b66e:	4648      	mov	r0, r9
 800b670:	f000 fc46 	bl	800bf00 <__lshift>
 800b674:	f10a 0301 	add.w	r3, sl, #1
 800b678:	9300      	str	r3, [sp, #0]
 800b67a:	eb0a 030b 	add.w	r3, sl, fp
 800b67e:	9308      	str	r3, [sp, #32]
 800b680:	9b04      	ldr	r3, [sp, #16]
 800b682:	f003 0301 	and.w	r3, r3, #1
 800b686:	462f      	mov	r7, r5
 800b688:	9306      	str	r3, [sp, #24]
 800b68a:	4605      	mov	r5, r0
 800b68c:	9b00      	ldr	r3, [sp, #0]
 800b68e:	9802      	ldr	r0, [sp, #8]
 800b690:	4621      	mov	r1, r4
 800b692:	f103 3bff 	add.w	fp, r3, #4294967295
 800b696:	f7ff fa89 	bl	800abac <quorem>
 800b69a:	4603      	mov	r3, r0
 800b69c:	3330      	adds	r3, #48	@ 0x30
 800b69e:	9003      	str	r0, [sp, #12]
 800b6a0:	4639      	mov	r1, r7
 800b6a2:	9802      	ldr	r0, [sp, #8]
 800b6a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6a6:	f000 fc97 	bl	800bfd8 <__mcmp>
 800b6aa:	462a      	mov	r2, r5
 800b6ac:	9004      	str	r0, [sp, #16]
 800b6ae:	4621      	mov	r1, r4
 800b6b0:	4648      	mov	r0, r9
 800b6b2:	f000 fcad 	bl	800c010 <__mdiff>
 800b6b6:	68c2      	ldr	r2, [r0, #12]
 800b6b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6ba:	4606      	mov	r6, r0
 800b6bc:	bb02      	cbnz	r2, 800b700 <_dtoa_r+0xa40>
 800b6be:	4601      	mov	r1, r0
 800b6c0:	9802      	ldr	r0, [sp, #8]
 800b6c2:	f000 fc89 	bl	800bfd8 <__mcmp>
 800b6c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6c8:	4602      	mov	r2, r0
 800b6ca:	4631      	mov	r1, r6
 800b6cc:	4648      	mov	r0, r9
 800b6ce:	920c      	str	r2, [sp, #48]	@ 0x30
 800b6d0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6d2:	f000 fa05 	bl	800bae0 <_Bfree>
 800b6d6:	9b07      	ldr	r3, [sp, #28]
 800b6d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b6da:	9e00      	ldr	r6, [sp, #0]
 800b6dc:	ea42 0103 	orr.w	r1, r2, r3
 800b6e0:	9b06      	ldr	r3, [sp, #24]
 800b6e2:	4319      	orrs	r1, r3
 800b6e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6e6:	d10d      	bne.n	800b704 <_dtoa_r+0xa44>
 800b6e8:	2b39      	cmp	r3, #57	@ 0x39
 800b6ea:	d027      	beq.n	800b73c <_dtoa_r+0xa7c>
 800b6ec:	9a04      	ldr	r2, [sp, #16]
 800b6ee:	2a00      	cmp	r2, #0
 800b6f0:	dd01      	ble.n	800b6f6 <_dtoa_r+0xa36>
 800b6f2:	9b03      	ldr	r3, [sp, #12]
 800b6f4:	3331      	adds	r3, #49	@ 0x31
 800b6f6:	f88b 3000 	strb.w	r3, [fp]
 800b6fa:	e52e      	b.n	800b15a <_dtoa_r+0x49a>
 800b6fc:	4628      	mov	r0, r5
 800b6fe:	e7b9      	b.n	800b674 <_dtoa_r+0x9b4>
 800b700:	2201      	movs	r2, #1
 800b702:	e7e2      	b.n	800b6ca <_dtoa_r+0xa0a>
 800b704:	9904      	ldr	r1, [sp, #16]
 800b706:	2900      	cmp	r1, #0
 800b708:	db04      	blt.n	800b714 <_dtoa_r+0xa54>
 800b70a:	9807      	ldr	r0, [sp, #28]
 800b70c:	4301      	orrs	r1, r0
 800b70e:	9806      	ldr	r0, [sp, #24]
 800b710:	4301      	orrs	r1, r0
 800b712:	d120      	bne.n	800b756 <_dtoa_r+0xa96>
 800b714:	2a00      	cmp	r2, #0
 800b716:	ddee      	ble.n	800b6f6 <_dtoa_r+0xa36>
 800b718:	9902      	ldr	r1, [sp, #8]
 800b71a:	9300      	str	r3, [sp, #0]
 800b71c:	2201      	movs	r2, #1
 800b71e:	4648      	mov	r0, r9
 800b720:	f000 fbee 	bl	800bf00 <__lshift>
 800b724:	4621      	mov	r1, r4
 800b726:	9002      	str	r0, [sp, #8]
 800b728:	f000 fc56 	bl	800bfd8 <__mcmp>
 800b72c:	2800      	cmp	r0, #0
 800b72e:	9b00      	ldr	r3, [sp, #0]
 800b730:	dc02      	bgt.n	800b738 <_dtoa_r+0xa78>
 800b732:	d1e0      	bne.n	800b6f6 <_dtoa_r+0xa36>
 800b734:	07da      	lsls	r2, r3, #31
 800b736:	d5de      	bpl.n	800b6f6 <_dtoa_r+0xa36>
 800b738:	2b39      	cmp	r3, #57	@ 0x39
 800b73a:	d1da      	bne.n	800b6f2 <_dtoa_r+0xa32>
 800b73c:	2339      	movs	r3, #57	@ 0x39
 800b73e:	f88b 3000 	strb.w	r3, [fp]
 800b742:	4633      	mov	r3, r6
 800b744:	461e      	mov	r6, r3
 800b746:	3b01      	subs	r3, #1
 800b748:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b74c:	2a39      	cmp	r2, #57	@ 0x39
 800b74e:	d04e      	beq.n	800b7ee <_dtoa_r+0xb2e>
 800b750:	3201      	adds	r2, #1
 800b752:	701a      	strb	r2, [r3, #0]
 800b754:	e501      	b.n	800b15a <_dtoa_r+0x49a>
 800b756:	2a00      	cmp	r2, #0
 800b758:	dd03      	ble.n	800b762 <_dtoa_r+0xaa2>
 800b75a:	2b39      	cmp	r3, #57	@ 0x39
 800b75c:	d0ee      	beq.n	800b73c <_dtoa_r+0xa7c>
 800b75e:	3301      	adds	r3, #1
 800b760:	e7c9      	b.n	800b6f6 <_dtoa_r+0xa36>
 800b762:	9a00      	ldr	r2, [sp, #0]
 800b764:	9908      	ldr	r1, [sp, #32]
 800b766:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b76a:	428a      	cmp	r2, r1
 800b76c:	d028      	beq.n	800b7c0 <_dtoa_r+0xb00>
 800b76e:	9902      	ldr	r1, [sp, #8]
 800b770:	2300      	movs	r3, #0
 800b772:	220a      	movs	r2, #10
 800b774:	4648      	mov	r0, r9
 800b776:	f000 f9d5 	bl	800bb24 <__multadd>
 800b77a:	42af      	cmp	r7, r5
 800b77c:	9002      	str	r0, [sp, #8]
 800b77e:	f04f 0300 	mov.w	r3, #0
 800b782:	f04f 020a 	mov.w	r2, #10
 800b786:	4639      	mov	r1, r7
 800b788:	4648      	mov	r0, r9
 800b78a:	d107      	bne.n	800b79c <_dtoa_r+0xadc>
 800b78c:	f000 f9ca 	bl	800bb24 <__multadd>
 800b790:	4607      	mov	r7, r0
 800b792:	4605      	mov	r5, r0
 800b794:	9b00      	ldr	r3, [sp, #0]
 800b796:	3301      	adds	r3, #1
 800b798:	9300      	str	r3, [sp, #0]
 800b79a:	e777      	b.n	800b68c <_dtoa_r+0x9cc>
 800b79c:	f000 f9c2 	bl	800bb24 <__multadd>
 800b7a0:	4629      	mov	r1, r5
 800b7a2:	4607      	mov	r7, r0
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	220a      	movs	r2, #10
 800b7a8:	4648      	mov	r0, r9
 800b7aa:	f000 f9bb 	bl	800bb24 <__multadd>
 800b7ae:	4605      	mov	r5, r0
 800b7b0:	e7f0      	b.n	800b794 <_dtoa_r+0xad4>
 800b7b2:	f1bb 0f00 	cmp.w	fp, #0
 800b7b6:	bfcc      	ite	gt
 800b7b8:	465e      	movgt	r6, fp
 800b7ba:	2601      	movle	r6, #1
 800b7bc:	4456      	add	r6, sl
 800b7be:	2700      	movs	r7, #0
 800b7c0:	9902      	ldr	r1, [sp, #8]
 800b7c2:	9300      	str	r3, [sp, #0]
 800b7c4:	2201      	movs	r2, #1
 800b7c6:	4648      	mov	r0, r9
 800b7c8:	f000 fb9a 	bl	800bf00 <__lshift>
 800b7cc:	4621      	mov	r1, r4
 800b7ce:	9002      	str	r0, [sp, #8]
 800b7d0:	f000 fc02 	bl	800bfd8 <__mcmp>
 800b7d4:	2800      	cmp	r0, #0
 800b7d6:	dcb4      	bgt.n	800b742 <_dtoa_r+0xa82>
 800b7d8:	d102      	bne.n	800b7e0 <_dtoa_r+0xb20>
 800b7da:	9b00      	ldr	r3, [sp, #0]
 800b7dc:	07db      	lsls	r3, r3, #31
 800b7de:	d4b0      	bmi.n	800b742 <_dtoa_r+0xa82>
 800b7e0:	4633      	mov	r3, r6
 800b7e2:	461e      	mov	r6, r3
 800b7e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b7e8:	2a30      	cmp	r2, #48	@ 0x30
 800b7ea:	d0fa      	beq.n	800b7e2 <_dtoa_r+0xb22>
 800b7ec:	e4b5      	b.n	800b15a <_dtoa_r+0x49a>
 800b7ee:	459a      	cmp	sl, r3
 800b7f0:	d1a8      	bne.n	800b744 <_dtoa_r+0xa84>
 800b7f2:	2331      	movs	r3, #49	@ 0x31
 800b7f4:	f108 0801 	add.w	r8, r8, #1
 800b7f8:	f88a 3000 	strb.w	r3, [sl]
 800b7fc:	e4ad      	b.n	800b15a <_dtoa_r+0x49a>
 800b7fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b800:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b85c <_dtoa_r+0xb9c>
 800b804:	b11b      	cbz	r3, 800b80e <_dtoa_r+0xb4e>
 800b806:	f10a 0308 	add.w	r3, sl, #8
 800b80a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b80c:	6013      	str	r3, [r2, #0]
 800b80e:	4650      	mov	r0, sl
 800b810:	b017      	add	sp, #92	@ 0x5c
 800b812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b816:	9b07      	ldr	r3, [sp, #28]
 800b818:	2b01      	cmp	r3, #1
 800b81a:	f77f ae2e 	ble.w	800b47a <_dtoa_r+0x7ba>
 800b81e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b820:	9308      	str	r3, [sp, #32]
 800b822:	2001      	movs	r0, #1
 800b824:	e64d      	b.n	800b4c2 <_dtoa_r+0x802>
 800b826:	f1bb 0f00 	cmp.w	fp, #0
 800b82a:	f77f aed9 	ble.w	800b5e0 <_dtoa_r+0x920>
 800b82e:	4656      	mov	r6, sl
 800b830:	9802      	ldr	r0, [sp, #8]
 800b832:	4621      	mov	r1, r4
 800b834:	f7ff f9ba 	bl	800abac <quorem>
 800b838:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b83c:	f806 3b01 	strb.w	r3, [r6], #1
 800b840:	eba6 020a 	sub.w	r2, r6, sl
 800b844:	4593      	cmp	fp, r2
 800b846:	ddb4      	ble.n	800b7b2 <_dtoa_r+0xaf2>
 800b848:	9902      	ldr	r1, [sp, #8]
 800b84a:	2300      	movs	r3, #0
 800b84c:	220a      	movs	r2, #10
 800b84e:	4648      	mov	r0, r9
 800b850:	f000 f968 	bl	800bb24 <__multadd>
 800b854:	9002      	str	r0, [sp, #8]
 800b856:	e7eb      	b.n	800b830 <_dtoa_r+0xb70>
 800b858:	0800f4cd 	.word	0x0800f4cd
 800b85c:	0800f451 	.word	0x0800f451

0800b860 <_free_r>:
 800b860:	b538      	push	{r3, r4, r5, lr}
 800b862:	4605      	mov	r5, r0
 800b864:	2900      	cmp	r1, #0
 800b866:	d041      	beq.n	800b8ec <_free_r+0x8c>
 800b868:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b86c:	1f0c      	subs	r4, r1, #4
 800b86e:	2b00      	cmp	r3, #0
 800b870:	bfb8      	it	lt
 800b872:	18e4      	addlt	r4, r4, r3
 800b874:	f000 f8e8 	bl	800ba48 <__malloc_lock>
 800b878:	4a1d      	ldr	r2, [pc, #116]	@ (800b8f0 <_free_r+0x90>)
 800b87a:	6813      	ldr	r3, [r2, #0]
 800b87c:	b933      	cbnz	r3, 800b88c <_free_r+0x2c>
 800b87e:	6063      	str	r3, [r4, #4]
 800b880:	6014      	str	r4, [r2, #0]
 800b882:	4628      	mov	r0, r5
 800b884:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b888:	f000 b8e4 	b.w	800ba54 <__malloc_unlock>
 800b88c:	42a3      	cmp	r3, r4
 800b88e:	d908      	bls.n	800b8a2 <_free_r+0x42>
 800b890:	6820      	ldr	r0, [r4, #0]
 800b892:	1821      	adds	r1, r4, r0
 800b894:	428b      	cmp	r3, r1
 800b896:	bf01      	itttt	eq
 800b898:	6819      	ldreq	r1, [r3, #0]
 800b89a:	685b      	ldreq	r3, [r3, #4]
 800b89c:	1809      	addeq	r1, r1, r0
 800b89e:	6021      	streq	r1, [r4, #0]
 800b8a0:	e7ed      	b.n	800b87e <_free_r+0x1e>
 800b8a2:	461a      	mov	r2, r3
 800b8a4:	685b      	ldr	r3, [r3, #4]
 800b8a6:	b10b      	cbz	r3, 800b8ac <_free_r+0x4c>
 800b8a8:	42a3      	cmp	r3, r4
 800b8aa:	d9fa      	bls.n	800b8a2 <_free_r+0x42>
 800b8ac:	6811      	ldr	r1, [r2, #0]
 800b8ae:	1850      	adds	r0, r2, r1
 800b8b0:	42a0      	cmp	r0, r4
 800b8b2:	d10b      	bne.n	800b8cc <_free_r+0x6c>
 800b8b4:	6820      	ldr	r0, [r4, #0]
 800b8b6:	4401      	add	r1, r0
 800b8b8:	1850      	adds	r0, r2, r1
 800b8ba:	4283      	cmp	r3, r0
 800b8bc:	6011      	str	r1, [r2, #0]
 800b8be:	d1e0      	bne.n	800b882 <_free_r+0x22>
 800b8c0:	6818      	ldr	r0, [r3, #0]
 800b8c2:	685b      	ldr	r3, [r3, #4]
 800b8c4:	6053      	str	r3, [r2, #4]
 800b8c6:	4408      	add	r0, r1
 800b8c8:	6010      	str	r0, [r2, #0]
 800b8ca:	e7da      	b.n	800b882 <_free_r+0x22>
 800b8cc:	d902      	bls.n	800b8d4 <_free_r+0x74>
 800b8ce:	230c      	movs	r3, #12
 800b8d0:	602b      	str	r3, [r5, #0]
 800b8d2:	e7d6      	b.n	800b882 <_free_r+0x22>
 800b8d4:	6820      	ldr	r0, [r4, #0]
 800b8d6:	1821      	adds	r1, r4, r0
 800b8d8:	428b      	cmp	r3, r1
 800b8da:	bf04      	itt	eq
 800b8dc:	6819      	ldreq	r1, [r3, #0]
 800b8de:	685b      	ldreq	r3, [r3, #4]
 800b8e0:	6063      	str	r3, [r4, #4]
 800b8e2:	bf04      	itt	eq
 800b8e4:	1809      	addeq	r1, r1, r0
 800b8e6:	6021      	streq	r1, [r4, #0]
 800b8e8:	6054      	str	r4, [r2, #4]
 800b8ea:	e7ca      	b.n	800b882 <_free_r+0x22>
 800b8ec:	bd38      	pop	{r3, r4, r5, pc}
 800b8ee:	bf00      	nop
 800b8f0:	20000978 	.word	0x20000978

0800b8f4 <malloc>:
 800b8f4:	4b02      	ldr	r3, [pc, #8]	@ (800b900 <malloc+0xc>)
 800b8f6:	4601      	mov	r1, r0
 800b8f8:	6818      	ldr	r0, [r3, #0]
 800b8fa:	f000 b825 	b.w	800b948 <_malloc_r>
 800b8fe:	bf00      	nop
 800b900:	200000a8 	.word	0x200000a8

0800b904 <sbrk_aligned>:
 800b904:	b570      	push	{r4, r5, r6, lr}
 800b906:	4e0f      	ldr	r6, [pc, #60]	@ (800b944 <sbrk_aligned+0x40>)
 800b908:	460c      	mov	r4, r1
 800b90a:	6831      	ldr	r1, [r6, #0]
 800b90c:	4605      	mov	r5, r0
 800b90e:	b911      	cbnz	r1, 800b916 <sbrk_aligned+0x12>
 800b910:	f001 ffca 	bl	800d8a8 <_sbrk_r>
 800b914:	6030      	str	r0, [r6, #0]
 800b916:	4621      	mov	r1, r4
 800b918:	4628      	mov	r0, r5
 800b91a:	f001 ffc5 	bl	800d8a8 <_sbrk_r>
 800b91e:	1c43      	adds	r3, r0, #1
 800b920:	d103      	bne.n	800b92a <sbrk_aligned+0x26>
 800b922:	f04f 34ff 	mov.w	r4, #4294967295
 800b926:	4620      	mov	r0, r4
 800b928:	bd70      	pop	{r4, r5, r6, pc}
 800b92a:	1cc4      	adds	r4, r0, #3
 800b92c:	f024 0403 	bic.w	r4, r4, #3
 800b930:	42a0      	cmp	r0, r4
 800b932:	d0f8      	beq.n	800b926 <sbrk_aligned+0x22>
 800b934:	1a21      	subs	r1, r4, r0
 800b936:	4628      	mov	r0, r5
 800b938:	f001 ffb6 	bl	800d8a8 <_sbrk_r>
 800b93c:	3001      	adds	r0, #1
 800b93e:	d1f2      	bne.n	800b926 <sbrk_aligned+0x22>
 800b940:	e7ef      	b.n	800b922 <sbrk_aligned+0x1e>
 800b942:	bf00      	nop
 800b944:	20000974 	.word	0x20000974

0800b948 <_malloc_r>:
 800b948:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b94c:	1ccd      	adds	r5, r1, #3
 800b94e:	f025 0503 	bic.w	r5, r5, #3
 800b952:	3508      	adds	r5, #8
 800b954:	2d0c      	cmp	r5, #12
 800b956:	bf38      	it	cc
 800b958:	250c      	movcc	r5, #12
 800b95a:	2d00      	cmp	r5, #0
 800b95c:	4606      	mov	r6, r0
 800b95e:	db01      	blt.n	800b964 <_malloc_r+0x1c>
 800b960:	42a9      	cmp	r1, r5
 800b962:	d904      	bls.n	800b96e <_malloc_r+0x26>
 800b964:	230c      	movs	r3, #12
 800b966:	6033      	str	r3, [r6, #0]
 800b968:	2000      	movs	r0, #0
 800b96a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b96e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ba44 <_malloc_r+0xfc>
 800b972:	f000 f869 	bl	800ba48 <__malloc_lock>
 800b976:	f8d8 3000 	ldr.w	r3, [r8]
 800b97a:	461c      	mov	r4, r3
 800b97c:	bb44      	cbnz	r4, 800b9d0 <_malloc_r+0x88>
 800b97e:	4629      	mov	r1, r5
 800b980:	4630      	mov	r0, r6
 800b982:	f7ff ffbf 	bl	800b904 <sbrk_aligned>
 800b986:	1c43      	adds	r3, r0, #1
 800b988:	4604      	mov	r4, r0
 800b98a:	d158      	bne.n	800ba3e <_malloc_r+0xf6>
 800b98c:	f8d8 4000 	ldr.w	r4, [r8]
 800b990:	4627      	mov	r7, r4
 800b992:	2f00      	cmp	r7, #0
 800b994:	d143      	bne.n	800ba1e <_malloc_r+0xd6>
 800b996:	2c00      	cmp	r4, #0
 800b998:	d04b      	beq.n	800ba32 <_malloc_r+0xea>
 800b99a:	6823      	ldr	r3, [r4, #0]
 800b99c:	4639      	mov	r1, r7
 800b99e:	4630      	mov	r0, r6
 800b9a0:	eb04 0903 	add.w	r9, r4, r3
 800b9a4:	f001 ff80 	bl	800d8a8 <_sbrk_r>
 800b9a8:	4581      	cmp	r9, r0
 800b9aa:	d142      	bne.n	800ba32 <_malloc_r+0xea>
 800b9ac:	6821      	ldr	r1, [r4, #0]
 800b9ae:	1a6d      	subs	r5, r5, r1
 800b9b0:	4629      	mov	r1, r5
 800b9b2:	4630      	mov	r0, r6
 800b9b4:	f7ff ffa6 	bl	800b904 <sbrk_aligned>
 800b9b8:	3001      	adds	r0, #1
 800b9ba:	d03a      	beq.n	800ba32 <_malloc_r+0xea>
 800b9bc:	6823      	ldr	r3, [r4, #0]
 800b9be:	442b      	add	r3, r5
 800b9c0:	6023      	str	r3, [r4, #0]
 800b9c2:	f8d8 3000 	ldr.w	r3, [r8]
 800b9c6:	685a      	ldr	r2, [r3, #4]
 800b9c8:	bb62      	cbnz	r2, 800ba24 <_malloc_r+0xdc>
 800b9ca:	f8c8 7000 	str.w	r7, [r8]
 800b9ce:	e00f      	b.n	800b9f0 <_malloc_r+0xa8>
 800b9d0:	6822      	ldr	r2, [r4, #0]
 800b9d2:	1b52      	subs	r2, r2, r5
 800b9d4:	d420      	bmi.n	800ba18 <_malloc_r+0xd0>
 800b9d6:	2a0b      	cmp	r2, #11
 800b9d8:	d917      	bls.n	800ba0a <_malloc_r+0xc2>
 800b9da:	1961      	adds	r1, r4, r5
 800b9dc:	42a3      	cmp	r3, r4
 800b9de:	6025      	str	r5, [r4, #0]
 800b9e0:	bf18      	it	ne
 800b9e2:	6059      	strne	r1, [r3, #4]
 800b9e4:	6863      	ldr	r3, [r4, #4]
 800b9e6:	bf08      	it	eq
 800b9e8:	f8c8 1000 	streq.w	r1, [r8]
 800b9ec:	5162      	str	r2, [r4, r5]
 800b9ee:	604b      	str	r3, [r1, #4]
 800b9f0:	4630      	mov	r0, r6
 800b9f2:	f000 f82f 	bl	800ba54 <__malloc_unlock>
 800b9f6:	f104 000b 	add.w	r0, r4, #11
 800b9fa:	1d23      	adds	r3, r4, #4
 800b9fc:	f020 0007 	bic.w	r0, r0, #7
 800ba00:	1ac2      	subs	r2, r0, r3
 800ba02:	bf1c      	itt	ne
 800ba04:	1a1b      	subne	r3, r3, r0
 800ba06:	50a3      	strne	r3, [r4, r2]
 800ba08:	e7af      	b.n	800b96a <_malloc_r+0x22>
 800ba0a:	6862      	ldr	r2, [r4, #4]
 800ba0c:	42a3      	cmp	r3, r4
 800ba0e:	bf0c      	ite	eq
 800ba10:	f8c8 2000 	streq.w	r2, [r8]
 800ba14:	605a      	strne	r2, [r3, #4]
 800ba16:	e7eb      	b.n	800b9f0 <_malloc_r+0xa8>
 800ba18:	4623      	mov	r3, r4
 800ba1a:	6864      	ldr	r4, [r4, #4]
 800ba1c:	e7ae      	b.n	800b97c <_malloc_r+0x34>
 800ba1e:	463c      	mov	r4, r7
 800ba20:	687f      	ldr	r7, [r7, #4]
 800ba22:	e7b6      	b.n	800b992 <_malloc_r+0x4a>
 800ba24:	461a      	mov	r2, r3
 800ba26:	685b      	ldr	r3, [r3, #4]
 800ba28:	42a3      	cmp	r3, r4
 800ba2a:	d1fb      	bne.n	800ba24 <_malloc_r+0xdc>
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	6053      	str	r3, [r2, #4]
 800ba30:	e7de      	b.n	800b9f0 <_malloc_r+0xa8>
 800ba32:	230c      	movs	r3, #12
 800ba34:	6033      	str	r3, [r6, #0]
 800ba36:	4630      	mov	r0, r6
 800ba38:	f000 f80c 	bl	800ba54 <__malloc_unlock>
 800ba3c:	e794      	b.n	800b968 <_malloc_r+0x20>
 800ba3e:	6005      	str	r5, [r0, #0]
 800ba40:	e7d6      	b.n	800b9f0 <_malloc_r+0xa8>
 800ba42:	bf00      	nop
 800ba44:	20000978 	.word	0x20000978

0800ba48 <__malloc_lock>:
 800ba48:	4801      	ldr	r0, [pc, #4]	@ (800ba50 <__malloc_lock+0x8>)
 800ba4a:	f7ff b898 	b.w	800ab7e <__retarget_lock_acquire_recursive>
 800ba4e:	bf00      	nop
 800ba50:	20000970 	.word	0x20000970

0800ba54 <__malloc_unlock>:
 800ba54:	4801      	ldr	r0, [pc, #4]	@ (800ba5c <__malloc_unlock+0x8>)
 800ba56:	f7ff b893 	b.w	800ab80 <__retarget_lock_release_recursive>
 800ba5a:	bf00      	nop
 800ba5c:	20000970 	.word	0x20000970

0800ba60 <_Balloc>:
 800ba60:	b570      	push	{r4, r5, r6, lr}
 800ba62:	69c6      	ldr	r6, [r0, #28]
 800ba64:	4604      	mov	r4, r0
 800ba66:	460d      	mov	r5, r1
 800ba68:	b976      	cbnz	r6, 800ba88 <_Balloc+0x28>
 800ba6a:	2010      	movs	r0, #16
 800ba6c:	f7ff ff42 	bl	800b8f4 <malloc>
 800ba70:	4602      	mov	r2, r0
 800ba72:	61e0      	str	r0, [r4, #28]
 800ba74:	b920      	cbnz	r0, 800ba80 <_Balloc+0x20>
 800ba76:	4b18      	ldr	r3, [pc, #96]	@ (800bad8 <_Balloc+0x78>)
 800ba78:	4818      	ldr	r0, [pc, #96]	@ (800badc <_Balloc+0x7c>)
 800ba7a:	216b      	movs	r1, #107	@ 0x6b
 800ba7c:	f001 ff2c 	bl	800d8d8 <__assert_func>
 800ba80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ba84:	6006      	str	r6, [r0, #0]
 800ba86:	60c6      	str	r6, [r0, #12]
 800ba88:	69e6      	ldr	r6, [r4, #28]
 800ba8a:	68f3      	ldr	r3, [r6, #12]
 800ba8c:	b183      	cbz	r3, 800bab0 <_Balloc+0x50>
 800ba8e:	69e3      	ldr	r3, [r4, #28]
 800ba90:	68db      	ldr	r3, [r3, #12]
 800ba92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ba96:	b9b8      	cbnz	r0, 800bac8 <_Balloc+0x68>
 800ba98:	2101      	movs	r1, #1
 800ba9a:	fa01 f605 	lsl.w	r6, r1, r5
 800ba9e:	1d72      	adds	r2, r6, #5
 800baa0:	0092      	lsls	r2, r2, #2
 800baa2:	4620      	mov	r0, r4
 800baa4:	f001 ff36 	bl	800d914 <_calloc_r>
 800baa8:	b160      	cbz	r0, 800bac4 <_Balloc+0x64>
 800baaa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800baae:	e00e      	b.n	800bace <_Balloc+0x6e>
 800bab0:	2221      	movs	r2, #33	@ 0x21
 800bab2:	2104      	movs	r1, #4
 800bab4:	4620      	mov	r0, r4
 800bab6:	f001 ff2d 	bl	800d914 <_calloc_r>
 800baba:	69e3      	ldr	r3, [r4, #28]
 800babc:	60f0      	str	r0, [r6, #12]
 800babe:	68db      	ldr	r3, [r3, #12]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d1e4      	bne.n	800ba8e <_Balloc+0x2e>
 800bac4:	2000      	movs	r0, #0
 800bac6:	bd70      	pop	{r4, r5, r6, pc}
 800bac8:	6802      	ldr	r2, [r0, #0]
 800baca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bace:	2300      	movs	r3, #0
 800bad0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bad4:	e7f7      	b.n	800bac6 <_Balloc+0x66>
 800bad6:	bf00      	nop
 800bad8:	0800f45e 	.word	0x0800f45e
 800badc:	0800f4de 	.word	0x0800f4de

0800bae0 <_Bfree>:
 800bae0:	b570      	push	{r4, r5, r6, lr}
 800bae2:	69c6      	ldr	r6, [r0, #28]
 800bae4:	4605      	mov	r5, r0
 800bae6:	460c      	mov	r4, r1
 800bae8:	b976      	cbnz	r6, 800bb08 <_Bfree+0x28>
 800baea:	2010      	movs	r0, #16
 800baec:	f7ff ff02 	bl	800b8f4 <malloc>
 800baf0:	4602      	mov	r2, r0
 800baf2:	61e8      	str	r0, [r5, #28]
 800baf4:	b920      	cbnz	r0, 800bb00 <_Bfree+0x20>
 800baf6:	4b09      	ldr	r3, [pc, #36]	@ (800bb1c <_Bfree+0x3c>)
 800baf8:	4809      	ldr	r0, [pc, #36]	@ (800bb20 <_Bfree+0x40>)
 800bafa:	218f      	movs	r1, #143	@ 0x8f
 800bafc:	f001 feec 	bl	800d8d8 <__assert_func>
 800bb00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bb04:	6006      	str	r6, [r0, #0]
 800bb06:	60c6      	str	r6, [r0, #12]
 800bb08:	b13c      	cbz	r4, 800bb1a <_Bfree+0x3a>
 800bb0a:	69eb      	ldr	r3, [r5, #28]
 800bb0c:	6862      	ldr	r2, [r4, #4]
 800bb0e:	68db      	ldr	r3, [r3, #12]
 800bb10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bb14:	6021      	str	r1, [r4, #0]
 800bb16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bb1a:	bd70      	pop	{r4, r5, r6, pc}
 800bb1c:	0800f45e 	.word	0x0800f45e
 800bb20:	0800f4de 	.word	0x0800f4de

0800bb24 <__multadd>:
 800bb24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb28:	690d      	ldr	r5, [r1, #16]
 800bb2a:	4607      	mov	r7, r0
 800bb2c:	460c      	mov	r4, r1
 800bb2e:	461e      	mov	r6, r3
 800bb30:	f101 0c14 	add.w	ip, r1, #20
 800bb34:	2000      	movs	r0, #0
 800bb36:	f8dc 3000 	ldr.w	r3, [ip]
 800bb3a:	b299      	uxth	r1, r3
 800bb3c:	fb02 6101 	mla	r1, r2, r1, r6
 800bb40:	0c1e      	lsrs	r6, r3, #16
 800bb42:	0c0b      	lsrs	r3, r1, #16
 800bb44:	fb02 3306 	mla	r3, r2, r6, r3
 800bb48:	b289      	uxth	r1, r1
 800bb4a:	3001      	adds	r0, #1
 800bb4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bb50:	4285      	cmp	r5, r0
 800bb52:	f84c 1b04 	str.w	r1, [ip], #4
 800bb56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bb5a:	dcec      	bgt.n	800bb36 <__multadd+0x12>
 800bb5c:	b30e      	cbz	r6, 800bba2 <__multadd+0x7e>
 800bb5e:	68a3      	ldr	r3, [r4, #8]
 800bb60:	42ab      	cmp	r3, r5
 800bb62:	dc19      	bgt.n	800bb98 <__multadd+0x74>
 800bb64:	6861      	ldr	r1, [r4, #4]
 800bb66:	4638      	mov	r0, r7
 800bb68:	3101      	adds	r1, #1
 800bb6a:	f7ff ff79 	bl	800ba60 <_Balloc>
 800bb6e:	4680      	mov	r8, r0
 800bb70:	b928      	cbnz	r0, 800bb7e <__multadd+0x5a>
 800bb72:	4602      	mov	r2, r0
 800bb74:	4b0c      	ldr	r3, [pc, #48]	@ (800bba8 <__multadd+0x84>)
 800bb76:	480d      	ldr	r0, [pc, #52]	@ (800bbac <__multadd+0x88>)
 800bb78:	21ba      	movs	r1, #186	@ 0xba
 800bb7a:	f001 fead 	bl	800d8d8 <__assert_func>
 800bb7e:	6922      	ldr	r2, [r4, #16]
 800bb80:	3202      	adds	r2, #2
 800bb82:	f104 010c 	add.w	r1, r4, #12
 800bb86:	0092      	lsls	r2, r2, #2
 800bb88:	300c      	adds	r0, #12
 800bb8a:	f7fe fffa 	bl	800ab82 <memcpy>
 800bb8e:	4621      	mov	r1, r4
 800bb90:	4638      	mov	r0, r7
 800bb92:	f7ff ffa5 	bl	800bae0 <_Bfree>
 800bb96:	4644      	mov	r4, r8
 800bb98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bb9c:	3501      	adds	r5, #1
 800bb9e:	615e      	str	r6, [r3, #20]
 800bba0:	6125      	str	r5, [r4, #16]
 800bba2:	4620      	mov	r0, r4
 800bba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bba8:	0800f4cd 	.word	0x0800f4cd
 800bbac:	0800f4de 	.word	0x0800f4de

0800bbb0 <__s2b>:
 800bbb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bbb4:	460c      	mov	r4, r1
 800bbb6:	4615      	mov	r5, r2
 800bbb8:	461f      	mov	r7, r3
 800bbba:	2209      	movs	r2, #9
 800bbbc:	3308      	adds	r3, #8
 800bbbe:	4606      	mov	r6, r0
 800bbc0:	fb93 f3f2 	sdiv	r3, r3, r2
 800bbc4:	2100      	movs	r1, #0
 800bbc6:	2201      	movs	r2, #1
 800bbc8:	429a      	cmp	r2, r3
 800bbca:	db09      	blt.n	800bbe0 <__s2b+0x30>
 800bbcc:	4630      	mov	r0, r6
 800bbce:	f7ff ff47 	bl	800ba60 <_Balloc>
 800bbd2:	b940      	cbnz	r0, 800bbe6 <__s2b+0x36>
 800bbd4:	4602      	mov	r2, r0
 800bbd6:	4b19      	ldr	r3, [pc, #100]	@ (800bc3c <__s2b+0x8c>)
 800bbd8:	4819      	ldr	r0, [pc, #100]	@ (800bc40 <__s2b+0x90>)
 800bbda:	21d3      	movs	r1, #211	@ 0xd3
 800bbdc:	f001 fe7c 	bl	800d8d8 <__assert_func>
 800bbe0:	0052      	lsls	r2, r2, #1
 800bbe2:	3101      	adds	r1, #1
 800bbe4:	e7f0      	b.n	800bbc8 <__s2b+0x18>
 800bbe6:	9b08      	ldr	r3, [sp, #32]
 800bbe8:	6143      	str	r3, [r0, #20]
 800bbea:	2d09      	cmp	r5, #9
 800bbec:	f04f 0301 	mov.w	r3, #1
 800bbf0:	6103      	str	r3, [r0, #16]
 800bbf2:	dd16      	ble.n	800bc22 <__s2b+0x72>
 800bbf4:	f104 0909 	add.w	r9, r4, #9
 800bbf8:	46c8      	mov	r8, r9
 800bbfa:	442c      	add	r4, r5
 800bbfc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bc00:	4601      	mov	r1, r0
 800bc02:	3b30      	subs	r3, #48	@ 0x30
 800bc04:	220a      	movs	r2, #10
 800bc06:	4630      	mov	r0, r6
 800bc08:	f7ff ff8c 	bl	800bb24 <__multadd>
 800bc0c:	45a0      	cmp	r8, r4
 800bc0e:	d1f5      	bne.n	800bbfc <__s2b+0x4c>
 800bc10:	f1a5 0408 	sub.w	r4, r5, #8
 800bc14:	444c      	add	r4, r9
 800bc16:	1b2d      	subs	r5, r5, r4
 800bc18:	1963      	adds	r3, r4, r5
 800bc1a:	42bb      	cmp	r3, r7
 800bc1c:	db04      	blt.n	800bc28 <__s2b+0x78>
 800bc1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc22:	340a      	adds	r4, #10
 800bc24:	2509      	movs	r5, #9
 800bc26:	e7f6      	b.n	800bc16 <__s2b+0x66>
 800bc28:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bc2c:	4601      	mov	r1, r0
 800bc2e:	3b30      	subs	r3, #48	@ 0x30
 800bc30:	220a      	movs	r2, #10
 800bc32:	4630      	mov	r0, r6
 800bc34:	f7ff ff76 	bl	800bb24 <__multadd>
 800bc38:	e7ee      	b.n	800bc18 <__s2b+0x68>
 800bc3a:	bf00      	nop
 800bc3c:	0800f4cd 	.word	0x0800f4cd
 800bc40:	0800f4de 	.word	0x0800f4de

0800bc44 <__hi0bits>:
 800bc44:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800bc48:	4603      	mov	r3, r0
 800bc4a:	bf36      	itet	cc
 800bc4c:	0403      	lslcc	r3, r0, #16
 800bc4e:	2000      	movcs	r0, #0
 800bc50:	2010      	movcc	r0, #16
 800bc52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800bc56:	bf3c      	itt	cc
 800bc58:	021b      	lslcc	r3, r3, #8
 800bc5a:	3008      	addcc	r0, #8
 800bc5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bc60:	bf3c      	itt	cc
 800bc62:	011b      	lslcc	r3, r3, #4
 800bc64:	3004      	addcc	r0, #4
 800bc66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc6a:	bf3c      	itt	cc
 800bc6c:	009b      	lslcc	r3, r3, #2
 800bc6e:	3002      	addcc	r0, #2
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	db05      	blt.n	800bc80 <__hi0bits+0x3c>
 800bc74:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bc78:	f100 0001 	add.w	r0, r0, #1
 800bc7c:	bf08      	it	eq
 800bc7e:	2020      	moveq	r0, #32
 800bc80:	4770      	bx	lr

0800bc82 <__lo0bits>:
 800bc82:	6803      	ldr	r3, [r0, #0]
 800bc84:	4602      	mov	r2, r0
 800bc86:	f013 0007 	ands.w	r0, r3, #7
 800bc8a:	d00b      	beq.n	800bca4 <__lo0bits+0x22>
 800bc8c:	07d9      	lsls	r1, r3, #31
 800bc8e:	d421      	bmi.n	800bcd4 <__lo0bits+0x52>
 800bc90:	0798      	lsls	r0, r3, #30
 800bc92:	bf49      	itett	mi
 800bc94:	085b      	lsrmi	r3, r3, #1
 800bc96:	089b      	lsrpl	r3, r3, #2
 800bc98:	2001      	movmi	r0, #1
 800bc9a:	6013      	strmi	r3, [r2, #0]
 800bc9c:	bf5c      	itt	pl
 800bc9e:	6013      	strpl	r3, [r2, #0]
 800bca0:	2002      	movpl	r0, #2
 800bca2:	4770      	bx	lr
 800bca4:	b299      	uxth	r1, r3
 800bca6:	b909      	cbnz	r1, 800bcac <__lo0bits+0x2a>
 800bca8:	0c1b      	lsrs	r3, r3, #16
 800bcaa:	2010      	movs	r0, #16
 800bcac:	b2d9      	uxtb	r1, r3
 800bcae:	b909      	cbnz	r1, 800bcb4 <__lo0bits+0x32>
 800bcb0:	3008      	adds	r0, #8
 800bcb2:	0a1b      	lsrs	r3, r3, #8
 800bcb4:	0719      	lsls	r1, r3, #28
 800bcb6:	bf04      	itt	eq
 800bcb8:	091b      	lsreq	r3, r3, #4
 800bcba:	3004      	addeq	r0, #4
 800bcbc:	0799      	lsls	r1, r3, #30
 800bcbe:	bf04      	itt	eq
 800bcc0:	089b      	lsreq	r3, r3, #2
 800bcc2:	3002      	addeq	r0, #2
 800bcc4:	07d9      	lsls	r1, r3, #31
 800bcc6:	d403      	bmi.n	800bcd0 <__lo0bits+0x4e>
 800bcc8:	085b      	lsrs	r3, r3, #1
 800bcca:	f100 0001 	add.w	r0, r0, #1
 800bcce:	d003      	beq.n	800bcd8 <__lo0bits+0x56>
 800bcd0:	6013      	str	r3, [r2, #0]
 800bcd2:	4770      	bx	lr
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	4770      	bx	lr
 800bcd8:	2020      	movs	r0, #32
 800bcda:	4770      	bx	lr

0800bcdc <__i2b>:
 800bcdc:	b510      	push	{r4, lr}
 800bcde:	460c      	mov	r4, r1
 800bce0:	2101      	movs	r1, #1
 800bce2:	f7ff febd 	bl	800ba60 <_Balloc>
 800bce6:	4602      	mov	r2, r0
 800bce8:	b928      	cbnz	r0, 800bcf6 <__i2b+0x1a>
 800bcea:	4b05      	ldr	r3, [pc, #20]	@ (800bd00 <__i2b+0x24>)
 800bcec:	4805      	ldr	r0, [pc, #20]	@ (800bd04 <__i2b+0x28>)
 800bcee:	f240 1145 	movw	r1, #325	@ 0x145
 800bcf2:	f001 fdf1 	bl	800d8d8 <__assert_func>
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	6144      	str	r4, [r0, #20]
 800bcfa:	6103      	str	r3, [r0, #16]
 800bcfc:	bd10      	pop	{r4, pc}
 800bcfe:	bf00      	nop
 800bd00:	0800f4cd 	.word	0x0800f4cd
 800bd04:	0800f4de 	.word	0x0800f4de

0800bd08 <__multiply>:
 800bd08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd0c:	4617      	mov	r7, r2
 800bd0e:	690a      	ldr	r2, [r1, #16]
 800bd10:	693b      	ldr	r3, [r7, #16]
 800bd12:	429a      	cmp	r2, r3
 800bd14:	bfa8      	it	ge
 800bd16:	463b      	movge	r3, r7
 800bd18:	4689      	mov	r9, r1
 800bd1a:	bfa4      	itt	ge
 800bd1c:	460f      	movge	r7, r1
 800bd1e:	4699      	movge	r9, r3
 800bd20:	693d      	ldr	r5, [r7, #16]
 800bd22:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bd26:	68bb      	ldr	r3, [r7, #8]
 800bd28:	6879      	ldr	r1, [r7, #4]
 800bd2a:	eb05 060a 	add.w	r6, r5, sl
 800bd2e:	42b3      	cmp	r3, r6
 800bd30:	b085      	sub	sp, #20
 800bd32:	bfb8      	it	lt
 800bd34:	3101      	addlt	r1, #1
 800bd36:	f7ff fe93 	bl	800ba60 <_Balloc>
 800bd3a:	b930      	cbnz	r0, 800bd4a <__multiply+0x42>
 800bd3c:	4602      	mov	r2, r0
 800bd3e:	4b41      	ldr	r3, [pc, #260]	@ (800be44 <__multiply+0x13c>)
 800bd40:	4841      	ldr	r0, [pc, #260]	@ (800be48 <__multiply+0x140>)
 800bd42:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bd46:	f001 fdc7 	bl	800d8d8 <__assert_func>
 800bd4a:	f100 0414 	add.w	r4, r0, #20
 800bd4e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bd52:	4623      	mov	r3, r4
 800bd54:	2200      	movs	r2, #0
 800bd56:	4573      	cmp	r3, lr
 800bd58:	d320      	bcc.n	800bd9c <__multiply+0x94>
 800bd5a:	f107 0814 	add.w	r8, r7, #20
 800bd5e:	f109 0114 	add.w	r1, r9, #20
 800bd62:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bd66:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bd6a:	9302      	str	r3, [sp, #8]
 800bd6c:	1beb      	subs	r3, r5, r7
 800bd6e:	3b15      	subs	r3, #21
 800bd70:	f023 0303 	bic.w	r3, r3, #3
 800bd74:	3304      	adds	r3, #4
 800bd76:	3715      	adds	r7, #21
 800bd78:	42bd      	cmp	r5, r7
 800bd7a:	bf38      	it	cc
 800bd7c:	2304      	movcc	r3, #4
 800bd7e:	9301      	str	r3, [sp, #4]
 800bd80:	9b02      	ldr	r3, [sp, #8]
 800bd82:	9103      	str	r1, [sp, #12]
 800bd84:	428b      	cmp	r3, r1
 800bd86:	d80c      	bhi.n	800bda2 <__multiply+0x9a>
 800bd88:	2e00      	cmp	r6, #0
 800bd8a:	dd03      	ble.n	800bd94 <__multiply+0x8c>
 800bd8c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d055      	beq.n	800be40 <__multiply+0x138>
 800bd94:	6106      	str	r6, [r0, #16]
 800bd96:	b005      	add	sp, #20
 800bd98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd9c:	f843 2b04 	str.w	r2, [r3], #4
 800bda0:	e7d9      	b.n	800bd56 <__multiply+0x4e>
 800bda2:	f8b1 a000 	ldrh.w	sl, [r1]
 800bda6:	f1ba 0f00 	cmp.w	sl, #0
 800bdaa:	d01f      	beq.n	800bdec <__multiply+0xe4>
 800bdac:	46c4      	mov	ip, r8
 800bdae:	46a1      	mov	r9, r4
 800bdb0:	2700      	movs	r7, #0
 800bdb2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bdb6:	f8d9 3000 	ldr.w	r3, [r9]
 800bdba:	fa1f fb82 	uxth.w	fp, r2
 800bdbe:	b29b      	uxth	r3, r3
 800bdc0:	fb0a 330b 	mla	r3, sl, fp, r3
 800bdc4:	443b      	add	r3, r7
 800bdc6:	f8d9 7000 	ldr.w	r7, [r9]
 800bdca:	0c12      	lsrs	r2, r2, #16
 800bdcc:	0c3f      	lsrs	r7, r7, #16
 800bdce:	fb0a 7202 	mla	r2, sl, r2, r7
 800bdd2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bdd6:	b29b      	uxth	r3, r3
 800bdd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bddc:	4565      	cmp	r5, ip
 800bdde:	f849 3b04 	str.w	r3, [r9], #4
 800bde2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bde6:	d8e4      	bhi.n	800bdb2 <__multiply+0xaa>
 800bde8:	9b01      	ldr	r3, [sp, #4]
 800bdea:	50e7      	str	r7, [r4, r3]
 800bdec:	9b03      	ldr	r3, [sp, #12]
 800bdee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bdf2:	3104      	adds	r1, #4
 800bdf4:	f1b9 0f00 	cmp.w	r9, #0
 800bdf8:	d020      	beq.n	800be3c <__multiply+0x134>
 800bdfa:	6823      	ldr	r3, [r4, #0]
 800bdfc:	4647      	mov	r7, r8
 800bdfe:	46a4      	mov	ip, r4
 800be00:	f04f 0a00 	mov.w	sl, #0
 800be04:	f8b7 b000 	ldrh.w	fp, [r7]
 800be08:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800be0c:	fb09 220b 	mla	r2, r9, fp, r2
 800be10:	4452      	add	r2, sl
 800be12:	b29b      	uxth	r3, r3
 800be14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800be18:	f84c 3b04 	str.w	r3, [ip], #4
 800be1c:	f857 3b04 	ldr.w	r3, [r7], #4
 800be20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800be24:	f8bc 3000 	ldrh.w	r3, [ip]
 800be28:	fb09 330a 	mla	r3, r9, sl, r3
 800be2c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800be30:	42bd      	cmp	r5, r7
 800be32:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800be36:	d8e5      	bhi.n	800be04 <__multiply+0xfc>
 800be38:	9a01      	ldr	r2, [sp, #4]
 800be3a:	50a3      	str	r3, [r4, r2]
 800be3c:	3404      	adds	r4, #4
 800be3e:	e79f      	b.n	800bd80 <__multiply+0x78>
 800be40:	3e01      	subs	r6, #1
 800be42:	e7a1      	b.n	800bd88 <__multiply+0x80>
 800be44:	0800f4cd 	.word	0x0800f4cd
 800be48:	0800f4de 	.word	0x0800f4de

0800be4c <__pow5mult>:
 800be4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be50:	4615      	mov	r5, r2
 800be52:	f012 0203 	ands.w	r2, r2, #3
 800be56:	4607      	mov	r7, r0
 800be58:	460e      	mov	r6, r1
 800be5a:	d007      	beq.n	800be6c <__pow5mult+0x20>
 800be5c:	4c25      	ldr	r4, [pc, #148]	@ (800bef4 <__pow5mult+0xa8>)
 800be5e:	3a01      	subs	r2, #1
 800be60:	2300      	movs	r3, #0
 800be62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800be66:	f7ff fe5d 	bl	800bb24 <__multadd>
 800be6a:	4606      	mov	r6, r0
 800be6c:	10ad      	asrs	r5, r5, #2
 800be6e:	d03d      	beq.n	800beec <__pow5mult+0xa0>
 800be70:	69fc      	ldr	r4, [r7, #28]
 800be72:	b97c      	cbnz	r4, 800be94 <__pow5mult+0x48>
 800be74:	2010      	movs	r0, #16
 800be76:	f7ff fd3d 	bl	800b8f4 <malloc>
 800be7a:	4602      	mov	r2, r0
 800be7c:	61f8      	str	r0, [r7, #28]
 800be7e:	b928      	cbnz	r0, 800be8c <__pow5mult+0x40>
 800be80:	4b1d      	ldr	r3, [pc, #116]	@ (800bef8 <__pow5mult+0xac>)
 800be82:	481e      	ldr	r0, [pc, #120]	@ (800befc <__pow5mult+0xb0>)
 800be84:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800be88:	f001 fd26 	bl	800d8d8 <__assert_func>
 800be8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800be90:	6004      	str	r4, [r0, #0]
 800be92:	60c4      	str	r4, [r0, #12]
 800be94:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800be98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800be9c:	b94c      	cbnz	r4, 800beb2 <__pow5mult+0x66>
 800be9e:	f240 2171 	movw	r1, #625	@ 0x271
 800bea2:	4638      	mov	r0, r7
 800bea4:	f7ff ff1a 	bl	800bcdc <__i2b>
 800bea8:	2300      	movs	r3, #0
 800beaa:	f8c8 0008 	str.w	r0, [r8, #8]
 800beae:	4604      	mov	r4, r0
 800beb0:	6003      	str	r3, [r0, #0]
 800beb2:	f04f 0900 	mov.w	r9, #0
 800beb6:	07eb      	lsls	r3, r5, #31
 800beb8:	d50a      	bpl.n	800bed0 <__pow5mult+0x84>
 800beba:	4631      	mov	r1, r6
 800bebc:	4622      	mov	r2, r4
 800bebe:	4638      	mov	r0, r7
 800bec0:	f7ff ff22 	bl	800bd08 <__multiply>
 800bec4:	4631      	mov	r1, r6
 800bec6:	4680      	mov	r8, r0
 800bec8:	4638      	mov	r0, r7
 800beca:	f7ff fe09 	bl	800bae0 <_Bfree>
 800bece:	4646      	mov	r6, r8
 800bed0:	106d      	asrs	r5, r5, #1
 800bed2:	d00b      	beq.n	800beec <__pow5mult+0xa0>
 800bed4:	6820      	ldr	r0, [r4, #0]
 800bed6:	b938      	cbnz	r0, 800bee8 <__pow5mult+0x9c>
 800bed8:	4622      	mov	r2, r4
 800beda:	4621      	mov	r1, r4
 800bedc:	4638      	mov	r0, r7
 800bede:	f7ff ff13 	bl	800bd08 <__multiply>
 800bee2:	6020      	str	r0, [r4, #0]
 800bee4:	f8c0 9000 	str.w	r9, [r0]
 800bee8:	4604      	mov	r4, r0
 800beea:	e7e4      	b.n	800beb6 <__pow5mult+0x6a>
 800beec:	4630      	mov	r0, r6
 800beee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bef2:	bf00      	nop
 800bef4:	0800f5f0 	.word	0x0800f5f0
 800bef8:	0800f45e 	.word	0x0800f45e
 800befc:	0800f4de 	.word	0x0800f4de

0800bf00 <__lshift>:
 800bf00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf04:	460c      	mov	r4, r1
 800bf06:	6849      	ldr	r1, [r1, #4]
 800bf08:	6923      	ldr	r3, [r4, #16]
 800bf0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bf0e:	68a3      	ldr	r3, [r4, #8]
 800bf10:	4607      	mov	r7, r0
 800bf12:	4691      	mov	r9, r2
 800bf14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bf18:	f108 0601 	add.w	r6, r8, #1
 800bf1c:	42b3      	cmp	r3, r6
 800bf1e:	db0b      	blt.n	800bf38 <__lshift+0x38>
 800bf20:	4638      	mov	r0, r7
 800bf22:	f7ff fd9d 	bl	800ba60 <_Balloc>
 800bf26:	4605      	mov	r5, r0
 800bf28:	b948      	cbnz	r0, 800bf3e <__lshift+0x3e>
 800bf2a:	4602      	mov	r2, r0
 800bf2c:	4b28      	ldr	r3, [pc, #160]	@ (800bfd0 <__lshift+0xd0>)
 800bf2e:	4829      	ldr	r0, [pc, #164]	@ (800bfd4 <__lshift+0xd4>)
 800bf30:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bf34:	f001 fcd0 	bl	800d8d8 <__assert_func>
 800bf38:	3101      	adds	r1, #1
 800bf3a:	005b      	lsls	r3, r3, #1
 800bf3c:	e7ee      	b.n	800bf1c <__lshift+0x1c>
 800bf3e:	2300      	movs	r3, #0
 800bf40:	f100 0114 	add.w	r1, r0, #20
 800bf44:	f100 0210 	add.w	r2, r0, #16
 800bf48:	4618      	mov	r0, r3
 800bf4a:	4553      	cmp	r3, sl
 800bf4c:	db33      	blt.n	800bfb6 <__lshift+0xb6>
 800bf4e:	6920      	ldr	r0, [r4, #16]
 800bf50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bf54:	f104 0314 	add.w	r3, r4, #20
 800bf58:	f019 091f 	ands.w	r9, r9, #31
 800bf5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bf60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bf64:	d02b      	beq.n	800bfbe <__lshift+0xbe>
 800bf66:	f1c9 0e20 	rsb	lr, r9, #32
 800bf6a:	468a      	mov	sl, r1
 800bf6c:	2200      	movs	r2, #0
 800bf6e:	6818      	ldr	r0, [r3, #0]
 800bf70:	fa00 f009 	lsl.w	r0, r0, r9
 800bf74:	4310      	orrs	r0, r2
 800bf76:	f84a 0b04 	str.w	r0, [sl], #4
 800bf7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bf7e:	459c      	cmp	ip, r3
 800bf80:	fa22 f20e 	lsr.w	r2, r2, lr
 800bf84:	d8f3      	bhi.n	800bf6e <__lshift+0x6e>
 800bf86:	ebac 0304 	sub.w	r3, ip, r4
 800bf8a:	3b15      	subs	r3, #21
 800bf8c:	f023 0303 	bic.w	r3, r3, #3
 800bf90:	3304      	adds	r3, #4
 800bf92:	f104 0015 	add.w	r0, r4, #21
 800bf96:	4560      	cmp	r0, ip
 800bf98:	bf88      	it	hi
 800bf9a:	2304      	movhi	r3, #4
 800bf9c:	50ca      	str	r2, [r1, r3]
 800bf9e:	b10a      	cbz	r2, 800bfa4 <__lshift+0xa4>
 800bfa0:	f108 0602 	add.w	r6, r8, #2
 800bfa4:	3e01      	subs	r6, #1
 800bfa6:	4638      	mov	r0, r7
 800bfa8:	612e      	str	r6, [r5, #16]
 800bfaa:	4621      	mov	r1, r4
 800bfac:	f7ff fd98 	bl	800bae0 <_Bfree>
 800bfb0:	4628      	mov	r0, r5
 800bfb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfb6:	f842 0f04 	str.w	r0, [r2, #4]!
 800bfba:	3301      	adds	r3, #1
 800bfbc:	e7c5      	b.n	800bf4a <__lshift+0x4a>
 800bfbe:	3904      	subs	r1, #4
 800bfc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800bfc4:	f841 2f04 	str.w	r2, [r1, #4]!
 800bfc8:	459c      	cmp	ip, r3
 800bfca:	d8f9      	bhi.n	800bfc0 <__lshift+0xc0>
 800bfcc:	e7ea      	b.n	800bfa4 <__lshift+0xa4>
 800bfce:	bf00      	nop
 800bfd0:	0800f4cd 	.word	0x0800f4cd
 800bfd4:	0800f4de 	.word	0x0800f4de

0800bfd8 <__mcmp>:
 800bfd8:	690a      	ldr	r2, [r1, #16]
 800bfda:	4603      	mov	r3, r0
 800bfdc:	6900      	ldr	r0, [r0, #16]
 800bfde:	1a80      	subs	r0, r0, r2
 800bfe0:	b530      	push	{r4, r5, lr}
 800bfe2:	d10e      	bne.n	800c002 <__mcmp+0x2a>
 800bfe4:	3314      	adds	r3, #20
 800bfe6:	3114      	adds	r1, #20
 800bfe8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bfec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bff0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bff4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bff8:	4295      	cmp	r5, r2
 800bffa:	d003      	beq.n	800c004 <__mcmp+0x2c>
 800bffc:	d205      	bcs.n	800c00a <__mcmp+0x32>
 800bffe:	f04f 30ff 	mov.w	r0, #4294967295
 800c002:	bd30      	pop	{r4, r5, pc}
 800c004:	42a3      	cmp	r3, r4
 800c006:	d3f3      	bcc.n	800bff0 <__mcmp+0x18>
 800c008:	e7fb      	b.n	800c002 <__mcmp+0x2a>
 800c00a:	2001      	movs	r0, #1
 800c00c:	e7f9      	b.n	800c002 <__mcmp+0x2a>
	...

0800c010 <__mdiff>:
 800c010:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c014:	4689      	mov	r9, r1
 800c016:	4606      	mov	r6, r0
 800c018:	4611      	mov	r1, r2
 800c01a:	4648      	mov	r0, r9
 800c01c:	4614      	mov	r4, r2
 800c01e:	f7ff ffdb 	bl	800bfd8 <__mcmp>
 800c022:	1e05      	subs	r5, r0, #0
 800c024:	d112      	bne.n	800c04c <__mdiff+0x3c>
 800c026:	4629      	mov	r1, r5
 800c028:	4630      	mov	r0, r6
 800c02a:	f7ff fd19 	bl	800ba60 <_Balloc>
 800c02e:	4602      	mov	r2, r0
 800c030:	b928      	cbnz	r0, 800c03e <__mdiff+0x2e>
 800c032:	4b3f      	ldr	r3, [pc, #252]	@ (800c130 <__mdiff+0x120>)
 800c034:	f240 2137 	movw	r1, #567	@ 0x237
 800c038:	483e      	ldr	r0, [pc, #248]	@ (800c134 <__mdiff+0x124>)
 800c03a:	f001 fc4d 	bl	800d8d8 <__assert_func>
 800c03e:	2301      	movs	r3, #1
 800c040:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c044:	4610      	mov	r0, r2
 800c046:	b003      	add	sp, #12
 800c048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c04c:	bfbc      	itt	lt
 800c04e:	464b      	movlt	r3, r9
 800c050:	46a1      	movlt	r9, r4
 800c052:	4630      	mov	r0, r6
 800c054:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c058:	bfba      	itte	lt
 800c05a:	461c      	movlt	r4, r3
 800c05c:	2501      	movlt	r5, #1
 800c05e:	2500      	movge	r5, #0
 800c060:	f7ff fcfe 	bl	800ba60 <_Balloc>
 800c064:	4602      	mov	r2, r0
 800c066:	b918      	cbnz	r0, 800c070 <__mdiff+0x60>
 800c068:	4b31      	ldr	r3, [pc, #196]	@ (800c130 <__mdiff+0x120>)
 800c06a:	f240 2145 	movw	r1, #581	@ 0x245
 800c06e:	e7e3      	b.n	800c038 <__mdiff+0x28>
 800c070:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c074:	6926      	ldr	r6, [r4, #16]
 800c076:	60c5      	str	r5, [r0, #12]
 800c078:	f109 0310 	add.w	r3, r9, #16
 800c07c:	f109 0514 	add.w	r5, r9, #20
 800c080:	f104 0e14 	add.w	lr, r4, #20
 800c084:	f100 0b14 	add.w	fp, r0, #20
 800c088:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c08c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c090:	9301      	str	r3, [sp, #4]
 800c092:	46d9      	mov	r9, fp
 800c094:	f04f 0c00 	mov.w	ip, #0
 800c098:	9b01      	ldr	r3, [sp, #4]
 800c09a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c09e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c0a2:	9301      	str	r3, [sp, #4]
 800c0a4:	fa1f f38a 	uxth.w	r3, sl
 800c0a8:	4619      	mov	r1, r3
 800c0aa:	b283      	uxth	r3, r0
 800c0ac:	1acb      	subs	r3, r1, r3
 800c0ae:	0c00      	lsrs	r0, r0, #16
 800c0b0:	4463      	add	r3, ip
 800c0b2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c0b6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c0ba:	b29b      	uxth	r3, r3
 800c0bc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c0c0:	4576      	cmp	r6, lr
 800c0c2:	f849 3b04 	str.w	r3, [r9], #4
 800c0c6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c0ca:	d8e5      	bhi.n	800c098 <__mdiff+0x88>
 800c0cc:	1b33      	subs	r3, r6, r4
 800c0ce:	3b15      	subs	r3, #21
 800c0d0:	f023 0303 	bic.w	r3, r3, #3
 800c0d4:	3415      	adds	r4, #21
 800c0d6:	3304      	adds	r3, #4
 800c0d8:	42a6      	cmp	r6, r4
 800c0da:	bf38      	it	cc
 800c0dc:	2304      	movcc	r3, #4
 800c0de:	441d      	add	r5, r3
 800c0e0:	445b      	add	r3, fp
 800c0e2:	461e      	mov	r6, r3
 800c0e4:	462c      	mov	r4, r5
 800c0e6:	4544      	cmp	r4, r8
 800c0e8:	d30e      	bcc.n	800c108 <__mdiff+0xf8>
 800c0ea:	f108 0103 	add.w	r1, r8, #3
 800c0ee:	1b49      	subs	r1, r1, r5
 800c0f0:	f021 0103 	bic.w	r1, r1, #3
 800c0f4:	3d03      	subs	r5, #3
 800c0f6:	45a8      	cmp	r8, r5
 800c0f8:	bf38      	it	cc
 800c0fa:	2100      	movcc	r1, #0
 800c0fc:	440b      	add	r3, r1
 800c0fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c102:	b191      	cbz	r1, 800c12a <__mdiff+0x11a>
 800c104:	6117      	str	r7, [r2, #16]
 800c106:	e79d      	b.n	800c044 <__mdiff+0x34>
 800c108:	f854 1b04 	ldr.w	r1, [r4], #4
 800c10c:	46e6      	mov	lr, ip
 800c10e:	0c08      	lsrs	r0, r1, #16
 800c110:	fa1c fc81 	uxtah	ip, ip, r1
 800c114:	4471      	add	r1, lr
 800c116:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c11a:	b289      	uxth	r1, r1
 800c11c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c120:	f846 1b04 	str.w	r1, [r6], #4
 800c124:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c128:	e7dd      	b.n	800c0e6 <__mdiff+0xd6>
 800c12a:	3f01      	subs	r7, #1
 800c12c:	e7e7      	b.n	800c0fe <__mdiff+0xee>
 800c12e:	bf00      	nop
 800c130:	0800f4cd 	.word	0x0800f4cd
 800c134:	0800f4de 	.word	0x0800f4de

0800c138 <__ulp>:
 800c138:	b082      	sub	sp, #8
 800c13a:	ed8d 0b00 	vstr	d0, [sp]
 800c13e:	9a01      	ldr	r2, [sp, #4]
 800c140:	4b0f      	ldr	r3, [pc, #60]	@ (800c180 <__ulp+0x48>)
 800c142:	4013      	ands	r3, r2
 800c144:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c148:	2b00      	cmp	r3, #0
 800c14a:	dc08      	bgt.n	800c15e <__ulp+0x26>
 800c14c:	425b      	negs	r3, r3
 800c14e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c152:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c156:	da04      	bge.n	800c162 <__ulp+0x2a>
 800c158:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c15c:	4113      	asrs	r3, r2
 800c15e:	2200      	movs	r2, #0
 800c160:	e008      	b.n	800c174 <__ulp+0x3c>
 800c162:	f1a2 0314 	sub.w	r3, r2, #20
 800c166:	2b1e      	cmp	r3, #30
 800c168:	bfda      	itte	le
 800c16a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c16e:	40da      	lsrle	r2, r3
 800c170:	2201      	movgt	r2, #1
 800c172:	2300      	movs	r3, #0
 800c174:	4619      	mov	r1, r3
 800c176:	4610      	mov	r0, r2
 800c178:	ec41 0b10 	vmov	d0, r0, r1
 800c17c:	b002      	add	sp, #8
 800c17e:	4770      	bx	lr
 800c180:	7ff00000 	.word	0x7ff00000

0800c184 <__b2d>:
 800c184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c188:	6906      	ldr	r6, [r0, #16]
 800c18a:	f100 0814 	add.w	r8, r0, #20
 800c18e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c192:	1f37      	subs	r7, r6, #4
 800c194:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c198:	4610      	mov	r0, r2
 800c19a:	f7ff fd53 	bl	800bc44 <__hi0bits>
 800c19e:	f1c0 0320 	rsb	r3, r0, #32
 800c1a2:	280a      	cmp	r0, #10
 800c1a4:	600b      	str	r3, [r1, #0]
 800c1a6:	491b      	ldr	r1, [pc, #108]	@ (800c214 <__b2d+0x90>)
 800c1a8:	dc15      	bgt.n	800c1d6 <__b2d+0x52>
 800c1aa:	f1c0 0c0b 	rsb	ip, r0, #11
 800c1ae:	fa22 f30c 	lsr.w	r3, r2, ip
 800c1b2:	45b8      	cmp	r8, r7
 800c1b4:	ea43 0501 	orr.w	r5, r3, r1
 800c1b8:	bf34      	ite	cc
 800c1ba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c1be:	2300      	movcs	r3, #0
 800c1c0:	3015      	adds	r0, #21
 800c1c2:	fa02 f000 	lsl.w	r0, r2, r0
 800c1c6:	fa23 f30c 	lsr.w	r3, r3, ip
 800c1ca:	4303      	orrs	r3, r0
 800c1cc:	461c      	mov	r4, r3
 800c1ce:	ec45 4b10 	vmov	d0, r4, r5
 800c1d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1d6:	45b8      	cmp	r8, r7
 800c1d8:	bf3a      	itte	cc
 800c1da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c1de:	f1a6 0708 	subcc.w	r7, r6, #8
 800c1e2:	2300      	movcs	r3, #0
 800c1e4:	380b      	subs	r0, #11
 800c1e6:	d012      	beq.n	800c20e <__b2d+0x8a>
 800c1e8:	f1c0 0120 	rsb	r1, r0, #32
 800c1ec:	fa23 f401 	lsr.w	r4, r3, r1
 800c1f0:	4082      	lsls	r2, r0
 800c1f2:	4322      	orrs	r2, r4
 800c1f4:	4547      	cmp	r7, r8
 800c1f6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c1fa:	bf8c      	ite	hi
 800c1fc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c200:	2200      	movls	r2, #0
 800c202:	4083      	lsls	r3, r0
 800c204:	40ca      	lsrs	r2, r1
 800c206:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c20a:	4313      	orrs	r3, r2
 800c20c:	e7de      	b.n	800c1cc <__b2d+0x48>
 800c20e:	ea42 0501 	orr.w	r5, r2, r1
 800c212:	e7db      	b.n	800c1cc <__b2d+0x48>
 800c214:	3ff00000 	.word	0x3ff00000

0800c218 <__d2b>:
 800c218:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c21c:	460f      	mov	r7, r1
 800c21e:	2101      	movs	r1, #1
 800c220:	ec59 8b10 	vmov	r8, r9, d0
 800c224:	4616      	mov	r6, r2
 800c226:	f7ff fc1b 	bl	800ba60 <_Balloc>
 800c22a:	4604      	mov	r4, r0
 800c22c:	b930      	cbnz	r0, 800c23c <__d2b+0x24>
 800c22e:	4602      	mov	r2, r0
 800c230:	4b23      	ldr	r3, [pc, #140]	@ (800c2c0 <__d2b+0xa8>)
 800c232:	4824      	ldr	r0, [pc, #144]	@ (800c2c4 <__d2b+0xac>)
 800c234:	f240 310f 	movw	r1, #783	@ 0x30f
 800c238:	f001 fb4e 	bl	800d8d8 <__assert_func>
 800c23c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c240:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c244:	b10d      	cbz	r5, 800c24a <__d2b+0x32>
 800c246:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c24a:	9301      	str	r3, [sp, #4]
 800c24c:	f1b8 0300 	subs.w	r3, r8, #0
 800c250:	d023      	beq.n	800c29a <__d2b+0x82>
 800c252:	4668      	mov	r0, sp
 800c254:	9300      	str	r3, [sp, #0]
 800c256:	f7ff fd14 	bl	800bc82 <__lo0bits>
 800c25a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c25e:	b1d0      	cbz	r0, 800c296 <__d2b+0x7e>
 800c260:	f1c0 0320 	rsb	r3, r0, #32
 800c264:	fa02 f303 	lsl.w	r3, r2, r3
 800c268:	430b      	orrs	r3, r1
 800c26a:	40c2      	lsrs	r2, r0
 800c26c:	6163      	str	r3, [r4, #20]
 800c26e:	9201      	str	r2, [sp, #4]
 800c270:	9b01      	ldr	r3, [sp, #4]
 800c272:	61a3      	str	r3, [r4, #24]
 800c274:	2b00      	cmp	r3, #0
 800c276:	bf0c      	ite	eq
 800c278:	2201      	moveq	r2, #1
 800c27a:	2202      	movne	r2, #2
 800c27c:	6122      	str	r2, [r4, #16]
 800c27e:	b1a5      	cbz	r5, 800c2aa <__d2b+0x92>
 800c280:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c284:	4405      	add	r5, r0
 800c286:	603d      	str	r5, [r7, #0]
 800c288:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c28c:	6030      	str	r0, [r6, #0]
 800c28e:	4620      	mov	r0, r4
 800c290:	b003      	add	sp, #12
 800c292:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c296:	6161      	str	r1, [r4, #20]
 800c298:	e7ea      	b.n	800c270 <__d2b+0x58>
 800c29a:	a801      	add	r0, sp, #4
 800c29c:	f7ff fcf1 	bl	800bc82 <__lo0bits>
 800c2a0:	9b01      	ldr	r3, [sp, #4]
 800c2a2:	6163      	str	r3, [r4, #20]
 800c2a4:	3020      	adds	r0, #32
 800c2a6:	2201      	movs	r2, #1
 800c2a8:	e7e8      	b.n	800c27c <__d2b+0x64>
 800c2aa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c2ae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c2b2:	6038      	str	r0, [r7, #0]
 800c2b4:	6918      	ldr	r0, [r3, #16]
 800c2b6:	f7ff fcc5 	bl	800bc44 <__hi0bits>
 800c2ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c2be:	e7e5      	b.n	800c28c <__d2b+0x74>
 800c2c0:	0800f4cd 	.word	0x0800f4cd
 800c2c4:	0800f4de 	.word	0x0800f4de

0800c2c8 <__ratio>:
 800c2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2cc:	b085      	sub	sp, #20
 800c2ce:	e9cd 1000 	strd	r1, r0, [sp]
 800c2d2:	a902      	add	r1, sp, #8
 800c2d4:	f7ff ff56 	bl	800c184 <__b2d>
 800c2d8:	9800      	ldr	r0, [sp, #0]
 800c2da:	a903      	add	r1, sp, #12
 800c2dc:	ec55 4b10 	vmov	r4, r5, d0
 800c2e0:	f7ff ff50 	bl	800c184 <__b2d>
 800c2e4:	9b01      	ldr	r3, [sp, #4]
 800c2e6:	6919      	ldr	r1, [r3, #16]
 800c2e8:	9b00      	ldr	r3, [sp, #0]
 800c2ea:	691b      	ldr	r3, [r3, #16]
 800c2ec:	1ac9      	subs	r1, r1, r3
 800c2ee:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c2f2:	1a9b      	subs	r3, r3, r2
 800c2f4:	ec5b ab10 	vmov	sl, fp, d0
 800c2f8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	bfce      	itee	gt
 800c300:	462a      	movgt	r2, r5
 800c302:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c306:	465a      	movle	r2, fp
 800c308:	462f      	mov	r7, r5
 800c30a:	46d9      	mov	r9, fp
 800c30c:	bfcc      	ite	gt
 800c30e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c312:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c316:	464b      	mov	r3, r9
 800c318:	4652      	mov	r2, sl
 800c31a:	4620      	mov	r0, r4
 800c31c:	4639      	mov	r1, r7
 800c31e:	f7f4 fa95 	bl	800084c <__aeabi_ddiv>
 800c322:	ec41 0b10 	vmov	d0, r0, r1
 800c326:	b005      	add	sp, #20
 800c328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c32c <__copybits>:
 800c32c:	3901      	subs	r1, #1
 800c32e:	b570      	push	{r4, r5, r6, lr}
 800c330:	1149      	asrs	r1, r1, #5
 800c332:	6914      	ldr	r4, [r2, #16]
 800c334:	3101      	adds	r1, #1
 800c336:	f102 0314 	add.w	r3, r2, #20
 800c33a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c33e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c342:	1f05      	subs	r5, r0, #4
 800c344:	42a3      	cmp	r3, r4
 800c346:	d30c      	bcc.n	800c362 <__copybits+0x36>
 800c348:	1aa3      	subs	r3, r4, r2
 800c34a:	3b11      	subs	r3, #17
 800c34c:	f023 0303 	bic.w	r3, r3, #3
 800c350:	3211      	adds	r2, #17
 800c352:	42a2      	cmp	r2, r4
 800c354:	bf88      	it	hi
 800c356:	2300      	movhi	r3, #0
 800c358:	4418      	add	r0, r3
 800c35a:	2300      	movs	r3, #0
 800c35c:	4288      	cmp	r0, r1
 800c35e:	d305      	bcc.n	800c36c <__copybits+0x40>
 800c360:	bd70      	pop	{r4, r5, r6, pc}
 800c362:	f853 6b04 	ldr.w	r6, [r3], #4
 800c366:	f845 6f04 	str.w	r6, [r5, #4]!
 800c36a:	e7eb      	b.n	800c344 <__copybits+0x18>
 800c36c:	f840 3b04 	str.w	r3, [r0], #4
 800c370:	e7f4      	b.n	800c35c <__copybits+0x30>

0800c372 <__any_on>:
 800c372:	f100 0214 	add.w	r2, r0, #20
 800c376:	6900      	ldr	r0, [r0, #16]
 800c378:	114b      	asrs	r3, r1, #5
 800c37a:	4298      	cmp	r0, r3
 800c37c:	b510      	push	{r4, lr}
 800c37e:	db11      	blt.n	800c3a4 <__any_on+0x32>
 800c380:	dd0a      	ble.n	800c398 <__any_on+0x26>
 800c382:	f011 011f 	ands.w	r1, r1, #31
 800c386:	d007      	beq.n	800c398 <__any_on+0x26>
 800c388:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c38c:	fa24 f001 	lsr.w	r0, r4, r1
 800c390:	fa00 f101 	lsl.w	r1, r0, r1
 800c394:	428c      	cmp	r4, r1
 800c396:	d10b      	bne.n	800c3b0 <__any_on+0x3e>
 800c398:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c39c:	4293      	cmp	r3, r2
 800c39e:	d803      	bhi.n	800c3a8 <__any_on+0x36>
 800c3a0:	2000      	movs	r0, #0
 800c3a2:	bd10      	pop	{r4, pc}
 800c3a4:	4603      	mov	r3, r0
 800c3a6:	e7f7      	b.n	800c398 <__any_on+0x26>
 800c3a8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c3ac:	2900      	cmp	r1, #0
 800c3ae:	d0f5      	beq.n	800c39c <__any_on+0x2a>
 800c3b0:	2001      	movs	r0, #1
 800c3b2:	e7f6      	b.n	800c3a2 <__any_on+0x30>

0800c3b4 <sulp>:
 800c3b4:	b570      	push	{r4, r5, r6, lr}
 800c3b6:	4604      	mov	r4, r0
 800c3b8:	460d      	mov	r5, r1
 800c3ba:	ec45 4b10 	vmov	d0, r4, r5
 800c3be:	4616      	mov	r6, r2
 800c3c0:	f7ff feba 	bl	800c138 <__ulp>
 800c3c4:	ec51 0b10 	vmov	r0, r1, d0
 800c3c8:	b17e      	cbz	r6, 800c3ea <sulp+0x36>
 800c3ca:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c3ce:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	dd09      	ble.n	800c3ea <sulp+0x36>
 800c3d6:	051b      	lsls	r3, r3, #20
 800c3d8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c3dc:	2400      	movs	r4, #0
 800c3de:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c3e2:	4622      	mov	r2, r4
 800c3e4:	462b      	mov	r3, r5
 800c3e6:	f7f4 f907 	bl	80005f8 <__aeabi_dmul>
 800c3ea:	ec41 0b10 	vmov	d0, r0, r1
 800c3ee:	bd70      	pop	{r4, r5, r6, pc}

0800c3f0 <_strtod_l>:
 800c3f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3f4:	b09f      	sub	sp, #124	@ 0x7c
 800c3f6:	460c      	mov	r4, r1
 800c3f8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	921a      	str	r2, [sp, #104]	@ 0x68
 800c3fe:	9005      	str	r0, [sp, #20]
 800c400:	f04f 0a00 	mov.w	sl, #0
 800c404:	f04f 0b00 	mov.w	fp, #0
 800c408:	460a      	mov	r2, r1
 800c40a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c40c:	7811      	ldrb	r1, [r2, #0]
 800c40e:	292b      	cmp	r1, #43	@ 0x2b
 800c410:	d04a      	beq.n	800c4a8 <_strtod_l+0xb8>
 800c412:	d838      	bhi.n	800c486 <_strtod_l+0x96>
 800c414:	290d      	cmp	r1, #13
 800c416:	d832      	bhi.n	800c47e <_strtod_l+0x8e>
 800c418:	2908      	cmp	r1, #8
 800c41a:	d832      	bhi.n	800c482 <_strtod_l+0x92>
 800c41c:	2900      	cmp	r1, #0
 800c41e:	d03b      	beq.n	800c498 <_strtod_l+0xa8>
 800c420:	2200      	movs	r2, #0
 800c422:	920e      	str	r2, [sp, #56]	@ 0x38
 800c424:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c426:	782a      	ldrb	r2, [r5, #0]
 800c428:	2a30      	cmp	r2, #48	@ 0x30
 800c42a:	f040 80b2 	bne.w	800c592 <_strtod_l+0x1a2>
 800c42e:	786a      	ldrb	r2, [r5, #1]
 800c430:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c434:	2a58      	cmp	r2, #88	@ 0x58
 800c436:	d16e      	bne.n	800c516 <_strtod_l+0x126>
 800c438:	9302      	str	r3, [sp, #8]
 800c43a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c43c:	9301      	str	r3, [sp, #4]
 800c43e:	ab1a      	add	r3, sp, #104	@ 0x68
 800c440:	9300      	str	r3, [sp, #0]
 800c442:	4a8f      	ldr	r2, [pc, #572]	@ (800c680 <_strtod_l+0x290>)
 800c444:	9805      	ldr	r0, [sp, #20]
 800c446:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c448:	a919      	add	r1, sp, #100	@ 0x64
 800c44a:	f001 fadf 	bl	800da0c <__gethex>
 800c44e:	f010 060f 	ands.w	r6, r0, #15
 800c452:	4604      	mov	r4, r0
 800c454:	d005      	beq.n	800c462 <_strtod_l+0x72>
 800c456:	2e06      	cmp	r6, #6
 800c458:	d128      	bne.n	800c4ac <_strtod_l+0xbc>
 800c45a:	3501      	adds	r5, #1
 800c45c:	2300      	movs	r3, #0
 800c45e:	9519      	str	r5, [sp, #100]	@ 0x64
 800c460:	930e      	str	r3, [sp, #56]	@ 0x38
 800c462:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c464:	2b00      	cmp	r3, #0
 800c466:	f040 858e 	bne.w	800cf86 <_strtod_l+0xb96>
 800c46a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c46c:	b1cb      	cbz	r3, 800c4a2 <_strtod_l+0xb2>
 800c46e:	4652      	mov	r2, sl
 800c470:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c474:	ec43 2b10 	vmov	d0, r2, r3
 800c478:	b01f      	add	sp, #124	@ 0x7c
 800c47a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c47e:	2920      	cmp	r1, #32
 800c480:	d1ce      	bne.n	800c420 <_strtod_l+0x30>
 800c482:	3201      	adds	r2, #1
 800c484:	e7c1      	b.n	800c40a <_strtod_l+0x1a>
 800c486:	292d      	cmp	r1, #45	@ 0x2d
 800c488:	d1ca      	bne.n	800c420 <_strtod_l+0x30>
 800c48a:	2101      	movs	r1, #1
 800c48c:	910e      	str	r1, [sp, #56]	@ 0x38
 800c48e:	1c51      	adds	r1, r2, #1
 800c490:	9119      	str	r1, [sp, #100]	@ 0x64
 800c492:	7852      	ldrb	r2, [r2, #1]
 800c494:	2a00      	cmp	r2, #0
 800c496:	d1c5      	bne.n	800c424 <_strtod_l+0x34>
 800c498:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c49a:	9419      	str	r4, [sp, #100]	@ 0x64
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	f040 8570 	bne.w	800cf82 <_strtod_l+0xb92>
 800c4a2:	4652      	mov	r2, sl
 800c4a4:	465b      	mov	r3, fp
 800c4a6:	e7e5      	b.n	800c474 <_strtod_l+0x84>
 800c4a8:	2100      	movs	r1, #0
 800c4aa:	e7ef      	b.n	800c48c <_strtod_l+0x9c>
 800c4ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c4ae:	b13a      	cbz	r2, 800c4c0 <_strtod_l+0xd0>
 800c4b0:	2135      	movs	r1, #53	@ 0x35
 800c4b2:	a81c      	add	r0, sp, #112	@ 0x70
 800c4b4:	f7ff ff3a 	bl	800c32c <__copybits>
 800c4b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c4ba:	9805      	ldr	r0, [sp, #20]
 800c4bc:	f7ff fb10 	bl	800bae0 <_Bfree>
 800c4c0:	3e01      	subs	r6, #1
 800c4c2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c4c4:	2e04      	cmp	r6, #4
 800c4c6:	d806      	bhi.n	800c4d6 <_strtod_l+0xe6>
 800c4c8:	e8df f006 	tbb	[pc, r6]
 800c4cc:	201d0314 	.word	0x201d0314
 800c4d0:	14          	.byte	0x14
 800c4d1:	00          	.byte	0x00
 800c4d2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c4d6:	05e1      	lsls	r1, r4, #23
 800c4d8:	bf48      	it	mi
 800c4da:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c4de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c4e2:	0d1b      	lsrs	r3, r3, #20
 800c4e4:	051b      	lsls	r3, r3, #20
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d1bb      	bne.n	800c462 <_strtod_l+0x72>
 800c4ea:	f7fe fb1d 	bl	800ab28 <__errno>
 800c4ee:	2322      	movs	r3, #34	@ 0x22
 800c4f0:	6003      	str	r3, [r0, #0]
 800c4f2:	e7b6      	b.n	800c462 <_strtod_l+0x72>
 800c4f4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c4f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c4fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c500:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c504:	e7e7      	b.n	800c4d6 <_strtod_l+0xe6>
 800c506:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c688 <_strtod_l+0x298>
 800c50a:	e7e4      	b.n	800c4d6 <_strtod_l+0xe6>
 800c50c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c510:	f04f 3aff 	mov.w	sl, #4294967295
 800c514:	e7df      	b.n	800c4d6 <_strtod_l+0xe6>
 800c516:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c518:	1c5a      	adds	r2, r3, #1
 800c51a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c51c:	785b      	ldrb	r3, [r3, #1]
 800c51e:	2b30      	cmp	r3, #48	@ 0x30
 800c520:	d0f9      	beq.n	800c516 <_strtod_l+0x126>
 800c522:	2b00      	cmp	r3, #0
 800c524:	d09d      	beq.n	800c462 <_strtod_l+0x72>
 800c526:	2301      	movs	r3, #1
 800c528:	2700      	movs	r7, #0
 800c52a:	9308      	str	r3, [sp, #32]
 800c52c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c52e:	930c      	str	r3, [sp, #48]	@ 0x30
 800c530:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c532:	46b9      	mov	r9, r7
 800c534:	220a      	movs	r2, #10
 800c536:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c538:	7805      	ldrb	r5, [r0, #0]
 800c53a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c53e:	b2d9      	uxtb	r1, r3
 800c540:	2909      	cmp	r1, #9
 800c542:	d928      	bls.n	800c596 <_strtod_l+0x1a6>
 800c544:	494f      	ldr	r1, [pc, #316]	@ (800c684 <_strtod_l+0x294>)
 800c546:	2201      	movs	r2, #1
 800c548:	f001 f97a 	bl	800d840 <strncmp>
 800c54c:	2800      	cmp	r0, #0
 800c54e:	d032      	beq.n	800c5b6 <_strtod_l+0x1c6>
 800c550:	2000      	movs	r0, #0
 800c552:	462a      	mov	r2, r5
 800c554:	900a      	str	r0, [sp, #40]	@ 0x28
 800c556:	464d      	mov	r5, r9
 800c558:	4603      	mov	r3, r0
 800c55a:	2a65      	cmp	r2, #101	@ 0x65
 800c55c:	d001      	beq.n	800c562 <_strtod_l+0x172>
 800c55e:	2a45      	cmp	r2, #69	@ 0x45
 800c560:	d114      	bne.n	800c58c <_strtod_l+0x19c>
 800c562:	b91d      	cbnz	r5, 800c56c <_strtod_l+0x17c>
 800c564:	9a08      	ldr	r2, [sp, #32]
 800c566:	4302      	orrs	r2, r0
 800c568:	d096      	beq.n	800c498 <_strtod_l+0xa8>
 800c56a:	2500      	movs	r5, #0
 800c56c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c56e:	1c62      	adds	r2, r4, #1
 800c570:	9219      	str	r2, [sp, #100]	@ 0x64
 800c572:	7862      	ldrb	r2, [r4, #1]
 800c574:	2a2b      	cmp	r2, #43	@ 0x2b
 800c576:	d07a      	beq.n	800c66e <_strtod_l+0x27e>
 800c578:	2a2d      	cmp	r2, #45	@ 0x2d
 800c57a:	d07e      	beq.n	800c67a <_strtod_l+0x28a>
 800c57c:	f04f 0c00 	mov.w	ip, #0
 800c580:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c584:	2909      	cmp	r1, #9
 800c586:	f240 8085 	bls.w	800c694 <_strtod_l+0x2a4>
 800c58a:	9419      	str	r4, [sp, #100]	@ 0x64
 800c58c:	f04f 0800 	mov.w	r8, #0
 800c590:	e0a5      	b.n	800c6de <_strtod_l+0x2ee>
 800c592:	2300      	movs	r3, #0
 800c594:	e7c8      	b.n	800c528 <_strtod_l+0x138>
 800c596:	f1b9 0f08 	cmp.w	r9, #8
 800c59a:	bfd8      	it	le
 800c59c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c59e:	f100 0001 	add.w	r0, r0, #1
 800c5a2:	bfda      	itte	le
 800c5a4:	fb02 3301 	mlale	r3, r2, r1, r3
 800c5a8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c5aa:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c5ae:	f109 0901 	add.w	r9, r9, #1
 800c5b2:	9019      	str	r0, [sp, #100]	@ 0x64
 800c5b4:	e7bf      	b.n	800c536 <_strtod_l+0x146>
 800c5b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c5b8:	1c5a      	adds	r2, r3, #1
 800c5ba:	9219      	str	r2, [sp, #100]	@ 0x64
 800c5bc:	785a      	ldrb	r2, [r3, #1]
 800c5be:	f1b9 0f00 	cmp.w	r9, #0
 800c5c2:	d03b      	beq.n	800c63c <_strtod_l+0x24c>
 800c5c4:	900a      	str	r0, [sp, #40]	@ 0x28
 800c5c6:	464d      	mov	r5, r9
 800c5c8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c5cc:	2b09      	cmp	r3, #9
 800c5ce:	d912      	bls.n	800c5f6 <_strtod_l+0x206>
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	e7c2      	b.n	800c55a <_strtod_l+0x16a>
 800c5d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c5d6:	1c5a      	adds	r2, r3, #1
 800c5d8:	9219      	str	r2, [sp, #100]	@ 0x64
 800c5da:	785a      	ldrb	r2, [r3, #1]
 800c5dc:	3001      	adds	r0, #1
 800c5de:	2a30      	cmp	r2, #48	@ 0x30
 800c5e0:	d0f8      	beq.n	800c5d4 <_strtod_l+0x1e4>
 800c5e2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c5e6:	2b08      	cmp	r3, #8
 800c5e8:	f200 84d2 	bhi.w	800cf90 <_strtod_l+0xba0>
 800c5ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c5ee:	900a      	str	r0, [sp, #40]	@ 0x28
 800c5f0:	2000      	movs	r0, #0
 800c5f2:	930c      	str	r3, [sp, #48]	@ 0x30
 800c5f4:	4605      	mov	r5, r0
 800c5f6:	3a30      	subs	r2, #48	@ 0x30
 800c5f8:	f100 0301 	add.w	r3, r0, #1
 800c5fc:	d018      	beq.n	800c630 <_strtod_l+0x240>
 800c5fe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c600:	4419      	add	r1, r3
 800c602:	910a      	str	r1, [sp, #40]	@ 0x28
 800c604:	462e      	mov	r6, r5
 800c606:	f04f 0e0a 	mov.w	lr, #10
 800c60a:	1c71      	adds	r1, r6, #1
 800c60c:	eba1 0c05 	sub.w	ip, r1, r5
 800c610:	4563      	cmp	r3, ip
 800c612:	dc15      	bgt.n	800c640 <_strtod_l+0x250>
 800c614:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c618:	182b      	adds	r3, r5, r0
 800c61a:	2b08      	cmp	r3, #8
 800c61c:	f105 0501 	add.w	r5, r5, #1
 800c620:	4405      	add	r5, r0
 800c622:	dc1a      	bgt.n	800c65a <_strtod_l+0x26a>
 800c624:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c626:	230a      	movs	r3, #10
 800c628:	fb03 2301 	mla	r3, r3, r1, r2
 800c62c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c62e:	2300      	movs	r3, #0
 800c630:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c632:	1c51      	adds	r1, r2, #1
 800c634:	9119      	str	r1, [sp, #100]	@ 0x64
 800c636:	7852      	ldrb	r2, [r2, #1]
 800c638:	4618      	mov	r0, r3
 800c63a:	e7c5      	b.n	800c5c8 <_strtod_l+0x1d8>
 800c63c:	4648      	mov	r0, r9
 800c63e:	e7ce      	b.n	800c5de <_strtod_l+0x1ee>
 800c640:	2e08      	cmp	r6, #8
 800c642:	dc05      	bgt.n	800c650 <_strtod_l+0x260>
 800c644:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c646:	fb0e f606 	mul.w	r6, lr, r6
 800c64a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c64c:	460e      	mov	r6, r1
 800c64e:	e7dc      	b.n	800c60a <_strtod_l+0x21a>
 800c650:	2910      	cmp	r1, #16
 800c652:	bfd8      	it	le
 800c654:	fb0e f707 	mulle.w	r7, lr, r7
 800c658:	e7f8      	b.n	800c64c <_strtod_l+0x25c>
 800c65a:	2b0f      	cmp	r3, #15
 800c65c:	bfdc      	itt	le
 800c65e:	230a      	movle	r3, #10
 800c660:	fb03 2707 	mlale	r7, r3, r7, r2
 800c664:	e7e3      	b.n	800c62e <_strtod_l+0x23e>
 800c666:	2300      	movs	r3, #0
 800c668:	930a      	str	r3, [sp, #40]	@ 0x28
 800c66a:	2301      	movs	r3, #1
 800c66c:	e77a      	b.n	800c564 <_strtod_l+0x174>
 800c66e:	f04f 0c00 	mov.w	ip, #0
 800c672:	1ca2      	adds	r2, r4, #2
 800c674:	9219      	str	r2, [sp, #100]	@ 0x64
 800c676:	78a2      	ldrb	r2, [r4, #2]
 800c678:	e782      	b.n	800c580 <_strtod_l+0x190>
 800c67a:	f04f 0c01 	mov.w	ip, #1
 800c67e:	e7f8      	b.n	800c672 <_strtod_l+0x282>
 800c680:	0800f704 	.word	0x0800f704
 800c684:	0800f537 	.word	0x0800f537
 800c688:	7ff00000 	.word	0x7ff00000
 800c68c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c68e:	1c51      	adds	r1, r2, #1
 800c690:	9119      	str	r1, [sp, #100]	@ 0x64
 800c692:	7852      	ldrb	r2, [r2, #1]
 800c694:	2a30      	cmp	r2, #48	@ 0x30
 800c696:	d0f9      	beq.n	800c68c <_strtod_l+0x29c>
 800c698:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c69c:	2908      	cmp	r1, #8
 800c69e:	f63f af75 	bhi.w	800c58c <_strtod_l+0x19c>
 800c6a2:	3a30      	subs	r2, #48	@ 0x30
 800c6a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c6a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c6a8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c6aa:	f04f 080a 	mov.w	r8, #10
 800c6ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c6b0:	1c56      	adds	r6, r2, #1
 800c6b2:	9619      	str	r6, [sp, #100]	@ 0x64
 800c6b4:	7852      	ldrb	r2, [r2, #1]
 800c6b6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c6ba:	f1be 0f09 	cmp.w	lr, #9
 800c6be:	d939      	bls.n	800c734 <_strtod_l+0x344>
 800c6c0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c6c2:	1a76      	subs	r6, r6, r1
 800c6c4:	2e08      	cmp	r6, #8
 800c6c6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c6ca:	dc03      	bgt.n	800c6d4 <_strtod_l+0x2e4>
 800c6cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c6ce:	4588      	cmp	r8, r1
 800c6d0:	bfa8      	it	ge
 800c6d2:	4688      	movge	r8, r1
 800c6d4:	f1bc 0f00 	cmp.w	ip, #0
 800c6d8:	d001      	beq.n	800c6de <_strtod_l+0x2ee>
 800c6da:	f1c8 0800 	rsb	r8, r8, #0
 800c6de:	2d00      	cmp	r5, #0
 800c6e0:	d14e      	bne.n	800c780 <_strtod_l+0x390>
 800c6e2:	9908      	ldr	r1, [sp, #32]
 800c6e4:	4308      	orrs	r0, r1
 800c6e6:	f47f aebc 	bne.w	800c462 <_strtod_l+0x72>
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	f47f aed4 	bne.w	800c498 <_strtod_l+0xa8>
 800c6f0:	2a69      	cmp	r2, #105	@ 0x69
 800c6f2:	d028      	beq.n	800c746 <_strtod_l+0x356>
 800c6f4:	dc25      	bgt.n	800c742 <_strtod_l+0x352>
 800c6f6:	2a49      	cmp	r2, #73	@ 0x49
 800c6f8:	d025      	beq.n	800c746 <_strtod_l+0x356>
 800c6fa:	2a4e      	cmp	r2, #78	@ 0x4e
 800c6fc:	f47f aecc 	bne.w	800c498 <_strtod_l+0xa8>
 800c700:	499a      	ldr	r1, [pc, #616]	@ (800c96c <_strtod_l+0x57c>)
 800c702:	a819      	add	r0, sp, #100	@ 0x64
 800c704:	f001 fba4 	bl	800de50 <__match>
 800c708:	2800      	cmp	r0, #0
 800c70a:	f43f aec5 	beq.w	800c498 <_strtod_l+0xa8>
 800c70e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c710:	781b      	ldrb	r3, [r3, #0]
 800c712:	2b28      	cmp	r3, #40	@ 0x28
 800c714:	d12e      	bne.n	800c774 <_strtod_l+0x384>
 800c716:	4996      	ldr	r1, [pc, #600]	@ (800c970 <_strtod_l+0x580>)
 800c718:	aa1c      	add	r2, sp, #112	@ 0x70
 800c71a:	a819      	add	r0, sp, #100	@ 0x64
 800c71c:	f001 fbac 	bl	800de78 <__hexnan>
 800c720:	2805      	cmp	r0, #5
 800c722:	d127      	bne.n	800c774 <_strtod_l+0x384>
 800c724:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c726:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c72a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c72e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c732:	e696      	b.n	800c462 <_strtod_l+0x72>
 800c734:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c736:	fb08 2101 	mla	r1, r8, r1, r2
 800c73a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c73e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c740:	e7b5      	b.n	800c6ae <_strtod_l+0x2be>
 800c742:	2a6e      	cmp	r2, #110	@ 0x6e
 800c744:	e7da      	b.n	800c6fc <_strtod_l+0x30c>
 800c746:	498b      	ldr	r1, [pc, #556]	@ (800c974 <_strtod_l+0x584>)
 800c748:	a819      	add	r0, sp, #100	@ 0x64
 800c74a:	f001 fb81 	bl	800de50 <__match>
 800c74e:	2800      	cmp	r0, #0
 800c750:	f43f aea2 	beq.w	800c498 <_strtod_l+0xa8>
 800c754:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c756:	4988      	ldr	r1, [pc, #544]	@ (800c978 <_strtod_l+0x588>)
 800c758:	3b01      	subs	r3, #1
 800c75a:	a819      	add	r0, sp, #100	@ 0x64
 800c75c:	9319      	str	r3, [sp, #100]	@ 0x64
 800c75e:	f001 fb77 	bl	800de50 <__match>
 800c762:	b910      	cbnz	r0, 800c76a <_strtod_l+0x37a>
 800c764:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c766:	3301      	adds	r3, #1
 800c768:	9319      	str	r3, [sp, #100]	@ 0x64
 800c76a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800c988 <_strtod_l+0x598>
 800c76e:	f04f 0a00 	mov.w	sl, #0
 800c772:	e676      	b.n	800c462 <_strtod_l+0x72>
 800c774:	4881      	ldr	r0, [pc, #516]	@ (800c97c <_strtod_l+0x58c>)
 800c776:	f001 f8a7 	bl	800d8c8 <nan>
 800c77a:	ec5b ab10 	vmov	sl, fp, d0
 800c77e:	e670      	b.n	800c462 <_strtod_l+0x72>
 800c780:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c782:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c784:	eba8 0303 	sub.w	r3, r8, r3
 800c788:	f1b9 0f00 	cmp.w	r9, #0
 800c78c:	bf08      	it	eq
 800c78e:	46a9      	moveq	r9, r5
 800c790:	2d10      	cmp	r5, #16
 800c792:	9309      	str	r3, [sp, #36]	@ 0x24
 800c794:	462c      	mov	r4, r5
 800c796:	bfa8      	it	ge
 800c798:	2410      	movge	r4, #16
 800c79a:	f7f3 feb3 	bl	8000504 <__aeabi_ui2d>
 800c79e:	2d09      	cmp	r5, #9
 800c7a0:	4682      	mov	sl, r0
 800c7a2:	468b      	mov	fp, r1
 800c7a4:	dc13      	bgt.n	800c7ce <_strtod_l+0x3de>
 800c7a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	f43f ae5a 	beq.w	800c462 <_strtod_l+0x72>
 800c7ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7b0:	dd78      	ble.n	800c8a4 <_strtod_l+0x4b4>
 800c7b2:	2b16      	cmp	r3, #22
 800c7b4:	dc5f      	bgt.n	800c876 <_strtod_l+0x486>
 800c7b6:	4972      	ldr	r1, [pc, #456]	@ (800c980 <_strtod_l+0x590>)
 800c7b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c7bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7c0:	4652      	mov	r2, sl
 800c7c2:	465b      	mov	r3, fp
 800c7c4:	f7f3 ff18 	bl	80005f8 <__aeabi_dmul>
 800c7c8:	4682      	mov	sl, r0
 800c7ca:	468b      	mov	fp, r1
 800c7cc:	e649      	b.n	800c462 <_strtod_l+0x72>
 800c7ce:	4b6c      	ldr	r3, [pc, #432]	@ (800c980 <_strtod_l+0x590>)
 800c7d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c7d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c7d8:	f7f3 ff0e 	bl	80005f8 <__aeabi_dmul>
 800c7dc:	4682      	mov	sl, r0
 800c7de:	4638      	mov	r0, r7
 800c7e0:	468b      	mov	fp, r1
 800c7e2:	f7f3 fe8f 	bl	8000504 <__aeabi_ui2d>
 800c7e6:	4602      	mov	r2, r0
 800c7e8:	460b      	mov	r3, r1
 800c7ea:	4650      	mov	r0, sl
 800c7ec:	4659      	mov	r1, fp
 800c7ee:	f7f3 fd4d 	bl	800028c <__adddf3>
 800c7f2:	2d0f      	cmp	r5, #15
 800c7f4:	4682      	mov	sl, r0
 800c7f6:	468b      	mov	fp, r1
 800c7f8:	ddd5      	ble.n	800c7a6 <_strtod_l+0x3b6>
 800c7fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7fc:	1b2c      	subs	r4, r5, r4
 800c7fe:	441c      	add	r4, r3
 800c800:	2c00      	cmp	r4, #0
 800c802:	f340 8093 	ble.w	800c92c <_strtod_l+0x53c>
 800c806:	f014 030f 	ands.w	r3, r4, #15
 800c80a:	d00a      	beq.n	800c822 <_strtod_l+0x432>
 800c80c:	495c      	ldr	r1, [pc, #368]	@ (800c980 <_strtod_l+0x590>)
 800c80e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c812:	4652      	mov	r2, sl
 800c814:	465b      	mov	r3, fp
 800c816:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c81a:	f7f3 feed 	bl	80005f8 <__aeabi_dmul>
 800c81e:	4682      	mov	sl, r0
 800c820:	468b      	mov	fp, r1
 800c822:	f034 040f 	bics.w	r4, r4, #15
 800c826:	d073      	beq.n	800c910 <_strtod_l+0x520>
 800c828:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c82c:	dd49      	ble.n	800c8c2 <_strtod_l+0x4d2>
 800c82e:	2400      	movs	r4, #0
 800c830:	46a0      	mov	r8, r4
 800c832:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c834:	46a1      	mov	r9, r4
 800c836:	9a05      	ldr	r2, [sp, #20]
 800c838:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800c988 <_strtod_l+0x598>
 800c83c:	2322      	movs	r3, #34	@ 0x22
 800c83e:	6013      	str	r3, [r2, #0]
 800c840:	f04f 0a00 	mov.w	sl, #0
 800c844:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c846:	2b00      	cmp	r3, #0
 800c848:	f43f ae0b 	beq.w	800c462 <_strtod_l+0x72>
 800c84c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c84e:	9805      	ldr	r0, [sp, #20]
 800c850:	f7ff f946 	bl	800bae0 <_Bfree>
 800c854:	9805      	ldr	r0, [sp, #20]
 800c856:	4649      	mov	r1, r9
 800c858:	f7ff f942 	bl	800bae0 <_Bfree>
 800c85c:	9805      	ldr	r0, [sp, #20]
 800c85e:	4641      	mov	r1, r8
 800c860:	f7ff f93e 	bl	800bae0 <_Bfree>
 800c864:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c866:	9805      	ldr	r0, [sp, #20]
 800c868:	f7ff f93a 	bl	800bae0 <_Bfree>
 800c86c:	9805      	ldr	r0, [sp, #20]
 800c86e:	4621      	mov	r1, r4
 800c870:	f7ff f936 	bl	800bae0 <_Bfree>
 800c874:	e5f5      	b.n	800c462 <_strtod_l+0x72>
 800c876:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c878:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c87c:	4293      	cmp	r3, r2
 800c87e:	dbbc      	blt.n	800c7fa <_strtod_l+0x40a>
 800c880:	4c3f      	ldr	r4, [pc, #252]	@ (800c980 <_strtod_l+0x590>)
 800c882:	f1c5 050f 	rsb	r5, r5, #15
 800c886:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c88a:	4652      	mov	r2, sl
 800c88c:	465b      	mov	r3, fp
 800c88e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c892:	f7f3 feb1 	bl	80005f8 <__aeabi_dmul>
 800c896:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c898:	1b5d      	subs	r5, r3, r5
 800c89a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c89e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c8a2:	e78f      	b.n	800c7c4 <_strtod_l+0x3d4>
 800c8a4:	3316      	adds	r3, #22
 800c8a6:	dba8      	blt.n	800c7fa <_strtod_l+0x40a>
 800c8a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8aa:	eba3 0808 	sub.w	r8, r3, r8
 800c8ae:	4b34      	ldr	r3, [pc, #208]	@ (800c980 <_strtod_l+0x590>)
 800c8b0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c8b4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c8b8:	4650      	mov	r0, sl
 800c8ba:	4659      	mov	r1, fp
 800c8bc:	f7f3 ffc6 	bl	800084c <__aeabi_ddiv>
 800c8c0:	e782      	b.n	800c7c8 <_strtod_l+0x3d8>
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	4f2f      	ldr	r7, [pc, #188]	@ (800c984 <_strtod_l+0x594>)
 800c8c6:	1124      	asrs	r4, r4, #4
 800c8c8:	4650      	mov	r0, sl
 800c8ca:	4659      	mov	r1, fp
 800c8cc:	461e      	mov	r6, r3
 800c8ce:	2c01      	cmp	r4, #1
 800c8d0:	dc21      	bgt.n	800c916 <_strtod_l+0x526>
 800c8d2:	b10b      	cbz	r3, 800c8d8 <_strtod_l+0x4e8>
 800c8d4:	4682      	mov	sl, r0
 800c8d6:	468b      	mov	fp, r1
 800c8d8:	492a      	ldr	r1, [pc, #168]	@ (800c984 <_strtod_l+0x594>)
 800c8da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c8de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c8e2:	4652      	mov	r2, sl
 800c8e4:	465b      	mov	r3, fp
 800c8e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8ea:	f7f3 fe85 	bl	80005f8 <__aeabi_dmul>
 800c8ee:	4b26      	ldr	r3, [pc, #152]	@ (800c988 <_strtod_l+0x598>)
 800c8f0:	460a      	mov	r2, r1
 800c8f2:	400b      	ands	r3, r1
 800c8f4:	4925      	ldr	r1, [pc, #148]	@ (800c98c <_strtod_l+0x59c>)
 800c8f6:	428b      	cmp	r3, r1
 800c8f8:	4682      	mov	sl, r0
 800c8fa:	d898      	bhi.n	800c82e <_strtod_l+0x43e>
 800c8fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c900:	428b      	cmp	r3, r1
 800c902:	bf86      	itte	hi
 800c904:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800c990 <_strtod_l+0x5a0>
 800c908:	f04f 3aff 	movhi.w	sl, #4294967295
 800c90c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c910:	2300      	movs	r3, #0
 800c912:	9308      	str	r3, [sp, #32]
 800c914:	e076      	b.n	800ca04 <_strtod_l+0x614>
 800c916:	07e2      	lsls	r2, r4, #31
 800c918:	d504      	bpl.n	800c924 <_strtod_l+0x534>
 800c91a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c91e:	f7f3 fe6b 	bl	80005f8 <__aeabi_dmul>
 800c922:	2301      	movs	r3, #1
 800c924:	3601      	adds	r6, #1
 800c926:	1064      	asrs	r4, r4, #1
 800c928:	3708      	adds	r7, #8
 800c92a:	e7d0      	b.n	800c8ce <_strtod_l+0x4de>
 800c92c:	d0f0      	beq.n	800c910 <_strtod_l+0x520>
 800c92e:	4264      	negs	r4, r4
 800c930:	f014 020f 	ands.w	r2, r4, #15
 800c934:	d00a      	beq.n	800c94c <_strtod_l+0x55c>
 800c936:	4b12      	ldr	r3, [pc, #72]	@ (800c980 <_strtod_l+0x590>)
 800c938:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c93c:	4650      	mov	r0, sl
 800c93e:	4659      	mov	r1, fp
 800c940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c944:	f7f3 ff82 	bl	800084c <__aeabi_ddiv>
 800c948:	4682      	mov	sl, r0
 800c94a:	468b      	mov	fp, r1
 800c94c:	1124      	asrs	r4, r4, #4
 800c94e:	d0df      	beq.n	800c910 <_strtod_l+0x520>
 800c950:	2c1f      	cmp	r4, #31
 800c952:	dd1f      	ble.n	800c994 <_strtod_l+0x5a4>
 800c954:	2400      	movs	r4, #0
 800c956:	46a0      	mov	r8, r4
 800c958:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c95a:	46a1      	mov	r9, r4
 800c95c:	9a05      	ldr	r2, [sp, #20]
 800c95e:	2322      	movs	r3, #34	@ 0x22
 800c960:	f04f 0a00 	mov.w	sl, #0
 800c964:	f04f 0b00 	mov.w	fp, #0
 800c968:	6013      	str	r3, [r2, #0]
 800c96a:	e76b      	b.n	800c844 <_strtod_l+0x454>
 800c96c:	0800f425 	.word	0x0800f425
 800c970:	0800f6f0 	.word	0x0800f6f0
 800c974:	0800f41d 	.word	0x0800f41d
 800c978:	0800f454 	.word	0x0800f454
 800c97c:	0800f58d 	.word	0x0800f58d
 800c980:	0800f628 	.word	0x0800f628
 800c984:	0800f600 	.word	0x0800f600
 800c988:	7ff00000 	.word	0x7ff00000
 800c98c:	7ca00000 	.word	0x7ca00000
 800c990:	7fefffff 	.word	0x7fefffff
 800c994:	f014 0310 	ands.w	r3, r4, #16
 800c998:	bf18      	it	ne
 800c99a:	236a      	movne	r3, #106	@ 0x6a
 800c99c:	4ea9      	ldr	r6, [pc, #676]	@ (800cc44 <_strtod_l+0x854>)
 800c99e:	9308      	str	r3, [sp, #32]
 800c9a0:	4650      	mov	r0, sl
 800c9a2:	4659      	mov	r1, fp
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	07e7      	lsls	r7, r4, #31
 800c9a8:	d504      	bpl.n	800c9b4 <_strtod_l+0x5c4>
 800c9aa:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c9ae:	f7f3 fe23 	bl	80005f8 <__aeabi_dmul>
 800c9b2:	2301      	movs	r3, #1
 800c9b4:	1064      	asrs	r4, r4, #1
 800c9b6:	f106 0608 	add.w	r6, r6, #8
 800c9ba:	d1f4      	bne.n	800c9a6 <_strtod_l+0x5b6>
 800c9bc:	b10b      	cbz	r3, 800c9c2 <_strtod_l+0x5d2>
 800c9be:	4682      	mov	sl, r0
 800c9c0:	468b      	mov	fp, r1
 800c9c2:	9b08      	ldr	r3, [sp, #32]
 800c9c4:	b1b3      	cbz	r3, 800c9f4 <_strtod_l+0x604>
 800c9c6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c9ca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	4659      	mov	r1, fp
 800c9d2:	dd0f      	ble.n	800c9f4 <_strtod_l+0x604>
 800c9d4:	2b1f      	cmp	r3, #31
 800c9d6:	dd56      	ble.n	800ca86 <_strtod_l+0x696>
 800c9d8:	2b34      	cmp	r3, #52	@ 0x34
 800c9da:	bfde      	ittt	le
 800c9dc:	f04f 33ff 	movle.w	r3, #4294967295
 800c9e0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c9e4:	4093      	lslle	r3, r2
 800c9e6:	f04f 0a00 	mov.w	sl, #0
 800c9ea:	bfcc      	ite	gt
 800c9ec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c9f0:	ea03 0b01 	andle.w	fp, r3, r1
 800c9f4:	2200      	movs	r2, #0
 800c9f6:	2300      	movs	r3, #0
 800c9f8:	4650      	mov	r0, sl
 800c9fa:	4659      	mov	r1, fp
 800c9fc:	f7f4 f864 	bl	8000ac8 <__aeabi_dcmpeq>
 800ca00:	2800      	cmp	r0, #0
 800ca02:	d1a7      	bne.n	800c954 <_strtod_l+0x564>
 800ca04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ca06:	9300      	str	r3, [sp, #0]
 800ca08:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ca0a:	9805      	ldr	r0, [sp, #20]
 800ca0c:	462b      	mov	r3, r5
 800ca0e:	464a      	mov	r2, r9
 800ca10:	f7ff f8ce 	bl	800bbb0 <__s2b>
 800ca14:	900b      	str	r0, [sp, #44]	@ 0x2c
 800ca16:	2800      	cmp	r0, #0
 800ca18:	f43f af09 	beq.w	800c82e <_strtod_l+0x43e>
 800ca1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca20:	2a00      	cmp	r2, #0
 800ca22:	eba3 0308 	sub.w	r3, r3, r8
 800ca26:	bfa8      	it	ge
 800ca28:	2300      	movge	r3, #0
 800ca2a:	9312      	str	r3, [sp, #72]	@ 0x48
 800ca2c:	2400      	movs	r4, #0
 800ca2e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ca32:	9316      	str	r3, [sp, #88]	@ 0x58
 800ca34:	46a0      	mov	r8, r4
 800ca36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ca38:	9805      	ldr	r0, [sp, #20]
 800ca3a:	6859      	ldr	r1, [r3, #4]
 800ca3c:	f7ff f810 	bl	800ba60 <_Balloc>
 800ca40:	4681      	mov	r9, r0
 800ca42:	2800      	cmp	r0, #0
 800ca44:	f43f aef7 	beq.w	800c836 <_strtod_l+0x446>
 800ca48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ca4a:	691a      	ldr	r2, [r3, #16]
 800ca4c:	3202      	adds	r2, #2
 800ca4e:	f103 010c 	add.w	r1, r3, #12
 800ca52:	0092      	lsls	r2, r2, #2
 800ca54:	300c      	adds	r0, #12
 800ca56:	f7fe f894 	bl	800ab82 <memcpy>
 800ca5a:	ec4b ab10 	vmov	d0, sl, fp
 800ca5e:	9805      	ldr	r0, [sp, #20]
 800ca60:	aa1c      	add	r2, sp, #112	@ 0x70
 800ca62:	a91b      	add	r1, sp, #108	@ 0x6c
 800ca64:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800ca68:	f7ff fbd6 	bl	800c218 <__d2b>
 800ca6c:	901a      	str	r0, [sp, #104]	@ 0x68
 800ca6e:	2800      	cmp	r0, #0
 800ca70:	f43f aee1 	beq.w	800c836 <_strtod_l+0x446>
 800ca74:	9805      	ldr	r0, [sp, #20]
 800ca76:	2101      	movs	r1, #1
 800ca78:	f7ff f930 	bl	800bcdc <__i2b>
 800ca7c:	4680      	mov	r8, r0
 800ca7e:	b948      	cbnz	r0, 800ca94 <_strtod_l+0x6a4>
 800ca80:	f04f 0800 	mov.w	r8, #0
 800ca84:	e6d7      	b.n	800c836 <_strtod_l+0x446>
 800ca86:	f04f 32ff 	mov.w	r2, #4294967295
 800ca8a:	fa02 f303 	lsl.w	r3, r2, r3
 800ca8e:	ea03 0a0a 	and.w	sl, r3, sl
 800ca92:	e7af      	b.n	800c9f4 <_strtod_l+0x604>
 800ca94:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800ca96:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800ca98:	2d00      	cmp	r5, #0
 800ca9a:	bfab      	itete	ge
 800ca9c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800ca9e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800caa0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800caa2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800caa4:	bfac      	ite	ge
 800caa6:	18ef      	addge	r7, r5, r3
 800caa8:	1b5e      	sublt	r6, r3, r5
 800caaa:	9b08      	ldr	r3, [sp, #32]
 800caac:	1aed      	subs	r5, r5, r3
 800caae:	4415      	add	r5, r2
 800cab0:	4b65      	ldr	r3, [pc, #404]	@ (800cc48 <_strtod_l+0x858>)
 800cab2:	3d01      	subs	r5, #1
 800cab4:	429d      	cmp	r5, r3
 800cab6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800caba:	da50      	bge.n	800cb5e <_strtod_l+0x76e>
 800cabc:	1b5b      	subs	r3, r3, r5
 800cabe:	2b1f      	cmp	r3, #31
 800cac0:	eba2 0203 	sub.w	r2, r2, r3
 800cac4:	f04f 0101 	mov.w	r1, #1
 800cac8:	dc3d      	bgt.n	800cb46 <_strtod_l+0x756>
 800caca:	fa01 f303 	lsl.w	r3, r1, r3
 800cace:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cad0:	2300      	movs	r3, #0
 800cad2:	9310      	str	r3, [sp, #64]	@ 0x40
 800cad4:	18bd      	adds	r5, r7, r2
 800cad6:	9b08      	ldr	r3, [sp, #32]
 800cad8:	42af      	cmp	r7, r5
 800cada:	4416      	add	r6, r2
 800cadc:	441e      	add	r6, r3
 800cade:	463b      	mov	r3, r7
 800cae0:	bfa8      	it	ge
 800cae2:	462b      	movge	r3, r5
 800cae4:	42b3      	cmp	r3, r6
 800cae6:	bfa8      	it	ge
 800cae8:	4633      	movge	r3, r6
 800caea:	2b00      	cmp	r3, #0
 800caec:	bfc2      	ittt	gt
 800caee:	1aed      	subgt	r5, r5, r3
 800caf0:	1af6      	subgt	r6, r6, r3
 800caf2:	1aff      	subgt	r7, r7, r3
 800caf4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	dd16      	ble.n	800cb28 <_strtod_l+0x738>
 800cafa:	4641      	mov	r1, r8
 800cafc:	9805      	ldr	r0, [sp, #20]
 800cafe:	461a      	mov	r2, r3
 800cb00:	f7ff f9a4 	bl	800be4c <__pow5mult>
 800cb04:	4680      	mov	r8, r0
 800cb06:	2800      	cmp	r0, #0
 800cb08:	d0ba      	beq.n	800ca80 <_strtod_l+0x690>
 800cb0a:	4601      	mov	r1, r0
 800cb0c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cb0e:	9805      	ldr	r0, [sp, #20]
 800cb10:	f7ff f8fa 	bl	800bd08 <__multiply>
 800cb14:	900a      	str	r0, [sp, #40]	@ 0x28
 800cb16:	2800      	cmp	r0, #0
 800cb18:	f43f ae8d 	beq.w	800c836 <_strtod_l+0x446>
 800cb1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb1e:	9805      	ldr	r0, [sp, #20]
 800cb20:	f7fe ffde 	bl	800bae0 <_Bfree>
 800cb24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb26:	931a      	str	r3, [sp, #104]	@ 0x68
 800cb28:	2d00      	cmp	r5, #0
 800cb2a:	dc1d      	bgt.n	800cb68 <_strtod_l+0x778>
 800cb2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	dd23      	ble.n	800cb7a <_strtod_l+0x78a>
 800cb32:	4649      	mov	r1, r9
 800cb34:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cb36:	9805      	ldr	r0, [sp, #20]
 800cb38:	f7ff f988 	bl	800be4c <__pow5mult>
 800cb3c:	4681      	mov	r9, r0
 800cb3e:	b9e0      	cbnz	r0, 800cb7a <_strtod_l+0x78a>
 800cb40:	f04f 0900 	mov.w	r9, #0
 800cb44:	e677      	b.n	800c836 <_strtod_l+0x446>
 800cb46:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800cb4a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800cb4e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800cb52:	35e2      	adds	r5, #226	@ 0xe2
 800cb54:	fa01 f305 	lsl.w	r3, r1, r5
 800cb58:	9310      	str	r3, [sp, #64]	@ 0x40
 800cb5a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800cb5c:	e7ba      	b.n	800cad4 <_strtod_l+0x6e4>
 800cb5e:	2300      	movs	r3, #0
 800cb60:	9310      	str	r3, [sp, #64]	@ 0x40
 800cb62:	2301      	movs	r3, #1
 800cb64:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cb66:	e7b5      	b.n	800cad4 <_strtod_l+0x6e4>
 800cb68:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cb6a:	9805      	ldr	r0, [sp, #20]
 800cb6c:	462a      	mov	r2, r5
 800cb6e:	f7ff f9c7 	bl	800bf00 <__lshift>
 800cb72:	901a      	str	r0, [sp, #104]	@ 0x68
 800cb74:	2800      	cmp	r0, #0
 800cb76:	d1d9      	bne.n	800cb2c <_strtod_l+0x73c>
 800cb78:	e65d      	b.n	800c836 <_strtod_l+0x446>
 800cb7a:	2e00      	cmp	r6, #0
 800cb7c:	dd07      	ble.n	800cb8e <_strtod_l+0x79e>
 800cb7e:	4649      	mov	r1, r9
 800cb80:	9805      	ldr	r0, [sp, #20]
 800cb82:	4632      	mov	r2, r6
 800cb84:	f7ff f9bc 	bl	800bf00 <__lshift>
 800cb88:	4681      	mov	r9, r0
 800cb8a:	2800      	cmp	r0, #0
 800cb8c:	d0d8      	beq.n	800cb40 <_strtod_l+0x750>
 800cb8e:	2f00      	cmp	r7, #0
 800cb90:	dd08      	ble.n	800cba4 <_strtod_l+0x7b4>
 800cb92:	4641      	mov	r1, r8
 800cb94:	9805      	ldr	r0, [sp, #20]
 800cb96:	463a      	mov	r2, r7
 800cb98:	f7ff f9b2 	bl	800bf00 <__lshift>
 800cb9c:	4680      	mov	r8, r0
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	f43f ae49 	beq.w	800c836 <_strtod_l+0x446>
 800cba4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cba6:	9805      	ldr	r0, [sp, #20]
 800cba8:	464a      	mov	r2, r9
 800cbaa:	f7ff fa31 	bl	800c010 <__mdiff>
 800cbae:	4604      	mov	r4, r0
 800cbb0:	2800      	cmp	r0, #0
 800cbb2:	f43f ae40 	beq.w	800c836 <_strtod_l+0x446>
 800cbb6:	68c3      	ldr	r3, [r0, #12]
 800cbb8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cbba:	2300      	movs	r3, #0
 800cbbc:	60c3      	str	r3, [r0, #12]
 800cbbe:	4641      	mov	r1, r8
 800cbc0:	f7ff fa0a 	bl	800bfd8 <__mcmp>
 800cbc4:	2800      	cmp	r0, #0
 800cbc6:	da45      	bge.n	800cc54 <_strtod_l+0x864>
 800cbc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbca:	ea53 030a 	orrs.w	r3, r3, sl
 800cbce:	d16b      	bne.n	800cca8 <_strtod_l+0x8b8>
 800cbd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d167      	bne.n	800cca8 <_strtod_l+0x8b8>
 800cbd8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cbdc:	0d1b      	lsrs	r3, r3, #20
 800cbde:	051b      	lsls	r3, r3, #20
 800cbe0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cbe4:	d960      	bls.n	800cca8 <_strtod_l+0x8b8>
 800cbe6:	6963      	ldr	r3, [r4, #20]
 800cbe8:	b913      	cbnz	r3, 800cbf0 <_strtod_l+0x800>
 800cbea:	6923      	ldr	r3, [r4, #16]
 800cbec:	2b01      	cmp	r3, #1
 800cbee:	dd5b      	ble.n	800cca8 <_strtod_l+0x8b8>
 800cbf0:	4621      	mov	r1, r4
 800cbf2:	2201      	movs	r2, #1
 800cbf4:	9805      	ldr	r0, [sp, #20]
 800cbf6:	f7ff f983 	bl	800bf00 <__lshift>
 800cbfa:	4641      	mov	r1, r8
 800cbfc:	4604      	mov	r4, r0
 800cbfe:	f7ff f9eb 	bl	800bfd8 <__mcmp>
 800cc02:	2800      	cmp	r0, #0
 800cc04:	dd50      	ble.n	800cca8 <_strtod_l+0x8b8>
 800cc06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cc0a:	9a08      	ldr	r2, [sp, #32]
 800cc0c:	0d1b      	lsrs	r3, r3, #20
 800cc0e:	051b      	lsls	r3, r3, #20
 800cc10:	2a00      	cmp	r2, #0
 800cc12:	d06a      	beq.n	800ccea <_strtod_l+0x8fa>
 800cc14:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cc18:	d867      	bhi.n	800ccea <_strtod_l+0x8fa>
 800cc1a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cc1e:	f67f ae9d 	bls.w	800c95c <_strtod_l+0x56c>
 800cc22:	4b0a      	ldr	r3, [pc, #40]	@ (800cc4c <_strtod_l+0x85c>)
 800cc24:	4650      	mov	r0, sl
 800cc26:	4659      	mov	r1, fp
 800cc28:	2200      	movs	r2, #0
 800cc2a:	f7f3 fce5 	bl	80005f8 <__aeabi_dmul>
 800cc2e:	4b08      	ldr	r3, [pc, #32]	@ (800cc50 <_strtod_l+0x860>)
 800cc30:	400b      	ands	r3, r1
 800cc32:	4682      	mov	sl, r0
 800cc34:	468b      	mov	fp, r1
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	f47f ae08 	bne.w	800c84c <_strtod_l+0x45c>
 800cc3c:	9a05      	ldr	r2, [sp, #20]
 800cc3e:	2322      	movs	r3, #34	@ 0x22
 800cc40:	6013      	str	r3, [r2, #0]
 800cc42:	e603      	b.n	800c84c <_strtod_l+0x45c>
 800cc44:	0800f718 	.word	0x0800f718
 800cc48:	fffffc02 	.word	0xfffffc02
 800cc4c:	39500000 	.word	0x39500000
 800cc50:	7ff00000 	.word	0x7ff00000
 800cc54:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cc58:	d165      	bne.n	800cd26 <_strtod_l+0x936>
 800cc5a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cc5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cc60:	b35a      	cbz	r2, 800ccba <_strtod_l+0x8ca>
 800cc62:	4a9f      	ldr	r2, [pc, #636]	@ (800cee0 <_strtod_l+0xaf0>)
 800cc64:	4293      	cmp	r3, r2
 800cc66:	d12b      	bne.n	800ccc0 <_strtod_l+0x8d0>
 800cc68:	9b08      	ldr	r3, [sp, #32]
 800cc6a:	4651      	mov	r1, sl
 800cc6c:	b303      	cbz	r3, 800ccb0 <_strtod_l+0x8c0>
 800cc6e:	4b9d      	ldr	r3, [pc, #628]	@ (800cee4 <_strtod_l+0xaf4>)
 800cc70:	465a      	mov	r2, fp
 800cc72:	4013      	ands	r3, r2
 800cc74:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cc78:	f04f 32ff 	mov.w	r2, #4294967295
 800cc7c:	d81b      	bhi.n	800ccb6 <_strtod_l+0x8c6>
 800cc7e:	0d1b      	lsrs	r3, r3, #20
 800cc80:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cc84:	fa02 f303 	lsl.w	r3, r2, r3
 800cc88:	4299      	cmp	r1, r3
 800cc8a:	d119      	bne.n	800ccc0 <_strtod_l+0x8d0>
 800cc8c:	4b96      	ldr	r3, [pc, #600]	@ (800cee8 <_strtod_l+0xaf8>)
 800cc8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cc90:	429a      	cmp	r2, r3
 800cc92:	d102      	bne.n	800cc9a <_strtod_l+0x8aa>
 800cc94:	3101      	adds	r1, #1
 800cc96:	f43f adce 	beq.w	800c836 <_strtod_l+0x446>
 800cc9a:	4b92      	ldr	r3, [pc, #584]	@ (800cee4 <_strtod_l+0xaf4>)
 800cc9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cc9e:	401a      	ands	r2, r3
 800cca0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cca4:	f04f 0a00 	mov.w	sl, #0
 800cca8:	9b08      	ldr	r3, [sp, #32]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d1b9      	bne.n	800cc22 <_strtod_l+0x832>
 800ccae:	e5cd      	b.n	800c84c <_strtod_l+0x45c>
 800ccb0:	f04f 33ff 	mov.w	r3, #4294967295
 800ccb4:	e7e8      	b.n	800cc88 <_strtod_l+0x898>
 800ccb6:	4613      	mov	r3, r2
 800ccb8:	e7e6      	b.n	800cc88 <_strtod_l+0x898>
 800ccba:	ea53 030a 	orrs.w	r3, r3, sl
 800ccbe:	d0a2      	beq.n	800cc06 <_strtod_l+0x816>
 800ccc0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ccc2:	b1db      	cbz	r3, 800ccfc <_strtod_l+0x90c>
 800ccc4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ccc6:	4213      	tst	r3, r2
 800ccc8:	d0ee      	beq.n	800cca8 <_strtod_l+0x8b8>
 800ccca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cccc:	9a08      	ldr	r2, [sp, #32]
 800ccce:	4650      	mov	r0, sl
 800ccd0:	4659      	mov	r1, fp
 800ccd2:	b1bb      	cbz	r3, 800cd04 <_strtod_l+0x914>
 800ccd4:	f7ff fb6e 	bl	800c3b4 <sulp>
 800ccd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ccdc:	ec53 2b10 	vmov	r2, r3, d0
 800cce0:	f7f3 fad4 	bl	800028c <__adddf3>
 800cce4:	4682      	mov	sl, r0
 800cce6:	468b      	mov	fp, r1
 800cce8:	e7de      	b.n	800cca8 <_strtod_l+0x8b8>
 800ccea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ccee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ccf2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ccf6:	f04f 3aff 	mov.w	sl, #4294967295
 800ccfa:	e7d5      	b.n	800cca8 <_strtod_l+0x8b8>
 800ccfc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ccfe:	ea13 0f0a 	tst.w	r3, sl
 800cd02:	e7e1      	b.n	800ccc8 <_strtod_l+0x8d8>
 800cd04:	f7ff fb56 	bl	800c3b4 <sulp>
 800cd08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cd0c:	ec53 2b10 	vmov	r2, r3, d0
 800cd10:	f7f3 faba 	bl	8000288 <__aeabi_dsub>
 800cd14:	2200      	movs	r2, #0
 800cd16:	2300      	movs	r3, #0
 800cd18:	4682      	mov	sl, r0
 800cd1a:	468b      	mov	fp, r1
 800cd1c:	f7f3 fed4 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd20:	2800      	cmp	r0, #0
 800cd22:	d0c1      	beq.n	800cca8 <_strtod_l+0x8b8>
 800cd24:	e61a      	b.n	800c95c <_strtod_l+0x56c>
 800cd26:	4641      	mov	r1, r8
 800cd28:	4620      	mov	r0, r4
 800cd2a:	f7ff facd 	bl	800c2c8 <__ratio>
 800cd2e:	ec57 6b10 	vmov	r6, r7, d0
 800cd32:	2200      	movs	r2, #0
 800cd34:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cd38:	4630      	mov	r0, r6
 800cd3a:	4639      	mov	r1, r7
 800cd3c:	f7f3 fed8 	bl	8000af0 <__aeabi_dcmple>
 800cd40:	2800      	cmp	r0, #0
 800cd42:	d06f      	beq.n	800ce24 <_strtod_l+0xa34>
 800cd44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d17a      	bne.n	800ce40 <_strtod_l+0xa50>
 800cd4a:	f1ba 0f00 	cmp.w	sl, #0
 800cd4e:	d158      	bne.n	800ce02 <_strtod_l+0xa12>
 800cd50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d15a      	bne.n	800ce10 <_strtod_l+0xa20>
 800cd5a:	4b64      	ldr	r3, [pc, #400]	@ (800ceec <_strtod_l+0xafc>)
 800cd5c:	2200      	movs	r2, #0
 800cd5e:	4630      	mov	r0, r6
 800cd60:	4639      	mov	r1, r7
 800cd62:	f7f3 febb 	bl	8000adc <__aeabi_dcmplt>
 800cd66:	2800      	cmp	r0, #0
 800cd68:	d159      	bne.n	800ce1e <_strtod_l+0xa2e>
 800cd6a:	4630      	mov	r0, r6
 800cd6c:	4639      	mov	r1, r7
 800cd6e:	4b60      	ldr	r3, [pc, #384]	@ (800cef0 <_strtod_l+0xb00>)
 800cd70:	2200      	movs	r2, #0
 800cd72:	f7f3 fc41 	bl	80005f8 <__aeabi_dmul>
 800cd76:	4606      	mov	r6, r0
 800cd78:	460f      	mov	r7, r1
 800cd7a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cd7e:	9606      	str	r6, [sp, #24]
 800cd80:	9307      	str	r3, [sp, #28]
 800cd82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cd86:	4d57      	ldr	r5, [pc, #348]	@ (800cee4 <_strtod_l+0xaf4>)
 800cd88:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cd8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd8e:	401d      	ands	r5, r3
 800cd90:	4b58      	ldr	r3, [pc, #352]	@ (800cef4 <_strtod_l+0xb04>)
 800cd92:	429d      	cmp	r5, r3
 800cd94:	f040 80b2 	bne.w	800cefc <_strtod_l+0xb0c>
 800cd98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd9a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cd9e:	ec4b ab10 	vmov	d0, sl, fp
 800cda2:	f7ff f9c9 	bl	800c138 <__ulp>
 800cda6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cdaa:	ec51 0b10 	vmov	r0, r1, d0
 800cdae:	f7f3 fc23 	bl	80005f8 <__aeabi_dmul>
 800cdb2:	4652      	mov	r2, sl
 800cdb4:	465b      	mov	r3, fp
 800cdb6:	f7f3 fa69 	bl	800028c <__adddf3>
 800cdba:	460b      	mov	r3, r1
 800cdbc:	4949      	ldr	r1, [pc, #292]	@ (800cee4 <_strtod_l+0xaf4>)
 800cdbe:	4a4e      	ldr	r2, [pc, #312]	@ (800cef8 <_strtod_l+0xb08>)
 800cdc0:	4019      	ands	r1, r3
 800cdc2:	4291      	cmp	r1, r2
 800cdc4:	4682      	mov	sl, r0
 800cdc6:	d942      	bls.n	800ce4e <_strtod_l+0xa5e>
 800cdc8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cdca:	4b47      	ldr	r3, [pc, #284]	@ (800cee8 <_strtod_l+0xaf8>)
 800cdcc:	429a      	cmp	r2, r3
 800cdce:	d103      	bne.n	800cdd8 <_strtod_l+0x9e8>
 800cdd0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cdd2:	3301      	adds	r3, #1
 800cdd4:	f43f ad2f 	beq.w	800c836 <_strtod_l+0x446>
 800cdd8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800cee8 <_strtod_l+0xaf8>
 800cddc:	f04f 3aff 	mov.w	sl, #4294967295
 800cde0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cde2:	9805      	ldr	r0, [sp, #20]
 800cde4:	f7fe fe7c 	bl	800bae0 <_Bfree>
 800cde8:	9805      	ldr	r0, [sp, #20]
 800cdea:	4649      	mov	r1, r9
 800cdec:	f7fe fe78 	bl	800bae0 <_Bfree>
 800cdf0:	9805      	ldr	r0, [sp, #20]
 800cdf2:	4641      	mov	r1, r8
 800cdf4:	f7fe fe74 	bl	800bae0 <_Bfree>
 800cdf8:	9805      	ldr	r0, [sp, #20]
 800cdfa:	4621      	mov	r1, r4
 800cdfc:	f7fe fe70 	bl	800bae0 <_Bfree>
 800ce00:	e619      	b.n	800ca36 <_strtod_l+0x646>
 800ce02:	f1ba 0f01 	cmp.w	sl, #1
 800ce06:	d103      	bne.n	800ce10 <_strtod_l+0xa20>
 800ce08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce0a:	2b00      	cmp	r3, #0
 800ce0c:	f43f ada6 	beq.w	800c95c <_strtod_l+0x56c>
 800ce10:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800cec0 <_strtod_l+0xad0>
 800ce14:	4f35      	ldr	r7, [pc, #212]	@ (800ceec <_strtod_l+0xafc>)
 800ce16:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ce1a:	2600      	movs	r6, #0
 800ce1c:	e7b1      	b.n	800cd82 <_strtod_l+0x992>
 800ce1e:	4f34      	ldr	r7, [pc, #208]	@ (800cef0 <_strtod_l+0xb00>)
 800ce20:	2600      	movs	r6, #0
 800ce22:	e7aa      	b.n	800cd7a <_strtod_l+0x98a>
 800ce24:	4b32      	ldr	r3, [pc, #200]	@ (800cef0 <_strtod_l+0xb00>)
 800ce26:	4630      	mov	r0, r6
 800ce28:	4639      	mov	r1, r7
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	f7f3 fbe4 	bl	80005f8 <__aeabi_dmul>
 800ce30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce32:	4606      	mov	r6, r0
 800ce34:	460f      	mov	r7, r1
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d09f      	beq.n	800cd7a <_strtod_l+0x98a>
 800ce3a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ce3e:	e7a0      	b.n	800cd82 <_strtod_l+0x992>
 800ce40:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800cec8 <_strtod_l+0xad8>
 800ce44:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ce48:	ec57 6b17 	vmov	r6, r7, d7
 800ce4c:	e799      	b.n	800cd82 <_strtod_l+0x992>
 800ce4e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ce52:	9b08      	ldr	r3, [sp, #32]
 800ce54:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	d1c1      	bne.n	800cde0 <_strtod_l+0x9f0>
 800ce5c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ce60:	0d1b      	lsrs	r3, r3, #20
 800ce62:	051b      	lsls	r3, r3, #20
 800ce64:	429d      	cmp	r5, r3
 800ce66:	d1bb      	bne.n	800cde0 <_strtod_l+0x9f0>
 800ce68:	4630      	mov	r0, r6
 800ce6a:	4639      	mov	r1, r7
 800ce6c:	f7f3 ff24 	bl	8000cb8 <__aeabi_d2lz>
 800ce70:	f7f3 fb94 	bl	800059c <__aeabi_l2d>
 800ce74:	4602      	mov	r2, r0
 800ce76:	460b      	mov	r3, r1
 800ce78:	4630      	mov	r0, r6
 800ce7a:	4639      	mov	r1, r7
 800ce7c:	f7f3 fa04 	bl	8000288 <__aeabi_dsub>
 800ce80:	460b      	mov	r3, r1
 800ce82:	4602      	mov	r2, r0
 800ce84:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ce88:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ce8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce8e:	ea46 060a 	orr.w	r6, r6, sl
 800ce92:	431e      	orrs	r6, r3
 800ce94:	d06f      	beq.n	800cf76 <_strtod_l+0xb86>
 800ce96:	a30e      	add	r3, pc, #56	@ (adr r3, 800ced0 <_strtod_l+0xae0>)
 800ce98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce9c:	f7f3 fe1e 	bl	8000adc <__aeabi_dcmplt>
 800cea0:	2800      	cmp	r0, #0
 800cea2:	f47f acd3 	bne.w	800c84c <_strtod_l+0x45c>
 800cea6:	a30c      	add	r3, pc, #48	@ (adr r3, 800ced8 <_strtod_l+0xae8>)
 800cea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ceb0:	f7f3 fe32 	bl	8000b18 <__aeabi_dcmpgt>
 800ceb4:	2800      	cmp	r0, #0
 800ceb6:	d093      	beq.n	800cde0 <_strtod_l+0x9f0>
 800ceb8:	e4c8      	b.n	800c84c <_strtod_l+0x45c>
 800ceba:	bf00      	nop
 800cebc:	f3af 8000 	nop.w
 800cec0:	00000000 	.word	0x00000000
 800cec4:	bff00000 	.word	0xbff00000
 800cec8:	00000000 	.word	0x00000000
 800cecc:	3ff00000 	.word	0x3ff00000
 800ced0:	94a03595 	.word	0x94a03595
 800ced4:	3fdfffff 	.word	0x3fdfffff
 800ced8:	35afe535 	.word	0x35afe535
 800cedc:	3fe00000 	.word	0x3fe00000
 800cee0:	000fffff 	.word	0x000fffff
 800cee4:	7ff00000 	.word	0x7ff00000
 800cee8:	7fefffff 	.word	0x7fefffff
 800ceec:	3ff00000 	.word	0x3ff00000
 800cef0:	3fe00000 	.word	0x3fe00000
 800cef4:	7fe00000 	.word	0x7fe00000
 800cef8:	7c9fffff 	.word	0x7c9fffff
 800cefc:	9b08      	ldr	r3, [sp, #32]
 800cefe:	b323      	cbz	r3, 800cf4a <_strtod_l+0xb5a>
 800cf00:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800cf04:	d821      	bhi.n	800cf4a <_strtod_l+0xb5a>
 800cf06:	a328      	add	r3, pc, #160	@ (adr r3, 800cfa8 <_strtod_l+0xbb8>)
 800cf08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf0c:	4630      	mov	r0, r6
 800cf0e:	4639      	mov	r1, r7
 800cf10:	f7f3 fdee 	bl	8000af0 <__aeabi_dcmple>
 800cf14:	b1a0      	cbz	r0, 800cf40 <_strtod_l+0xb50>
 800cf16:	4639      	mov	r1, r7
 800cf18:	4630      	mov	r0, r6
 800cf1a:	f7f3 fe45 	bl	8000ba8 <__aeabi_d2uiz>
 800cf1e:	2801      	cmp	r0, #1
 800cf20:	bf38      	it	cc
 800cf22:	2001      	movcc	r0, #1
 800cf24:	f7f3 faee 	bl	8000504 <__aeabi_ui2d>
 800cf28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf2a:	4606      	mov	r6, r0
 800cf2c:	460f      	mov	r7, r1
 800cf2e:	b9fb      	cbnz	r3, 800cf70 <_strtod_l+0xb80>
 800cf30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800cf34:	9014      	str	r0, [sp, #80]	@ 0x50
 800cf36:	9315      	str	r3, [sp, #84]	@ 0x54
 800cf38:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800cf3c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cf40:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cf42:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800cf46:	1b5b      	subs	r3, r3, r5
 800cf48:	9311      	str	r3, [sp, #68]	@ 0x44
 800cf4a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800cf4e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800cf52:	f7ff f8f1 	bl	800c138 <__ulp>
 800cf56:	4650      	mov	r0, sl
 800cf58:	ec53 2b10 	vmov	r2, r3, d0
 800cf5c:	4659      	mov	r1, fp
 800cf5e:	f7f3 fb4b 	bl	80005f8 <__aeabi_dmul>
 800cf62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800cf66:	f7f3 f991 	bl	800028c <__adddf3>
 800cf6a:	4682      	mov	sl, r0
 800cf6c:	468b      	mov	fp, r1
 800cf6e:	e770      	b.n	800ce52 <_strtod_l+0xa62>
 800cf70:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800cf74:	e7e0      	b.n	800cf38 <_strtod_l+0xb48>
 800cf76:	a30e      	add	r3, pc, #56	@ (adr r3, 800cfb0 <_strtod_l+0xbc0>)
 800cf78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf7c:	f7f3 fdae 	bl	8000adc <__aeabi_dcmplt>
 800cf80:	e798      	b.n	800ceb4 <_strtod_l+0xac4>
 800cf82:	2300      	movs	r3, #0
 800cf84:	930e      	str	r3, [sp, #56]	@ 0x38
 800cf86:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800cf88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cf8a:	6013      	str	r3, [r2, #0]
 800cf8c:	f7ff ba6d 	b.w	800c46a <_strtod_l+0x7a>
 800cf90:	2a65      	cmp	r2, #101	@ 0x65
 800cf92:	f43f ab68 	beq.w	800c666 <_strtod_l+0x276>
 800cf96:	2a45      	cmp	r2, #69	@ 0x45
 800cf98:	f43f ab65 	beq.w	800c666 <_strtod_l+0x276>
 800cf9c:	2301      	movs	r3, #1
 800cf9e:	f7ff bba0 	b.w	800c6e2 <_strtod_l+0x2f2>
 800cfa2:	bf00      	nop
 800cfa4:	f3af 8000 	nop.w
 800cfa8:	ffc00000 	.word	0xffc00000
 800cfac:	41dfffff 	.word	0x41dfffff
 800cfb0:	94a03595 	.word	0x94a03595
 800cfb4:	3fcfffff 	.word	0x3fcfffff

0800cfb8 <_strtod_r>:
 800cfb8:	4b01      	ldr	r3, [pc, #4]	@ (800cfc0 <_strtod_r+0x8>)
 800cfba:	f7ff ba19 	b.w	800c3f0 <_strtod_l>
 800cfbe:	bf00      	nop
 800cfc0:	200000f8 	.word	0x200000f8

0800cfc4 <_strtol_l.isra.0>:
 800cfc4:	2b24      	cmp	r3, #36	@ 0x24
 800cfc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfca:	4686      	mov	lr, r0
 800cfcc:	4690      	mov	r8, r2
 800cfce:	d801      	bhi.n	800cfd4 <_strtol_l.isra.0+0x10>
 800cfd0:	2b01      	cmp	r3, #1
 800cfd2:	d106      	bne.n	800cfe2 <_strtol_l.isra.0+0x1e>
 800cfd4:	f7fd fda8 	bl	800ab28 <__errno>
 800cfd8:	2316      	movs	r3, #22
 800cfda:	6003      	str	r3, [r0, #0]
 800cfdc:	2000      	movs	r0, #0
 800cfde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfe2:	4834      	ldr	r0, [pc, #208]	@ (800d0b4 <_strtol_l.isra.0+0xf0>)
 800cfe4:	460d      	mov	r5, r1
 800cfe6:	462a      	mov	r2, r5
 800cfe8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cfec:	5d06      	ldrb	r6, [r0, r4]
 800cfee:	f016 0608 	ands.w	r6, r6, #8
 800cff2:	d1f8      	bne.n	800cfe6 <_strtol_l.isra.0+0x22>
 800cff4:	2c2d      	cmp	r4, #45	@ 0x2d
 800cff6:	d110      	bne.n	800d01a <_strtol_l.isra.0+0x56>
 800cff8:	782c      	ldrb	r4, [r5, #0]
 800cffa:	2601      	movs	r6, #1
 800cffc:	1c95      	adds	r5, r2, #2
 800cffe:	f033 0210 	bics.w	r2, r3, #16
 800d002:	d115      	bne.n	800d030 <_strtol_l.isra.0+0x6c>
 800d004:	2c30      	cmp	r4, #48	@ 0x30
 800d006:	d10d      	bne.n	800d024 <_strtol_l.isra.0+0x60>
 800d008:	782a      	ldrb	r2, [r5, #0]
 800d00a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d00e:	2a58      	cmp	r2, #88	@ 0x58
 800d010:	d108      	bne.n	800d024 <_strtol_l.isra.0+0x60>
 800d012:	786c      	ldrb	r4, [r5, #1]
 800d014:	3502      	adds	r5, #2
 800d016:	2310      	movs	r3, #16
 800d018:	e00a      	b.n	800d030 <_strtol_l.isra.0+0x6c>
 800d01a:	2c2b      	cmp	r4, #43	@ 0x2b
 800d01c:	bf04      	itt	eq
 800d01e:	782c      	ldrbeq	r4, [r5, #0]
 800d020:	1c95      	addeq	r5, r2, #2
 800d022:	e7ec      	b.n	800cffe <_strtol_l.isra.0+0x3a>
 800d024:	2b00      	cmp	r3, #0
 800d026:	d1f6      	bne.n	800d016 <_strtol_l.isra.0+0x52>
 800d028:	2c30      	cmp	r4, #48	@ 0x30
 800d02a:	bf14      	ite	ne
 800d02c:	230a      	movne	r3, #10
 800d02e:	2308      	moveq	r3, #8
 800d030:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d034:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d038:	2200      	movs	r2, #0
 800d03a:	fbbc f9f3 	udiv	r9, ip, r3
 800d03e:	4610      	mov	r0, r2
 800d040:	fb03 ca19 	mls	sl, r3, r9, ip
 800d044:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d048:	2f09      	cmp	r7, #9
 800d04a:	d80f      	bhi.n	800d06c <_strtol_l.isra.0+0xa8>
 800d04c:	463c      	mov	r4, r7
 800d04e:	42a3      	cmp	r3, r4
 800d050:	dd1b      	ble.n	800d08a <_strtol_l.isra.0+0xc6>
 800d052:	1c57      	adds	r7, r2, #1
 800d054:	d007      	beq.n	800d066 <_strtol_l.isra.0+0xa2>
 800d056:	4581      	cmp	r9, r0
 800d058:	d314      	bcc.n	800d084 <_strtol_l.isra.0+0xc0>
 800d05a:	d101      	bne.n	800d060 <_strtol_l.isra.0+0x9c>
 800d05c:	45a2      	cmp	sl, r4
 800d05e:	db11      	blt.n	800d084 <_strtol_l.isra.0+0xc0>
 800d060:	fb00 4003 	mla	r0, r0, r3, r4
 800d064:	2201      	movs	r2, #1
 800d066:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d06a:	e7eb      	b.n	800d044 <_strtol_l.isra.0+0x80>
 800d06c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d070:	2f19      	cmp	r7, #25
 800d072:	d801      	bhi.n	800d078 <_strtol_l.isra.0+0xb4>
 800d074:	3c37      	subs	r4, #55	@ 0x37
 800d076:	e7ea      	b.n	800d04e <_strtol_l.isra.0+0x8a>
 800d078:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d07c:	2f19      	cmp	r7, #25
 800d07e:	d804      	bhi.n	800d08a <_strtol_l.isra.0+0xc6>
 800d080:	3c57      	subs	r4, #87	@ 0x57
 800d082:	e7e4      	b.n	800d04e <_strtol_l.isra.0+0x8a>
 800d084:	f04f 32ff 	mov.w	r2, #4294967295
 800d088:	e7ed      	b.n	800d066 <_strtol_l.isra.0+0xa2>
 800d08a:	1c53      	adds	r3, r2, #1
 800d08c:	d108      	bne.n	800d0a0 <_strtol_l.isra.0+0xdc>
 800d08e:	2322      	movs	r3, #34	@ 0x22
 800d090:	f8ce 3000 	str.w	r3, [lr]
 800d094:	4660      	mov	r0, ip
 800d096:	f1b8 0f00 	cmp.w	r8, #0
 800d09a:	d0a0      	beq.n	800cfde <_strtol_l.isra.0+0x1a>
 800d09c:	1e69      	subs	r1, r5, #1
 800d09e:	e006      	b.n	800d0ae <_strtol_l.isra.0+0xea>
 800d0a0:	b106      	cbz	r6, 800d0a4 <_strtol_l.isra.0+0xe0>
 800d0a2:	4240      	negs	r0, r0
 800d0a4:	f1b8 0f00 	cmp.w	r8, #0
 800d0a8:	d099      	beq.n	800cfde <_strtol_l.isra.0+0x1a>
 800d0aa:	2a00      	cmp	r2, #0
 800d0ac:	d1f6      	bne.n	800d09c <_strtol_l.isra.0+0xd8>
 800d0ae:	f8c8 1000 	str.w	r1, [r8]
 800d0b2:	e794      	b.n	800cfde <_strtol_l.isra.0+0x1a>
 800d0b4:	0800f741 	.word	0x0800f741

0800d0b8 <_strtol_r>:
 800d0b8:	f7ff bf84 	b.w	800cfc4 <_strtol_l.isra.0>

0800d0bc <__ssputs_r>:
 800d0bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0c0:	688e      	ldr	r6, [r1, #8]
 800d0c2:	461f      	mov	r7, r3
 800d0c4:	42be      	cmp	r6, r7
 800d0c6:	680b      	ldr	r3, [r1, #0]
 800d0c8:	4682      	mov	sl, r0
 800d0ca:	460c      	mov	r4, r1
 800d0cc:	4690      	mov	r8, r2
 800d0ce:	d82d      	bhi.n	800d12c <__ssputs_r+0x70>
 800d0d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d0d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d0d8:	d026      	beq.n	800d128 <__ssputs_r+0x6c>
 800d0da:	6965      	ldr	r5, [r4, #20]
 800d0dc:	6909      	ldr	r1, [r1, #16]
 800d0de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d0e2:	eba3 0901 	sub.w	r9, r3, r1
 800d0e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d0ea:	1c7b      	adds	r3, r7, #1
 800d0ec:	444b      	add	r3, r9
 800d0ee:	106d      	asrs	r5, r5, #1
 800d0f0:	429d      	cmp	r5, r3
 800d0f2:	bf38      	it	cc
 800d0f4:	461d      	movcc	r5, r3
 800d0f6:	0553      	lsls	r3, r2, #21
 800d0f8:	d527      	bpl.n	800d14a <__ssputs_r+0x8e>
 800d0fa:	4629      	mov	r1, r5
 800d0fc:	f7fe fc24 	bl	800b948 <_malloc_r>
 800d100:	4606      	mov	r6, r0
 800d102:	b360      	cbz	r0, 800d15e <__ssputs_r+0xa2>
 800d104:	6921      	ldr	r1, [r4, #16]
 800d106:	464a      	mov	r2, r9
 800d108:	f7fd fd3b 	bl	800ab82 <memcpy>
 800d10c:	89a3      	ldrh	r3, [r4, #12]
 800d10e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d112:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d116:	81a3      	strh	r3, [r4, #12]
 800d118:	6126      	str	r6, [r4, #16]
 800d11a:	6165      	str	r5, [r4, #20]
 800d11c:	444e      	add	r6, r9
 800d11e:	eba5 0509 	sub.w	r5, r5, r9
 800d122:	6026      	str	r6, [r4, #0]
 800d124:	60a5      	str	r5, [r4, #8]
 800d126:	463e      	mov	r6, r7
 800d128:	42be      	cmp	r6, r7
 800d12a:	d900      	bls.n	800d12e <__ssputs_r+0x72>
 800d12c:	463e      	mov	r6, r7
 800d12e:	6820      	ldr	r0, [r4, #0]
 800d130:	4632      	mov	r2, r6
 800d132:	4641      	mov	r1, r8
 800d134:	f000 fb6a 	bl	800d80c <memmove>
 800d138:	68a3      	ldr	r3, [r4, #8]
 800d13a:	1b9b      	subs	r3, r3, r6
 800d13c:	60a3      	str	r3, [r4, #8]
 800d13e:	6823      	ldr	r3, [r4, #0]
 800d140:	4433      	add	r3, r6
 800d142:	6023      	str	r3, [r4, #0]
 800d144:	2000      	movs	r0, #0
 800d146:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d14a:	462a      	mov	r2, r5
 800d14c:	f000 ff41 	bl	800dfd2 <_realloc_r>
 800d150:	4606      	mov	r6, r0
 800d152:	2800      	cmp	r0, #0
 800d154:	d1e0      	bne.n	800d118 <__ssputs_r+0x5c>
 800d156:	6921      	ldr	r1, [r4, #16]
 800d158:	4650      	mov	r0, sl
 800d15a:	f7fe fb81 	bl	800b860 <_free_r>
 800d15e:	230c      	movs	r3, #12
 800d160:	f8ca 3000 	str.w	r3, [sl]
 800d164:	89a3      	ldrh	r3, [r4, #12]
 800d166:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d16a:	81a3      	strh	r3, [r4, #12]
 800d16c:	f04f 30ff 	mov.w	r0, #4294967295
 800d170:	e7e9      	b.n	800d146 <__ssputs_r+0x8a>
	...

0800d174 <_svfiprintf_r>:
 800d174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d178:	4698      	mov	r8, r3
 800d17a:	898b      	ldrh	r3, [r1, #12]
 800d17c:	061b      	lsls	r3, r3, #24
 800d17e:	b09d      	sub	sp, #116	@ 0x74
 800d180:	4607      	mov	r7, r0
 800d182:	460d      	mov	r5, r1
 800d184:	4614      	mov	r4, r2
 800d186:	d510      	bpl.n	800d1aa <_svfiprintf_r+0x36>
 800d188:	690b      	ldr	r3, [r1, #16]
 800d18a:	b973      	cbnz	r3, 800d1aa <_svfiprintf_r+0x36>
 800d18c:	2140      	movs	r1, #64	@ 0x40
 800d18e:	f7fe fbdb 	bl	800b948 <_malloc_r>
 800d192:	6028      	str	r0, [r5, #0]
 800d194:	6128      	str	r0, [r5, #16]
 800d196:	b930      	cbnz	r0, 800d1a6 <_svfiprintf_r+0x32>
 800d198:	230c      	movs	r3, #12
 800d19a:	603b      	str	r3, [r7, #0]
 800d19c:	f04f 30ff 	mov.w	r0, #4294967295
 800d1a0:	b01d      	add	sp, #116	@ 0x74
 800d1a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1a6:	2340      	movs	r3, #64	@ 0x40
 800d1a8:	616b      	str	r3, [r5, #20]
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1ae:	2320      	movs	r3, #32
 800d1b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d1b4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1b8:	2330      	movs	r3, #48	@ 0x30
 800d1ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d358 <_svfiprintf_r+0x1e4>
 800d1be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d1c2:	f04f 0901 	mov.w	r9, #1
 800d1c6:	4623      	mov	r3, r4
 800d1c8:	469a      	mov	sl, r3
 800d1ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1ce:	b10a      	cbz	r2, 800d1d4 <_svfiprintf_r+0x60>
 800d1d0:	2a25      	cmp	r2, #37	@ 0x25
 800d1d2:	d1f9      	bne.n	800d1c8 <_svfiprintf_r+0x54>
 800d1d4:	ebba 0b04 	subs.w	fp, sl, r4
 800d1d8:	d00b      	beq.n	800d1f2 <_svfiprintf_r+0x7e>
 800d1da:	465b      	mov	r3, fp
 800d1dc:	4622      	mov	r2, r4
 800d1de:	4629      	mov	r1, r5
 800d1e0:	4638      	mov	r0, r7
 800d1e2:	f7ff ff6b 	bl	800d0bc <__ssputs_r>
 800d1e6:	3001      	adds	r0, #1
 800d1e8:	f000 80a7 	beq.w	800d33a <_svfiprintf_r+0x1c6>
 800d1ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d1ee:	445a      	add	r2, fp
 800d1f0:	9209      	str	r2, [sp, #36]	@ 0x24
 800d1f2:	f89a 3000 	ldrb.w	r3, [sl]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	f000 809f 	beq.w	800d33a <_svfiprintf_r+0x1c6>
 800d1fc:	2300      	movs	r3, #0
 800d1fe:	f04f 32ff 	mov.w	r2, #4294967295
 800d202:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d206:	f10a 0a01 	add.w	sl, sl, #1
 800d20a:	9304      	str	r3, [sp, #16]
 800d20c:	9307      	str	r3, [sp, #28]
 800d20e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d212:	931a      	str	r3, [sp, #104]	@ 0x68
 800d214:	4654      	mov	r4, sl
 800d216:	2205      	movs	r2, #5
 800d218:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d21c:	484e      	ldr	r0, [pc, #312]	@ (800d358 <_svfiprintf_r+0x1e4>)
 800d21e:	f7f2 ffd7 	bl	80001d0 <memchr>
 800d222:	9a04      	ldr	r2, [sp, #16]
 800d224:	b9d8      	cbnz	r0, 800d25e <_svfiprintf_r+0xea>
 800d226:	06d0      	lsls	r0, r2, #27
 800d228:	bf44      	itt	mi
 800d22a:	2320      	movmi	r3, #32
 800d22c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d230:	0711      	lsls	r1, r2, #28
 800d232:	bf44      	itt	mi
 800d234:	232b      	movmi	r3, #43	@ 0x2b
 800d236:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d23a:	f89a 3000 	ldrb.w	r3, [sl]
 800d23e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d240:	d015      	beq.n	800d26e <_svfiprintf_r+0xfa>
 800d242:	9a07      	ldr	r2, [sp, #28]
 800d244:	4654      	mov	r4, sl
 800d246:	2000      	movs	r0, #0
 800d248:	f04f 0c0a 	mov.w	ip, #10
 800d24c:	4621      	mov	r1, r4
 800d24e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d252:	3b30      	subs	r3, #48	@ 0x30
 800d254:	2b09      	cmp	r3, #9
 800d256:	d94b      	bls.n	800d2f0 <_svfiprintf_r+0x17c>
 800d258:	b1b0      	cbz	r0, 800d288 <_svfiprintf_r+0x114>
 800d25a:	9207      	str	r2, [sp, #28]
 800d25c:	e014      	b.n	800d288 <_svfiprintf_r+0x114>
 800d25e:	eba0 0308 	sub.w	r3, r0, r8
 800d262:	fa09 f303 	lsl.w	r3, r9, r3
 800d266:	4313      	orrs	r3, r2
 800d268:	9304      	str	r3, [sp, #16]
 800d26a:	46a2      	mov	sl, r4
 800d26c:	e7d2      	b.n	800d214 <_svfiprintf_r+0xa0>
 800d26e:	9b03      	ldr	r3, [sp, #12]
 800d270:	1d19      	adds	r1, r3, #4
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	9103      	str	r1, [sp, #12]
 800d276:	2b00      	cmp	r3, #0
 800d278:	bfbb      	ittet	lt
 800d27a:	425b      	neglt	r3, r3
 800d27c:	f042 0202 	orrlt.w	r2, r2, #2
 800d280:	9307      	strge	r3, [sp, #28]
 800d282:	9307      	strlt	r3, [sp, #28]
 800d284:	bfb8      	it	lt
 800d286:	9204      	strlt	r2, [sp, #16]
 800d288:	7823      	ldrb	r3, [r4, #0]
 800d28a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d28c:	d10a      	bne.n	800d2a4 <_svfiprintf_r+0x130>
 800d28e:	7863      	ldrb	r3, [r4, #1]
 800d290:	2b2a      	cmp	r3, #42	@ 0x2a
 800d292:	d132      	bne.n	800d2fa <_svfiprintf_r+0x186>
 800d294:	9b03      	ldr	r3, [sp, #12]
 800d296:	1d1a      	adds	r2, r3, #4
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	9203      	str	r2, [sp, #12]
 800d29c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d2a0:	3402      	adds	r4, #2
 800d2a2:	9305      	str	r3, [sp, #20]
 800d2a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d368 <_svfiprintf_r+0x1f4>
 800d2a8:	7821      	ldrb	r1, [r4, #0]
 800d2aa:	2203      	movs	r2, #3
 800d2ac:	4650      	mov	r0, sl
 800d2ae:	f7f2 ff8f 	bl	80001d0 <memchr>
 800d2b2:	b138      	cbz	r0, 800d2c4 <_svfiprintf_r+0x150>
 800d2b4:	9b04      	ldr	r3, [sp, #16]
 800d2b6:	eba0 000a 	sub.w	r0, r0, sl
 800d2ba:	2240      	movs	r2, #64	@ 0x40
 800d2bc:	4082      	lsls	r2, r0
 800d2be:	4313      	orrs	r3, r2
 800d2c0:	3401      	adds	r4, #1
 800d2c2:	9304      	str	r3, [sp, #16]
 800d2c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2c8:	4824      	ldr	r0, [pc, #144]	@ (800d35c <_svfiprintf_r+0x1e8>)
 800d2ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d2ce:	2206      	movs	r2, #6
 800d2d0:	f7f2 ff7e 	bl	80001d0 <memchr>
 800d2d4:	2800      	cmp	r0, #0
 800d2d6:	d036      	beq.n	800d346 <_svfiprintf_r+0x1d2>
 800d2d8:	4b21      	ldr	r3, [pc, #132]	@ (800d360 <_svfiprintf_r+0x1ec>)
 800d2da:	bb1b      	cbnz	r3, 800d324 <_svfiprintf_r+0x1b0>
 800d2dc:	9b03      	ldr	r3, [sp, #12]
 800d2de:	3307      	adds	r3, #7
 800d2e0:	f023 0307 	bic.w	r3, r3, #7
 800d2e4:	3308      	adds	r3, #8
 800d2e6:	9303      	str	r3, [sp, #12]
 800d2e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2ea:	4433      	add	r3, r6
 800d2ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2ee:	e76a      	b.n	800d1c6 <_svfiprintf_r+0x52>
 800d2f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d2f4:	460c      	mov	r4, r1
 800d2f6:	2001      	movs	r0, #1
 800d2f8:	e7a8      	b.n	800d24c <_svfiprintf_r+0xd8>
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	3401      	adds	r4, #1
 800d2fe:	9305      	str	r3, [sp, #20]
 800d300:	4619      	mov	r1, r3
 800d302:	f04f 0c0a 	mov.w	ip, #10
 800d306:	4620      	mov	r0, r4
 800d308:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d30c:	3a30      	subs	r2, #48	@ 0x30
 800d30e:	2a09      	cmp	r2, #9
 800d310:	d903      	bls.n	800d31a <_svfiprintf_r+0x1a6>
 800d312:	2b00      	cmp	r3, #0
 800d314:	d0c6      	beq.n	800d2a4 <_svfiprintf_r+0x130>
 800d316:	9105      	str	r1, [sp, #20]
 800d318:	e7c4      	b.n	800d2a4 <_svfiprintf_r+0x130>
 800d31a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d31e:	4604      	mov	r4, r0
 800d320:	2301      	movs	r3, #1
 800d322:	e7f0      	b.n	800d306 <_svfiprintf_r+0x192>
 800d324:	ab03      	add	r3, sp, #12
 800d326:	9300      	str	r3, [sp, #0]
 800d328:	462a      	mov	r2, r5
 800d32a:	4b0e      	ldr	r3, [pc, #56]	@ (800d364 <_svfiprintf_r+0x1f0>)
 800d32c:	a904      	add	r1, sp, #16
 800d32e:	4638      	mov	r0, r7
 800d330:	f7fc fbb8 	bl	8009aa4 <_printf_float>
 800d334:	1c42      	adds	r2, r0, #1
 800d336:	4606      	mov	r6, r0
 800d338:	d1d6      	bne.n	800d2e8 <_svfiprintf_r+0x174>
 800d33a:	89ab      	ldrh	r3, [r5, #12]
 800d33c:	065b      	lsls	r3, r3, #25
 800d33e:	f53f af2d 	bmi.w	800d19c <_svfiprintf_r+0x28>
 800d342:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d344:	e72c      	b.n	800d1a0 <_svfiprintf_r+0x2c>
 800d346:	ab03      	add	r3, sp, #12
 800d348:	9300      	str	r3, [sp, #0]
 800d34a:	462a      	mov	r2, r5
 800d34c:	4b05      	ldr	r3, [pc, #20]	@ (800d364 <_svfiprintf_r+0x1f0>)
 800d34e:	a904      	add	r1, sp, #16
 800d350:	4638      	mov	r0, r7
 800d352:	f7fc fe3f 	bl	8009fd4 <_printf_i>
 800d356:	e7ed      	b.n	800d334 <_svfiprintf_r+0x1c0>
 800d358:	0800f539 	.word	0x0800f539
 800d35c:	0800f543 	.word	0x0800f543
 800d360:	08009aa5 	.word	0x08009aa5
 800d364:	0800d0bd 	.word	0x0800d0bd
 800d368:	0800f53f 	.word	0x0800f53f

0800d36c <__sfputc_r>:
 800d36c:	6893      	ldr	r3, [r2, #8]
 800d36e:	3b01      	subs	r3, #1
 800d370:	2b00      	cmp	r3, #0
 800d372:	b410      	push	{r4}
 800d374:	6093      	str	r3, [r2, #8]
 800d376:	da08      	bge.n	800d38a <__sfputc_r+0x1e>
 800d378:	6994      	ldr	r4, [r2, #24]
 800d37a:	42a3      	cmp	r3, r4
 800d37c:	db01      	blt.n	800d382 <__sfputc_r+0x16>
 800d37e:	290a      	cmp	r1, #10
 800d380:	d103      	bne.n	800d38a <__sfputc_r+0x1e>
 800d382:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d386:	f7fd bae8 	b.w	800a95a <__swbuf_r>
 800d38a:	6813      	ldr	r3, [r2, #0]
 800d38c:	1c58      	adds	r0, r3, #1
 800d38e:	6010      	str	r0, [r2, #0]
 800d390:	7019      	strb	r1, [r3, #0]
 800d392:	4608      	mov	r0, r1
 800d394:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d398:	4770      	bx	lr

0800d39a <__sfputs_r>:
 800d39a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d39c:	4606      	mov	r6, r0
 800d39e:	460f      	mov	r7, r1
 800d3a0:	4614      	mov	r4, r2
 800d3a2:	18d5      	adds	r5, r2, r3
 800d3a4:	42ac      	cmp	r4, r5
 800d3a6:	d101      	bne.n	800d3ac <__sfputs_r+0x12>
 800d3a8:	2000      	movs	r0, #0
 800d3aa:	e007      	b.n	800d3bc <__sfputs_r+0x22>
 800d3ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3b0:	463a      	mov	r2, r7
 800d3b2:	4630      	mov	r0, r6
 800d3b4:	f7ff ffda 	bl	800d36c <__sfputc_r>
 800d3b8:	1c43      	adds	r3, r0, #1
 800d3ba:	d1f3      	bne.n	800d3a4 <__sfputs_r+0xa>
 800d3bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d3c0 <_vfiprintf_r>:
 800d3c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3c4:	460d      	mov	r5, r1
 800d3c6:	b09d      	sub	sp, #116	@ 0x74
 800d3c8:	4614      	mov	r4, r2
 800d3ca:	4698      	mov	r8, r3
 800d3cc:	4606      	mov	r6, r0
 800d3ce:	b118      	cbz	r0, 800d3d8 <_vfiprintf_r+0x18>
 800d3d0:	6a03      	ldr	r3, [r0, #32]
 800d3d2:	b90b      	cbnz	r3, 800d3d8 <_vfiprintf_r+0x18>
 800d3d4:	f7fd f9b6 	bl	800a744 <__sinit>
 800d3d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d3da:	07d9      	lsls	r1, r3, #31
 800d3dc:	d405      	bmi.n	800d3ea <_vfiprintf_r+0x2a>
 800d3de:	89ab      	ldrh	r3, [r5, #12]
 800d3e0:	059a      	lsls	r2, r3, #22
 800d3e2:	d402      	bmi.n	800d3ea <_vfiprintf_r+0x2a>
 800d3e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d3e6:	f7fd fbca 	bl	800ab7e <__retarget_lock_acquire_recursive>
 800d3ea:	89ab      	ldrh	r3, [r5, #12]
 800d3ec:	071b      	lsls	r3, r3, #28
 800d3ee:	d501      	bpl.n	800d3f4 <_vfiprintf_r+0x34>
 800d3f0:	692b      	ldr	r3, [r5, #16]
 800d3f2:	b99b      	cbnz	r3, 800d41c <_vfiprintf_r+0x5c>
 800d3f4:	4629      	mov	r1, r5
 800d3f6:	4630      	mov	r0, r6
 800d3f8:	f7fd faee 	bl	800a9d8 <__swsetup_r>
 800d3fc:	b170      	cbz	r0, 800d41c <_vfiprintf_r+0x5c>
 800d3fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d400:	07dc      	lsls	r4, r3, #31
 800d402:	d504      	bpl.n	800d40e <_vfiprintf_r+0x4e>
 800d404:	f04f 30ff 	mov.w	r0, #4294967295
 800d408:	b01d      	add	sp, #116	@ 0x74
 800d40a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d40e:	89ab      	ldrh	r3, [r5, #12]
 800d410:	0598      	lsls	r0, r3, #22
 800d412:	d4f7      	bmi.n	800d404 <_vfiprintf_r+0x44>
 800d414:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d416:	f7fd fbb3 	bl	800ab80 <__retarget_lock_release_recursive>
 800d41a:	e7f3      	b.n	800d404 <_vfiprintf_r+0x44>
 800d41c:	2300      	movs	r3, #0
 800d41e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d420:	2320      	movs	r3, #32
 800d422:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d426:	f8cd 800c 	str.w	r8, [sp, #12]
 800d42a:	2330      	movs	r3, #48	@ 0x30
 800d42c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d5dc <_vfiprintf_r+0x21c>
 800d430:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d434:	f04f 0901 	mov.w	r9, #1
 800d438:	4623      	mov	r3, r4
 800d43a:	469a      	mov	sl, r3
 800d43c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d440:	b10a      	cbz	r2, 800d446 <_vfiprintf_r+0x86>
 800d442:	2a25      	cmp	r2, #37	@ 0x25
 800d444:	d1f9      	bne.n	800d43a <_vfiprintf_r+0x7a>
 800d446:	ebba 0b04 	subs.w	fp, sl, r4
 800d44a:	d00b      	beq.n	800d464 <_vfiprintf_r+0xa4>
 800d44c:	465b      	mov	r3, fp
 800d44e:	4622      	mov	r2, r4
 800d450:	4629      	mov	r1, r5
 800d452:	4630      	mov	r0, r6
 800d454:	f7ff ffa1 	bl	800d39a <__sfputs_r>
 800d458:	3001      	adds	r0, #1
 800d45a:	f000 80a7 	beq.w	800d5ac <_vfiprintf_r+0x1ec>
 800d45e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d460:	445a      	add	r2, fp
 800d462:	9209      	str	r2, [sp, #36]	@ 0x24
 800d464:	f89a 3000 	ldrb.w	r3, [sl]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	f000 809f 	beq.w	800d5ac <_vfiprintf_r+0x1ec>
 800d46e:	2300      	movs	r3, #0
 800d470:	f04f 32ff 	mov.w	r2, #4294967295
 800d474:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d478:	f10a 0a01 	add.w	sl, sl, #1
 800d47c:	9304      	str	r3, [sp, #16]
 800d47e:	9307      	str	r3, [sp, #28]
 800d480:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d484:	931a      	str	r3, [sp, #104]	@ 0x68
 800d486:	4654      	mov	r4, sl
 800d488:	2205      	movs	r2, #5
 800d48a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d48e:	4853      	ldr	r0, [pc, #332]	@ (800d5dc <_vfiprintf_r+0x21c>)
 800d490:	f7f2 fe9e 	bl	80001d0 <memchr>
 800d494:	9a04      	ldr	r2, [sp, #16]
 800d496:	b9d8      	cbnz	r0, 800d4d0 <_vfiprintf_r+0x110>
 800d498:	06d1      	lsls	r1, r2, #27
 800d49a:	bf44      	itt	mi
 800d49c:	2320      	movmi	r3, #32
 800d49e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4a2:	0713      	lsls	r3, r2, #28
 800d4a4:	bf44      	itt	mi
 800d4a6:	232b      	movmi	r3, #43	@ 0x2b
 800d4a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d4ac:	f89a 3000 	ldrb.w	r3, [sl]
 800d4b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4b2:	d015      	beq.n	800d4e0 <_vfiprintf_r+0x120>
 800d4b4:	9a07      	ldr	r2, [sp, #28]
 800d4b6:	4654      	mov	r4, sl
 800d4b8:	2000      	movs	r0, #0
 800d4ba:	f04f 0c0a 	mov.w	ip, #10
 800d4be:	4621      	mov	r1, r4
 800d4c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d4c4:	3b30      	subs	r3, #48	@ 0x30
 800d4c6:	2b09      	cmp	r3, #9
 800d4c8:	d94b      	bls.n	800d562 <_vfiprintf_r+0x1a2>
 800d4ca:	b1b0      	cbz	r0, 800d4fa <_vfiprintf_r+0x13a>
 800d4cc:	9207      	str	r2, [sp, #28]
 800d4ce:	e014      	b.n	800d4fa <_vfiprintf_r+0x13a>
 800d4d0:	eba0 0308 	sub.w	r3, r0, r8
 800d4d4:	fa09 f303 	lsl.w	r3, r9, r3
 800d4d8:	4313      	orrs	r3, r2
 800d4da:	9304      	str	r3, [sp, #16]
 800d4dc:	46a2      	mov	sl, r4
 800d4de:	e7d2      	b.n	800d486 <_vfiprintf_r+0xc6>
 800d4e0:	9b03      	ldr	r3, [sp, #12]
 800d4e2:	1d19      	adds	r1, r3, #4
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	9103      	str	r1, [sp, #12]
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	bfbb      	ittet	lt
 800d4ec:	425b      	neglt	r3, r3
 800d4ee:	f042 0202 	orrlt.w	r2, r2, #2
 800d4f2:	9307      	strge	r3, [sp, #28]
 800d4f4:	9307      	strlt	r3, [sp, #28]
 800d4f6:	bfb8      	it	lt
 800d4f8:	9204      	strlt	r2, [sp, #16]
 800d4fa:	7823      	ldrb	r3, [r4, #0]
 800d4fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800d4fe:	d10a      	bne.n	800d516 <_vfiprintf_r+0x156>
 800d500:	7863      	ldrb	r3, [r4, #1]
 800d502:	2b2a      	cmp	r3, #42	@ 0x2a
 800d504:	d132      	bne.n	800d56c <_vfiprintf_r+0x1ac>
 800d506:	9b03      	ldr	r3, [sp, #12]
 800d508:	1d1a      	adds	r2, r3, #4
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	9203      	str	r2, [sp, #12]
 800d50e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d512:	3402      	adds	r4, #2
 800d514:	9305      	str	r3, [sp, #20]
 800d516:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d5ec <_vfiprintf_r+0x22c>
 800d51a:	7821      	ldrb	r1, [r4, #0]
 800d51c:	2203      	movs	r2, #3
 800d51e:	4650      	mov	r0, sl
 800d520:	f7f2 fe56 	bl	80001d0 <memchr>
 800d524:	b138      	cbz	r0, 800d536 <_vfiprintf_r+0x176>
 800d526:	9b04      	ldr	r3, [sp, #16]
 800d528:	eba0 000a 	sub.w	r0, r0, sl
 800d52c:	2240      	movs	r2, #64	@ 0x40
 800d52e:	4082      	lsls	r2, r0
 800d530:	4313      	orrs	r3, r2
 800d532:	3401      	adds	r4, #1
 800d534:	9304      	str	r3, [sp, #16]
 800d536:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d53a:	4829      	ldr	r0, [pc, #164]	@ (800d5e0 <_vfiprintf_r+0x220>)
 800d53c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d540:	2206      	movs	r2, #6
 800d542:	f7f2 fe45 	bl	80001d0 <memchr>
 800d546:	2800      	cmp	r0, #0
 800d548:	d03f      	beq.n	800d5ca <_vfiprintf_r+0x20a>
 800d54a:	4b26      	ldr	r3, [pc, #152]	@ (800d5e4 <_vfiprintf_r+0x224>)
 800d54c:	bb1b      	cbnz	r3, 800d596 <_vfiprintf_r+0x1d6>
 800d54e:	9b03      	ldr	r3, [sp, #12]
 800d550:	3307      	adds	r3, #7
 800d552:	f023 0307 	bic.w	r3, r3, #7
 800d556:	3308      	adds	r3, #8
 800d558:	9303      	str	r3, [sp, #12]
 800d55a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d55c:	443b      	add	r3, r7
 800d55e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d560:	e76a      	b.n	800d438 <_vfiprintf_r+0x78>
 800d562:	fb0c 3202 	mla	r2, ip, r2, r3
 800d566:	460c      	mov	r4, r1
 800d568:	2001      	movs	r0, #1
 800d56a:	e7a8      	b.n	800d4be <_vfiprintf_r+0xfe>
 800d56c:	2300      	movs	r3, #0
 800d56e:	3401      	adds	r4, #1
 800d570:	9305      	str	r3, [sp, #20]
 800d572:	4619      	mov	r1, r3
 800d574:	f04f 0c0a 	mov.w	ip, #10
 800d578:	4620      	mov	r0, r4
 800d57a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d57e:	3a30      	subs	r2, #48	@ 0x30
 800d580:	2a09      	cmp	r2, #9
 800d582:	d903      	bls.n	800d58c <_vfiprintf_r+0x1cc>
 800d584:	2b00      	cmp	r3, #0
 800d586:	d0c6      	beq.n	800d516 <_vfiprintf_r+0x156>
 800d588:	9105      	str	r1, [sp, #20]
 800d58a:	e7c4      	b.n	800d516 <_vfiprintf_r+0x156>
 800d58c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d590:	4604      	mov	r4, r0
 800d592:	2301      	movs	r3, #1
 800d594:	e7f0      	b.n	800d578 <_vfiprintf_r+0x1b8>
 800d596:	ab03      	add	r3, sp, #12
 800d598:	9300      	str	r3, [sp, #0]
 800d59a:	462a      	mov	r2, r5
 800d59c:	4b12      	ldr	r3, [pc, #72]	@ (800d5e8 <_vfiprintf_r+0x228>)
 800d59e:	a904      	add	r1, sp, #16
 800d5a0:	4630      	mov	r0, r6
 800d5a2:	f7fc fa7f 	bl	8009aa4 <_printf_float>
 800d5a6:	4607      	mov	r7, r0
 800d5a8:	1c78      	adds	r0, r7, #1
 800d5aa:	d1d6      	bne.n	800d55a <_vfiprintf_r+0x19a>
 800d5ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d5ae:	07d9      	lsls	r1, r3, #31
 800d5b0:	d405      	bmi.n	800d5be <_vfiprintf_r+0x1fe>
 800d5b2:	89ab      	ldrh	r3, [r5, #12]
 800d5b4:	059a      	lsls	r2, r3, #22
 800d5b6:	d402      	bmi.n	800d5be <_vfiprintf_r+0x1fe>
 800d5b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d5ba:	f7fd fae1 	bl	800ab80 <__retarget_lock_release_recursive>
 800d5be:	89ab      	ldrh	r3, [r5, #12]
 800d5c0:	065b      	lsls	r3, r3, #25
 800d5c2:	f53f af1f 	bmi.w	800d404 <_vfiprintf_r+0x44>
 800d5c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d5c8:	e71e      	b.n	800d408 <_vfiprintf_r+0x48>
 800d5ca:	ab03      	add	r3, sp, #12
 800d5cc:	9300      	str	r3, [sp, #0]
 800d5ce:	462a      	mov	r2, r5
 800d5d0:	4b05      	ldr	r3, [pc, #20]	@ (800d5e8 <_vfiprintf_r+0x228>)
 800d5d2:	a904      	add	r1, sp, #16
 800d5d4:	4630      	mov	r0, r6
 800d5d6:	f7fc fcfd 	bl	8009fd4 <_printf_i>
 800d5da:	e7e4      	b.n	800d5a6 <_vfiprintf_r+0x1e6>
 800d5dc:	0800f539 	.word	0x0800f539
 800d5e0:	0800f543 	.word	0x0800f543
 800d5e4:	08009aa5 	.word	0x08009aa5
 800d5e8:	0800d39b 	.word	0x0800d39b
 800d5ec:	0800f53f 	.word	0x0800f53f

0800d5f0 <__sflush_r>:
 800d5f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d5f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5f8:	0716      	lsls	r6, r2, #28
 800d5fa:	4605      	mov	r5, r0
 800d5fc:	460c      	mov	r4, r1
 800d5fe:	d454      	bmi.n	800d6aa <__sflush_r+0xba>
 800d600:	684b      	ldr	r3, [r1, #4]
 800d602:	2b00      	cmp	r3, #0
 800d604:	dc02      	bgt.n	800d60c <__sflush_r+0x1c>
 800d606:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d608:	2b00      	cmp	r3, #0
 800d60a:	dd48      	ble.n	800d69e <__sflush_r+0xae>
 800d60c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d60e:	2e00      	cmp	r6, #0
 800d610:	d045      	beq.n	800d69e <__sflush_r+0xae>
 800d612:	2300      	movs	r3, #0
 800d614:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d618:	682f      	ldr	r7, [r5, #0]
 800d61a:	6a21      	ldr	r1, [r4, #32]
 800d61c:	602b      	str	r3, [r5, #0]
 800d61e:	d030      	beq.n	800d682 <__sflush_r+0x92>
 800d620:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d622:	89a3      	ldrh	r3, [r4, #12]
 800d624:	0759      	lsls	r1, r3, #29
 800d626:	d505      	bpl.n	800d634 <__sflush_r+0x44>
 800d628:	6863      	ldr	r3, [r4, #4]
 800d62a:	1ad2      	subs	r2, r2, r3
 800d62c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d62e:	b10b      	cbz	r3, 800d634 <__sflush_r+0x44>
 800d630:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d632:	1ad2      	subs	r2, r2, r3
 800d634:	2300      	movs	r3, #0
 800d636:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d638:	6a21      	ldr	r1, [r4, #32]
 800d63a:	4628      	mov	r0, r5
 800d63c:	47b0      	blx	r6
 800d63e:	1c43      	adds	r3, r0, #1
 800d640:	89a3      	ldrh	r3, [r4, #12]
 800d642:	d106      	bne.n	800d652 <__sflush_r+0x62>
 800d644:	6829      	ldr	r1, [r5, #0]
 800d646:	291d      	cmp	r1, #29
 800d648:	d82b      	bhi.n	800d6a2 <__sflush_r+0xb2>
 800d64a:	4a2a      	ldr	r2, [pc, #168]	@ (800d6f4 <__sflush_r+0x104>)
 800d64c:	40ca      	lsrs	r2, r1
 800d64e:	07d6      	lsls	r6, r2, #31
 800d650:	d527      	bpl.n	800d6a2 <__sflush_r+0xb2>
 800d652:	2200      	movs	r2, #0
 800d654:	6062      	str	r2, [r4, #4]
 800d656:	04d9      	lsls	r1, r3, #19
 800d658:	6922      	ldr	r2, [r4, #16]
 800d65a:	6022      	str	r2, [r4, #0]
 800d65c:	d504      	bpl.n	800d668 <__sflush_r+0x78>
 800d65e:	1c42      	adds	r2, r0, #1
 800d660:	d101      	bne.n	800d666 <__sflush_r+0x76>
 800d662:	682b      	ldr	r3, [r5, #0]
 800d664:	b903      	cbnz	r3, 800d668 <__sflush_r+0x78>
 800d666:	6560      	str	r0, [r4, #84]	@ 0x54
 800d668:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d66a:	602f      	str	r7, [r5, #0]
 800d66c:	b1b9      	cbz	r1, 800d69e <__sflush_r+0xae>
 800d66e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d672:	4299      	cmp	r1, r3
 800d674:	d002      	beq.n	800d67c <__sflush_r+0x8c>
 800d676:	4628      	mov	r0, r5
 800d678:	f7fe f8f2 	bl	800b860 <_free_r>
 800d67c:	2300      	movs	r3, #0
 800d67e:	6363      	str	r3, [r4, #52]	@ 0x34
 800d680:	e00d      	b.n	800d69e <__sflush_r+0xae>
 800d682:	2301      	movs	r3, #1
 800d684:	4628      	mov	r0, r5
 800d686:	47b0      	blx	r6
 800d688:	4602      	mov	r2, r0
 800d68a:	1c50      	adds	r0, r2, #1
 800d68c:	d1c9      	bne.n	800d622 <__sflush_r+0x32>
 800d68e:	682b      	ldr	r3, [r5, #0]
 800d690:	2b00      	cmp	r3, #0
 800d692:	d0c6      	beq.n	800d622 <__sflush_r+0x32>
 800d694:	2b1d      	cmp	r3, #29
 800d696:	d001      	beq.n	800d69c <__sflush_r+0xac>
 800d698:	2b16      	cmp	r3, #22
 800d69a:	d11e      	bne.n	800d6da <__sflush_r+0xea>
 800d69c:	602f      	str	r7, [r5, #0]
 800d69e:	2000      	movs	r0, #0
 800d6a0:	e022      	b.n	800d6e8 <__sflush_r+0xf8>
 800d6a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6a6:	b21b      	sxth	r3, r3
 800d6a8:	e01b      	b.n	800d6e2 <__sflush_r+0xf2>
 800d6aa:	690f      	ldr	r7, [r1, #16]
 800d6ac:	2f00      	cmp	r7, #0
 800d6ae:	d0f6      	beq.n	800d69e <__sflush_r+0xae>
 800d6b0:	0793      	lsls	r3, r2, #30
 800d6b2:	680e      	ldr	r6, [r1, #0]
 800d6b4:	bf08      	it	eq
 800d6b6:	694b      	ldreq	r3, [r1, #20]
 800d6b8:	600f      	str	r7, [r1, #0]
 800d6ba:	bf18      	it	ne
 800d6bc:	2300      	movne	r3, #0
 800d6be:	eba6 0807 	sub.w	r8, r6, r7
 800d6c2:	608b      	str	r3, [r1, #8]
 800d6c4:	f1b8 0f00 	cmp.w	r8, #0
 800d6c8:	dde9      	ble.n	800d69e <__sflush_r+0xae>
 800d6ca:	6a21      	ldr	r1, [r4, #32]
 800d6cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d6ce:	4643      	mov	r3, r8
 800d6d0:	463a      	mov	r2, r7
 800d6d2:	4628      	mov	r0, r5
 800d6d4:	47b0      	blx	r6
 800d6d6:	2800      	cmp	r0, #0
 800d6d8:	dc08      	bgt.n	800d6ec <__sflush_r+0xfc>
 800d6da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d6e2:	81a3      	strh	r3, [r4, #12]
 800d6e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d6e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6ec:	4407      	add	r7, r0
 800d6ee:	eba8 0800 	sub.w	r8, r8, r0
 800d6f2:	e7e7      	b.n	800d6c4 <__sflush_r+0xd4>
 800d6f4:	20400001 	.word	0x20400001

0800d6f8 <_fflush_r>:
 800d6f8:	b538      	push	{r3, r4, r5, lr}
 800d6fa:	690b      	ldr	r3, [r1, #16]
 800d6fc:	4605      	mov	r5, r0
 800d6fe:	460c      	mov	r4, r1
 800d700:	b913      	cbnz	r3, 800d708 <_fflush_r+0x10>
 800d702:	2500      	movs	r5, #0
 800d704:	4628      	mov	r0, r5
 800d706:	bd38      	pop	{r3, r4, r5, pc}
 800d708:	b118      	cbz	r0, 800d712 <_fflush_r+0x1a>
 800d70a:	6a03      	ldr	r3, [r0, #32]
 800d70c:	b90b      	cbnz	r3, 800d712 <_fflush_r+0x1a>
 800d70e:	f7fd f819 	bl	800a744 <__sinit>
 800d712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d0f3      	beq.n	800d702 <_fflush_r+0xa>
 800d71a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d71c:	07d0      	lsls	r0, r2, #31
 800d71e:	d404      	bmi.n	800d72a <_fflush_r+0x32>
 800d720:	0599      	lsls	r1, r3, #22
 800d722:	d402      	bmi.n	800d72a <_fflush_r+0x32>
 800d724:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d726:	f7fd fa2a 	bl	800ab7e <__retarget_lock_acquire_recursive>
 800d72a:	4628      	mov	r0, r5
 800d72c:	4621      	mov	r1, r4
 800d72e:	f7ff ff5f 	bl	800d5f0 <__sflush_r>
 800d732:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d734:	07da      	lsls	r2, r3, #31
 800d736:	4605      	mov	r5, r0
 800d738:	d4e4      	bmi.n	800d704 <_fflush_r+0xc>
 800d73a:	89a3      	ldrh	r3, [r4, #12]
 800d73c:	059b      	lsls	r3, r3, #22
 800d73e:	d4e1      	bmi.n	800d704 <_fflush_r+0xc>
 800d740:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d742:	f7fd fa1d 	bl	800ab80 <__retarget_lock_release_recursive>
 800d746:	e7dd      	b.n	800d704 <_fflush_r+0xc>

0800d748 <__swhatbuf_r>:
 800d748:	b570      	push	{r4, r5, r6, lr}
 800d74a:	460c      	mov	r4, r1
 800d74c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d750:	2900      	cmp	r1, #0
 800d752:	b096      	sub	sp, #88	@ 0x58
 800d754:	4615      	mov	r5, r2
 800d756:	461e      	mov	r6, r3
 800d758:	da0d      	bge.n	800d776 <__swhatbuf_r+0x2e>
 800d75a:	89a3      	ldrh	r3, [r4, #12]
 800d75c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d760:	f04f 0100 	mov.w	r1, #0
 800d764:	bf14      	ite	ne
 800d766:	2340      	movne	r3, #64	@ 0x40
 800d768:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d76c:	2000      	movs	r0, #0
 800d76e:	6031      	str	r1, [r6, #0]
 800d770:	602b      	str	r3, [r5, #0]
 800d772:	b016      	add	sp, #88	@ 0x58
 800d774:	bd70      	pop	{r4, r5, r6, pc}
 800d776:	466a      	mov	r2, sp
 800d778:	f000 f874 	bl	800d864 <_fstat_r>
 800d77c:	2800      	cmp	r0, #0
 800d77e:	dbec      	blt.n	800d75a <__swhatbuf_r+0x12>
 800d780:	9901      	ldr	r1, [sp, #4]
 800d782:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d786:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d78a:	4259      	negs	r1, r3
 800d78c:	4159      	adcs	r1, r3
 800d78e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d792:	e7eb      	b.n	800d76c <__swhatbuf_r+0x24>

0800d794 <__smakebuf_r>:
 800d794:	898b      	ldrh	r3, [r1, #12]
 800d796:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d798:	079d      	lsls	r5, r3, #30
 800d79a:	4606      	mov	r6, r0
 800d79c:	460c      	mov	r4, r1
 800d79e:	d507      	bpl.n	800d7b0 <__smakebuf_r+0x1c>
 800d7a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d7a4:	6023      	str	r3, [r4, #0]
 800d7a6:	6123      	str	r3, [r4, #16]
 800d7a8:	2301      	movs	r3, #1
 800d7aa:	6163      	str	r3, [r4, #20]
 800d7ac:	b003      	add	sp, #12
 800d7ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7b0:	ab01      	add	r3, sp, #4
 800d7b2:	466a      	mov	r2, sp
 800d7b4:	f7ff ffc8 	bl	800d748 <__swhatbuf_r>
 800d7b8:	9f00      	ldr	r7, [sp, #0]
 800d7ba:	4605      	mov	r5, r0
 800d7bc:	4639      	mov	r1, r7
 800d7be:	4630      	mov	r0, r6
 800d7c0:	f7fe f8c2 	bl	800b948 <_malloc_r>
 800d7c4:	b948      	cbnz	r0, 800d7da <__smakebuf_r+0x46>
 800d7c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7ca:	059a      	lsls	r2, r3, #22
 800d7cc:	d4ee      	bmi.n	800d7ac <__smakebuf_r+0x18>
 800d7ce:	f023 0303 	bic.w	r3, r3, #3
 800d7d2:	f043 0302 	orr.w	r3, r3, #2
 800d7d6:	81a3      	strh	r3, [r4, #12]
 800d7d8:	e7e2      	b.n	800d7a0 <__smakebuf_r+0xc>
 800d7da:	89a3      	ldrh	r3, [r4, #12]
 800d7dc:	6020      	str	r0, [r4, #0]
 800d7de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7e2:	81a3      	strh	r3, [r4, #12]
 800d7e4:	9b01      	ldr	r3, [sp, #4]
 800d7e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d7ea:	b15b      	cbz	r3, 800d804 <__smakebuf_r+0x70>
 800d7ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d7f0:	4630      	mov	r0, r6
 800d7f2:	f000 f849 	bl	800d888 <_isatty_r>
 800d7f6:	b128      	cbz	r0, 800d804 <__smakebuf_r+0x70>
 800d7f8:	89a3      	ldrh	r3, [r4, #12]
 800d7fa:	f023 0303 	bic.w	r3, r3, #3
 800d7fe:	f043 0301 	orr.w	r3, r3, #1
 800d802:	81a3      	strh	r3, [r4, #12]
 800d804:	89a3      	ldrh	r3, [r4, #12]
 800d806:	431d      	orrs	r5, r3
 800d808:	81a5      	strh	r5, [r4, #12]
 800d80a:	e7cf      	b.n	800d7ac <__smakebuf_r+0x18>

0800d80c <memmove>:
 800d80c:	4288      	cmp	r0, r1
 800d80e:	b510      	push	{r4, lr}
 800d810:	eb01 0402 	add.w	r4, r1, r2
 800d814:	d902      	bls.n	800d81c <memmove+0x10>
 800d816:	4284      	cmp	r4, r0
 800d818:	4623      	mov	r3, r4
 800d81a:	d807      	bhi.n	800d82c <memmove+0x20>
 800d81c:	1e43      	subs	r3, r0, #1
 800d81e:	42a1      	cmp	r1, r4
 800d820:	d008      	beq.n	800d834 <memmove+0x28>
 800d822:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d826:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d82a:	e7f8      	b.n	800d81e <memmove+0x12>
 800d82c:	4402      	add	r2, r0
 800d82e:	4601      	mov	r1, r0
 800d830:	428a      	cmp	r2, r1
 800d832:	d100      	bne.n	800d836 <memmove+0x2a>
 800d834:	bd10      	pop	{r4, pc}
 800d836:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d83a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d83e:	e7f7      	b.n	800d830 <memmove+0x24>

0800d840 <strncmp>:
 800d840:	b510      	push	{r4, lr}
 800d842:	b16a      	cbz	r2, 800d860 <strncmp+0x20>
 800d844:	3901      	subs	r1, #1
 800d846:	1884      	adds	r4, r0, r2
 800d848:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d84c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d850:	429a      	cmp	r2, r3
 800d852:	d103      	bne.n	800d85c <strncmp+0x1c>
 800d854:	42a0      	cmp	r0, r4
 800d856:	d001      	beq.n	800d85c <strncmp+0x1c>
 800d858:	2a00      	cmp	r2, #0
 800d85a:	d1f5      	bne.n	800d848 <strncmp+0x8>
 800d85c:	1ad0      	subs	r0, r2, r3
 800d85e:	bd10      	pop	{r4, pc}
 800d860:	4610      	mov	r0, r2
 800d862:	e7fc      	b.n	800d85e <strncmp+0x1e>

0800d864 <_fstat_r>:
 800d864:	b538      	push	{r3, r4, r5, lr}
 800d866:	4d07      	ldr	r5, [pc, #28]	@ (800d884 <_fstat_r+0x20>)
 800d868:	2300      	movs	r3, #0
 800d86a:	4604      	mov	r4, r0
 800d86c:	4608      	mov	r0, r1
 800d86e:	4611      	mov	r1, r2
 800d870:	602b      	str	r3, [r5, #0]
 800d872:	f7f7 fbb5 	bl	8004fe0 <_fstat>
 800d876:	1c43      	adds	r3, r0, #1
 800d878:	d102      	bne.n	800d880 <_fstat_r+0x1c>
 800d87a:	682b      	ldr	r3, [r5, #0]
 800d87c:	b103      	cbz	r3, 800d880 <_fstat_r+0x1c>
 800d87e:	6023      	str	r3, [r4, #0]
 800d880:	bd38      	pop	{r3, r4, r5, pc}
 800d882:	bf00      	nop
 800d884:	2000096c 	.word	0x2000096c

0800d888 <_isatty_r>:
 800d888:	b538      	push	{r3, r4, r5, lr}
 800d88a:	4d06      	ldr	r5, [pc, #24]	@ (800d8a4 <_isatty_r+0x1c>)
 800d88c:	2300      	movs	r3, #0
 800d88e:	4604      	mov	r4, r0
 800d890:	4608      	mov	r0, r1
 800d892:	602b      	str	r3, [r5, #0]
 800d894:	f7f7 fbb4 	bl	8005000 <_isatty>
 800d898:	1c43      	adds	r3, r0, #1
 800d89a:	d102      	bne.n	800d8a2 <_isatty_r+0x1a>
 800d89c:	682b      	ldr	r3, [r5, #0]
 800d89e:	b103      	cbz	r3, 800d8a2 <_isatty_r+0x1a>
 800d8a0:	6023      	str	r3, [r4, #0]
 800d8a2:	bd38      	pop	{r3, r4, r5, pc}
 800d8a4:	2000096c 	.word	0x2000096c

0800d8a8 <_sbrk_r>:
 800d8a8:	b538      	push	{r3, r4, r5, lr}
 800d8aa:	4d06      	ldr	r5, [pc, #24]	@ (800d8c4 <_sbrk_r+0x1c>)
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	4604      	mov	r4, r0
 800d8b0:	4608      	mov	r0, r1
 800d8b2:	602b      	str	r3, [r5, #0]
 800d8b4:	f7f7 fbbc 	bl	8005030 <_sbrk>
 800d8b8:	1c43      	adds	r3, r0, #1
 800d8ba:	d102      	bne.n	800d8c2 <_sbrk_r+0x1a>
 800d8bc:	682b      	ldr	r3, [r5, #0]
 800d8be:	b103      	cbz	r3, 800d8c2 <_sbrk_r+0x1a>
 800d8c0:	6023      	str	r3, [r4, #0]
 800d8c2:	bd38      	pop	{r3, r4, r5, pc}
 800d8c4:	2000096c 	.word	0x2000096c

0800d8c8 <nan>:
 800d8c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d8d0 <nan+0x8>
 800d8cc:	4770      	bx	lr
 800d8ce:	bf00      	nop
 800d8d0:	00000000 	.word	0x00000000
 800d8d4:	7ff80000 	.word	0x7ff80000

0800d8d8 <__assert_func>:
 800d8d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d8da:	4614      	mov	r4, r2
 800d8dc:	461a      	mov	r2, r3
 800d8de:	4b09      	ldr	r3, [pc, #36]	@ (800d904 <__assert_func+0x2c>)
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	4605      	mov	r5, r0
 800d8e4:	68d8      	ldr	r0, [r3, #12]
 800d8e6:	b14c      	cbz	r4, 800d8fc <__assert_func+0x24>
 800d8e8:	4b07      	ldr	r3, [pc, #28]	@ (800d908 <__assert_func+0x30>)
 800d8ea:	9100      	str	r1, [sp, #0]
 800d8ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d8f0:	4906      	ldr	r1, [pc, #24]	@ (800d90c <__assert_func+0x34>)
 800d8f2:	462b      	mov	r3, r5
 800d8f4:	f000 fba8 	bl	800e048 <fiprintf>
 800d8f8:	f000 fbb8 	bl	800e06c <abort>
 800d8fc:	4b04      	ldr	r3, [pc, #16]	@ (800d910 <__assert_func+0x38>)
 800d8fe:	461c      	mov	r4, r3
 800d900:	e7f3      	b.n	800d8ea <__assert_func+0x12>
 800d902:	bf00      	nop
 800d904:	200000a8 	.word	0x200000a8
 800d908:	0800f552 	.word	0x0800f552
 800d90c:	0800f55f 	.word	0x0800f55f
 800d910:	0800f58d 	.word	0x0800f58d

0800d914 <_calloc_r>:
 800d914:	b570      	push	{r4, r5, r6, lr}
 800d916:	fba1 5402 	umull	r5, r4, r1, r2
 800d91a:	b934      	cbnz	r4, 800d92a <_calloc_r+0x16>
 800d91c:	4629      	mov	r1, r5
 800d91e:	f7fe f813 	bl	800b948 <_malloc_r>
 800d922:	4606      	mov	r6, r0
 800d924:	b928      	cbnz	r0, 800d932 <_calloc_r+0x1e>
 800d926:	4630      	mov	r0, r6
 800d928:	bd70      	pop	{r4, r5, r6, pc}
 800d92a:	220c      	movs	r2, #12
 800d92c:	6002      	str	r2, [r0, #0]
 800d92e:	2600      	movs	r6, #0
 800d930:	e7f9      	b.n	800d926 <_calloc_r+0x12>
 800d932:	462a      	mov	r2, r5
 800d934:	4621      	mov	r1, r4
 800d936:	f7fd f8a5 	bl	800aa84 <memset>
 800d93a:	e7f4      	b.n	800d926 <_calloc_r+0x12>

0800d93c <rshift>:
 800d93c:	6903      	ldr	r3, [r0, #16]
 800d93e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d942:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d946:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d94a:	f100 0414 	add.w	r4, r0, #20
 800d94e:	dd45      	ble.n	800d9dc <rshift+0xa0>
 800d950:	f011 011f 	ands.w	r1, r1, #31
 800d954:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d958:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d95c:	d10c      	bne.n	800d978 <rshift+0x3c>
 800d95e:	f100 0710 	add.w	r7, r0, #16
 800d962:	4629      	mov	r1, r5
 800d964:	42b1      	cmp	r1, r6
 800d966:	d334      	bcc.n	800d9d2 <rshift+0x96>
 800d968:	1a9b      	subs	r3, r3, r2
 800d96a:	009b      	lsls	r3, r3, #2
 800d96c:	1eea      	subs	r2, r5, #3
 800d96e:	4296      	cmp	r6, r2
 800d970:	bf38      	it	cc
 800d972:	2300      	movcc	r3, #0
 800d974:	4423      	add	r3, r4
 800d976:	e015      	b.n	800d9a4 <rshift+0x68>
 800d978:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d97c:	f1c1 0820 	rsb	r8, r1, #32
 800d980:	40cf      	lsrs	r7, r1
 800d982:	f105 0e04 	add.w	lr, r5, #4
 800d986:	46a1      	mov	r9, r4
 800d988:	4576      	cmp	r6, lr
 800d98a:	46f4      	mov	ip, lr
 800d98c:	d815      	bhi.n	800d9ba <rshift+0x7e>
 800d98e:	1a9a      	subs	r2, r3, r2
 800d990:	0092      	lsls	r2, r2, #2
 800d992:	3a04      	subs	r2, #4
 800d994:	3501      	adds	r5, #1
 800d996:	42ae      	cmp	r6, r5
 800d998:	bf38      	it	cc
 800d99a:	2200      	movcc	r2, #0
 800d99c:	18a3      	adds	r3, r4, r2
 800d99e:	50a7      	str	r7, [r4, r2]
 800d9a0:	b107      	cbz	r7, 800d9a4 <rshift+0x68>
 800d9a2:	3304      	adds	r3, #4
 800d9a4:	1b1a      	subs	r2, r3, r4
 800d9a6:	42a3      	cmp	r3, r4
 800d9a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d9ac:	bf08      	it	eq
 800d9ae:	2300      	moveq	r3, #0
 800d9b0:	6102      	str	r2, [r0, #16]
 800d9b2:	bf08      	it	eq
 800d9b4:	6143      	streq	r3, [r0, #20]
 800d9b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d9ba:	f8dc c000 	ldr.w	ip, [ip]
 800d9be:	fa0c fc08 	lsl.w	ip, ip, r8
 800d9c2:	ea4c 0707 	orr.w	r7, ip, r7
 800d9c6:	f849 7b04 	str.w	r7, [r9], #4
 800d9ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d9ce:	40cf      	lsrs	r7, r1
 800d9d0:	e7da      	b.n	800d988 <rshift+0x4c>
 800d9d2:	f851 cb04 	ldr.w	ip, [r1], #4
 800d9d6:	f847 cf04 	str.w	ip, [r7, #4]!
 800d9da:	e7c3      	b.n	800d964 <rshift+0x28>
 800d9dc:	4623      	mov	r3, r4
 800d9de:	e7e1      	b.n	800d9a4 <rshift+0x68>

0800d9e0 <__hexdig_fun>:
 800d9e0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d9e4:	2b09      	cmp	r3, #9
 800d9e6:	d802      	bhi.n	800d9ee <__hexdig_fun+0xe>
 800d9e8:	3820      	subs	r0, #32
 800d9ea:	b2c0      	uxtb	r0, r0
 800d9ec:	4770      	bx	lr
 800d9ee:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d9f2:	2b05      	cmp	r3, #5
 800d9f4:	d801      	bhi.n	800d9fa <__hexdig_fun+0x1a>
 800d9f6:	3847      	subs	r0, #71	@ 0x47
 800d9f8:	e7f7      	b.n	800d9ea <__hexdig_fun+0xa>
 800d9fa:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d9fe:	2b05      	cmp	r3, #5
 800da00:	d801      	bhi.n	800da06 <__hexdig_fun+0x26>
 800da02:	3827      	subs	r0, #39	@ 0x27
 800da04:	e7f1      	b.n	800d9ea <__hexdig_fun+0xa>
 800da06:	2000      	movs	r0, #0
 800da08:	4770      	bx	lr
	...

0800da0c <__gethex>:
 800da0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da10:	b085      	sub	sp, #20
 800da12:	468a      	mov	sl, r1
 800da14:	9302      	str	r3, [sp, #8]
 800da16:	680b      	ldr	r3, [r1, #0]
 800da18:	9001      	str	r0, [sp, #4]
 800da1a:	4690      	mov	r8, r2
 800da1c:	1c9c      	adds	r4, r3, #2
 800da1e:	46a1      	mov	r9, r4
 800da20:	f814 0b01 	ldrb.w	r0, [r4], #1
 800da24:	2830      	cmp	r0, #48	@ 0x30
 800da26:	d0fa      	beq.n	800da1e <__gethex+0x12>
 800da28:	eba9 0303 	sub.w	r3, r9, r3
 800da2c:	f1a3 0b02 	sub.w	fp, r3, #2
 800da30:	f7ff ffd6 	bl	800d9e0 <__hexdig_fun>
 800da34:	4605      	mov	r5, r0
 800da36:	2800      	cmp	r0, #0
 800da38:	d168      	bne.n	800db0c <__gethex+0x100>
 800da3a:	49a0      	ldr	r1, [pc, #640]	@ (800dcbc <__gethex+0x2b0>)
 800da3c:	2201      	movs	r2, #1
 800da3e:	4648      	mov	r0, r9
 800da40:	f7ff fefe 	bl	800d840 <strncmp>
 800da44:	4607      	mov	r7, r0
 800da46:	2800      	cmp	r0, #0
 800da48:	d167      	bne.n	800db1a <__gethex+0x10e>
 800da4a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800da4e:	4626      	mov	r6, r4
 800da50:	f7ff ffc6 	bl	800d9e0 <__hexdig_fun>
 800da54:	2800      	cmp	r0, #0
 800da56:	d062      	beq.n	800db1e <__gethex+0x112>
 800da58:	4623      	mov	r3, r4
 800da5a:	7818      	ldrb	r0, [r3, #0]
 800da5c:	2830      	cmp	r0, #48	@ 0x30
 800da5e:	4699      	mov	r9, r3
 800da60:	f103 0301 	add.w	r3, r3, #1
 800da64:	d0f9      	beq.n	800da5a <__gethex+0x4e>
 800da66:	f7ff ffbb 	bl	800d9e0 <__hexdig_fun>
 800da6a:	fab0 f580 	clz	r5, r0
 800da6e:	096d      	lsrs	r5, r5, #5
 800da70:	f04f 0b01 	mov.w	fp, #1
 800da74:	464a      	mov	r2, r9
 800da76:	4616      	mov	r6, r2
 800da78:	3201      	adds	r2, #1
 800da7a:	7830      	ldrb	r0, [r6, #0]
 800da7c:	f7ff ffb0 	bl	800d9e0 <__hexdig_fun>
 800da80:	2800      	cmp	r0, #0
 800da82:	d1f8      	bne.n	800da76 <__gethex+0x6a>
 800da84:	498d      	ldr	r1, [pc, #564]	@ (800dcbc <__gethex+0x2b0>)
 800da86:	2201      	movs	r2, #1
 800da88:	4630      	mov	r0, r6
 800da8a:	f7ff fed9 	bl	800d840 <strncmp>
 800da8e:	2800      	cmp	r0, #0
 800da90:	d13f      	bne.n	800db12 <__gethex+0x106>
 800da92:	b944      	cbnz	r4, 800daa6 <__gethex+0x9a>
 800da94:	1c74      	adds	r4, r6, #1
 800da96:	4622      	mov	r2, r4
 800da98:	4616      	mov	r6, r2
 800da9a:	3201      	adds	r2, #1
 800da9c:	7830      	ldrb	r0, [r6, #0]
 800da9e:	f7ff ff9f 	bl	800d9e0 <__hexdig_fun>
 800daa2:	2800      	cmp	r0, #0
 800daa4:	d1f8      	bne.n	800da98 <__gethex+0x8c>
 800daa6:	1ba4      	subs	r4, r4, r6
 800daa8:	00a7      	lsls	r7, r4, #2
 800daaa:	7833      	ldrb	r3, [r6, #0]
 800daac:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800dab0:	2b50      	cmp	r3, #80	@ 0x50
 800dab2:	d13e      	bne.n	800db32 <__gethex+0x126>
 800dab4:	7873      	ldrb	r3, [r6, #1]
 800dab6:	2b2b      	cmp	r3, #43	@ 0x2b
 800dab8:	d033      	beq.n	800db22 <__gethex+0x116>
 800daba:	2b2d      	cmp	r3, #45	@ 0x2d
 800dabc:	d034      	beq.n	800db28 <__gethex+0x11c>
 800dabe:	1c71      	adds	r1, r6, #1
 800dac0:	2400      	movs	r4, #0
 800dac2:	7808      	ldrb	r0, [r1, #0]
 800dac4:	f7ff ff8c 	bl	800d9e0 <__hexdig_fun>
 800dac8:	1e43      	subs	r3, r0, #1
 800daca:	b2db      	uxtb	r3, r3
 800dacc:	2b18      	cmp	r3, #24
 800dace:	d830      	bhi.n	800db32 <__gethex+0x126>
 800dad0:	f1a0 0210 	sub.w	r2, r0, #16
 800dad4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dad8:	f7ff ff82 	bl	800d9e0 <__hexdig_fun>
 800dadc:	f100 3cff 	add.w	ip, r0, #4294967295
 800dae0:	fa5f fc8c 	uxtb.w	ip, ip
 800dae4:	f1bc 0f18 	cmp.w	ip, #24
 800dae8:	f04f 030a 	mov.w	r3, #10
 800daec:	d91e      	bls.n	800db2c <__gethex+0x120>
 800daee:	b104      	cbz	r4, 800daf2 <__gethex+0xe6>
 800daf0:	4252      	negs	r2, r2
 800daf2:	4417      	add	r7, r2
 800daf4:	f8ca 1000 	str.w	r1, [sl]
 800daf8:	b1ed      	cbz	r5, 800db36 <__gethex+0x12a>
 800dafa:	f1bb 0f00 	cmp.w	fp, #0
 800dafe:	bf0c      	ite	eq
 800db00:	2506      	moveq	r5, #6
 800db02:	2500      	movne	r5, #0
 800db04:	4628      	mov	r0, r5
 800db06:	b005      	add	sp, #20
 800db08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db0c:	2500      	movs	r5, #0
 800db0e:	462c      	mov	r4, r5
 800db10:	e7b0      	b.n	800da74 <__gethex+0x68>
 800db12:	2c00      	cmp	r4, #0
 800db14:	d1c7      	bne.n	800daa6 <__gethex+0x9a>
 800db16:	4627      	mov	r7, r4
 800db18:	e7c7      	b.n	800daaa <__gethex+0x9e>
 800db1a:	464e      	mov	r6, r9
 800db1c:	462f      	mov	r7, r5
 800db1e:	2501      	movs	r5, #1
 800db20:	e7c3      	b.n	800daaa <__gethex+0x9e>
 800db22:	2400      	movs	r4, #0
 800db24:	1cb1      	adds	r1, r6, #2
 800db26:	e7cc      	b.n	800dac2 <__gethex+0xb6>
 800db28:	2401      	movs	r4, #1
 800db2a:	e7fb      	b.n	800db24 <__gethex+0x118>
 800db2c:	fb03 0002 	mla	r0, r3, r2, r0
 800db30:	e7ce      	b.n	800dad0 <__gethex+0xc4>
 800db32:	4631      	mov	r1, r6
 800db34:	e7de      	b.n	800daf4 <__gethex+0xe8>
 800db36:	eba6 0309 	sub.w	r3, r6, r9
 800db3a:	3b01      	subs	r3, #1
 800db3c:	4629      	mov	r1, r5
 800db3e:	2b07      	cmp	r3, #7
 800db40:	dc0a      	bgt.n	800db58 <__gethex+0x14c>
 800db42:	9801      	ldr	r0, [sp, #4]
 800db44:	f7fd ff8c 	bl	800ba60 <_Balloc>
 800db48:	4604      	mov	r4, r0
 800db4a:	b940      	cbnz	r0, 800db5e <__gethex+0x152>
 800db4c:	4b5c      	ldr	r3, [pc, #368]	@ (800dcc0 <__gethex+0x2b4>)
 800db4e:	4602      	mov	r2, r0
 800db50:	21e4      	movs	r1, #228	@ 0xe4
 800db52:	485c      	ldr	r0, [pc, #368]	@ (800dcc4 <__gethex+0x2b8>)
 800db54:	f7ff fec0 	bl	800d8d8 <__assert_func>
 800db58:	3101      	adds	r1, #1
 800db5a:	105b      	asrs	r3, r3, #1
 800db5c:	e7ef      	b.n	800db3e <__gethex+0x132>
 800db5e:	f100 0a14 	add.w	sl, r0, #20
 800db62:	2300      	movs	r3, #0
 800db64:	4655      	mov	r5, sl
 800db66:	469b      	mov	fp, r3
 800db68:	45b1      	cmp	r9, r6
 800db6a:	d337      	bcc.n	800dbdc <__gethex+0x1d0>
 800db6c:	f845 bb04 	str.w	fp, [r5], #4
 800db70:	eba5 050a 	sub.w	r5, r5, sl
 800db74:	10ad      	asrs	r5, r5, #2
 800db76:	6125      	str	r5, [r4, #16]
 800db78:	4658      	mov	r0, fp
 800db7a:	f7fe f863 	bl	800bc44 <__hi0bits>
 800db7e:	016d      	lsls	r5, r5, #5
 800db80:	f8d8 6000 	ldr.w	r6, [r8]
 800db84:	1a2d      	subs	r5, r5, r0
 800db86:	42b5      	cmp	r5, r6
 800db88:	dd54      	ble.n	800dc34 <__gethex+0x228>
 800db8a:	1bad      	subs	r5, r5, r6
 800db8c:	4629      	mov	r1, r5
 800db8e:	4620      	mov	r0, r4
 800db90:	f7fe fbef 	bl	800c372 <__any_on>
 800db94:	4681      	mov	r9, r0
 800db96:	b178      	cbz	r0, 800dbb8 <__gethex+0x1ac>
 800db98:	1e6b      	subs	r3, r5, #1
 800db9a:	1159      	asrs	r1, r3, #5
 800db9c:	f003 021f 	and.w	r2, r3, #31
 800dba0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800dba4:	f04f 0901 	mov.w	r9, #1
 800dba8:	fa09 f202 	lsl.w	r2, r9, r2
 800dbac:	420a      	tst	r2, r1
 800dbae:	d003      	beq.n	800dbb8 <__gethex+0x1ac>
 800dbb0:	454b      	cmp	r3, r9
 800dbb2:	dc36      	bgt.n	800dc22 <__gethex+0x216>
 800dbb4:	f04f 0902 	mov.w	r9, #2
 800dbb8:	4629      	mov	r1, r5
 800dbba:	4620      	mov	r0, r4
 800dbbc:	f7ff febe 	bl	800d93c <rshift>
 800dbc0:	442f      	add	r7, r5
 800dbc2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dbc6:	42bb      	cmp	r3, r7
 800dbc8:	da42      	bge.n	800dc50 <__gethex+0x244>
 800dbca:	9801      	ldr	r0, [sp, #4]
 800dbcc:	4621      	mov	r1, r4
 800dbce:	f7fd ff87 	bl	800bae0 <_Bfree>
 800dbd2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	6013      	str	r3, [r2, #0]
 800dbd8:	25a3      	movs	r5, #163	@ 0xa3
 800dbda:	e793      	b.n	800db04 <__gethex+0xf8>
 800dbdc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800dbe0:	2a2e      	cmp	r2, #46	@ 0x2e
 800dbe2:	d012      	beq.n	800dc0a <__gethex+0x1fe>
 800dbe4:	2b20      	cmp	r3, #32
 800dbe6:	d104      	bne.n	800dbf2 <__gethex+0x1e6>
 800dbe8:	f845 bb04 	str.w	fp, [r5], #4
 800dbec:	f04f 0b00 	mov.w	fp, #0
 800dbf0:	465b      	mov	r3, fp
 800dbf2:	7830      	ldrb	r0, [r6, #0]
 800dbf4:	9303      	str	r3, [sp, #12]
 800dbf6:	f7ff fef3 	bl	800d9e0 <__hexdig_fun>
 800dbfa:	9b03      	ldr	r3, [sp, #12]
 800dbfc:	f000 000f 	and.w	r0, r0, #15
 800dc00:	4098      	lsls	r0, r3
 800dc02:	ea4b 0b00 	orr.w	fp, fp, r0
 800dc06:	3304      	adds	r3, #4
 800dc08:	e7ae      	b.n	800db68 <__gethex+0x15c>
 800dc0a:	45b1      	cmp	r9, r6
 800dc0c:	d8ea      	bhi.n	800dbe4 <__gethex+0x1d8>
 800dc0e:	492b      	ldr	r1, [pc, #172]	@ (800dcbc <__gethex+0x2b0>)
 800dc10:	9303      	str	r3, [sp, #12]
 800dc12:	2201      	movs	r2, #1
 800dc14:	4630      	mov	r0, r6
 800dc16:	f7ff fe13 	bl	800d840 <strncmp>
 800dc1a:	9b03      	ldr	r3, [sp, #12]
 800dc1c:	2800      	cmp	r0, #0
 800dc1e:	d1e1      	bne.n	800dbe4 <__gethex+0x1d8>
 800dc20:	e7a2      	b.n	800db68 <__gethex+0x15c>
 800dc22:	1ea9      	subs	r1, r5, #2
 800dc24:	4620      	mov	r0, r4
 800dc26:	f7fe fba4 	bl	800c372 <__any_on>
 800dc2a:	2800      	cmp	r0, #0
 800dc2c:	d0c2      	beq.n	800dbb4 <__gethex+0x1a8>
 800dc2e:	f04f 0903 	mov.w	r9, #3
 800dc32:	e7c1      	b.n	800dbb8 <__gethex+0x1ac>
 800dc34:	da09      	bge.n	800dc4a <__gethex+0x23e>
 800dc36:	1b75      	subs	r5, r6, r5
 800dc38:	4621      	mov	r1, r4
 800dc3a:	9801      	ldr	r0, [sp, #4]
 800dc3c:	462a      	mov	r2, r5
 800dc3e:	f7fe f95f 	bl	800bf00 <__lshift>
 800dc42:	1b7f      	subs	r7, r7, r5
 800dc44:	4604      	mov	r4, r0
 800dc46:	f100 0a14 	add.w	sl, r0, #20
 800dc4a:	f04f 0900 	mov.w	r9, #0
 800dc4e:	e7b8      	b.n	800dbc2 <__gethex+0x1b6>
 800dc50:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800dc54:	42bd      	cmp	r5, r7
 800dc56:	dd6f      	ble.n	800dd38 <__gethex+0x32c>
 800dc58:	1bed      	subs	r5, r5, r7
 800dc5a:	42ae      	cmp	r6, r5
 800dc5c:	dc34      	bgt.n	800dcc8 <__gethex+0x2bc>
 800dc5e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dc62:	2b02      	cmp	r3, #2
 800dc64:	d022      	beq.n	800dcac <__gethex+0x2a0>
 800dc66:	2b03      	cmp	r3, #3
 800dc68:	d024      	beq.n	800dcb4 <__gethex+0x2a8>
 800dc6a:	2b01      	cmp	r3, #1
 800dc6c:	d115      	bne.n	800dc9a <__gethex+0x28e>
 800dc6e:	42ae      	cmp	r6, r5
 800dc70:	d113      	bne.n	800dc9a <__gethex+0x28e>
 800dc72:	2e01      	cmp	r6, #1
 800dc74:	d10b      	bne.n	800dc8e <__gethex+0x282>
 800dc76:	9a02      	ldr	r2, [sp, #8]
 800dc78:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dc7c:	6013      	str	r3, [r2, #0]
 800dc7e:	2301      	movs	r3, #1
 800dc80:	6123      	str	r3, [r4, #16]
 800dc82:	f8ca 3000 	str.w	r3, [sl]
 800dc86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dc88:	2562      	movs	r5, #98	@ 0x62
 800dc8a:	601c      	str	r4, [r3, #0]
 800dc8c:	e73a      	b.n	800db04 <__gethex+0xf8>
 800dc8e:	1e71      	subs	r1, r6, #1
 800dc90:	4620      	mov	r0, r4
 800dc92:	f7fe fb6e 	bl	800c372 <__any_on>
 800dc96:	2800      	cmp	r0, #0
 800dc98:	d1ed      	bne.n	800dc76 <__gethex+0x26a>
 800dc9a:	9801      	ldr	r0, [sp, #4]
 800dc9c:	4621      	mov	r1, r4
 800dc9e:	f7fd ff1f 	bl	800bae0 <_Bfree>
 800dca2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dca4:	2300      	movs	r3, #0
 800dca6:	6013      	str	r3, [r2, #0]
 800dca8:	2550      	movs	r5, #80	@ 0x50
 800dcaa:	e72b      	b.n	800db04 <__gethex+0xf8>
 800dcac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d1f3      	bne.n	800dc9a <__gethex+0x28e>
 800dcb2:	e7e0      	b.n	800dc76 <__gethex+0x26a>
 800dcb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d1dd      	bne.n	800dc76 <__gethex+0x26a>
 800dcba:	e7ee      	b.n	800dc9a <__gethex+0x28e>
 800dcbc:	0800f537 	.word	0x0800f537
 800dcc0:	0800f4cd 	.word	0x0800f4cd
 800dcc4:	0800f58e 	.word	0x0800f58e
 800dcc8:	1e6f      	subs	r7, r5, #1
 800dcca:	f1b9 0f00 	cmp.w	r9, #0
 800dcce:	d130      	bne.n	800dd32 <__gethex+0x326>
 800dcd0:	b127      	cbz	r7, 800dcdc <__gethex+0x2d0>
 800dcd2:	4639      	mov	r1, r7
 800dcd4:	4620      	mov	r0, r4
 800dcd6:	f7fe fb4c 	bl	800c372 <__any_on>
 800dcda:	4681      	mov	r9, r0
 800dcdc:	117a      	asrs	r2, r7, #5
 800dcde:	2301      	movs	r3, #1
 800dce0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800dce4:	f007 071f 	and.w	r7, r7, #31
 800dce8:	40bb      	lsls	r3, r7
 800dcea:	4213      	tst	r3, r2
 800dcec:	4629      	mov	r1, r5
 800dcee:	4620      	mov	r0, r4
 800dcf0:	bf18      	it	ne
 800dcf2:	f049 0902 	orrne.w	r9, r9, #2
 800dcf6:	f7ff fe21 	bl	800d93c <rshift>
 800dcfa:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800dcfe:	1b76      	subs	r6, r6, r5
 800dd00:	2502      	movs	r5, #2
 800dd02:	f1b9 0f00 	cmp.w	r9, #0
 800dd06:	d047      	beq.n	800dd98 <__gethex+0x38c>
 800dd08:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dd0c:	2b02      	cmp	r3, #2
 800dd0e:	d015      	beq.n	800dd3c <__gethex+0x330>
 800dd10:	2b03      	cmp	r3, #3
 800dd12:	d017      	beq.n	800dd44 <__gethex+0x338>
 800dd14:	2b01      	cmp	r3, #1
 800dd16:	d109      	bne.n	800dd2c <__gethex+0x320>
 800dd18:	f019 0f02 	tst.w	r9, #2
 800dd1c:	d006      	beq.n	800dd2c <__gethex+0x320>
 800dd1e:	f8da 3000 	ldr.w	r3, [sl]
 800dd22:	ea49 0903 	orr.w	r9, r9, r3
 800dd26:	f019 0f01 	tst.w	r9, #1
 800dd2a:	d10e      	bne.n	800dd4a <__gethex+0x33e>
 800dd2c:	f045 0510 	orr.w	r5, r5, #16
 800dd30:	e032      	b.n	800dd98 <__gethex+0x38c>
 800dd32:	f04f 0901 	mov.w	r9, #1
 800dd36:	e7d1      	b.n	800dcdc <__gethex+0x2d0>
 800dd38:	2501      	movs	r5, #1
 800dd3a:	e7e2      	b.n	800dd02 <__gethex+0x2f6>
 800dd3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dd3e:	f1c3 0301 	rsb	r3, r3, #1
 800dd42:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dd44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d0f0      	beq.n	800dd2c <__gethex+0x320>
 800dd4a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dd4e:	f104 0314 	add.w	r3, r4, #20
 800dd52:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dd56:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dd5a:	f04f 0c00 	mov.w	ip, #0
 800dd5e:	4618      	mov	r0, r3
 800dd60:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd64:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dd68:	d01b      	beq.n	800dda2 <__gethex+0x396>
 800dd6a:	3201      	adds	r2, #1
 800dd6c:	6002      	str	r2, [r0, #0]
 800dd6e:	2d02      	cmp	r5, #2
 800dd70:	f104 0314 	add.w	r3, r4, #20
 800dd74:	d13c      	bne.n	800ddf0 <__gethex+0x3e4>
 800dd76:	f8d8 2000 	ldr.w	r2, [r8]
 800dd7a:	3a01      	subs	r2, #1
 800dd7c:	42b2      	cmp	r2, r6
 800dd7e:	d109      	bne.n	800dd94 <__gethex+0x388>
 800dd80:	1171      	asrs	r1, r6, #5
 800dd82:	2201      	movs	r2, #1
 800dd84:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dd88:	f006 061f 	and.w	r6, r6, #31
 800dd8c:	fa02 f606 	lsl.w	r6, r2, r6
 800dd90:	421e      	tst	r6, r3
 800dd92:	d13a      	bne.n	800de0a <__gethex+0x3fe>
 800dd94:	f045 0520 	orr.w	r5, r5, #32
 800dd98:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd9a:	601c      	str	r4, [r3, #0]
 800dd9c:	9b02      	ldr	r3, [sp, #8]
 800dd9e:	601f      	str	r7, [r3, #0]
 800dda0:	e6b0      	b.n	800db04 <__gethex+0xf8>
 800dda2:	4299      	cmp	r1, r3
 800dda4:	f843 cc04 	str.w	ip, [r3, #-4]
 800dda8:	d8d9      	bhi.n	800dd5e <__gethex+0x352>
 800ddaa:	68a3      	ldr	r3, [r4, #8]
 800ddac:	459b      	cmp	fp, r3
 800ddae:	db17      	blt.n	800dde0 <__gethex+0x3d4>
 800ddb0:	6861      	ldr	r1, [r4, #4]
 800ddb2:	9801      	ldr	r0, [sp, #4]
 800ddb4:	3101      	adds	r1, #1
 800ddb6:	f7fd fe53 	bl	800ba60 <_Balloc>
 800ddba:	4681      	mov	r9, r0
 800ddbc:	b918      	cbnz	r0, 800ddc6 <__gethex+0x3ba>
 800ddbe:	4b1a      	ldr	r3, [pc, #104]	@ (800de28 <__gethex+0x41c>)
 800ddc0:	4602      	mov	r2, r0
 800ddc2:	2184      	movs	r1, #132	@ 0x84
 800ddc4:	e6c5      	b.n	800db52 <__gethex+0x146>
 800ddc6:	6922      	ldr	r2, [r4, #16]
 800ddc8:	3202      	adds	r2, #2
 800ddca:	f104 010c 	add.w	r1, r4, #12
 800ddce:	0092      	lsls	r2, r2, #2
 800ddd0:	300c      	adds	r0, #12
 800ddd2:	f7fc fed6 	bl	800ab82 <memcpy>
 800ddd6:	4621      	mov	r1, r4
 800ddd8:	9801      	ldr	r0, [sp, #4]
 800ddda:	f7fd fe81 	bl	800bae0 <_Bfree>
 800ddde:	464c      	mov	r4, r9
 800dde0:	6923      	ldr	r3, [r4, #16]
 800dde2:	1c5a      	adds	r2, r3, #1
 800dde4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dde8:	6122      	str	r2, [r4, #16]
 800ddea:	2201      	movs	r2, #1
 800ddec:	615a      	str	r2, [r3, #20]
 800ddee:	e7be      	b.n	800dd6e <__gethex+0x362>
 800ddf0:	6922      	ldr	r2, [r4, #16]
 800ddf2:	455a      	cmp	r2, fp
 800ddf4:	dd0b      	ble.n	800de0e <__gethex+0x402>
 800ddf6:	2101      	movs	r1, #1
 800ddf8:	4620      	mov	r0, r4
 800ddfa:	f7ff fd9f 	bl	800d93c <rshift>
 800ddfe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800de02:	3701      	adds	r7, #1
 800de04:	42bb      	cmp	r3, r7
 800de06:	f6ff aee0 	blt.w	800dbca <__gethex+0x1be>
 800de0a:	2501      	movs	r5, #1
 800de0c:	e7c2      	b.n	800dd94 <__gethex+0x388>
 800de0e:	f016 061f 	ands.w	r6, r6, #31
 800de12:	d0fa      	beq.n	800de0a <__gethex+0x3fe>
 800de14:	4453      	add	r3, sl
 800de16:	f1c6 0620 	rsb	r6, r6, #32
 800de1a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800de1e:	f7fd ff11 	bl	800bc44 <__hi0bits>
 800de22:	42b0      	cmp	r0, r6
 800de24:	dbe7      	blt.n	800ddf6 <__gethex+0x3ea>
 800de26:	e7f0      	b.n	800de0a <__gethex+0x3fe>
 800de28:	0800f4cd 	.word	0x0800f4cd

0800de2c <L_shift>:
 800de2c:	f1c2 0208 	rsb	r2, r2, #8
 800de30:	0092      	lsls	r2, r2, #2
 800de32:	b570      	push	{r4, r5, r6, lr}
 800de34:	f1c2 0620 	rsb	r6, r2, #32
 800de38:	6843      	ldr	r3, [r0, #4]
 800de3a:	6804      	ldr	r4, [r0, #0]
 800de3c:	fa03 f506 	lsl.w	r5, r3, r6
 800de40:	432c      	orrs	r4, r5
 800de42:	40d3      	lsrs	r3, r2
 800de44:	6004      	str	r4, [r0, #0]
 800de46:	f840 3f04 	str.w	r3, [r0, #4]!
 800de4a:	4288      	cmp	r0, r1
 800de4c:	d3f4      	bcc.n	800de38 <L_shift+0xc>
 800de4e:	bd70      	pop	{r4, r5, r6, pc}

0800de50 <__match>:
 800de50:	b530      	push	{r4, r5, lr}
 800de52:	6803      	ldr	r3, [r0, #0]
 800de54:	3301      	adds	r3, #1
 800de56:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de5a:	b914      	cbnz	r4, 800de62 <__match+0x12>
 800de5c:	6003      	str	r3, [r0, #0]
 800de5e:	2001      	movs	r0, #1
 800de60:	bd30      	pop	{r4, r5, pc}
 800de62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de66:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800de6a:	2d19      	cmp	r5, #25
 800de6c:	bf98      	it	ls
 800de6e:	3220      	addls	r2, #32
 800de70:	42a2      	cmp	r2, r4
 800de72:	d0f0      	beq.n	800de56 <__match+0x6>
 800de74:	2000      	movs	r0, #0
 800de76:	e7f3      	b.n	800de60 <__match+0x10>

0800de78 <__hexnan>:
 800de78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de7c:	680b      	ldr	r3, [r1, #0]
 800de7e:	6801      	ldr	r1, [r0, #0]
 800de80:	115e      	asrs	r6, r3, #5
 800de82:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800de86:	f013 031f 	ands.w	r3, r3, #31
 800de8a:	b087      	sub	sp, #28
 800de8c:	bf18      	it	ne
 800de8e:	3604      	addne	r6, #4
 800de90:	2500      	movs	r5, #0
 800de92:	1f37      	subs	r7, r6, #4
 800de94:	4682      	mov	sl, r0
 800de96:	4690      	mov	r8, r2
 800de98:	9301      	str	r3, [sp, #4]
 800de9a:	f846 5c04 	str.w	r5, [r6, #-4]
 800de9e:	46b9      	mov	r9, r7
 800dea0:	463c      	mov	r4, r7
 800dea2:	9502      	str	r5, [sp, #8]
 800dea4:	46ab      	mov	fp, r5
 800dea6:	784a      	ldrb	r2, [r1, #1]
 800dea8:	1c4b      	adds	r3, r1, #1
 800deaa:	9303      	str	r3, [sp, #12]
 800deac:	b342      	cbz	r2, 800df00 <__hexnan+0x88>
 800deae:	4610      	mov	r0, r2
 800deb0:	9105      	str	r1, [sp, #20]
 800deb2:	9204      	str	r2, [sp, #16]
 800deb4:	f7ff fd94 	bl	800d9e0 <__hexdig_fun>
 800deb8:	2800      	cmp	r0, #0
 800deba:	d151      	bne.n	800df60 <__hexnan+0xe8>
 800debc:	9a04      	ldr	r2, [sp, #16]
 800debe:	9905      	ldr	r1, [sp, #20]
 800dec0:	2a20      	cmp	r2, #32
 800dec2:	d818      	bhi.n	800def6 <__hexnan+0x7e>
 800dec4:	9b02      	ldr	r3, [sp, #8]
 800dec6:	459b      	cmp	fp, r3
 800dec8:	dd13      	ble.n	800def2 <__hexnan+0x7a>
 800deca:	454c      	cmp	r4, r9
 800decc:	d206      	bcs.n	800dedc <__hexnan+0x64>
 800dece:	2d07      	cmp	r5, #7
 800ded0:	dc04      	bgt.n	800dedc <__hexnan+0x64>
 800ded2:	462a      	mov	r2, r5
 800ded4:	4649      	mov	r1, r9
 800ded6:	4620      	mov	r0, r4
 800ded8:	f7ff ffa8 	bl	800de2c <L_shift>
 800dedc:	4544      	cmp	r4, r8
 800dede:	d952      	bls.n	800df86 <__hexnan+0x10e>
 800dee0:	2300      	movs	r3, #0
 800dee2:	f1a4 0904 	sub.w	r9, r4, #4
 800dee6:	f844 3c04 	str.w	r3, [r4, #-4]
 800deea:	f8cd b008 	str.w	fp, [sp, #8]
 800deee:	464c      	mov	r4, r9
 800def0:	461d      	mov	r5, r3
 800def2:	9903      	ldr	r1, [sp, #12]
 800def4:	e7d7      	b.n	800dea6 <__hexnan+0x2e>
 800def6:	2a29      	cmp	r2, #41	@ 0x29
 800def8:	d157      	bne.n	800dfaa <__hexnan+0x132>
 800defa:	3102      	adds	r1, #2
 800defc:	f8ca 1000 	str.w	r1, [sl]
 800df00:	f1bb 0f00 	cmp.w	fp, #0
 800df04:	d051      	beq.n	800dfaa <__hexnan+0x132>
 800df06:	454c      	cmp	r4, r9
 800df08:	d206      	bcs.n	800df18 <__hexnan+0xa0>
 800df0a:	2d07      	cmp	r5, #7
 800df0c:	dc04      	bgt.n	800df18 <__hexnan+0xa0>
 800df0e:	462a      	mov	r2, r5
 800df10:	4649      	mov	r1, r9
 800df12:	4620      	mov	r0, r4
 800df14:	f7ff ff8a 	bl	800de2c <L_shift>
 800df18:	4544      	cmp	r4, r8
 800df1a:	d936      	bls.n	800df8a <__hexnan+0x112>
 800df1c:	f1a8 0204 	sub.w	r2, r8, #4
 800df20:	4623      	mov	r3, r4
 800df22:	f853 1b04 	ldr.w	r1, [r3], #4
 800df26:	f842 1f04 	str.w	r1, [r2, #4]!
 800df2a:	429f      	cmp	r7, r3
 800df2c:	d2f9      	bcs.n	800df22 <__hexnan+0xaa>
 800df2e:	1b3b      	subs	r3, r7, r4
 800df30:	f023 0303 	bic.w	r3, r3, #3
 800df34:	3304      	adds	r3, #4
 800df36:	3401      	adds	r4, #1
 800df38:	3e03      	subs	r6, #3
 800df3a:	42b4      	cmp	r4, r6
 800df3c:	bf88      	it	hi
 800df3e:	2304      	movhi	r3, #4
 800df40:	4443      	add	r3, r8
 800df42:	2200      	movs	r2, #0
 800df44:	f843 2b04 	str.w	r2, [r3], #4
 800df48:	429f      	cmp	r7, r3
 800df4a:	d2fb      	bcs.n	800df44 <__hexnan+0xcc>
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	b91b      	cbnz	r3, 800df58 <__hexnan+0xe0>
 800df50:	4547      	cmp	r7, r8
 800df52:	d128      	bne.n	800dfa6 <__hexnan+0x12e>
 800df54:	2301      	movs	r3, #1
 800df56:	603b      	str	r3, [r7, #0]
 800df58:	2005      	movs	r0, #5
 800df5a:	b007      	add	sp, #28
 800df5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df60:	3501      	adds	r5, #1
 800df62:	2d08      	cmp	r5, #8
 800df64:	f10b 0b01 	add.w	fp, fp, #1
 800df68:	dd06      	ble.n	800df78 <__hexnan+0x100>
 800df6a:	4544      	cmp	r4, r8
 800df6c:	d9c1      	bls.n	800def2 <__hexnan+0x7a>
 800df6e:	2300      	movs	r3, #0
 800df70:	f844 3c04 	str.w	r3, [r4, #-4]
 800df74:	2501      	movs	r5, #1
 800df76:	3c04      	subs	r4, #4
 800df78:	6822      	ldr	r2, [r4, #0]
 800df7a:	f000 000f 	and.w	r0, r0, #15
 800df7e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800df82:	6020      	str	r0, [r4, #0]
 800df84:	e7b5      	b.n	800def2 <__hexnan+0x7a>
 800df86:	2508      	movs	r5, #8
 800df88:	e7b3      	b.n	800def2 <__hexnan+0x7a>
 800df8a:	9b01      	ldr	r3, [sp, #4]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	d0dd      	beq.n	800df4c <__hexnan+0xd4>
 800df90:	f1c3 0320 	rsb	r3, r3, #32
 800df94:	f04f 32ff 	mov.w	r2, #4294967295
 800df98:	40da      	lsrs	r2, r3
 800df9a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800df9e:	4013      	ands	r3, r2
 800dfa0:	f846 3c04 	str.w	r3, [r6, #-4]
 800dfa4:	e7d2      	b.n	800df4c <__hexnan+0xd4>
 800dfa6:	3f04      	subs	r7, #4
 800dfa8:	e7d0      	b.n	800df4c <__hexnan+0xd4>
 800dfaa:	2004      	movs	r0, #4
 800dfac:	e7d5      	b.n	800df5a <__hexnan+0xe2>

0800dfae <__ascii_mbtowc>:
 800dfae:	b082      	sub	sp, #8
 800dfb0:	b901      	cbnz	r1, 800dfb4 <__ascii_mbtowc+0x6>
 800dfb2:	a901      	add	r1, sp, #4
 800dfb4:	b142      	cbz	r2, 800dfc8 <__ascii_mbtowc+0x1a>
 800dfb6:	b14b      	cbz	r3, 800dfcc <__ascii_mbtowc+0x1e>
 800dfb8:	7813      	ldrb	r3, [r2, #0]
 800dfba:	600b      	str	r3, [r1, #0]
 800dfbc:	7812      	ldrb	r2, [r2, #0]
 800dfbe:	1e10      	subs	r0, r2, #0
 800dfc0:	bf18      	it	ne
 800dfc2:	2001      	movne	r0, #1
 800dfc4:	b002      	add	sp, #8
 800dfc6:	4770      	bx	lr
 800dfc8:	4610      	mov	r0, r2
 800dfca:	e7fb      	b.n	800dfc4 <__ascii_mbtowc+0x16>
 800dfcc:	f06f 0001 	mvn.w	r0, #1
 800dfd0:	e7f8      	b.n	800dfc4 <__ascii_mbtowc+0x16>

0800dfd2 <_realloc_r>:
 800dfd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dfd6:	4607      	mov	r7, r0
 800dfd8:	4614      	mov	r4, r2
 800dfda:	460d      	mov	r5, r1
 800dfdc:	b921      	cbnz	r1, 800dfe8 <_realloc_r+0x16>
 800dfde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dfe2:	4611      	mov	r1, r2
 800dfe4:	f7fd bcb0 	b.w	800b948 <_malloc_r>
 800dfe8:	b92a      	cbnz	r2, 800dff6 <_realloc_r+0x24>
 800dfea:	f7fd fc39 	bl	800b860 <_free_r>
 800dfee:	4625      	mov	r5, r4
 800dff0:	4628      	mov	r0, r5
 800dff2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dff6:	f000 f840 	bl	800e07a <_malloc_usable_size_r>
 800dffa:	4284      	cmp	r4, r0
 800dffc:	4606      	mov	r6, r0
 800dffe:	d802      	bhi.n	800e006 <_realloc_r+0x34>
 800e000:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e004:	d8f4      	bhi.n	800dff0 <_realloc_r+0x1e>
 800e006:	4621      	mov	r1, r4
 800e008:	4638      	mov	r0, r7
 800e00a:	f7fd fc9d 	bl	800b948 <_malloc_r>
 800e00e:	4680      	mov	r8, r0
 800e010:	b908      	cbnz	r0, 800e016 <_realloc_r+0x44>
 800e012:	4645      	mov	r5, r8
 800e014:	e7ec      	b.n	800dff0 <_realloc_r+0x1e>
 800e016:	42b4      	cmp	r4, r6
 800e018:	4622      	mov	r2, r4
 800e01a:	4629      	mov	r1, r5
 800e01c:	bf28      	it	cs
 800e01e:	4632      	movcs	r2, r6
 800e020:	f7fc fdaf 	bl	800ab82 <memcpy>
 800e024:	4629      	mov	r1, r5
 800e026:	4638      	mov	r0, r7
 800e028:	f7fd fc1a 	bl	800b860 <_free_r>
 800e02c:	e7f1      	b.n	800e012 <_realloc_r+0x40>

0800e02e <__ascii_wctomb>:
 800e02e:	4603      	mov	r3, r0
 800e030:	4608      	mov	r0, r1
 800e032:	b141      	cbz	r1, 800e046 <__ascii_wctomb+0x18>
 800e034:	2aff      	cmp	r2, #255	@ 0xff
 800e036:	d904      	bls.n	800e042 <__ascii_wctomb+0x14>
 800e038:	228a      	movs	r2, #138	@ 0x8a
 800e03a:	601a      	str	r2, [r3, #0]
 800e03c:	f04f 30ff 	mov.w	r0, #4294967295
 800e040:	4770      	bx	lr
 800e042:	700a      	strb	r2, [r1, #0]
 800e044:	2001      	movs	r0, #1
 800e046:	4770      	bx	lr

0800e048 <fiprintf>:
 800e048:	b40e      	push	{r1, r2, r3}
 800e04a:	b503      	push	{r0, r1, lr}
 800e04c:	4601      	mov	r1, r0
 800e04e:	ab03      	add	r3, sp, #12
 800e050:	4805      	ldr	r0, [pc, #20]	@ (800e068 <fiprintf+0x20>)
 800e052:	f853 2b04 	ldr.w	r2, [r3], #4
 800e056:	6800      	ldr	r0, [r0, #0]
 800e058:	9301      	str	r3, [sp, #4]
 800e05a:	f7ff f9b1 	bl	800d3c0 <_vfiprintf_r>
 800e05e:	b002      	add	sp, #8
 800e060:	f85d eb04 	ldr.w	lr, [sp], #4
 800e064:	b003      	add	sp, #12
 800e066:	4770      	bx	lr
 800e068:	200000a8 	.word	0x200000a8

0800e06c <abort>:
 800e06c:	b508      	push	{r3, lr}
 800e06e:	2006      	movs	r0, #6
 800e070:	f000 f834 	bl	800e0dc <raise>
 800e074:	2001      	movs	r0, #1
 800e076:	f7f6 ff7f 	bl	8004f78 <_exit>

0800e07a <_malloc_usable_size_r>:
 800e07a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e07e:	1f18      	subs	r0, r3, #4
 800e080:	2b00      	cmp	r3, #0
 800e082:	bfbc      	itt	lt
 800e084:	580b      	ldrlt	r3, [r1, r0]
 800e086:	18c0      	addlt	r0, r0, r3
 800e088:	4770      	bx	lr

0800e08a <_raise_r>:
 800e08a:	291f      	cmp	r1, #31
 800e08c:	b538      	push	{r3, r4, r5, lr}
 800e08e:	4605      	mov	r5, r0
 800e090:	460c      	mov	r4, r1
 800e092:	d904      	bls.n	800e09e <_raise_r+0x14>
 800e094:	2316      	movs	r3, #22
 800e096:	6003      	str	r3, [r0, #0]
 800e098:	f04f 30ff 	mov.w	r0, #4294967295
 800e09c:	bd38      	pop	{r3, r4, r5, pc}
 800e09e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e0a0:	b112      	cbz	r2, 800e0a8 <_raise_r+0x1e>
 800e0a2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e0a6:	b94b      	cbnz	r3, 800e0bc <_raise_r+0x32>
 800e0a8:	4628      	mov	r0, r5
 800e0aa:	f000 f831 	bl	800e110 <_getpid_r>
 800e0ae:	4622      	mov	r2, r4
 800e0b0:	4601      	mov	r1, r0
 800e0b2:	4628      	mov	r0, r5
 800e0b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e0b8:	f000 b818 	b.w	800e0ec <_kill_r>
 800e0bc:	2b01      	cmp	r3, #1
 800e0be:	d00a      	beq.n	800e0d6 <_raise_r+0x4c>
 800e0c0:	1c59      	adds	r1, r3, #1
 800e0c2:	d103      	bne.n	800e0cc <_raise_r+0x42>
 800e0c4:	2316      	movs	r3, #22
 800e0c6:	6003      	str	r3, [r0, #0]
 800e0c8:	2001      	movs	r0, #1
 800e0ca:	e7e7      	b.n	800e09c <_raise_r+0x12>
 800e0cc:	2100      	movs	r1, #0
 800e0ce:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e0d2:	4620      	mov	r0, r4
 800e0d4:	4798      	blx	r3
 800e0d6:	2000      	movs	r0, #0
 800e0d8:	e7e0      	b.n	800e09c <_raise_r+0x12>
	...

0800e0dc <raise>:
 800e0dc:	4b02      	ldr	r3, [pc, #8]	@ (800e0e8 <raise+0xc>)
 800e0de:	4601      	mov	r1, r0
 800e0e0:	6818      	ldr	r0, [r3, #0]
 800e0e2:	f7ff bfd2 	b.w	800e08a <_raise_r>
 800e0e6:	bf00      	nop
 800e0e8:	200000a8 	.word	0x200000a8

0800e0ec <_kill_r>:
 800e0ec:	b538      	push	{r3, r4, r5, lr}
 800e0ee:	4d07      	ldr	r5, [pc, #28]	@ (800e10c <_kill_r+0x20>)
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	4604      	mov	r4, r0
 800e0f4:	4608      	mov	r0, r1
 800e0f6:	4611      	mov	r1, r2
 800e0f8:	602b      	str	r3, [r5, #0]
 800e0fa:	f7f6 ff2d 	bl	8004f58 <_kill>
 800e0fe:	1c43      	adds	r3, r0, #1
 800e100:	d102      	bne.n	800e108 <_kill_r+0x1c>
 800e102:	682b      	ldr	r3, [r5, #0]
 800e104:	b103      	cbz	r3, 800e108 <_kill_r+0x1c>
 800e106:	6023      	str	r3, [r4, #0]
 800e108:	bd38      	pop	{r3, r4, r5, pc}
 800e10a:	bf00      	nop
 800e10c:	2000096c 	.word	0x2000096c

0800e110 <_getpid_r>:
 800e110:	f7f6 bf1a 	b.w	8004f48 <_getpid>

0800e114 <atan2>:
 800e114:	f000 baa4 	b.w	800e660 <__ieee754_atan2>

0800e118 <sqrt>:
 800e118:	b538      	push	{r3, r4, r5, lr}
 800e11a:	ed2d 8b02 	vpush	{d8}
 800e11e:	ec55 4b10 	vmov	r4, r5, d0
 800e122:	f000 f9c5 	bl	800e4b0 <__ieee754_sqrt>
 800e126:	4622      	mov	r2, r4
 800e128:	462b      	mov	r3, r5
 800e12a:	4620      	mov	r0, r4
 800e12c:	4629      	mov	r1, r5
 800e12e:	eeb0 8a40 	vmov.f32	s16, s0
 800e132:	eef0 8a60 	vmov.f32	s17, s1
 800e136:	f7f2 fcf9 	bl	8000b2c <__aeabi_dcmpun>
 800e13a:	b990      	cbnz	r0, 800e162 <sqrt+0x4a>
 800e13c:	2200      	movs	r2, #0
 800e13e:	2300      	movs	r3, #0
 800e140:	4620      	mov	r0, r4
 800e142:	4629      	mov	r1, r5
 800e144:	f7f2 fcca 	bl	8000adc <__aeabi_dcmplt>
 800e148:	b158      	cbz	r0, 800e162 <sqrt+0x4a>
 800e14a:	f7fc fced 	bl	800ab28 <__errno>
 800e14e:	2321      	movs	r3, #33	@ 0x21
 800e150:	6003      	str	r3, [r0, #0]
 800e152:	2200      	movs	r2, #0
 800e154:	2300      	movs	r3, #0
 800e156:	4610      	mov	r0, r2
 800e158:	4619      	mov	r1, r3
 800e15a:	f7f2 fb77 	bl	800084c <__aeabi_ddiv>
 800e15e:	ec41 0b18 	vmov	d8, r0, r1
 800e162:	eeb0 0a48 	vmov.f32	s0, s16
 800e166:	eef0 0a68 	vmov.f32	s1, s17
 800e16a:	ecbd 8b02 	vpop	{d8}
 800e16e:	bd38      	pop	{r3, r4, r5, pc}

0800e170 <atan>:
 800e170:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e174:	ec55 4b10 	vmov	r4, r5, d0
 800e178:	4bbf      	ldr	r3, [pc, #764]	@ (800e478 <atan+0x308>)
 800e17a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800e17e:	429e      	cmp	r6, r3
 800e180:	46ab      	mov	fp, r5
 800e182:	d918      	bls.n	800e1b6 <atan+0x46>
 800e184:	4bbd      	ldr	r3, [pc, #756]	@ (800e47c <atan+0x30c>)
 800e186:	429e      	cmp	r6, r3
 800e188:	d801      	bhi.n	800e18e <atan+0x1e>
 800e18a:	d109      	bne.n	800e1a0 <atan+0x30>
 800e18c:	b144      	cbz	r4, 800e1a0 <atan+0x30>
 800e18e:	4622      	mov	r2, r4
 800e190:	462b      	mov	r3, r5
 800e192:	4620      	mov	r0, r4
 800e194:	4629      	mov	r1, r5
 800e196:	f7f2 f879 	bl	800028c <__adddf3>
 800e19a:	4604      	mov	r4, r0
 800e19c:	460d      	mov	r5, r1
 800e19e:	e006      	b.n	800e1ae <atan+0x3e>
 800e1a0:	f1bb 0f00 	cmp.w	fp, #0
 800e1a4:	f340 812b 	ble.w	800e3fe <atan+0x28e>
 800e1a8:	a597      	add	r5, pc, #604	@ (adr r5, 800e408 <atan+0x298>)
 800e1aa:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e1ae:	ec45 4b10 	vmov	d0, r4, r5
 800e1b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1b6:	4bb2      	ldr	r3, [pc, #712]	@ (800e480 <atan+0x310>)
 800e1b8:	429e      	cmp	r6, r3
 800e1ba:	d813      	bhi.n	800e1e4 <atan+0x74>
 800e1bc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800e1c0:	429e      	cmp	r6, r3
 800e1c2:	d80c      	bhi.n	800e1de <atan+0x6e>
 800e1c4:	a392      	add	r3, pc, #584	@ (adr r3, 800e410 <atan+0x2a0>)
 800e1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ca:	4620      	mov	r0, r4
 800e1cc:	4629      	mov	r1, r5
 800e1ce:	f7f2 f85d 	bl	800028c <__adddf3>
 800e1d2:	4bac      	ldr	r3, [pc, #688]	@ (800e484 <atan+0x314>)
 800e1d4:	2200      	movs	r2, #0
 800e1d6:	f7f2 fc9f 	bl	8000b18 <__aeabi_dcmpgt>
 800e1da:	2800      	cmp	r0, #0
 800e1dc:	d1e7      	bne.n	800e1ae <atan+0x3e>
 800e1de:	f04f 3aff 	mov.w	sl, #4294967295
 800e1e2:	e029      	b.n	800e238 <atan+0xc8>
 800e1e4:	f000 f95c 	bl	800e4a0 <fabs>
 800e1e8:	4ba7      	ldr	r3, [pc, #668]	@ (800e488 <atan+0x318>)
 800e1ea:	429e      	cmp	r6, r3
 800e1ec:	ec55 4b10 	vmov	r4, r5, d0
 800e1f0:	f200 80bc 	bhi.w	800e36c <atan+0x1fc>
 800e1f4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800e1f8:	429e      	cmp	r6, r3
 800e1fa:	f200 809e 	bhi.w	800e33a <atan+0x1ca>
 800e1fe:	4622      	mov	r2, r4
 800e200:	462b      	mov	r3, r5
 800e202:	4620      	mov	r0, r4
 800e204:	4629      	mov	r1, r5
 800e206:	f7f2 f841 	bl	800028c <__adddf3>
 800e20a:	4b9e      	ldr	r3, [pc, #632]	@ (800e484 <atan+0x314>)
 800e20c:	2200      	movs	r2, #0
 800e20e:	f7f2 f83b 	bl	8000288 <__aeabi_dsub>
 800e212:	2200      	movs	r2, #0
 800e214:	4606      	mov	r6, r0
 800e216:	460f      	mov	r7, r1
 800e218:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e21c:	4620      	mov	r0, r4
 800e21e:	4629      	mov	r1, r5
 800e220:	f7f2 f834 	bl	800028c <__adddf3>
 800e224:	4602      	mov	r2, r0
 800e226:	460b      	mov	r3, r1
 800e228:	4630      	mov	r0, r6
 800e22a:	4639      	mov	r1, r7
 800e22c:	f7f2 fb0e 	bl	800084c <__aeabi_ddiv>
 800e230:	f04f 0a00 	mov.w	sl, #0
 800e234:	4604      	mov	r4, r0
 800e236:	460d      	mov	r5, r1
 800e238:	4622      	mov	r2, r4
 800e23a:	462b      	mov	r3, r5
 800e23c:	4620      	mov	r0, r4
 800e23e:	4629      	mov	r1, r5
 800e240:	f7f2 f9da 	bl	80005f8 <__aeabi_dmul>
 800e244:	4602      	mov	r2, r0
 800e246:	460b      	mov	r3, r1
 800e248:	4680      	mov	r8, r0
 800e24a:	4689      	mov	r9, r1
 800e24c:	f7f2 f9d4 	bl	80005f8 <__aeabi_dmul>
 800e250:	a371      	add	r3, pc, #452	@ (adr r3, 800e418 <atan+0x2a8>)
 800e252:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e256:	4606      	mov	r6, r0
 800e258:	460f      	mov	r7, r1
 800e25a:	f7f2 f9cd 	bl	80005f8 <__aeabi_dmul>
 800e25e:	a370      	add	r3, pc, #448	@ (adr r3, 800e420 <atan+0x2b0>)
 800e260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e264:	f7f2 f812 	bl	800028c <__adddf3>
 800e268:	4632      	mov	r2, r6
 800e26a:	463b      	mov	r3, r7
 800e26c:	f7f2 f9c4 	bl	80005f8 <__aeabi_dmul>
 800e270:	a36d      	add	r3, pc, #436	@ (adr r3, 800e428 <atan+0x2b8>)
 800e272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e276:	f7f2 f809 	bl	800028c <__adddf3>
 800e27a:	4632      	mov	r2, r6
 800e27c:	463b      	mov	r3, r7
 800e27e:	f7f2 f9bb 	bl	80005f8 <__aeabi_dmul>
 800e282:	a36b      	add	r3, pc, #428	@ (adr r3, 800e430 <atan+0x2c0>)
 800e284:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e288:	f7f2 f800 	bl	800028c <__adddf3>
 800e28c:	4632      	mov	r2, r6
 800e28e:	463b      	mov	r3, r7
 800e290:	f7f2 f9b2 	bl	80005f8 <__aeabi_dmul>
 800e294:	a368      	add	r3, pc, #416	@ (adr r3, 800e438 <atan+0x2c8>)
 800e296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e29a:	f7f1 fff7 	bl	800028c <__adddf3>
 800e29e:	4632      	mov	r2, r6
 800e2a0:	463b      	mov	r3, r7
 800e2a2:	f7f2 f9a9 	bl	80005f8 <__aeabi_dmul>
 800e2a6:	a366      	add	r3, pc, #408	@ (adr r3, 800e440 <atan+0x2d0>)
 800e2a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2ac:	f7f1 ffee 	bl	800028c <__adddf3>
 800e2b0:	4642      	mov	r2, r8
 800e2b2:	464b      	mov	r3, r9
 800e2b4:	f7f2 f9a0 	bl	80005f8 <__aeabi_dmul>
 800e2b8:	a363      	add	r3, pc, #396	@ (adr r3, 800e448 <atan+0x2d8>)
 800e2ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2be:	4680      	mov	r8, r0
 800e2c0:	4689      	mov	r9, r1
 800e2c2:	4630      	mov	r0, r6
 800e2c4:	4639      	mov	r1, r7
 800e2c6:	f7f2 f997 	bl	80005f8 <__aeabi_dmul>
 800e2ca:	a361      	add	r3, pc, #388	@ (adr r3, 800e450 <atan+0x2e0>)
 800e2cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d0:	f7f1 ffda 	bl	8000288 <__aeabi_dsub>
 800e2d4:	4632      	mov	r2, r6
 800e2d6:	463b      	mov	r3, r7
 800e2d8:	f7f2 f98e 	bl	80005f8 <__aeabi_dmul>
 800e2dc:	a35e      	add	r3, pc, #376	@ (adr r3, 800e458 <atan+0x2e8>)
 800e2de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2e2:	f7f1 ffd1 	bl	8000288 <__aeabi_dsub>
 800e2e6:	4632      	mov	r2, r6
 800e2e8:	463b      	mov	r3, r7
 800e2ea:	f7f2 f985 	bl	80005f8 <__aeabi_dmul>
 800e2ee:	a35c      	add	r3, pc, #368	@ (adr r3, 800e460 <atan+0x2f0>)
 800e2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2f4:	f7f1 ffc8 	bl	8000288 <__aeabi_dsub>
 800e2f8:	4632      	mov	r2, r6
 800e2fa:	463b      	mov	r3, r7
 800e2fc:	f7f2 f97c 	bl	80005f8 <__aeabi_dmul>
 800e300:	a359      	add	r3, pc, #356	@ (adr r3, 800e468 <atan+0x2f8>)
 800e302:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e306:	f7f1 ffbf 	bl	8000288 <__aeabi_dsub>
 800e30a:	4632      	mov	r2, r6
 800e30c:	463b      	mov	r3, r7
 800e30e:	f7f2 f973 	bl	80005f8 <__aeabi_dmul>
 800e312:	4602      	mov	r2, r0
 800e314:	460b      	mov	r3, r1
 800e316:	4640      	mov	r0, r8
 800e318:	4649      	mov	r1, r9
 800e31a:	f7f1 ffb7 	bl	800028c <__adddf3>
 800e31e:	4622      	mov	r2, r4
 800e320:	462b      	mov	r3, r5
 800e322:	f7f2 f969 	bl	80005f8 <__aeabi_dmul>
 800e326:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e32a:	4602      	mov	r2, r0
 800e32c:	460b      	mov	r3, r1
 800e32e:	d148      	bne.n	800e3c2 <atan+0x252>
 800e330:	4620      	mov	r0, r4
 800e332:	4629      	mov	r1, r5
 800e334:	f7f1 ffa8 	bl	8000288 <__aeabi_dsub>
 800e338:	e72f      	b.n	800e19a <atan+0x2a>
 800e33a:	4b52      	ldr	r3, [pc, #328]	@ (800e484 <atan+0x314>)
 800e33c:	2200      	movs	r2, #0
 800e33e:	4620      	mov	r0, r4
 800e340:	4629      	mov	r1, r5
 800e342:	f7f1 ffa1 	bl	8000288 <__aeabi_dsub>
 800e346:	4b4f      	ldr	r3, [pc, #316]	@ (800e484 <atan+0x314>)
 800e348:	4606      	mov	r6, r0
 800e34a:	460f      	mov	r7, r1
 800e34c:	2200      	movs	r2, #0
 800e34e:	4620      	mov	r0, r4
 800e350:	4629      	mov	r1, r5
 800e352:	f7f1 ff9b 	bl	800028c <__adddf3>
 800e356:	4602      	mov	r2, r0
 800e358:	460b      	mov	r3, r1
 800e35a:	4630      	mov	r0, r6
 800e35c:	4639      	mov	r1, r7
 800e35e:	f7f2 fa75 	bl	800084c <__aeabi_ddiv>
 800e362:	f04f 0a01 	mov.w	sl, #1
 800e366:	4604      	mov	r4, r0
 800e368:	460d      	mov	r5, r1
 800e36a:	e765      	b.n	800e238 <atan+0xc8>
 800e36c:	4b47      	ldr	r3, [pc, #284]	@ (800e48c <atan+0x31c>)
 800e36e:	429e      	cmp	r6, r3
 800e370:	d21c      	bcs.n	800e3ac <atan+0x23c>
 800e372:	4b47      	ldr	r3, [pc, #284]	@ (800e490 <atan+0x320>)
 800e374:	2200      	movs	r2, #0
 800e376:	4620      	mov	r0, r4
 800e378:	4629      	mov	r1, r5
 800e37a:	f7f1 ff85 	bl	8000288 <__aeabi_dsub>
 800e37e:	4b44      	ldr	r3, [pc, #272]	@ (800e490 <atan+0x320>)
 800e380:	4606      	mov	r6, r0
 800e382:	460f      	mov	r7, r1
 800e384:	2200      	movs	r2, #0
 800e386:	4620      	mov	r0, r4
 800e388:	4629      	mov	r1, r5
 800e38a:	f7f2 f935 	bl	80005f8 <__aeabi_dmul>
 800e38e:	4b3d      	ldr	r3, [pc, #244]	@ (800e484 <atan+0x314>)
 800e390:	2200      	movs	r2, #0
 800e392:	f7f1 ff7b 	bl	800028c <__adddf3>
 800e396:	4602      	mov	r2, r0
 800e398:	460b      	mov	r3, r1
 800e39a:	4630      	mov	r0, r6
 800e39c:	4639      	mov	r1, r7
 800e39e:	f7f2 fa55 	bl	800084c <__aeabi_ddiv>
 800e3a2:	f04f 0a02 	mov.w	sl, #2
 800e3a6:	4604      	mov	r4, r0
 800e3a8:	460d      	mov	r5, r1
 800e3aa:	e745      	b.n	800e238 <atan+0xc8>
 800e3ac:	4622      	mov	r2, r4
 800e3ae:	462b      	mov	r3, r5
 800e3b0:	4938      	ldr	r1, [pc, #224]	@ (800e494 <atan+0x324>)
 800e3b2:	2000      	movs	r0, #0
 800e3b4:	f7f2 fa4a 	bl	800084c <__aeabi_ddiv>
 800e3b8:	f04f 0a03 	mov.w	sl, #3
 800e3bc:	4604      	mov	r4, r0
 800e3be:	460d      	mov	r5, r1
 800e3c0:	e73a      	b.n	800e238 <atan+0xc8>
 800e3c2:	4b35      	ldr	r3, [pc, #212]	@ (800e498 <atan+0x328>)
 800e3c4:	4e35      	ldr	r6, [pc, #212]	@ (800e49c <atan+0x32c>)
 800e3c6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3ce:	f7f1 ff5b 	bl	8000288 <__aeabi_dsub>
 800e3d2:	4622      	mov	r2, r4
 800e3d4:	462b      	mov	r3, r5
 800e3d6:	f7f1 ff57 	bl	8000288 <__aeabi_dsub>
 800e3da:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800e3de:	4602      	mov	r2, r0
 800e3e0:	460b      	mov	r3, r1
 800e3e2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e3e6:	f7f1 ff4f 	bl	8000288 <__aeabi_dsub>
 800e3ea:	f1bb 0f00 	cmp.w	fp, #0
 800e3ee:	4604      	mov	r4, r0
 800e3f0:	460d      	mov	r5, r1
 800e3f2:	f6bf aedc 	bge.w	800e1ae <atan+0x3e>
 800e3f6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e3fa:	461d      	mov	r5, r3
 800e3fc:	e6d7      	b.n	800e1ae <atan+0x3e>
 800e3fe:	a51c      	add	r5, pc, #112	@ (adr r5, 800e470 <atan+0x300>)
 800e400:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e404:	e6d3      	b.n	800e1ae <atan+0x3e>
 800e406:	bf00      	nop
 800e408:	54442d18 	.word	0x54442d18
 800e40c:	3ff921fb 	.word	0x3ff921fb
 800e410:	8800759c 	.word	0x8800759c
 800e414:	7e37e43c 	.word	0x7e37e43c
 800e418:	e322da11 	.word	0xe322da11
 800e41c:	3f90ad3a 	.word	0x3f90ad3a
 800e420:	24760deb 	.word	0x24760deb
 800e424:	3fa97b4b 	.word	0x3fa97b4b
 800e428:	a0d03d51 	.word	0xa0d03d51
 800e42c:	3fb10d66 	.word	0x3fb10d66
 800e430:	c54c206e 	.word	0xc54c206e
 800e434:	3fb745cd 	.word	0x3fb745cd
 800e438:	920083ff 	.word	0x920083ff
 800e43c:	3fc24924 	.word	0x3fc24924
 800e440:	5555550d 	.word	0x5555550d
 800e444:	3fd55555 	.word	0x3fd55555
 800e448:	2c6a6c2f 	.word	0x2c6a6c2f
 800e44c:	bfa2b444 	.word	0xbfa2b444
 800e450:	52defd9a 	.word	0x52defd9a
 800e454:	3fadde2d 	.word	0x3fadde2d
 800e458:	af749a6d 	.word	0xaf749a6d
 800e45c:	3fb3b0f2 	.word	0x3fb3b0f2
 800e460:	fe231671 	.word	0xfe231671
 800e464:	3fbc71c6 	.word	0x3fbc71c6
 800e468:	9998ebc4 	.word	0x9998ebc4
 800e46c:	3fc99999 	.word	0x3fc99999
 800e470:	54442d18 	.word	0x54442d18
 800e474:	bff921fb 	.word	0xbff921fb
 800e478:	440fffff 	.word	0x440fffff
 800e47c:	7ff00000 	.word	0x7ff00000
 800e480:	3fdbffff 	.word	0x3fdbffff
 800e484:	3ff00000 	.word	0x3ff00000
 800e488:	3ff2ffff 	.word	0x3ff2ffff
 800e48c:	40038000 	.word	0x40038000
 800e490:	3ff80000 	.word	0x3ff80000
 800e494:	bff00000 	.word	0xbff00000
 800e498:	0800f848 	.word	0x0800f848
 800e49c:	0800f868 	.word	0x0800f868

0800e4a0 <fabs>:
 800e4a0:	ec51 0b10 	vmov	r0, r1, d0
 800e4a4:	4602      	mov	r2, r0
 800e4a6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e4aa:	ec43 2b10 	vmov	d0, r2, r3
 800e4ae:	4770      	bx	lr

0800e4b0 <__ieee754_sqrt>:
 800e4b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4b4:	4a66      	ldr	r2, [pc, #408]	@ (800e650 <__ieee754_sqrt+0x1a0>)
 800e4b6:	ec55 4b10 	vmov	r4, r5, d0
 800e4ba:	43aa      	bics	r2, r5
 800e4bc:	462b      	mov	r3, r5
 800e4be:	4621      	mov	r1, r4
 800e4c0:	d110      	bne.n	800e4e4 <__ieee754_sqrt+0x34>
 800e4c2:	4622      	mov	r2, r4
 800e4c4:	4620      	mov	r0, r4
 800e4c6:	4629      	mov	r1, r5
 800e4c8:	f7f2 f896 	bl	80005f8 <__aeabi_dmul>
 800e4cc:	4602      	mov	r2, r0
 800e4ce:	460b      	mov	r3, r1
 800e4d0:	4620      	mov	r0, r4
 800e4d2:	4629      	mov	r1, r5
 800e4d4:	f7f1 feda 	bl	800028c <__adddf3>
 800e4d8:	4604      	mov	r4, r0
 800e4da:	460d      	mov	r5, r1
 800e4dc:	ec45 4b10 	vmov	d0, r4, r5
 800e4e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4e4:	2d00      	cmp	r5, #0
 800e4e6:	dc0e      	bgt.n	800e506 <__ieee754_sqrt+0x56>
 800e4e8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e4ec:	4322      	orrs	r2, r4
 800e4ee:	d0f5      	beq.n	800e4dc <__ieee754_sqrt+0x2c>
 800e4f0:	b19d      	cbz	r5, 800e51a <__ieee754_sqrt+0x6a>
 800e4f2:	4622      	mov	r2, r4
 800e4f4:	4620      	mov	r0, r4
 800e4f6:	4629      	mov	r1, r5
 800e4f8:	f7f1 fec6 	bl	8000288 <__aeabi_dsub>
 800e4fc:	4602      	mov	r2, r0
 800e4fe:	460b      	mov	r3, r1
 800e500:	f7f2 f9a4 	bl	800084c <__aeabi_ddiv>
 800e504:	e7e8      	b.n	800e4d8 <__ieee754_sqrt+0x28>
 800e506:	152a      	asrs	r2, r5, #20
 800e508:	d115      	bne.n	800e536 <__ieee754_sqrt+0x86>
 800e50a:	2000      	movs	r0, #0
 800e50c:	e009      	b.n	800e522 <__ieee754_sqrt+0x72>
 800e50e:	0acb      	lsrs	r3, r1, #11
 800e510:	3a15      	subs	r2, #21
 800e512:	0549      	lsls	r1, r1, #21
 800e514:	2b00      	cmp	r3, #0
 800e516:	d0fa      	beq.n	800e50e <__ieee754_sqrt+0x5e>
 800e518:	e7f7      	b.n	800e50a <__ieee754_sqrt+0x5a>
 800e51a:	462a      	mov	r2, r5
 800e51c:	e7fa      	b.n	800e514 <__ieee754_sqrt+0x64>
 800e51e:	005b      	lsls	r3, r3, #1
 800e520:	3001      	adds	r0, #1
 800e522:	02dc      	lsls	r4, r3, #11
 800e524:	d5fb      	bpl.n	800e51e <__ieee754_sqrt+0x6e>
 800e526:	1e44      	subs	r4, r0, #1
 800e528:	1b12      	subs	r2, r2, r4
 800e52a:	f1c0 0420 	rsb	r4, r0, #32
 800e52e:	fa21 f404 	lsr.w	r4, r1, r4
 800e532:	4323      	orrs	r3, r4
 800e534:	4081      	lsls	r1, r0
 800e536:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e53a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800e53e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e542:	07d2      	lsls	r2, r2, #31
 800e544:	bf5c      	itt	pl
 800e546:	005b      	lslpl	r3, r3, #1
 800e548:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800e54c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e550:	bf58      	it	pl
 800e552:	0049      	lslpl	r1, r1, #1
 800e554:	2600      	movs	r6, #0
 800e556:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800e55a:	107f      	asrs	r7, r7, #1
 800e55c:	0049      	lsls	r1, r1, #1
 800e55e:	2016      	movs	r0, #22
 800e560:	4632      	mov	r2, r6
 800e562:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800e566:	1915      	adds	r5, r2, r4
 800e568:	429d      	cmp	r5, r3
 800e56a:	bfde      	ittt	le
 800e56c:	192a      	addle	r2, r5, r4
 800e56e:	1b5b      	suble	r3, r3, r5
 800e570:	1936      	addle	r6, r6, r4
 800e572:	0fcd      	lsrs	r5, r1, #31
 800e574:	3801      	subs	r0, #1
 800e576:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800e57a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e57e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800e582:	d1f0      	bne.n	800e566 <__ieee754_sqrt+0xb6>
 800e584:	4605      	mov	r5, r0
 800e586:	2420      	movs	r4, #32
 800e588:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800e58c:	4293      	cmp	r3, r2
 800e58e:	eb0c 0e00 	add.w	lr, ip, r0
 800e592:	dc02      	bgt.n	800e59a <__ieee754_sqrt+0xea>
 800e594:	d113      	bne.n	800e5be <__ieee754_sqrt+0x10e>
 800e596:	458e      	cmp	lr, r1
 800e598:	d811      	bhi.n	800e5be <__ieee754_sqrt+0x10e>
 800e59a:	f1be 0f00 	cmp.w	lr, #0
 800e59e:	eb0e 000c 	add.w	r0, lr, ip
 800e5a2:	da3f      	bge.n	800e624 <__ieee754_sqrt+0x174>
 800e5a4:	2800      	cmp	r0, #0
 800e5a6:	db3d      	blt.n	800e624 <__ieee754_sqrt+0x174>
 800e5a8:	f102 0801 	add.w	r8, r2, #1
 800e5ac:	1a9b      	subs	r3, r3, r2
 800e5ae:	458e      	cmp	lr, r1
 800e5b0:	bf88      	it	hi
 800e5b2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e5b6:	eba1 010e 	sub.w	r1, r1, lr
 800e5ba:	4465      	add	r5, ip
 800e5bc:	4642      	mov	r2, r8
 800e5be:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800e5c2:	3c01      	subs	r4, #1
 800e5c4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800e5c8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e5cc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800e5d0:	d1dc      	bne.n	800e58c <__ieee754_sqrt+0xdc>
 800e5d2:	4319      	orrs	r1, r3
 800e5d4:	d01b      	beq.n	800e60e <__ieee754_sqrt+0x15e>
 800e5d6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800e654 <__ieee754_sqrt+0x1a4>
 800e5da:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800e658 <__ieee754_sqrt+0x1a8>
 800e5de:	e9da 0100 	ldrd	r0, r1, [sl]
 800e5e2:	e9db 2300 	ldrd	r2, r3, [fp]
 800e5e6:	f7f1 fe4f 	bl	8000288 <__aeabi_dsub>
 800e5ea:	e9da 8900 	ldrd	r8, r9, [sl]
 800e5ee:	4602      	mov	r2, r0
 800e5f0:	460b      	mov	r3, r1
 800e5f2:	4640      	mov	r0, r8
 800e5f4:	4649      	mov	r1, r9
 800e5f6:	f7f2 fa7b 	bl	8000af0 <__aeabi_dcmple>
 800e5fa:	b140      	cbz	r0, 800e60e <__ieee754_sqrt+0x15e>
 800e5fc:	f1b5 3fff 	cmp.w	r5, #4294967295
 800e600:	e9da 0100 	ldrd	r0, r1, [sl]
 800e604:	e9db 2300 	ldrd	r2, r3, [fp]
 800e608:	d10e      	bne.n	800e628 <__ieee754_sqrt+0x178>
 800e60a:	3601      	adds	r6, #1
 800e60c:	4625      	mov	r5, r4
 800e60e:	1073      	asrs	r3, r6, #1
 800e610:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800e614:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800e618:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800e61c:	086b      	lsrs	r3, r5, #1
 800e61e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800e622:	e759      	b.n	800e4d8 <__ieee754_sqrt+0x28>
 800e624:	4690      	mov	r8, r2
 800e626:	e7c1      	b.n	800e5ac <__ieee754_sqrt+0xfc>
 800e628:	f7f1 fe30 	bl	800028c <__adddf3>
 800e62c:	e9da 8900 	ldrd	r8, r9, [sl]
 800e630:	4602      	mov	r2, r0
 800e632:	460b      	mov	r3, r1
 800e634:	4640      	mov	r0, r8
 800e636:	4649      	mov	r1, r9
 800e638:	f7f2 fa50 	bl	8000adc <__aeabi_dcmplt>
 800e63c:	b120      	cbz	r0, 800e648 <__ieee754_sqrt+0x198>
 800e63e:	1cab      	adds	r3, r5, #2
 800e640:	bf08      	it	eq
 800e642:	3601      	addeq	r6, #1
 800e644:	3502      	adds	r5, #2
 800e646:	e7e2      	b.n	800e60e <__ieee754_sqrt+0x15e>
 800e648:	1c6b      	adds	r3, r5, #1
 800e64a:	f023 0501 	bic.w	r5, r3, #1
 800e64e:	e7de      	b.n	800e60e <__ieee754_sqrt+0x15e>
 800e650:	7ff00000 	.word	0x7ff00000
 800e654:	0800f890 	.word	0x0800f890
 800e658:	0800f888 	.word	0x0800f888
 800e65c:	00000000 	.word	0x00000000

0800e660 <__ieee754_atan2>:
 800e660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e664:	ec57 6b11 	vmov	r6, r7, d1
 800e668:	4273      	negs	r3, r6
 800e66a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800e7e8 <__ieee754_atan2+0x188>
 800e66e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800e672:	4333      	orrs	r3, r6
 800e674:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800e678:	4543      	cmp	r3, r8
 800e67a:	ec51 0b10 	vmov	r0, r1, d0
 800e67e:	4635      	mov	r5, r6
 800e680:	d809      	bhi.n	800e696 <__ieee754_atan2+0x36>
 800e682:	4244      	negs	r4, r0
 800e684:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e688:	4304      	orrs	r4, r0
 800e68a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800e68e:	4544      	cmp	r4, r8
 800e690:	468e      	mov	lr, r1
 800e692:	4681      	mov	r9, r0
 800e694:	d907      	bls.n	800e6a6 <__ieee754_atan2+0x46>
 800e696:	4632      	mov	r2, r6
 800e698:	463b      	mov	r3, r7
 800e69a:	f7f1 fdf7 	bl	800028c <__adddf3>
 800e69e:	ec41 0b10 	vmov	d0, r0, r1
 800e6a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6a6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800e6aa:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800e6ae:	4334      	orrs	r4, r6
 800e6b0:	d103      	bne.n	800e6ba <__ieee754_atan2+0x5a>
 800e6b2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6b6:	f7ff bd5b 	b.w	800e170 <atan>
 800e6ba:	17bc      	asrs	r4, r7, #30
 800e6bc:	f004 0402 	and.w	r4, r4, #2
 800e6c0:	ea53 0909 	orrs.w	r9, r3, r9
 800e6c4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800e6c8:	d107      	bne.n	800e6da <__ieee754_atan2+0x7a>
 800e6ca:	2c02      	cmp	r4, #2
 800e6cc:	d05f      	beq.n	800e78e <__ieee754_atan2+0x12e>
 800e6ce:	2c03      	cmp	r4, #3
 800e6d0:	d1e5      	bne.n	800e69e <__ieee754_atan2+0x3e>
 800e6d2:	a143      	add	r1, pc, #268	@ (adr r1, 800e7e0 <__ieee754_atan2+0x180>)
 800e6d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6d8:	e7e1      	b.n	800e69e <__ieee754_atan2+0x3e>
 800e6da:	4315      	orrs	r5, r2
 800e6dc:	d106      	bne.n	800e6ec <__ieee754_atan2+0x8c>
 800e6de:	f1be 0f00 	cmp.w	lr, #0
 800e6e2:	db5f      	blt.n	800e7a4 <__ieee754_atan2+0x144>
 800e6e4:	a136      	add	r1, pc, #216	@ (adr r1, 800e7c0 <__ieee754_atan2+0x160>)
 800e6e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6ea:	e7d8      	b.n	800e69e <__ieee754_atan2+0x3e>
 800e6ec:	4542      	cmp	r2, r8
 800e6ee:	d10f      	bne.n	800e710 <__ieee754_atan2+0xb0>
 800e6f0:	4293      	cmp	r3, r2
 800e6f2:	f104 34ff 	add.w	r4, r4, #4294967295
 800e6f6:	d107      	bne.n	800e708 <__ieee754_atan2+0xa8>
 800e6f8:	2c02      	cmp	r4, #2
 800e6fa:	d84c      	bhi.n	800e796 <__ieee754_atan2+0x136>
 800e6fc:	4b36      	ldr	r3, [pc, #216]	@ (800e7d8 <__ieee754_atan2+0x178>)
 800e6fe:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e702:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e706:	e7ca      	b.n	800e69e <__ieee754_atan2+0x3e>
 800e708:	2c02      	cmp	r4, #2
 800e70a:	d848      	bhi.n	800e79e <__ieee754_atan2+0x13e>
 800e70c:	4b33      	ldr	r3, [pc, #204]	@ (800e7dc <__ieee754_atan2+0x17c>)
 800e70e:	e7f6      	b.n	800e6fe <__ieee754_atan2+0x9e>
 800e710:	4543      	cmp	r3, r8
 800e712:	d0e4      	beq.n	800e6de <__ieee754_atan2+0x7e>
 800e714:	1a9b      	subs	r3, r3, r2
 800e716:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800e71a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e71e:	da1e      	bge.n	800e75e <__ieee754_atan2+0xfe>
 800e720:	2f00      	cmp	r7, #0
 800e722:	da01      	bge.n	800e728 <__ieee754_atan2+0xc8>
 800e724:	323c      	adds	r2, #60	@ 0x3c
 800e726:	db1e      	blt.n	800e766 <__ieee754_atan2+0x106>
 800e728:	4632      	mov	r2, r6
 800e72a:	463b      	mov	r3, r7
 800e72c:	f7f2 f88e 	bl	800084c <__aeabi_ddiv>
 800e730:	ec41 0b10 	vmov	d0, r0, r1
 800e734:	f7ff feb4 	bl	800e4a0 <fabs>
 800e738:	f7ff fd1a 	bl	800e170 <atan>
 800e73c:	ec51 0b10 	vmov	r0, r1, d0
 800e740:	2c01      	cmp	r4, #1
 800e742:	d013      	beq.n	800e76c <__ieee754_atan2+0x10c>
 800e744:	2c02      	cmp	r4, #2
 800e746:	d015      	beq.n	800e774 <__ieee754_atan2+0x114>
 800e748:	2c00      	cmp	r4, #0
 800e74a:	d0a8      	beq.n	800e69e <__ieee754_atan2+0x3e>
 800e74c:	a318      	add	r3, pc, #96	@ (adr r3, 800e7b0 <__ieee754_atan2+0x150>)
 800e74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e752:	f7f1 fd99 	bl	8000288 <__aeabi_dsub>
 800e756:	a318      	add	r3, pc, #96	@ (adr r3, 800e7b8 <__ieee754_atan2+0x158>)
 800e758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e75c:	e014      	b.n	800e788 <__ieee754_atan2+0x128>
 800e75e:	a118      	add	r1, pc, #96	@ (adr r1, 800e7c0 <__ieee754_atan2+0x160>)
 800e760:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e764:	e7ec      	b.n	800e740 <__ieee754_atan2+0xe0>
 800e766:	2000      	movs	r0, #0
 800e768:	2100      	movs	r1, #0
 800e76a:	e7e9      	b.n	800e740 <__ieee754_atan2+0xe0>
 800e76c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e770:	4619      	mov	r1, r3
 800e772:	e794      	b.n	800e69e <__ieee754_atan2+0x3e>
 800e774:	a30e      	add	r3, pc, #56	@ (adr r3, 800e7b0 <__ieee754_atan2+0x150>)
 800e776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e77a:	f7f1 fd85 	bl	8000288 <__aeabi_dsub>
 800e77e:	4602      	mov	r2, r0
 800e780:	460b      	mov	r3, r1
 800e782:	a10d      	add	r1, pc, #52	@ (adr r1, 800e7b8 <__ieee754_atan2+0x158>)
 800e784:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e788:	f7f1 fd7e 	bl	8000288 <__aeabi_dsub>
 800e78c:	e787      	b.n	800e69e <__ieee754_atan2+0x3e>
 800e78e:	a10a      	add	r1, pc, #40	@ (adr r1, 800e7b8 <__ieee754_atan2+0x158>)
 800e790:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e794:	e783      	b.n	800e69e <__ieee754_atan2+0x3e>
 800e796:	a10c      	add	r1, pc, #48	@ (adr r1, 800e7c8 <__ieee754_atan2+0x168>)
 800e798:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e79c:	e77f      	b.n	800e69e <__ieee754_atan2+0x3e>
 800e79e:	2000      	movs	r0, #0
 800e7a0:	2100      	movs	r1, #0
 800e7a2:	e77c      	b.n	800e69e <__ieee754_atan2+0x3e>
 800e7a4:	a10a      	add	r1, pc, #40	@ (adr r1, 800e7d0 <__ieee754_atan2+0x170>)
 800e7a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7aa:	e778      	b.n	800e69e <__ieee754_atan2+0x3e>
 800e7ac:	f3af 8000 	nop.w
 800e7b0:	33145c07 	.word	0x33145c07
 800e7b4:	3ca1a626 	.word	0x3ca1a626
 800e7b8:	54442d18 	.word	0x54442d18
 800e7bc:	400921fb 	.word	0x400921fb
 800e7c0:	54442d18 	.word	0x54442d18
 800e7c4:	3ff921fb 	.word	0x3ff921fb
 800e7c8:	54442d18 	.word	0x54442d18
 800e7cc:	3fe921fb 	.word	0x3fe921fb
 800e7d0:	54442d18 	.word	0x54442d18
 800e7d4:	bff921fb 	.word	0xbff921fb
 800e7d8:	0800f8b0 	.word	0x0800f8b0
 800e7dc:	0800f898 	.word	0x0800f898
 800e7e0:	54442d18 	.word	0x54442d18
 800e7e4:	c00921fb 	.word	0xc00921fb
 800e7e8:	7ff00000 	.word	0x7ff00000

0800e7ec <_init>:
 800e7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7ee:	bf00      	nop
 800e7f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e7f2:	bc08      	pop	{r3}
 800e7f4:	469e      	mov	lr, r3
 800e7f6:	4770      	bx	lr

0800e7f8 <_fini>:
 800e7f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7fa:	bf00      	nop
 800e7fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e7fe:	bc08      	pop	{r3}
 800e800:	469e      	mov	lr, r3
 800e802:	4770      	bx	lr
