{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613846888699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613846888710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 20 12:48:08 2021 " "Processing started: Sat Feb 20 12:48:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613846888710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846888710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Evidencia -c Evidencia " "Command: quartus_map --read_settings_files=on --write_settings_files=off Evidencia -c Evidencia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846888711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613846889588 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613846889588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "suma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file suma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 evidencia-a " "Found design unit 1: evidencia-a" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613846902907 ""} { "Info" "ISGN_ENTITY_NAME" "1 evidencia " "Found entity 1: evidencia" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613846902907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry.vhd 0 0 " "Found 0 design units, including 0 entities, in source file carry.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Evidencia " "Elaborating entity \"Evidencia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613846902964 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(24) " "VHDL Process Statement warning at suma.vhd(24): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902965 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(24) " "VHDL Process Statement warning at suma.vhd(24): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902965 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(38) " "VHDL Process Statement warning at suma.vhd(38): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902967 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(38) " "VHDL Process Statement warning at suma.vhd(38): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902967 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin suma.vhd(38) " "VHDL Process Statement warning at suma.vhd(38): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902967 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum suma.vhd(39) " "VHDL Process Statement warning at suma.vhd(39): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902967 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout suma.vhd(40) " "VHDL Process Statement warning at suma.vhd(40): signal \"cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902967 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum suma.vhd(43) " "VHDL Process Statement warning at suma.vhd(43): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902967 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum suma.vhd(44) " "VHDL Process Statement warning at suma.vhd(44): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902967 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(56) " "VHDL Process Statement warning at suma.vhd(56): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902968 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(56) " "VHDL Process Statement warning at suma.vhd(56): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902968 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(57) " "VHDL Process Statement warning at suma.vhd(57): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902968 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(57) " "VHDL Process Statement warning at suma.vhd(57): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902968 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(58) " "VHDL Process Statement warning at suma.vhd(58): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902968 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(58) " "VHDL Process Statement warning at suma.vhd(58): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902968 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(83) " "VHDL Process Statement warning at suma.vhd(83): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902971 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(83) " "VHDL Process Statement warning at suma.vhd(83): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902971 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cin suma.vhd(83) " "VHDL Process Statement warning at suma.vhd(83): signal \"cin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902971 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum suma.vhd(84) " "VHDL Process Statement warning at suma.vhd(84): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902971 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cout suma.vhd(85) " "VHDL Process Statement warning at suma.vhd(85): signal \"cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902971 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum suma.vhd(88) " "VHDL Process Statement warning at suma.vhd(88): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902971 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum suma.vhd(89) " "VHDL Process Statement warning at suma.vhd(89): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902971 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(90) " "VHDL Process Statement warning at suma.vhd(90): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902971 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(90) " "VHDL Process Statement warning at suma.vhd(90): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902971 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(115) " "VHDL Process Statement warning at suma.vhd(115): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902974 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(115) " "VHDL Process Statement warning at suma.vhd(115): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902974 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(118) " "VHDL Process Statement warning at suma.vhd(118): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902974 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(118) " "VHDL Process Statement warning at suma.vhd(118): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902974 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(121) " "VHDL Process Statement warning at suma.vhd(121): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902974 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(121) " "VHDL Process Statement warning at suma.vhd(121): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902975 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs suma.vhd(123) " "VHDL Process Statement warning at suma.vhd(123): signal \"rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902975 "|Evidencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op2 suma.vhd(123) " "VHDL Process Statement warning at suma.vhd(123): signal \"op2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1613846902975 "|Evidencia"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num suma.vhd(21) " "VHDL Process Statement warning at suma.vhd(21): inferring latch(es) for signal or variable \"num\", which holds its previous value in one or more paths through the process" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1613846902975 "|Evidencia"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida suma.vhd(21) " "VHDL Process Statement warning at suma.vhd(21): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1613846902975 "|Evidencia"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida1 suma.vhd(21) " "VHDL Process Statement warning at suma.vhd(21): inferring latch(es) for signal or variable \"salida1\", which holds its previous value in one or more paths through the process" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1613846902975 "|Evidencia"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida2 suma.vhd(21) " "VHDL Process Statement warning at suma.vhd(21): inferring latch(es) for signal or variable \"salida2\", which holds its previous value in one or more paths through the process" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1613846902976 "|Evidencia"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd suma.vhd(21) " "VHDL Process Statement warning at suma.vhd(21): inferring latch(es) for signal or variable \"rd\", which holds its previous value in one or more paths through the process" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1613846902976 "|Evidencia"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum suma.vhd(21) " "VHDL Process Statement warning at suma.vhd(21): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1613846902976 "|Evidencia"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cout suma.vhd(21) " "VHDL Process Statement warning at suma.vhd(21): inferring latch(es) for signal or variable \"cout\", which holds its previous value in one or more paths through the process" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1613846902976 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout suma.vhd(21) " "Inferred latch for \"cout\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902983 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] suma.vhd(21) " "Inferred latch for \"sum\[0\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902984 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] suma.vhd(21) " "Inferred latch for \"sum\[1\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902984 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] suma.vhd(21) " "Inferred latch for \"sum\[2\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902984 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] suma.vhd(21) " "Inferred latch for \"sum\[3\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902984 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[4\] suma.vhd(21) " "Inferred latch for \"sum\[4\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902984 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] suma.vhd(21) " "Inferred latch for \"rd\[0\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902984 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] suma.vhd(21) " "Inferred latch for \"rd\[1\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902984 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] suma.vhd(21) " "Inferred latch for \"rd\[2\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902984 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] suma.vhd(21) " "Inferred latch for \"rd\[3\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902984 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida2\[0\] suma.vhd(21) " "Inferred latch for \"salida2\[0\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902984 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida2\[1\] suma.vhd(21) " "Inferred latch for \"salida2\[1\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902985 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida2\[2\] suma.vhd(21) " "Inferred latch for \"salida2\[2\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902985 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida2\[3\] suma.vhd(21) " "Inferred latch for \"salida2\[3\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902985 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida2\[4\] suma.vhd(21) " "Inferred latch for \"salida2\[4\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902985 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida2\[5\] suma.vhd(21) " "Inferred latch for \"salida2\[5\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902986 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida2\[6\] suma.vhd(21) " "Inferred latch for \"salida2\[6\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902986 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida1\[0\] suma.vhd(21) " "Inferred latch for \"salida1\[0\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902986 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida1\[1\] suma.vhd(21) " "Inferred latch for \"salida1\[1\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902986 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida1\[2\] suma.vhd(21) " "Inferred latch for \"salida1\[2\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902987 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida1\[3\] suma.vhd(21) " "Inferred latch for \"salida1\[3\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902987 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida1\[4\] suma.vhd(21) " "Inferred latch for \"salida1\[4\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902987 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida1\[5\] suma.vhd(21) " "Inferred latch for \"salida1\[5\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902988 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida1\[6\] suma.vhd(21) " "Inferred latch for \"salida1\[6\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902988 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] suma.vhd(21) " "Inferred latch for \"salida\[0\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902988 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] suma.vhd(21) " "Inferred latch for \"salida\[1\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902988 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] suma.vhd(21) " "Inferred latch for \"salida\[2\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902988 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] suma.vhd(21) " "Inferred latch for \"salida\[3\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902988 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] suma.vhd(21) " "Inferred latch for \"salida\[4\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902988 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[5\] suma.vhd(21) " "Inferred latch for \"salida\[5\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902988 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[6\] suma.vhd(21) " "Inferred latch for \"salida\[6\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902988 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] suma.vhd(21) " "Inferred latch for \"num\[0\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902989 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] suma.vhd(21) " "Inferred latch for \"num\[1\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902989 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] suma.vhd(21) " "Inferred latch for \"num\[2\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902989 "|Evidencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[3\] suma.vhd(21) " "Inferred latch for \"num\[3\]\" at suma.vhd(21)" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846902989 "|Evidencia"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "salida1\[5\]\$latch salida1\[0\]\$latch " "Duplicate LATCH primitive \"salida1\[5\]\$latch\" merged with LATCH primitive \"salida1\[0\]\$latch\"" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1613846903627 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "salida1\[4\]\$latch salida1\[0\]\$latch " "Duplicate LATCH primitive \"salida1\[4\]\$latch\" merged with LATCH primitive \"salida1\[0\]\$latch\"" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1613846903627 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "salida1\[3\]\$latch salida1\[0\]\$latch " "Duplicate LATCH primitive \"salida1\[3\]\$latch\" merged with LATCH primitive \"salida1\[0\]\$latch\"" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1613846903627 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "salida1\[2\]\$latch salida1\[1\]\$latch " "Duplicate LATCH primitive \"salida1\[2\]\$latch\" merged with LATCH primitive \"salida1\[1\]\$latch\"" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1613846903627 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "salida2\[5\]\$latch salida2\[0\]\$latch " "Duplicate LATCH primitive \"salida2\[5\]\$latch\" merged with LATCH primitive \"salida2\[0\]\$latch\"" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1613846903627 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "salida2\[4\]\$latch salida2\[0\]\$latch " "Duplicate LATCH primitive \"salida2\[4\]\$latch\" merged with LATCH primitive \"salida2\[0\]\$latch\"" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1613846903627 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "salida2\[3\]\$latch salida2\[0\]\$latch " "Duplicate LATCH primitive \"salida2\[3\]\$latch\" merged with LATCH primitive \"salida2\[0\]\$latch\"" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1613846903627 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "salida2\[2\]\$latch salida2\[1\]\$latch " "Duplicate LATCH primitive \"salida2\[2\]\$latch\" merged with LATCH primitive \"salida2\[1\]\$latch\"" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1613846903627 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1613846903627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[0\]\$latch " "Latch rd\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcion\[0\] " "Ports D and ENA on the latch are fed by the same signal opcion\[0\]" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1613846903628 ""}  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1613846903628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[1\]\$latch " "Latch rd\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcion\[0\] " "Ports D and ENA on the latch are fed by the same signal opcion\[0\]" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1613846903628 ""}  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1613846903628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[2\]\$latch " "Latch rd\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcion\[0\] " "Ports D and ENA on the latch are fed by the same signal opcion\[0\]" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1613846903628 ""}  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1613846903628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rd\[3\]\$latch " "Latch rd\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcion\[0\] " "Ports D and ENA on the latch are fed by the same signal opcion\[0\]" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1613846903629 ""}  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1613846903629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida1\[0\]\$latch " "Latch salida1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcion\[0\] " "Ports D and ENA on the latch are fed by the same signal opcion\[0\]" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1613846903629 ""}  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1613846903629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida1\[1\]\$latch " "Latch salida1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcion\[0\] " "Ports D and ENA on the latch are fed by the same signal opcion\[0\]" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1613846903629 ""}  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1613846903629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida1\[6\]\$latch " "Latch salida1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA num\[3\] " "Ports D and ENA on the latch are fed by the same signal num\[3\]" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1613846903629 ""}  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1613846903629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida2\[0\]\$latch " "Latch salida2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcion\[0\] " "Ports D and ENA on the latch are fed by the same signal opcion\[0\]" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1613846903629 ""}  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1613846903629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "salida2\[1\]\$latch " "Latch salida2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcion\[0\] " "Ports D and ENA on the latch are fed by the same signal opcion\[0\]" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1613846903629 ""}  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1613846903629 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "salida2\[6\] VCC " "Pin \"salida2\[6\]\" is stuck at VCC" {  } { { "suma.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaUno/suma.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1613846903788 "|evidencia|salida2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1613846903788 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613846903879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613846904970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613846904970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613846905069 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613846905069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613846905069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613846905069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613846905085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 20 12:48:25 2021 " "Processing ended: Sat Feb 20 12:48:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613846905085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613846905085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613846905085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613846905085 ""}
