
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034873                       # Number of seconds simulated
sim_ticks                                 34872616626                       # Number of ticks simulated
final_tick                               561176666634                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 256520                       # Simulator instruction rate (inst/s)
host_op_rate                                   331931                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2788346                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908740                       # Number of bytes of host memory used
host_seconds                                 12506.56                       # Real time elapsed on the host
sim_insts                                  3208185643                       # Number of instructions simulated
sim_ops                                    4151311318                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       627456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1745408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1942016                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4320640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1217280                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1217280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4902                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13636                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15172                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33755                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9510                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9510                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58728                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17992800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        55058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     50050962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51387                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     55688852                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               123897786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        55058                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51387                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             165173                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34906472                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34906472                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34906472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58728                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17992800                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        55058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     50050962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51387                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     55688852                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              158804258                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83627379                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31519499                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25714787                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102883                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13451004                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12437432                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3259931                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92719                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32667944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171263913                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31519499                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15697363                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37134382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10969941                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4677982                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15902596                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       806675                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83330005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.541614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46195623     55.44%     55.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3032088      3.64%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4570439      5.48%     64.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3164366      3.80%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2218624      2.66%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2172829      2.61%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1311330      1.57%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2797666      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17867040     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83330005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.376904                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.047941                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33600019                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4907509                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35454715                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       518318                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8849436                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5310553                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205095962                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1234                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8849436                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35466567                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         501055                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1700226                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34068250                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2744465                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199016029                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1152517                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       929724                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279097941                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926429540                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926429540                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107107509                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35875                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17153                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8150405                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18249701                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9343348                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       112628                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2746808                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185537784                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148262210                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       295177                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61804930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189077600                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           64                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83330005                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779218                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.918240                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29667155     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16725044     20.07%     55.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12053915     14.47%     70.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8009430      9.61%     79.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8089467      9.71%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3895335      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3449161      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       652447      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       788051      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83330005                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         809166     71.05%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160202     14.07%     85.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169532     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124009817     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872246      1.26%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14569528      9.83%     94.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7793532      5.26%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148262210                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.772891                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1138900                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007682                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381288494                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247377343                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144163037                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149401110                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       465903                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7073891                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6464                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          391                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2236325                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8849436                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         262355                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        49508                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185572030                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       638866                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18249701                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9343348                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17152                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         42036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          391                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1281746                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1143042                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2424788                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145537638                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13617747                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2724564                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21219063                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20690267                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7601316                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.740311                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144225202                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144163037                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93410812                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265381057                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.723874                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351987                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62308080                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119821                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74480569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.654984                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176887                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28349427     38.06%     38.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21396093     28.73%     66.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8088297     10.86%     77.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4527633      6.08%     83.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3829596      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1711752      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1635078      2.20%     93.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1120590      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3822103      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74480569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3822103                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256230698                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          379999619                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17673                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 297374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.836274                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.836274                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.195781                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.195781                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653649396                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200504876                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188552504                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83627379                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30548499                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26713964                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1935005                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15332575                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14701037                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2195884                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61034                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36035455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             170031460                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30548499                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16896921                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35002299                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9499057                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4016288                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17764153                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       766421                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82607114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.369044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.172019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47604815     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1730029      2.09%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3176547      3.85%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2976840      3.60%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4906097      5.94%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5105913      6.18%     79.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1208820      1.46%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          905079      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14992974     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82607114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365293                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.033203                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37171487                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3880535                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33872893                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       134683                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7547511                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3316160                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5565                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     190197588                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1354                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7547511                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        38728626                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1295330                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       447453                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32435550                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2152640                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185200602                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        737546                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       865005                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    245825635                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    842977040                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    842977040                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160073508                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        85752091                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        21830                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10662                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5773576                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28538636                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6189980                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       101988                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1981098                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         175294058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21310                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147994531                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       197103                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     52529643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    144259183                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82607114                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.791547                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841257                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28491699     34.49%     34.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15460098     18.72%     53.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13421880     16.25%     69.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8250646      9.99%     79.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8644994     10.47%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5087261      6.16%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2242162      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       597510      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       410864      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82607114                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         580886     66.20%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        187844     21.41%     87.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       108716     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116044912     78.41%     78.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1164292      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10648      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25512242     17.24%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5262437      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147994531                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.769690                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             877446                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005929                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379670724                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    227845459                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143175182                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148871977                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       360808                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8144972                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          911                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          448                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1513573                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7547511                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         680241                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        61077                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    175315369                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       205152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28538636                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6189980                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10662                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          448                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1033736                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1135655                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2169391                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145236928                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24520878                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2757602                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            29653935                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21954922                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5133057                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.736715                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143336384                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143175182                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87967453                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214584076                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712061                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409944                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107567556                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122174736                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53141319                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1940123                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75059603                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627703                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.321952                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34420589     45.86%     45.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15949195     21.25%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8933960     11.90%     79.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3021286      4.03%     83.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2893560      3.86%     86.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1202451      1.60%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3230438      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       940352      1.25%     94.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4467772      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75059603                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107567556                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122174736                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25070068                       # Number of memory references committed
system.switch_cpus1.commit.loads             20393661                       # Number of loads committed
system.switch_cpus1.commit.membars              10648                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19133946                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106646368                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1650011                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4467772                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245907886                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          358186125                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1020265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107567556                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122174736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107567556                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.777441                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.777441                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.286272                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.286272                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       671927076                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187614573                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      196127010                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21296                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83627379                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30265399                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24596959                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2065826                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12786215                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11813511                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3196700                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87359                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30386196                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             167841666                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30265399                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15010211                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36922298                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11086746                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6068388                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         14884970                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       891512                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82352047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.518185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.306730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        45429749     55.17%     55.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3247610      3.94%     59.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2617029      3.18%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6376970      7.74%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1720582      2.09%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2226330      2.70%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1609858      1.95%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          899390      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18224529     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82352047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361908                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.007018                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31790269                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5882472                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35505965                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       239018                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8934320                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5170365                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41181                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     200682185                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        79456                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8934320                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34116079                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1312022                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1147382                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33363947                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3478294                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     193584328                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        29865                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1441453                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1081438                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1502                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    271064509                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    903721495                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    903721495                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    166179315                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104885106                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39415                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22048                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9535203                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18052919                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9184222                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       143870                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2880675                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         183079864                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        145448543                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       281638                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     63230562                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    193153040                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5664                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82352047                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.766180                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.887749                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28464723     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17800516     21.62%     56.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11584038     14.07%     70.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8619078     10.47%     80.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7431545      9.02%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3837606      4.66%     94.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3295540      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       616741      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       702260      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82352047                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         851817     71.08%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        173287     14.46%     85.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173297     14.46%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121178959     83.31%     83.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2069590      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16097      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14445175      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7738722      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     145448543                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.739246                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1198407                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008239                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    374729170                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    246348910                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141739234                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     146646950                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       543840                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7115955                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2834                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          631                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2344145                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8934320                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         535526                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        79043                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    183117720                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       402934                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18052919                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9184222                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21760                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         70790                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          631                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1237616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1159199                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2396815                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143130383                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13546576                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2318152                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21079679                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20190388                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7533103                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.711525                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141833496                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141739234                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         92360602                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        260789270                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.694890                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354158                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97354797                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    119561191                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     63557308                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32192                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2070345                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73417727                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628506                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.141139                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28407281     38.69%     38.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20408846     27.80%     66.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8313089     11.32%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4659891      6.35%     84.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3812300      5.19%     89.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1545137      2.10%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1837269      2.50%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       923317      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3510597      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73417727                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97354797                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     119561191                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17777026                       # Number of memory references committed
system.switch_cpus2.commit.loads             10936960                       # Number of loads committed
system.switch_cpus2.commit.membars              16096                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17178882                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107728766                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2434114                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3510597                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           253025629                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          375177035                       # The number of ROB writes
system.switch_cpus2.timesIdled                  41608                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1275332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97354797                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            119561191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97354797                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.858996                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.858996                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.164150                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.164150                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       643901505                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      195915209                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185166350                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32192                       # number of misc regfile writes
system.l2.replacements                          33756                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           912974                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66524                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.723979                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           979.521917                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.461472                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2131.477257                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.595908                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6012.312036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     10.334901                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5353.480460                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4020.050540                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8055.124496                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6182.641013                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.029893                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000380                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.065048                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000323                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.183481                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000315                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.163375                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.122682                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.245823                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.188679                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        28158                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        39567                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        55516                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  123241                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39423                       # number of Writeback hits
system.l2.Writeback_hits::total                 39423                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        28158                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        39567                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        55516                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123241                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        28158                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        39567                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        55516                       # number of overall hits
system.l2.overall_hits::total                  123241                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4902                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13636                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15172                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33755                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4902                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13636                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15172                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33755                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4902                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13636                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15172                       # number of overall misses
system.l2.overall_misses::total                 33755                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       728846                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    264155024                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       826531                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    708823174                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       731866                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    768289697                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1743555138                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       728846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    264155024                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       826531                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    708823174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       731866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    768289697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1743555138                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       728846                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    264155024                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       826531                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    708823174                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       731866                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    768289697                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1743555138                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33060                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        53203                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        70688                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              156996                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39423                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39423                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33060                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        53203                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        70688                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               156996                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33060                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        53203                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        70688                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              156996                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.148276                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.256301                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.214633                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.215005                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.148276                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.256301                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.214633                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215005                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.148276                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.256301                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.214633                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215005                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45552.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53887.193798                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 55102.066667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 51981.752273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 52276.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 50638.656538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 51653.240646                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45552.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53887.193798                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 55102.066667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 51981.752273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 52276.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 50638.656538                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 51653.240646                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45552.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53887.193798                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 55102.066667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 51981.752273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 52276.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 50638.656538                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 51653.240646                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9510                       # number of writebacks
system.l2.writebacks::total                      9510                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4902                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13636                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15172                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33755                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33755                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33755                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       636149                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    235812009                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       739370                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    629768981                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       648948                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    680399437                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1548004894                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       636149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    235812009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       739370                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    629768981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       648948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    680399437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1548004894                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       636149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    235812009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       739370                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    629768981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       648948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    680399437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1548004894                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.148276                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.256301                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.214633                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.215005                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.148276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.256301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.214633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215005                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.148276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.256301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.214633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215005                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39759.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48105.264994                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49291.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46184.290188                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46353.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 44845.731413                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45860.017597                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39759.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48105.264994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 49291.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46184.290188                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 46353.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 44845.731413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45860.017597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39759.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48105.264994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 49291.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46184.290188                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 46353.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 44845.731413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45860.017597                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996223                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015910229                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198939.889610                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996223                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15902577                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15902577                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15902577                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15902577                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15902577                       # number of overall hits
system.cpu0.icache.overall_hits::total       15902577                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       926450                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       926450                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       926450                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       926450                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       926450                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       926450                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15902596                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15902596                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15902596                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15902596                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15902596                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15902596                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48760.526316                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48760.526316                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48760.526316                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48760.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48760.526316                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48760.526316                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       745887                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       745887                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       745887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       745887                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       745887                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       745887                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46617.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46617.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46617.937500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46617.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46617.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46617.937500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33060                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163644426                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33316                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4911.886961                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.414663                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.585337                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903964                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096036                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10363814                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10363814                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17123                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17123                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17436663                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17436663                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17436663                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17436663                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        67422                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        67422                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67422                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67422                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67422                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67422                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1791867417                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1791867417                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1791867417                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1791867417                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1791867417                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1791867417                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10431236                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10431236                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17504085                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17504085                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17504085                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17504085                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006463                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006463                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003852                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003852                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003852                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003852                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26576.895034                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26576.895034                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26576.895034                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26576.895034                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26576.895034                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26576.895034                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7869                       # number of writebacks
system.cpu0.dcache.writebacks::total             7869                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        34362                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        34362                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        34362                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        34362                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        34362                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        34362                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33060                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33060                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33060                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    508940441                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    508940441                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    508940441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    508940441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    508940441                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    508940441                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15394.447701                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15394.447701                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15394.447701                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15394.447701                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15394.447701                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15394.447701                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.996674                       # Cycle average of tags in use
system.cpu1.icache.total_refs               922352717                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1701757.780443                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996674                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868584                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17764135                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17764135                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17764135                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17764135                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17764135                       # number of overall hits
system.cpu1.icache.overall_hits::total       17764135                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1041878                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1041878                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1041878                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1041878                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1041878                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1041878                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17764153                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17764153                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17764153                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17764153                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17764153                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17764153                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57882.111111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57882.111111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57882.111111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57882.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57882.111111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57882.111111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       842871                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       842871                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       842871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       842871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       842871                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       842871                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56191.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56191.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56191.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56191.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56191.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56191.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53203                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               230616676                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 53459                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4313.898053                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   216.072410                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    39.927590                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.844033                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.155967                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22274351                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22274351                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4655092                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4655092                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10663                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10663                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10648                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10648                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     26929443                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26929443                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     26929443                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26929443                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       164002                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164002                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       164002                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        164002                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       164002                       # number of overall misses
system.cpu1.dcache.overall_misses::total       164002                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   6318951185                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6318951185                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   6318951185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6318951185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   6318951185                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6318951185                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22438353                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22438353                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4655092                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4655092                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10648                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27093445                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27093445                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27093445                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27093445                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007309                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007309                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006053                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006053                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006053                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006053                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38529.720278                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38529.720278                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38529.720278                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38529.720278                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38529.720278                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38529.720278                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11769                       # number of writebacks
system.cpu1.dcache.writebacks::total            11769                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       110799                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       110799                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110799                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110799                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110799                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110799                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53203                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53203                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53203                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53203                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53203                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53203                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1029594481                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1029594481                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1029594481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1029594481                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1029594481                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1029594481                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002371                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19352.188429                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19352.188429                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19352.188429                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19352.188429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19352.188429                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19352.188429                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.996302                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013599391                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2039435.394366                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996302                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022430                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14884955                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14884955                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14884955                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14884955                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14884955                       # number of overall hits
system.cpu2.icache.overall_hits::total       14884955                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       851651                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       851651                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       851651                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       851651                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       851651                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       851651                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14884970                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14884970                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14884970                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14884970                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14884970                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14884970                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56776.733333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56776.733333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56776.733333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56776.733333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56776.733333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56776.733333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       747536                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       747536                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       747536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       747536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       747536                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       747536                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53395.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53395.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53395.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53395.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53395.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53395.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 70688                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179901438                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 70944                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2535.823156                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.382755                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.617245                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.899933                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.100067                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10293128                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10293128                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6807873                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6807873                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21358                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21358                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16096                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16096                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17101001                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17101001                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17101001                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17101001                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       150152                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       150152                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       150152                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        150152                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       150152                       # number of overall misses
system.cpu2.dcache.overall_misses::total       150152                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4607424241                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4607424241                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4607424241                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4607424241                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4607424241                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4607424241                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10443280                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10443280                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6807873                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6807873                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21358                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16096                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16096                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17251153                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17251153                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17251153                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17251153                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014378                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014378                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008704                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008704                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008704                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008704                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30685.067405                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30685.067405                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 30685.067405                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 30685.067405                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 30685.067405                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 30685.067405                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        19785                       # number of writebacks
system.cpu2.dcache.writebacks::total            19785                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        79464                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        79464                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        79464                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        79464                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        79464                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        79464                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        70688                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        70688                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        70688                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        70688                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        70688                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        70688                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1257859268                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1257859268                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1257859268                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1257859268                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1257859268                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1257859268                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004098                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004098                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004098                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004098                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 17794.523370                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 17794.523370                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 17794.523370                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17794.523370                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 17794.523370                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17794.523370                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
