module test;
  reg [31:0] A;
  reg blt, beq;
  wire  len;
  branchControll asdf(A, blt, beq, len);
  
  initial begin 
    A = 32'b00000000000000001100001001100011; 
    blt = 1'b1;
    beq = 1'b0;
    #10 $stop; 
  end 
  initial
    $monitor("At time %t, out = %h",
             $time, len);
endmodule