#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar 25 20:25:53 2022
# Process ID: 25252
# Current directory: C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.runs/synth_1
# Command line: vivado.exe -log reaction_timer_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source reaction_timer_top.tcl
# Log file: C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.runs/synth_1/reaction_timer_top.vds
# Journal file: C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source reaction_timer_top.tcl -notrace
Command: synth_design -top reaction_timer_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3984 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 735.887 ; gain = 177.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reaction_timer_top' [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/reaction_timer_top.vhd:12]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/clk_div.vhd:11]
	Parameter N bound to: 500000 - type: integer 
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/clk_div.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (1#1) [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/clk_div.vhd:11]
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized0' [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/clk_div.vhd:11]
	Parameter N bound to: 300000 - type: integer 
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/clk_div.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized0' (1#1) [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/clk_div.vhd:11]
INFO: [Synth 8-638] synthesizing module 'clk_div__parameterized1' [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/clk_div.vhd:11]
	Parameter N bound to: 50000000 - type: integer 
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/clk_div.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'clk_div__parameterized1' (1#1) [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/clk_div.vhd:11]
INFO: [Synth 8-638] synthesizing module 'mbit_counter' [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/mbit_counter.vhd:13]
	Parameter N bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mbit_counter' (2#1) [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/mbit_counter.vhd:13]
INFO: [Synth 8-638] synthesizing module 'bin2bcd' [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/bin2bcd.vhd:13]
WARNING: [Synth 8-614] signal 'binary_in' is read in the process but is not in the sensitivity list [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/bin2bcd.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd' (3#1) [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/bin2bcd.vhd:13]
INFO: [Synth 8-638] synthesizing module 'rng_counter' [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/rng_counter.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rng_counter' (4#1) [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/rng_counter.vhd:13]
INFO: [Synth 8-638] synthesizing module 'reaction' [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/reaction.vhd:19]
INFO: [Synth 8-226] default block is never used [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/reaction.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'reaction' (5#1) [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/reaction.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'reaction_timer_top' (6#1) [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/sources_1/new/reaction_timer_top.vhd:12]
WARNING: [Synth 8-3331] design reaction has unconnected port rng_done
WARNING: [Synth 8-3331] design reaction has unconnected port clear_sig
WARNING: [Synth 8-3331] design bin2bcd has unconnected port clk
WARNING: [Synth 8-3331] design bin2bcd has unconnected port clear
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 800.000 ; gain = 241.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 800.000 ; gain = 241.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 800.000 ; gain = 241.988
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/reaction_timer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/reaction_timer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 918.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 918.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 918.551 ; gain = 360.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 918.551 ; gain = 360.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 918.551 ; gain = 360.539
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mbit_counter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rng_counter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'reaction'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 count_s |                              001 |                              001
                 invalid |                              010 |                              011
                  stop_1 |                              011 |                              010
                 reacted |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mbit_counter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                 start_s |                              010 |                               01
                      s3 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'rng_counter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                               00 |                               00
                 start_s |                               01 |                               01
                 react_s |                               10 |                               10
                  stop_s |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'reaction'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 918.551 ; gain = 360.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module clk_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
Module clk_div__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module mbit_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 12    
Module rng_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
Module reaction 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'reaction/an_reg[4]' (FDE) to 'reaction/an_reg[7]'
INFO: [Synth 8-3886] merging instance 'reaction/an_reg[5]' (FDE) to 'reaction/an_reg[7]'
INFO: [Synth 8-3886] merging instance 'reaction/an_reg[6]' (FDE) to 'reaction/an_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\reaction/an_reg[7] )
WARNING: [Synth 8-3332] Sequential element (rng/FSM_onehot_state_reg[2]) is unused and will be removed from module reaction_timer_top.
WARNING: [Synth 8-3332] Sequential element (rng/FSM_onehot_state_reg[1]) is unused and will be removed from module reaction_timer_top.
WARNING: [Synth 8-3332] Sequential element (rng/FSM_onehot_state_reg[0]) is unused and will be removed from module reaction_timer_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 918.551 ; gain = 360.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 918.551 ; gain = 360.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 918.551 ; gain = 360.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 919.035 ; gain = 361.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.848 ; gain = 366.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.848 ; gain = 366.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.848 ; gain = 366.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.848 ; gain = 366.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.848 ; gain = 366.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.848 ; gain = 366.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     3|
|4     |LUT2   |    10|
|5     |LUT3   |     8|
|6     |LUT4   |    19|
|7     |LUT5   |    13|
|8     |LUT6   |    75|
|9     |FDCE   |    40|
|10    |FDRE   |    27|
|11    |IBUF   |     4|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------------------+------+
|      |Instance        |Module                  |Cells |
+------+----------------+------------------------+------+
|1     |top             |                        |   226|
|2     |  clk_1_ms      |clk_div                 |    51|
|3     |  counter_10bit |mbit_counter            |    68|
|4     |  reaction      |reaction                |    35|
|5     |  ssd_refresh   |clk_div__parameterized0 |    51|
+------+----------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.848 ; gain = 366.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 924.848 ; gain = 248.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 924.848 ; gain = 366.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 938.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 938.094 ; gain = 645.320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 938.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jsc/Documents/7076CEM/Coursework/reaction_timer_7076cem/reaction_timer_7076cem.runs/synth_1/reaction_timer_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file reaction_timer_top_utilization_synth.rpt -pb reaction_timer_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 25 20:26:33 2022...
