#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f42f6f0db0 .scope module, "nand2_tb" "nand2_tb" 2 10;
 .timescale -9 -9;
v000001f42f6f10d0_0 .var "x1", 0 0;
v000001f42f6f1170_0 .var "x2", 0 0;
v000001f42f80d980_0 .net "y", 0 0, L_000001f42f6f4df0;  1 drivers
S_000001f42f80d7f0 .scope module, "nand2" "nand2" 2 14, 2 3 0, S_000001f42f6f0db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "x1";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /OUTPUT 1 "y";
L_000001f42f6f4fb0 .functor AND 1, v000001f42f6f10d0_0, v000001f42f6f1170_0, C4<1>, C4<1>;
L_000001f42f6f4df0 .functor NOT 1, L_000001f42f6f4fb0, C4<0>, C4<0>, C4<0>;
v000001f42f6b3330_0 .net *"_ivl_0", 0 0, L_000001f42f6f4fb0;  1 drivers
v000001f42f6dec30_0 .net "x1", 0 0, v000001f42f6f10d0_0;  1 drivers
v000001f42f6ecdf0_0 .net "x2", 0 0, v000001f42f6f1170_0;  1 drivers
v000001f42f6ece90_0 .net "y", 0 0, L_000001f42f6f4df0;  alias, 1 drivers
S_000001f42f6f0f40 .scope module, "tb_dff" "tb_dff" 3 16;
 .timescale -9 -11;
v000001f42f7460f0_0 .var "clk", 0 0;
v000001f42f745dd0_0 .var "d", 0 0;
v000001f42f746690_0 .net "nq", 0 0, L_000001f42f6f4ed0;  1 drivers
v000001f42f7465f0_0 .net "q", 0 0, v000001f42f746230_0;  1 drivers
S_000001f42f80da20 .scope module, "dff1" "dff" 3 20, 3 4 0, S_000001f42f6f0f40;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "nq";
L_000001f42f6f4ed0 .functor NOT 1, v000001f42f746230_0, C4<0>, C4<0>, C4<0>;
v000001f42f80dbb0_0 .net "clk", 0 0, v000001f42f7460f0_0;  1 drivers
v000001f42f7458d0_0 .net "d", 0 0, v000001f42f745dd0_0;  1 drivers
v000001f42f745ab0_0 .net "nq", 0 0, L_000001f42f6f4ed0;  alias, 1 drivers
v000001f42f746230_0 .var "q", 0 0;
E_000001f42f6de4b0 .event negedge, v000001f42f80dbb0_0;
S_000001f42f6ecad0 .scope module, "tb_dff_r" "tb_dff_r" 4 21;
 .timescale -9 -11;
v000001f42f7467d0_0 .var "clk", 0 0;
v000001f42f746370_0 .var "d", 0 0;
v000001f42f745b50_0 .net "nq", 0 0, L_000001f42f6f45a0;  1 drivers
v000001f42f745fb0_0 .net "q", 0 0, v000001f42f745f10_0;  1 drivers
v000001f42f745970_0 .var "rst", 0 0;
S_000001f42f6f5c80 .scope module, "dff1" "dff_r" 4 25, 4 4 0, S_000001f42f6ecad0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "nq";
L_000001f42f6f45a0 .functor NOT 1, v000001f42f745f10_0, C4<0>, C4<0>, C4<0>;
v000001f42f745c90_0 .net "clk", 0 0, v000001f42f7467d0_0;  1 drivers
v000001f42f745e70_0 .net "d", 0 0, v000001f42f746370_0;  1 drivers
v000001f42f746730_0 .net "nq", 0 0, L_000001f42f6f45a0;  alias, 1 drivers
v000001f42f745f10_0 .var "q", 0 0;
v000001f42f7464b0_0 .net "rst", 0 0, v000001f42f745970_0;  1 drivers
E_000001f42f6de1b0/0 .event negedge, v000001f42f745c90_0;
E_000001f42f6de1b0/1 .event posedge, v000001f42f7464b0_0;
E_000001f42f6de1b0 .event/or E_000001f42f6de1b0/0, E_000001f42f6de1b0/1;
S_000001f42f6ecc60 .scope module, "tb_inv" "tb_inv" 5 3;
 .timescale -9 -11;
v000001f42f746050_0 .var "x", 0 0;
v000001f42f746550_0 .net "y_inv", 0 0, L_000001f42f6f5020;  1 drivers
v000001f42f745d30_0 .net "y_inv_delay", 0 0, L_000001f42f6f4e60;  1 drivers
S_000001f42f6f5e10 .scope module, "i1" "inverter" 5 8, 6 3 0, S_000001f42f6ecc60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "y";
L_000001f42f6f5020 .functor NOT 1, v000001f42f746050_0, C4<0>, C4<0>, C4<0>;
v000001f42f745a10_0 .net "x", 0 0, v000001f42f746050_0;  1 drivers
v000001f42f745bf0_0 .net "y", 0 0, L_000001f42f6f5020;  alias, 1 drivers
S_000001f42f6f5750 .scope module, "id1" "inverter_delay" 5 7, 7 3 0, S_000001f42f6ecc60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /OUTPUT 1 "y";
L_000001f42f6f4e60/d .functor NOT 1, v000001f42f746050_0, C4<0>, C4<0>, C4<0>;
L_000001f42f6f4e60 .delay 1 (200,200,200) L_000001f42f6f4e60/d;
v000001f42f746410_0 .net "x", 0 0, v000001f42f746050_0;  alias, 1 drivers
v000001f42f746190_0 .net "y", 0 0, L_000001f42f6f4e60;  alias, 1 drivers
    .scope S_000001f42f6f0db0;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "tb_nand2.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001f42f6f0db0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f6f10d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f6f1170_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f42f6f10d0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f6f10d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f42f6f1170_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f42f6f10d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f42f6f1170_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001f42f80da20;
T_1 ;
    %wait E_000001f42f6de4b0;
    %load/vec4 v000001f42f7458d0_0;
    %store/vec4 v000001f42f746230_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f42f6f0f40;
T_2 ;
    %vpi_call 3 23 "$dumpfile", "tb_dff.vcd" {0 0 0};
    %vpi_call 3 24 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001f42f6f0f40 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f745dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f7460f0_0, 0, 1;
    %delay 2500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f42f745dd0_0, 0, 1;
    %delay 700, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f745dd0_0, 0, 1;
    %delay 700, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f42f745dd0_0, 0, 1;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f745dd0_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 3 31 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001f42f6f0f40;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v000001f42f7460f0_0;
    %inv;
    %store/vec4 v000001f42f7460f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f42f6f5c80;
T_4 ;
    %wait E_000001f42f6de1b0;
    %load/vec4 v000001f42f7464b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f745f10_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f42f745e70_0;
    %store/vec4 v000001f42f745f10_0, 0, 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f42f6ecad0;
T_5 ;
    %vpi_call 4 28 "$dumpfile", "tb_dff_r.vcd" {0 0 0};
    %vpi_call 4 29 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001f42f6ecad0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f746370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f7467d0_0, 0, 1;
    %delay 2500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f42f746370_0, 0, 1;
    %delay 700, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f746370_0, 0, 1;
    %delay 700, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f42f746370_0, 0, 1;
    %delay 1200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f746370_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 4 36 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001f42f6ecad0;
T_6 ;
    %fork t_1, S_000001f42f6ecad0;
    %fork t_2, S_000001f42f6ecad0;
    %fork t_3, S_000001f42f6ecad0;
    %fork t_4, S_000001f42f6ecad0;
    %fork t_5, S_000001f42f6ecad0;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f745970_0, 0, 1;
    %end;
t_2 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f42f745970_0, 0, 1;
    %end;
t_3 ;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f745970_0, 0, 1;
    %end;
t_4 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f42f745970_0, 0, 1;
    %end;
t_5 ;
    %delay 5100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f745970_0, 0, 1;
    %end;
    .scope S_000001f42f6ecad0;
t_0 ;
    %end;
    .thread T_6;
    .scope S_000001f42f6ecad0;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v000001f42f7467d0_0;
    %inv;
    %store/vec4 v000001f42f7467d0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f42f6ecc60;
T_8 ;
    %vpi_call 5 11 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 5 12 "$dumpvars", 32'sb00000000000000000000000000000001, S_000001f42f6ecc60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f746050_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f42f746050_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f42f746050_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f42f746050_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 5 17 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "2nand.v";
    "dff.v";
    "dff_reset.v";
    "inv_tb.v";
    "inverter.v";
    "inverter_delay.v";
