

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Sun Oct 18 11:15:27 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet5_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1667592|  1667592|  1667592|  1667592|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.B_CONV1.gep.BIAS            |        7|        7|         3|          1|          1|     6|    yes   |
        |- memcpy.pic_in.gep.FM_DDR_BUFF1     |     1025|     1025|         3|          1|          1|  1024|    yes   |
        |- memcpy.W_CONV1.gep.WEIGHT          |      158|      158|        10|          1|          1|   150|    yes   |
        |- Loop 4                             |  1589060|  1589060|    317812|          -|          -|     5|    no    |
        | + Loop 4.1                          |   317810|   317810|     63562|          -|          -|     5|    no    |
        |  ++ Loop 4.1.1                      |    63560|    63560|      2270|          -|          -|    28|    no    |
        |   +++ Loop 4.1.1.1                  |     2268|     2268|        81|          -|          -|    28|    no    |
        |    ++++ conv1_label1                |       78|       78|        13|          -|          -|     6|    no    |
        |- Loop 5                             |    48664|    48664|      1738|          -|          -|    28|    no    |
        | + Loop 5.1                          |     1736|     1736|        62|          -|          -|    28|    no    |
        |  ++ conv1_label2                    |       60|       60|        10|          -|          -|     6|    no    |
        |- Loop 6                             |    27468|    27468|      1962|          -|          -|    14|    no    |
        | + Loop 6.1                          |     1960|     1960|       140|          -|          -|    14|    no    |
        |  ++ conv1_label3                    |      138|      138|        23|          -|          -|     6|    no    |
        |- memcpy.FM_DDR_BUFF2.conv_out1.gep  |     1177|     1177|         3|          1|          1|  1176|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|   1013|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     513|   1005|
|Memory           |       19|      -|      64|      3|
|Multiplexer      |        -|      -|       -|    948|
|Register         |        0|      -|    1031|     96|
+-----------------+---------+-------+--------+-------+
|Total            |       19|      5|    1608|   3065|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        6|      2|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |conv_top_fadd_32nbkb_U1  |conv_top_fadd_32nbkb  |        0|      2|  205|  390|
    |conv_top_fcmp_32ndEe_U3  |conv_top_fcmp_32ndEe  |        0|      0|   66|  239|
    |conv_top_fmul_32ncud_U2  |conv_top_fmul_32ncud  |        0|      3|  143|  321|
    |conv_top_urem_5nseOg_U4  |conv_top_urem_5nseOg  |        0|      0|   99|   55|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  513| 1005|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+------------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |      Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+------------------+---------+----+----+------+-----+------+-------------+
    |B_CONV1_U     |conv1_B_CONV1     |        0|  64|   3|     6|   32|     1|          192|
    |W_CONV1_U     |conv1_W_CONV1     |        1|   0|   0|   150|   32|     1|         4800|
    |conv1_buff_U  |conv1_conv1_buff  |       16|   0|   0|  4704|   32|     1|       150528|
    |pic_in_U      |conv1_pic_in      |        2|   0|   0|  1024|   32|     1|        32768|
    +--------------+------------------+---------+----+----+------+-----+------+-------------+
    |Total         |                  |       19|  64|   3|  5884|  128|     4|       188288|
    +--------------+------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_fu_747_p2                      |     *    |      0|  0|  26|           6|           5|
    |c_4_fu_1100_p2                     |     +    |      0|  0|  15|           5|           1|
    |c_5_fu_1520_p2                     |     +    |      0|  0|  15|           5|           2|
    |c_6_fu_905_p2                      |     +    |      0|  0|  15|           5|           1|
    |chl_out_2_fu_1336_p2               |     +    |      0|  0|  12|           3|           1|
    |chl_out_3_fu_938_p2                |     +    |      0|  0|  12|           3|           1|
    |chl_out_fu_1116_p2                 |     +    |      0|  0|  12|           3|           1|
    |indvar_next4_fu_660_p2             |     +    |      0|  0|  13|          11|           1|
    |indvar_next5_fu_677_p2             |     +    |      0|  0|  15|           8|           1|
    |indvar_next6_fu_1570_p2            |     +    |      0|  0|  13|          11|           1|
    |indvar_next_fu_643_p2              |     +    |      0|  0|  12|           3|           1|
    |kc_2_fu_868_p2                     |     +    |      0|  0|  12|           3|           1|
    |kr_2_fu_848_p2                     |     +    |      0|  0|  12|           3|           1|
    |next_mul_fu_703_p2                 |     +    |      0|  0|  23|           9|          16|
    |next_urem_fu_683_p2                |     +    |      0|  0|  15|           1|           8|
    |r_4_fu_1084_p2                     |     +    |      0|  0|  15|           5|           1|
    |r_5_fu_1324_p2                     |     +    |      0|  0|  15|           5|           2|
    |r_6_fu_884_p2                      |     +    |      0|  0|  15|           5|           1|
    |tmp_101_fu_1376_p2                 |     +    |      0|  0|  14|          10|          10|
    |tmp_105_fu_1526_p2                 |     +    |      0|  0|  19|          14|          14|
    |tmp_106_fu_1535_p2                 |     +    |      0|  0|  19|          14|          14|
    |tmp_107_fu_1411_p2                 |     +    |      0|  0|  14|          10|          10|
    |tmp_111_fu_1544_p2                 |     +    |      0|  0|  19|          14|          14|
    |tmp_112_fu_1548_p2                 |     +    |      0|  0|  19|          14|          14|
    |tmp_116_fu_1480_p2                 |     +    |      0|  0|  15|           9|           9|
    |tmp_120_fu_1515_p2                 |     +    |      0|  0|  10|          12|          12|
    |tmp_122_fu_964_p2                  |     +    |      0|  0|  15|           6|           6|
    |tmp_123_fu_970_p2                  |     +    |      0|  0|  10|           3|           6|
    |tmp_124_fu_976_p2                  |     +    |      0|  0|  10|           6|           6|
    |tmp_126_fu_1062_p2                 |     +    |      0|  0|  10|           9|           9|
    |tmp_127_fu_1068_p2                 |     +    |      0|  0|  10|           9|           9|
    |tmp_130_fu_1003_p2                 |     +    |      0|  0|  14|          10|          10|
    |tmp_134_fu_1038_p2                 |     +    |      0|  0|  10|          14|          14|
    |tmp_50_fu_890_p2                   |     +    |      0|  0|  15|           5|           5|
    |tmp_62_fu_911_p2                   |     +    |      0|  0|  15|           5|           5|
    |tmp_78_fu_729_p2                   |     +    |      0|  0|  15|           3|           5|
    |tmp_80_fu_796_p2                   |     +    |      0|  0|  10|          11|          11|
    |tmp_83_fu_818_p2                   |     +    |      0|  0|  10|           9|           9|
    |tmp_84_fu_828_p2                   |     +    |      0|  0|  10|           9|           9|
    |tmp_90_fu_1156_p2                  |     +    |      0|  0|  14|          10|          10|
    |tmp_94_fu_1191_p2                  |     +    |      0|  0|  10|          14|          14|
    |tmp_s_fu_783_p2                    |     +    |      0|  0|  10|          11|          11|
    |tmp_100_fu_1366_p2                 |     -    |      0|  0|  15|           9|           9|
    |tmp_104_fu_1405_p2                 |     -    |      0|  0|  19|          14|          14|
    |tmp_110_fu_1440_p2                 |     -    |      0|  0|  19|          14|          14|
    |tmp_115_fu_1470_p2                 |     -    |      0|  0|  15|           8|           8|
    |tmp_119_fu_1509_p2                 |     -    |      0|  0|  10|          12|          12|
    |tmp_129_fu_993_p2                  |     -    |      0|  0|  15|           9|           9|
    |tmp_133_fu_1032_p2                 |     -    |      0|  0|  10|          14|          14|
    |tmp_89_fu_1146_p2                  |     -    |      0|  0|  15|           9|           9|
    |tmp_93_fu_1185_p2                  |     -    |      0|  0|  10|          14|          14|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state19_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state36_pp2_stage0_iter8  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state69_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state96_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |tmp_77_fu_1242_p2                  |    and   |      0|  0|   2|           1|           1|
    |exitcond14_fu_654_p2               |   icmp   |      0|  0|  13|          11|          12|
    |exitcond15_fu_671_p2               |   icmp   |      0|  0|  11|           8|           8|
    |exitcond16_fu_1564_p2              |   icmp   |      0|  0|  13|          11|          11|
    |exitcond1_fu_1110_p2               |   icmp   |      0|  0|   9|           3|           3|
    |exitcond2_fu_1094_p2               |   icmp   |      0|  0|  11|           5|           4|
    |exitcond3_fu_1078_p2               |   icmp   |      0|  0|  11|           5|           4|
    |exitcond4_fu_932_p2                |   icmp   |      0|  0|   9|           3|           3|
    |exitcond5_fu_899_p2                |   icmp   |      0|  0|  11|           5|           4|
    |exitcond6_fu_878_p2                |   icmp   |      0|  0|  11|           5|           4|
    |exitcond7_fu_862_p2                |   icmp   |      0|  0|   9|           3|           3|
    |exitcond8_fu_842_p2                |   icmp   |      0|  0|   9|           3|           3|
    |exitcond9_fu_637_p2                |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_1330_p2                |   icmp   |      0|  0|   9|           3|           3|
    |notlhs_fu_1224_p2                  |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_1230_p2                  |   icmp   |      0|  0|  18|          23|           1|
    |tmp_38_fu_1256_p2                  |   icmp   |      0|  0|  11|           5|           4|
    |tmp_45_fu_1290_p2                  |   icmp   |      0|  0|  11|           5|           4|
    |tmp_74_fu_723_p2                   |   icmp   |      0|  0|  11|           5|           4|
    |tmp_fu_689_p2                      |   icmp   |      0|  0|  11|           8|           5|
    |tmp_42_fu_1266_p2                  |    or    |      0|  0|   5|           5|           1|
    |tmp_48_fu_1300_p2                  |    or    |      0|  0|   5|           5|           1|
    |tmp_75_fu_1236_p2                  |    or    |      0|  0|   2|           1|           1|
    |idx_urem_fu_695_p3                 |  select  |      0|  0|   8|           1|           8|
    |tmp_57_fu_735_p3                   |  select  |      0|  0|   5|           1|           5|
    |tmp_58_fu_1248_p3                  |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1013|         586|         540|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |BIAS_blk_n_AR                              |    9|          2|    1|          2|
    |BIAS_blk_n_R                               |    9|          2|    1|          2|
    |B_CONV1_address0                           |   15|          3|    3|          9|
    |FM_DDR_BUFF1_blk_n_AR                      |    9|          2|    1|          2|
    |FM_DDR_BUFF1_blk_n_R                       |    9|          2|    1|          2|
    |FM_DDR_BUFF2_blk_n_AW                      |    9|          2|    1|          2|
    |FM_DDR_BUFF2_blk_n_B                       |    9|          2|    1|          2|
    |FM_DDR_BUFF2_blk_n_W                       |    9|          2|    1|          2|
    |WEIGHT_blk_n_AR                            |    9|          2|    1|          2|
    |WEIGHT_blk_n_R                             |    9|          2|    1|          2|
    |W_CONV1_address0                           |   15|          3|    8|         24|
    |ap_NS_fsm                                  |  381|         87|    1|         87|
    |ap_enable_reg_pp0_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                    |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter9                    |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                    |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                    |    9|          2|    1|          2|
    |ap_phi_mux_indvar8_phi_fu_425_p4           |    9|          2|   11|         22|
    |ap_phi_mux_indvar_phi_fu_413_p4            |    9|          2|    3|          6|
    |ap_sig_ioackin_m_axi_BIAS_ARREADY          |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_FM_DDR_BUFF1_ARREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_FM_DDR_BUFF2_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_FM_DDR_BUFF2_WREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_WEIGHT_ARREADY        |    9|          2|    1|          2|
    |c2_reg_533                                 |    9|          2|    5|         10|
    |c5_reg_568                                 |    9|          2|    5|         10|
    |c_reg_499                                  |    9|          2|    5|         10|
    |chl_out2_reg_511                           |    9|          2|    3|          6|
    |chl_out3_reg_544                           |    9|          2|    3|          6|
    |chl_out6_reg_580                           |    9|          2|    3|          6|
    |conv1_buff_address0                        |   21|          4|   13|         52|
    |conv1_buff_address1                        |   21|          4|   13|         52|
    |conv1_buff_d0                              |   15|          3|   32|         96|
    |conv_out1_address0                         |   15|          3|   11|         33|
    |grp_fu_602_p0                              |   15|          3|   32|         96|
    |grp_fu_602_p1                              |   27|          5|   32|        160|
    |grp_fu_606_p0                              |   15|          3|   32|         96|
    |grp_fu_606_p1                              |   15|          3|   32|         96|
    |indvar2_reg_433                            |    9|          2|    8|         16|
    |indvar4_reg_591                            |    9|          2|   11|         22|
    |indvar8_reg_421                            |    9|          2|   11|         22|
    |indvar_reg_409                             |    9|          2|    3|          6|
    |kc_reg_477                                 |    9|          2|    3|          6|
    |kr_reg_466                                 |    9|          2|    3|          6|
    |phi_mul_reg_444                            |    9|          2|   16|         32|
    |phi_urem_reg_455                           |    9|          2|    8|         16|
    |pic_in_address0                            |   15|          3|   10|         30|
    |r1_reg_522                                 |    9|          2|    5|         10|
    |r4_reg_556                                 |    9|          2|    5|         10|
    |r_reg_488                                  |    9|          2|    5|         10|
    |reg_622                                    |    9|          2|   32|         64|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  948|        208|  389|       1171|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |BIAS_read_reg_1590                         |  32|   0|   32|          0|
    |B_CONV1_load_reg_1804                      |  32|   0|   32|          0|
    |FM_DDR_BUFF1_read_reg_1604                 |  32|   0|   32|          0|
    |WEIGHT_read_reg_1644                       |  32|   0|   32|          0|
    |W_CONV1_load_reg_1755                      |  32|   0|   32|          0|
    |ap_CS_fsm                                  |  86|   0|   86|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                    |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_BIAS_ARREADY          |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_FM_DDR_BUFF1_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_FM_DDR_BUFF2_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_FM_DDR_BUFF2_WREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_WEIGHT_ARREADY        |   1|   0|    1|          0|
    |c2_reg_533                                 |   5|   0|    5|          0|
    |c5_reg_568                                 |   5|   0|    5|          0|
    |c_4_reg_1776                               |   5|   0|    5|          0|
    |c_6_reg_1711                               |   5|   0|    5|          0|
    |c_reg_499                                  |   5|   0|    5|          0|
    |chl_out2_reg_511                           |   3|   0|    3|          0|
    |chl_out3_reg_544                           |   3|   0|    3|          0|
    |chl_out6_reg_580                           |   3|   0|    3|          0|
    |chl_out_2_reg_1861                         |   3|   0|    3|          0|
    |chl_out_3_reg_1734                         |   3|   0|    3|          0|
    |chl_out_reg_1789                           |   3|   0|    3|          0|
    |conv1_buff_addr_5_reg_1745                 |  13|   0|   13|          0|
    |conv1_buff_addr_reg_1794                   |  13|   0|   13|          0|
    |conv1_buff_load_2_reg_1908                 |  32|   0|   32|          0|
    |conv_out1_load_reg_1937                    |  32|   0|   32|          0|
    |exitcond14_reg_1595                        |   1|   0|    1|          0|
    |exitcond14_reg_1595_pp1_iter1_reg          |   1|   0|    1|          0|
    |exitcond15_reg_1609                        |   1|   0|    1|          0|
    |exitcond16_reg_1923                        |   1|   0|    1|          0|
    |exitcond16_reg_1923_pp3_iter1_reg          |   1|   0|    1|          0|
    |exitcond9_reg_1581                         |   1|   0|    1|          0|
    |exitcond9_reg_1581_pp0_iter1_reg           |   1|   0|    1|          0|
    |indvar2_reg_433                            |   8|   0|    8|          0|
    |indvar4_reg_591                            |  11|   0|   11|          0|
    |indvar8_reg_421                            |  11|   0|   11|          0|
    |indvar8_reg_421_pp1_iter1_reg              |  11|   0|   11|          0|
    |indvar_next4_reg_1599                      |  11|   0|   11|          0|
    |indvar_next_reg_1585                       |   3|   0|    3|          0|
    |indvar_reg_409                             |   3|   0|    3|          0|
    |indvar_reg_409_pp0_iter1_reg               |   3|   0|    3|          0|
    |kc_2_reg_1680                              |   3|   0|    3|          0|
    |kc_cast_reg_1672                           |   3|   0|    5|          2|
    |kc_reg_477                                 |   3|   0|    3|          0|
    |kr_2_reg_1662                              |   3|   0|    3|          0|
    |kr_cast_reg_1654                           |   3|   0|    5|          2|
    |kr_reg_466                                 |   3|   0|    3|          0|
    |phi_mul_reg_444                            |  16|   0|   16|          0|
    |phi_urem_reg_455                           |   8|   0|    8|          0|
    |pic_in_load_reg_1726                       |  32|   0|   32|          0|
    |r1_reg_522                                 |   5|   0|    5|          0|
    |r4_reg_556                                 |   5|   0|    5|          0|
    |r_4_reg_1763                               |   5|   0|    5|          0|
    |r_6_reg_1693                               |   5|   0|    5|          0|
    |r_reg_488                                  |   5|   0|    5|          0|
    |reg_616                                    |  32|   0|   32|          0|
    |reg_622                                    |  32|   0|   32|          0|
    |reg_629                                    |  32|   0|   32|          0|
    |tmp_104_reg_1866                           |  12|   0|   14|          2|
    |tmp_110_reg_1872                           |  11|   0|   14|          3|
    |tmp_111_reg_1898                           |  14|   0|   14|          0|
    |tmp_112_reg_1903                           |  13|   0|   14|          1|
    |tmp_120_reg_1878                           |  12|   0|   12|          0|
    |tmp_124_reg_1739                           |   6|   0|    6|          0|
    |tmp_39_cast_reg_1768                       |   5|   0|   10|          5|
    |tmp_40_cast_reg_1818                       |   5|   0|   10|          5|
    |tmp_41_cast_reg_1685                       |   3|   0|    9|          6|
    |tmp_43_cast_reg_1823                       |   4|   0|   10|          6|
    |tmp_44_cast_reg_1828                       |   4|   0|    9|          5|
    |tmp_46_cast_reg_1781                       |   5|   0|   14|          9|
    |tmp_47_cast_reg_1836                       |   5|   0|   14|          9|
    |tmp_49_cast_reg_1842                       |   4|   0|   14|         10|
    |tmp_50_reg_1698                            |   5|   0|    5|          0|
    |tmp_52_cast_reg_1703                       |   5|   0|   10|          5|
    |tmp_53_cast_reg_1848                       |   4|   0|   12|          8|
    |tmp_58_reg_1809                            |  32|   0|   32|          0|
    |tmp_64_cast_reg_1721                       |   5|   0|   14|          9|
    |tmp_70_reg_1628                            |   3|   0|    3|          0|
    |tmp_79_reg_1639                            |   4|   0|    4|          0|
    |tmp_84_reg_1649                            |   9|   0|    9|          0|
    |tmp_cast_reg_1667                          |   3|   0|    6|          3|
    |exitcond15_reg_1609                        |  64|  32|    1|          0|
    |tmp_70_reg_1628                            |  64|  32|    3|          0|
    |tmp_79_reg_1639                            |  64|  32|    4|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1031|  96|  937|         90|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     conv1    | return value |
|m_axi_FM_DDR_BUFF1_AWVALID   | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWREADY   |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWADDR    | out |   32|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWID      | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWLEN     | out |   32|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWSIZE    | out |    3|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWBURST   | out |    2|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWLOCK    | out |    2|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWCACHE   | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWPROT    | out |    3|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWQOS     | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWREGION  | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_AWUSER    | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WVALID    | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WREADY    |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WDATA     | out |   32|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WSTRB     | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WLAST     | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WID       | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_WUSER     | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARVALID   | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARREADY   |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARADDR    | out |   32|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARID      | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARLEN     | out |   32|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARSIZE    | out |    3|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARBURST   | out |    2|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARLOCK    | out |    2|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARCACHE   | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARPROT    | out |    3|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARQOS     | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARREGION  | out |    4|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_ARUSER    | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RVALID    |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RREADY    | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RDATA     |  in |   32|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RLAST     |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RID       |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RUSER     |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_RRESP     |  in |    2|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_BVALID    |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_BREADY    | out |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_BRESP     |  in |    2|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_BID       |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF1_BUSER     |  in |    1|    m_axi   | FM_DDR_BUFF1 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWVALID   | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWREADY   |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWADDR    | out |   32|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWID      | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWLEN     | out |   32|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWSIZE    | out |    3|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWBURST   | out |    2|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWLOCK    | out |    2|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWCACHE   | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWPROT    | out |    3|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWQOS     | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWREGION  | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_AWUSER    | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WVALID    | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WREADY    |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WDATA     | out |   32|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WSTRB     | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WLAST     | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WID       | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_WUSER     | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARVALID   | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARREADY   |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARADDR    | out |   32|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARID      | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARLEN     | out |   32|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARSIZE    | out |    3|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARBURST   | out |    2|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARLOCK    | out |    2|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARCACHE   | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARPROT    | out |    3|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARQOS     | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARREGION  | out |    4|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_ARUSER    | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RVALID    |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RREADY    | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RDATA     |  in |   32|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RLAST     |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RID       |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RUSER     |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_RRESP     |  in |    2|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_BVALID    |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_BREADY    | out |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_BRESP     |  in |    2|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_BID       |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_FM_DDR_BUFF2_BUSER     |  in |    1|    m_axi   | FM_DDR_BUFF2 |    pointer   |
|m_axi_WEIGHT_AWVALID         | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWREADY         |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWADDR          | out |   32|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWID            | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWLEN           | out |   32|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWSIZE          | out |    3|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWBURST         | out |    2|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWLOCK          | out |    2|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWCACHE         | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWPROT          | out |    3|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWQOS           | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWREGION        | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_AWUSER          | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WVALID          | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WREADY          |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WDATA           | out |   32|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WSTRB           | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WLAST           | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WID             | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_WUSER           | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARVALID         | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARREADY         |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARADDR          | out |   32|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARID            | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARLEN           | out |   32|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARSIZE          | out |    3|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARBURST         | out |    2|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARLOCK          | out |    2|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARCACHE         | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARPROT          | out |    3|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARQOS           | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARREGION        | out |    4|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_ARUSER          | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RVALID          |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RREADY          | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RDATA           |  in |   32|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RLAST           |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RID             |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RUSER           |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_RRESP           |  in |    2|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_BVALID          |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_BREADY          | out |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_BRESP           |  in |    2|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_BID             |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_WEIGHT_BUSER           |  in |    1|    m_axi   |    WEIGHT    |    pointer   |
|m_axi_BIAS_AWVALID           | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWREADY           |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWADDR            | out |   32|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWID              | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWLEN             | out |   32|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWSIZE            | out |    3|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWBURST           | out |    2|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWLOCK            | out |    2|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWCACHE           | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWPROT            | out |    3|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWQOS             | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWREGION          | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_AWUSER            | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WVALID            | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WREADY            |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WDATA             | out |   32|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WSTRB             | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WLAST             | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WID               | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_WUSER             | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARVALID           | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARREADY           |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARADDR            | out |   32|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARID              | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARLEN             | out |   32|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARSIZE            | out |    3|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARBURST           | out |    2|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARLOCK            | out |    2|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARCACHE           | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARPROT            | out |    3|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARQOS             | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARREGION          | out |    4|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_ARUSER            | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RVALID            |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RREADY            | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RDATA             |  in |   32|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RLAST             |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RID               |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RUSER             |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_RRESP             |  in |    2|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_BVALID            |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_BREADY            | out |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_BRESP             |  in |    2|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_BID               |  in |    1|    m_axi   |     BIAS     |    pointer   |
|m_axi_BIAS_BUSER             |  in |    1|    m_axi   |     BIAS     |    pointer   |
|conv_out1_address0           | out |   11|  ap_memory |   conv_out1  |     array    |
|conv_out1_ce0                | out |    1|  ap_memory |   conv_out1  |     array    |
|conv_out1_we0                | out |    1|  ap_memory |   conv_out1  |     array    |
|conv_out1_d0                 | out |   32|  ap_memory |   conv_out1  |     array    |
|conv_out1_q0                 |  in |   32|  ap_memory |   conv_out1  |     array    |
+-----------------------------+-----+-----+------------+--------------+--------------+

