Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 19 16:54:30 2023
| Host         : PC-629 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.072        0.000                      0                   82        0.261        0.000                      0                   82        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.072        0.000                      0                   82        0.261        0.000                      0                   82        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.250ns (26.790%)  route 3.416ns (73.210%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.190    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  binary_to_morse/sig_cnt_reg[1]/Q
                         net (fo=42, routed)          1.038     6.746    binary_to_morse/sig_cnt_reg_n_0_[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     6.898 r  binary_to_morse/sig_cnt[4]_i_22/O
                         net (fo=2, routed)           0.819     7.717    binary_to_morse/sig_cnt[4]_i_22_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.332     8.049 r  binary_to_morse/sig_cnt[4]_i_17/O
                         net (fo=1, routed)           0.495     8.543    binary_to_morse/sig_cnt[4]_i_17_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.667 r  binary_to_morse/sig_cnt[4]_i_7/O
                         net (fo=5, routed)           0.634     9.302    binary_to_morse/sig_cnt[4]_i_7_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     9.426 r  binary_to_morse/sig_cnt[4]_i_2/O
                         net (fo=5, routed)           0.430     9.856    binary_to_morse/sig_cnt0
    SLICE_X3Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.892    binary_to_morse/CLK
    SLICE_X3Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[2]/C
                         clock pessimism              0.276    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X3Y39          FDRE (Setup_fdre_C_CE)      -0.205    14.927    binary_to_morse/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.250ns (26.790%)  route 3.416ns (73.210%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.190    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  binary_to_morse/sig_cnt_reg[1]/Q
                         net (fo=42, routed)          1.038     6.746    binary_to_morse/sig_cnt_reg_n_0_[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     6.898 r  binary_to_morse/sig_cnt[4]_i_22/O
                         net (fo=2, routed)           0.819     7.717    binary_to_morse/sig_cnt[4]_i_22_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.332     8.049 r  binary_to_morse/sig_cnt[4]_i_17/O
                         net (fo=1, routed)           0.495     8.543    binary_to_morse/sig_cnt[4]_i_17_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.667 r  binary_to_morse/sig_cnt[4]_i_7/O
                         net (fo=5, routed)           0.634     9.302    binary_to_morse/sig_cnt[4]_i_7_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     9.426 r  binary_to_morse/sig_cnt[4]_i_2/O
                         net (fo=5, routed)           0.430     9.856    binary_to_morse/sig_cnt0
    SLICE_X3Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.892    binary_to_morse/CLK
    SLICE_X3Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[3]/C
                         clock pessimism              0.276    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X3Y39          FDRE (Setup_fdre_C_CE)      -0.205    14.927    binary_to_morse/sig_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.250ns (27.015%)  route 3.377ns (72.985%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.190    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  binary_to_morse/sig_cnt_reg[1]/Q
                         net (fo=42, routed)          1.038     6.746    binary_to_morse/sig_cnt_reg_n_0_[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     6.898 r  binary_to_morse/sig_cnt[4]_i_22/O
                         net (fo=2, routed)           0.819     7.717    binary_to_morse/sig_cnt[4]_i_22_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.332     8.049 r  binary_to_morse/sig_cnt[4]_i_17/O
                         net (fo=1, routed)           0.495     8.543    binary_to_morse/sig_cnt[4]_i_17_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.667 r  binary_to_morse/sig_cnt[4]_i_7/O
                         net (fo=5, routed)           0.634     9.302    binary_to_morse/sig_cnt[4]_i_7_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     9.426 r  binary_to_morse/sig_cnt[4]_i_2/O
                         net (fo=5, routed)           0.391     9.817    binary_to_morse/sig_cnt0
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.892    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/C
                         clock pessimism              0.298    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    14.985    binary_to_morse/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 1.250ns (27.015%)  route 3.377ns (72.985%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.190    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  binary_to_morse/sig_cnt_reg[1]/Q
                         net (fo=42, routed)          1.038     6.746    binary_to_morse/sig_cnt_reg_n_0_[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     6.898 r  binary_to_morse/sig_cnt[4]_i_22/O
                         net (fo=2, routed)           0.819     7.717    binary_to_morse/sig_cnt[4]_i_22_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.332     8.049 r  binary_to_morse/sig_cnt[4]_i_17/O
                         net (fo=1, routed)           0.495     8.543    binary_to_morse/sig_cnt[4]_i_17_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.667 r  binary_to_morse/sig_cnt[4]_i_7/O
                         net (fo=5, routed)           0.634     9.302    binary_to_morse/sig_cnt[4]_i_7_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     9.426 r  binary_to_morse/sig_cnt[4]_i_2/O
                         net (fo=5, routed)           0.391     9.817    binary_to_morse/sig_cnt0
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.892    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[4]/C
                         clock pessimism              0.298    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X2Y39          FDRE (Setup_fdre_C_CE)      -0.169    14.985    binary_to_morse/sig_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 1.250ns (27.307%)  route 3.328ns (72.693%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.190    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  binary_to_morse/sig_cnt_reg[1]/Q
                         net (fo=42, routed)          1.038     6.746    binary_to_morse/sig_cnt_reg_n_0_[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     6.898 r  binary_to_morse/sig_cnt[4]_i_22/O
                         net (fo=2, routed)           0.819     7.717    binary_to_morse/sig_cnt[4]_i_22_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.332     8.049 r  binary_to_morse/sig_cnt[4]_i_17/O
                         net (fo=1, routed)           0.495     8.543    binary_to_morse/sig_cnt[4]_i_17_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.667 r  binary_to_morse/sig_cnt[4]_i_7/O
                         net (fo=5, routed)           0.634     9.302    binary_to_morse/sig_cnt[4]_i_7_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I5_O)        0.124     9.426 r  binary_to_morse/sig_cnt[4]_i_2/O
                         net (fo=5, routed)           0.342     9.767    binary_to_morse/sig_cnt0
    SLICE_X2Y40          FDRE                                         r  binary_to_morse/sig_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.892    binary_to_morse/CLK
    SLICE_X2Y40          FDRE                                         r  binary_to_morse/sig_cnt_reg[0]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X2Y40          FDRE (Setup_fdre_C_CE)      -0.169    14.960    binary_to_morse/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/morse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.240ns (28.018%)  route 3.186ns (71.982%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.190    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  binary_to_morse/sig_cnt_reg[4]/Q
                         net (fo=41, routed)          1.074     6.782    binary_to_morse/morse1178_in
    SLICE_X6Y40          LUT4 (Prop_lut4_I2_O)        0.146     6.928 r  binary_to_morse/morse_i_29/O
                         net (fo=1, routed)           0.606     7.534    binary_to_morse/morse_i_29_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.328     7.862 r  binary_to_morse/morse_i_16/O
                         net (fo=1, routed)           0.433     8.295    binary_to_morse/morse_i_16_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124     8.419 f  binary_to_morse/morse_i_5/O
                         net (fo=1, routed)           0.522     8.941    binary_to_morse/morse_i_5_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I4_O)        0.124     9.065 r  binary_to_morse/morse_i_2/O
                         net (fo=2, routed)           0.551     9.616    binary_to_morse/morse0_out
    SLICE_X0Y40          FDRE                                         r  binary_to_morse/morse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.892    binary_to_morse/CLK
    SLICE_X0Y40          FDRE                                         r  binary_to_morse/morse_reg/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X0Y40          FDRE (Setup_fdre_C_D)       -0.067    15.062    binary_to_morse/morse_reg
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.244ns (27.796%)  route 3.231ns (72.204%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.190    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  binary_to_morse/sig_cnt_reg[1]/Q
                         net (fo=42, routed)          1.063     6.771    binary_to_morse/sig_cnt_reg_n_0_[1]
    SLICE_X5Y41          LUT2 (Prop_lut2_I1_O)        0.124     6.895 f  binary_to_morse/sig_cnt[4]_i_18/O
                         net (fo=3, routed)           0.504     7.399    binary_to_morse/sig_cnt[4]_i_18_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I3_O)        0.124     7.523 f  binary_to_morse/sig_cnt[4]_i_9/O
                         net (fo=2, routed)           0.818     8.341    binary_to_morse/sig_cnt[4]_i_9_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I4_O)        0.152     8.493 f  binary_to_morse/sig_cnt[4]_i_6/O
                         net (fo=5, routed)           0.847     9.339    binary_to_morse/sig_cnt[4]_i_6_n_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I1_O)        0.326     9.665 r  binary_to_morse/sig_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.665    binary_to_morse/sig_cnt[2]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.892    binary_to_morse/CLK
    SLICE_X3Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[2]/C
                         clock pessimism              0.276    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X3Y39          FDRE (Setup_fdre_C_D)        0.029    15.161    binary_to_morse/sig_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.250ns (27.745%)  route 3.255ns (72.255%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.190    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  binary_to_morse/sig_cnt_reg[1]/Q
                         net (fo=42, routed)          1.038     6.746    binary_to_morse/sig_cnt_reg_n_0_[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     6.898 r  binary_to_morse/sig_cnt[4]_i_22/O
                         net (fo=2, routed)           0.819     7.717    binary_to_morse/sig_cnt[4]_i_22_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.332     8.049 r  binary_to_morse/sig_cnt[4]_i_17/O
                         net (fo=1, routed)           0.495     8.543    binary_to_morse/sig_cnt[4]_i_17_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.667 r  binary_to_morse/sig_cnt[4]_i_7/O
                         net (fo=5, routed)           0.904     9.571    binary_to_morse/sig_cnt[4]_i_7_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I2_O)        0.124     9.695 r  binary_to_morse/sig_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.695    binary_to_morse/sig_cnt[1]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.892    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/C
                         clock pessimism              0.298    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.077    15.231    binary_to_morse/sig_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.250ns (27.757%)  route 3.253ns (72.243%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.190    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  binary_to_morse/sig_cnt_reg[1]/Q
                         net (fo=42, routed)          1.038     6.746    binary_to_morse/sig_cnt_reg_n_0_[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I2_O)        0.152     6.898 r  binary_to_morse/sig_cnt[4]_i_22/O
                         net (fo=2, routed)           0.819     7.717    binary_to_morse/sig_cnt[4]_i_22_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.332     8.049 r  binary_to_morse/sig_cnt[4]_i_17/O
                         net (fo=1, routed)           0.495     8.543    binary_to_morse/sig_cnt[4]_i_17_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124     8.667 r  binary_to_morse/sig_cnt[4]_i_7/O
                         net (fo=5, routed)           0.902     9.569    binary_to_morse/sig_cnt[4]_i_7_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     9.693 r  binary_to_morse/sig_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000     9.693    binary_to_morse/sig_cnt[4]_i_3_n_0
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.892    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[4]/C
                         clock pessimism              0.298    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X2Y39          FDRE (Setup_fdre_C_D)        0.081    15.235    binary_to_morse/sig_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 binary_to_morse/sig_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_to_morse/sig_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.244ns (28.064%)  route 3.189ns (71.936%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.638     5.190    binary_to_morse/CLK
    SLICE_X2Y39          FDRE                                         r  binary_to_morse/sig_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.518     5.708 f  binary_to_morse/sig_cnt_reg[4]/Q
                         net (fo=41, routed)          1.113     6.821    binary_to_morse/morse1178_in
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.150     6.971 f  binary_to_morse/sig_cnt[0]_i_9/O
                         net (fo=2, routed)           0.820     7.791    binary_to_morse/sig_cnt[0]_i_9_n_0
    SLICE_X4Y40          LUT5 (Prop_lut5_I0_O)        0.328     8.119 r  binary_to_morse/sig_cnt[0]_i_6/O
                         net (fo=1, routed)           0.670     8.789    binary_to_morse/sig_cnt[0]_i_6_n_0
    SLICE_X4Y40          LUT6 (Prop_lut6_I1_O)        0.124     8.913 r  binary_to_morse/sig_cnt[0]_i_2/O
                         net (fo=1, routed)           0.585     9.499    binary_to_morse/sig_cnt[0]_i_2_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.124     9.623 r  binary_to_morse/sig_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.623    binary_to_morse/sig_cnt[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  binary_to_morse/sig_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.520    14.892    binary_to_morse/CLK
    SLICE_X2Y40          FDRE                                         r  binary_to_morse/sig_cnt_reg[0]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.081    15.210    binary_to_morse/sig_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  5.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_enable/sig_cnt_clk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.508    clock_enable/CLK
    SLICE_X1Y38          FDRE                                         r  clock_enable/sig_cnt_clk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  clock_enable/sig_cnt_clk_reg[15]/Q
                         net (fo=2, routed)           0.117     1.767    clock_enable/sig_cnt_clk_reg[15]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  clock_enable/sig_cnt_clk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    clock_enable/sig_cnt_clk_reg[12]_i_1_n_4
    SLICE_X1Y38          FDRE                                         r  clock_enable/sig_cnt_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     2.024    clock_enable/CLK
    SLICE_X1Y38          FDRE                                         r  clock_enable/sig_cnt_clk_reg[15]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    clock_enable/sig_cnt_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_enable/sig_cnt_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.506    clock_enable/CLK
    SLICE_X1Y35          FDRE                                         r  clock_enable/sig_cnt_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clock_enable/sig_cnt_clk_reg[3]/Q
                         net (fo=2, routed)           0.117     1.765    clock_enable/sig_cnt_clk_reg[3]
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  clock_enable/sig_cnt_clk_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.873    clock_enable/sig_cnt_clk_reg[0]_i_2_n_4
    SLICE_X1Y35          FDRE                                         r  clock_enable/sig_cnt_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.021    clock_enable/CLK
    SLICE_X1Y35          FDRE                                         r  clock_enable/sig_cnt_clk_reg[3]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.105     1.611    clock_enable/sig_cnt_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_enable/sig_cnt_clk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.509    clock_enable/CLK
    SLICE_X1Y40          FDRE                                         r  clock_enable/sig_cnt_clk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  clock_enable/sig_cnt_clk_reg[23]/Q
                         net (fo=3, routed)           0.118     1.768    clock_enable/sig_cnt_clk_reg[23]
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  clock_enable/sig_cnt_clk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    clock_enable/sig_cnt_clk_reg[20]_i_1_n_4
    SLICE_X1Y40          FDRE                                         r  clock_enable/sig_cnt_clk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.025    clock_enable/CLK
    SLICE_X1Y40          FDRE                                         r  clock_enable/sig_cnt_clk_reg[23]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.105     1.614    clock_enable/sig_cnt_clk_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_enable/sig_cnt_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.508    clock_enable/CLK
    SLICE_X1Y39          FDRE                                         r  clock_enable/sig_cnt_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  clock_enable/sig_cnt_clk_reg[19]/Q
                         net (fo=2, routed)           0.119     1.769    clock_enable/sig_cnt_clk_reg[19]
    SLICE_X1Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  clock_enable/sig_cnt_clk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    clock_enable/sig_cnt_clk_reg[16]_i_1_n_4
    SLICE_X1Y39          FDRE                                         r  clock_enable/sig_cnt_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     2.024    clock_enable/CLK
    SLICE_X1Y39          FDRE                                         r  clock_enable/sig_cnt_clk_reg[19]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.105     1.613    clock_enable/sig_cnt_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_enable/sig_cnt_clk_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.596     1.509    clock_enable/CLK
    SLICE_X1Y41          FDRE                                         r  clock_enable/sig_cnt_clk_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  clock_enable/sig_cnt_clk_reg[27]/Q
                         net (fo=2, routed)           0.119     1.770    clock_enable/sig_cnt_clk_reg[27]
    SLICE_X1Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  clock_enable/sig_cnt_clk_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    clock_enable/sig_cnt_clk_reg[24]_i_1_n_4
    SLICE_X1Y41          FDRE                                         r  clock_enable/sig_cnt_clk_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.867     2.025    clock_enable/CLK
    SLICE_X1Y41          FDRE                                         r  clock_enable/sig_cnt_clk_reg[27]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.105     1.614    clock_enable/sig_cnt_clk_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_enable/sig_cnt_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.507    clock_enable/CLK
    SLICE_X1Y37          FDRE                                         r  clock_enable/sig_cnt_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_enable/sig_cnt_clk_reg[11]/Q
                         net (fo=2, routed)           0.120     1.769    clock_enable/sig_cnt_clk_reg[11]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.877 r  clock_enable/sig_cnt_clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.877    clock_enable/sig_cnt_clk_reg[8]_i_1_n_4
    SLICE_X1Y37          FDRE                                         r  clock_enable/sig_cnt_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     2.022    clock_enable/CLK
    SLICE_X1Y37          FDRE                                         r  clock_enable/sig_cnt_clk_reg[11]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.612    clock_enable/sig_cnt_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_enable/sig_cnt_clk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.506    clock_enable/CLK
    SLICE_X1Y36          FDRE                                         r  clock_enable/sig_cnt_clk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clock_enable/sig_cnt_clk_reg[7]/Q
                         net (fo=2, routed)           0.120     1.768    clock_enable/sig_cnt_clk_reg[7]
    SLICE_X1Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  clock_enable/sig_cnt_clk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.876    clock_enable/sig_cnt_clk_reg[4]_i_1_n_4
    SLICE_X1Y36          FDRE                                         r  clock_enable/sig_cnt_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.863     2.021    clock_enable/CLK
    SLICE_X1Y36          FDRE                                         r  clock_enable/sig_cnt_clk_reg[7]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.105     1.611    clock_enable/sig_cnt_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_enable/sig_cnt_clk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.507    clock_enable/CLK
    SLICE_X1Y37          FDRE                                         r  clock_enable/sig_cnt_clk_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  clock_enable/sig_cnt_clk_reg[8]/Q
                         net (fo=2, routed)           0.116     1.765    clock_enable/sig_cnt_clk_reg[8]
    SLICE_X1Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  clock_enable/sig_cnt_clk_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    clock_enable/sig_cnt_clk_reg[8]_i_1_n_7
    SLICE_X1Y37          FDRE                                         r  clock_enable/sig_cnt_clk_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.864     2.022    clock_enable/CLK
    SLICE_X1Y37          FDRE                                         r  clock_enable/sig_cnt_clk_reg[8]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.105     1.612    clock_enable/sig_cnt_clk_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_enable/sig_cnt_clk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.508    clock_enable/CLK
    SLICE_X1Y38          FDRE                                         r  clock_enable/sig_cnt_clk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  clock_enable/sig_cnt_clk_reg[12]/Q
                         net (fo=2, routed)           0.116     1.766    clock_enable/sig_cnt_clk_reg[12]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.881 r  clock_enable/sig_cnt_clk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.881    clock_enable/sig_cnt_clk_reg[12]_i_1_n_7
    SLICE_X1Y38          FDRE                                         r  clock_enable/sig_cnt_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     2.024    clock_enable/CLK
    SLICE_X1Y38          FDRE                                         r  clock_enable/sig_cnt_clk_reg[12]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    clock_enable/sig_cnt_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clock_enable/sig_cnt_clk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/sig_cnt_clk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.595     1.508    clock_enable/CLK
    SLICE_X1Y38          FDRE                                         r  clock_enable/sig_cnt_clk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  clock_enable/sig_cnt_clk_reg[14]/Q
                         net (fo=2, routed)           0.120     1.770    clock_enable/sig_cnt_clk_reg[14]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.881 r  clock_enable/sig_cnt_clk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.881    clock_enable/sig_cnt_clk_reg[12]_i_1_n_5
    SLICE_X1Y38          FDRE                                         r  clock_enable/sig_cnt_clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.866     2.024    clock_enable/CLK
    SLICE_X1Y38          FDRE                                         r  clock_enable/sig_cnt_clk_reg[14]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.105     1.613    clock_enable/sig_cnt_clk_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40     binary_to_morse/morse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y40     binary_to_morse/morse_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40     binary_to_morse/sig_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39     binary_to_morse/sig_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39     binary_to_morse/sig_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39     binary_to_morse/sig_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y39     binary_to_morse/sig_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39     clock_enable/ce_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35     clock_enable/sig_cnt_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     clock_enable/sig_cnt_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     clock_enable/sig_cnt_clk_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     clock_enable/sig_cnt_clk_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     clock_enable/sig_cnt_clk_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     clock_enable/sig_cnt_clk_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     clock_enable/sig_cnt_clk_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     clock_enable/sig_cnt_clk_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     clock_enable/sig_cnt_clk_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40     binary_to_morse/morse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40     binary_to_morse/morse_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40     binary_to_morse/morse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y40     binary_to_morse/morse_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y40     binary_to_morse/sig_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     binary_to_morse/sig_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     binary_to_morse/sig_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     binary_to_morse/sig_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     binary_to_morse/sig_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39     clock_enable/ce_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38     clock_enable/sig_cnt_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38     clock_enable/sig_cnt_clk_reg[13]/C



