\hypertarget{group___u_s_a_r_t___clock___phase}{}\doxysection{USART\+\_\+\+Clock\+\_\+\+Phase}
\label{group___u_s_a_r_t___clock___phase}\index{USART\_Clock\_Phase@{USART\_Clock\_Phase}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___clock___phase_gab050873df3eb3844f973e61681e02e6a}{USART\+\_\+\+PHASE\+\_\+1\+EDGE}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___clock___phase_ga080cff411c6cefbb511162fcc91c43ec}{USART\+\_\+\+PHASE\+\_\+2\+EDGE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}})
\item 
\#define \mbox{\hyperlink{group___u_s_a_r_t___clock___phase_ga6ea3d074e9204eb593472e03452e537b}{IS\+\_\+\+USART\+\_\+\+PHASE}}(CPHA)~(((CPHA) == \mbox{\hyperlink{group___u_s_a_r_t___clock___phase_gab050873df3eb3844f973e61681e02e6a}{USART\+\_\+\+PHASE\+\_\+1\+EDGE}}) $\vert$$\vert$ ((CPHA) == \mbox{\hyperlink{group___u_s_a_r_t___clock___phase_ga080cff411c6cefbb511162fcc91c43ec}{USART\+\_\+\+PHASE\+\_\+2\+EDGE}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_s_a_r_t___clock___phase_ga6ea3d074e9204eb593472e03452e537b}\label{group___u_s_a_r_t___clock___phase_ga6ea3d074e9204eb593472e03452e537b}} 
\index{USART\_Clock\_Phase@{USART\_Clock\_Phase}!IS\_USART\_PHASE@{IS\_USART\_PHASE}}
\index{IS\_USART\_PHASE@{IS\_USART\_PHASE}!USART\_Clock\_Phase@{USART\_Clock\_Phase}}
\doxysubsubsection{\texorpdfstring{IS\_USART\_PHASE}{IS\_USART\_PHASE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+USART\+\_\+\+PHASE(\begin{DoxyParamCaption}\item[{}]{CPHA }\end{DoxyParamCaption})~(((CPHA) == \mbox{\hyperlink{group___u_s_a_r_t___clock___phase_gab050873df3eb3844f973e61681e02e6a}{USART\+\_\+\+PHASE\+\_\+1\+EDGE}}) $\vert$$\vert$ ((CPHA) == \mbox{\hyperlink{group___u_s_a_r_t___clock___phase_ga080cff411c6cefbb511162fcc91c43ec}{USART\+\_\+\+PHASE\+\_\+2\+EDGE}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__usart_8h_source_l00238}{238}} of file \mbox{\hyperlink{stm32f4xx__hal__usart_8h_source}{stm32f4xx\+\_\+hal\+\_\+usart.\+h}}.

\mbox{\Hypertarget{group___u_s_a_r_t___clock___phase_gab050873df3eb3844f973e61681e02e6a}\label{group___u_s_a_r_t___clock___phase_gab050873df3eb3844f973e61681e02e6a}} 
\index{USART\_Clock\_Phase@{USART\_Clock\_Phase}!USART\_PHASE\_1EDGE@{USART\_PHASE\_1EDGE}}
\index{USART\_PHASE\_1EDGE@{USART\_PHASE\_1EDGE}!USART\_Clock\_Phase@{USART\_Clock\_Phase}}
\doxysubsubsection{\texorpdfstring{USART\_PHASE\_1EDGE}{USART\_PHASE\_1EDGE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+PHASE\+\_\+1\+EDGE~((uint32\+\_\+t)0x00000000)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__usart_8h_source_l00236}{236}} of file \mbox{\hyperlink{stm32f4xx__hal__usart_8h_source}{stm32f4xx\+\_\+hal\+\_\+usart.\+h}}.

\mbox{\Hypertarget{group___u_s_a_r_t___clock___phase_ga080cff411c6cefbb511162fcc91c43ec}\label{group___u_s_a_r_t___clock___phase_ga080cff411c6cefbb511162fcc91c43ec}} 
\index{USART\_Clock\_Phase@{USART\_Clock\_Phase}!USART\_PHASE\_2EDGE@{USART\_PHASE\_2EDGE}}
\index{USART\_PHASE\_2EDGE@{USART\_PHASE\_2EDGE}!USART\_Clock\_Phase@{USART\_Clock\_Phase}}
\doxysubsubsection{\texorpdfstring{USART\_PHASE\_2EDGE}{USART\_PHASE\_2EDGE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+PHASE\+\_\+2\+EDGE~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__usart_8h_source_l00237}{237}} of file \mbox{\hyperlink{stm32f4xx__hal__usart_8h_source}{stm32f4xx\+\_\+hal\+\_\+usart.\+h}}.

