// Seed: 2463744984
module module_0 ();
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  assign id_1.id_1 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri id_1,
    output supply1 id_2
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    inout  logic id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wand  id_3
);
  id_5 :
  assert property (@(*) id_2 / id_0) id_0 <= 1 - 1;
  assign id_0 = 1;
  or primCall (id_0, id_1, id_2, id_5);
  module_0 modCall_1 ();
endmodule
