

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_float_div
Solution:            div5
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 15:57:09 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          122
LUT:            341
FF:             356
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.624
CP achieved post-implementation:    2.332
Timing met
