

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Mon Jul  2 20:20:23 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        hls_axi_interfaces_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   76|   76|   77|   77|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|      23|      17|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|      -|     624|     748|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     143|
|Register         |        -|      -|     121|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      0|     768|     908|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |axi_interfaces_AXILiteS_s_axi_U  |axi_interfaces_AXILiteS_s_axi  |        0|      0|  112|  168|
    |axi_interfaces_gmem_m_axi_U      |axi_interfaces_gmem_m_axi      |        2|      0|  512|  580|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+
    |Total                            |                               |        2|      0|  624|  748|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_144_p2       |     +    |      0|  23|  11|           6|           1|
    |ap_block_state9     |    and   |      0|   0|   2|           1|           1|
    |exitcond_fu_138_p2  |   icmp   |      0|   0|   4|           6|           7|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0|  23|  17|          13|           9|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  62|         15|    1|         15|
    |ap_sig_ioackin_gmem_ARREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |   9|          2|    1|          2|
    |gmem_blk_n_AR                |   9|          2|    1|          2|
    |gmem_blk_n_AW                |   9|          2|    1|          2|
    |gmem_blk_n_B                 |   9|          2|    1|          2|
    |gmem_blk_n_R                 |   9|          2|    1|          2|
    |gmem_blk_n_W                 |   9|          2|    1|          2|
    |i_reg_87                     |   9|          2|    6|         12|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 143|         33|   15|         43|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  14|   0|   14|          0|
    |ap_reg_ioackin_gmem_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY   |   1|   0|    1|          0|
    |d_i3_reg_150                 |  30|   0|   30|          0|
    |d_o1_reg_155                 |  30|   0|   30|          0|
    |gmem_addr_read_reg_179       |  32|   0|   32|          0|
    |i_1_reg_174                  |   6|   0|    6|          0|
    |i_reg_87                     |   6|   0|    6|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 121|   0|  121|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|interrupt               | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |      gmem      |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |      gmem      |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

