module updateAddress(in, out, clk, reset);
	input logic [63:0]in;
	output logic [63:0]out;
	input logic clk, reset;
	
	always_ff @(posedge clk) begin
		if (reset) begin
			out <= 0;
		end
		else begin
			out <= in;	
		end
	end
endmodule 