
GccApplication84.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000078  00800100  00002c40  00002cd4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002c40  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000001e7  00800178  00800178  00002d4c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002d4c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002d7c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000938  00000000  00000000  00002dbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00015aef  00000000  00000000  000036f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000032e1  00000000  00000000  000191e3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00004abb  00000000  00000000  0001c4c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000212c  00000000  00000000  00020f80  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002da1  00000000  00000000  000230ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000bfe0  00000000  00000000  00025e4d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000948  00000000  00000000  00031e2d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 30 01 	jmp	0x260	; 0x260 <__dtors_end>
       4:	0c 94 20 0c 	jmp	0x1840	; 0x1840 <__vector_1>
       8:	0c 94 47 0c 	jmp	0x188e	; 0x188e <__vector_2>
       c:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      10:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      14:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      18:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      1c:	0c 94 18 0a 	jmp	0x1430	; 0x1430 <__vector_7>
      20:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      24:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      28:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      2c:	0c 94 bb 09 	jmp	0x1376	; 0x1376 <__vector_11>
      30:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      34:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      38:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      3c:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      40:	0c 94 74 0d 	jmp	0x1ae8	; 0x1ae8 <__vector_16>
      44:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      48:	0c 94 af 02 	jmp	0x55e	; 0x55e <__vector_18>
      4c:	0c 94 e7 02 	jmp	0x5ce	; 0x5ce <__vector_19>
      50:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      54:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      58:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      5c:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      60:	0c 94 db 0a 	jmp	0x15b6	; 0x15b6 <__vector_24>
      64:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__bad_interrupt>
      68:	e7 0b       	sbc	r30, r23
      6a:	eb 0b       	sbc	r30, r27
      6c:	eb 0b       	sbc	r30, r27
      6e:	eb 0b       	sbc	r30, r27
      70:	eb 0b       	sbc	r30, r27
      72:	eb 0b       	sbc	r30, r27
      74:	eb 0b       	sbc	r30, r27
      76:	eb 0b       	sbc	r30, r27
      78:	fb 0a       	sbc	r15, r27
      7a:	eb 0b       	sbc	r30, r27
      7c:	eb 0b       	sbc	r30, r27
      7e:	eb 0b       	sbc	r30, r27
      80:	eb 0b       	sbc	r30, r27
      82:	eb 0b       	sbc	r30, r27
      84:	eb 0b       	sbc	r30, r27
      86:	eb 0b       	sbc	r30, r27
      88:	fb 0a       	sbc	r15, r27
      8a:	eb 0b       	sbc	r30, r27
      8c:	eb 0b       	sbc	r30, r27
      8e:	eb 0b       	sbc	r30, r27
      90:	eb 0b       	sbc	r30, r27
      92:	eb 0b       	sbc	r30, r27
      94:	eb 0b       	sbc	r30, r27
      96:	eb 0b       	sbc	r30, r27
      98:	03 0b       	sbc	r16, r19
      9a:	eb 0b       	sbc	r30, r27
      9c:	eb 0b       	sbc	r30, r27
      9e:	eb 0b       	sbc	r30, r27
      a0:	eb 0b       	sbc	r30, r27
      a2:	eb 0b       	sbc	r30, r27
      a4:	eb 0b       	sbc	r30, r27
      a6:	eb 0b       	sbc	r30, r27
      a8:	29 0b       	sbc	r18, r25
      aa:	eb 0b       	sbc	r30, r27
      ac:	eb 0b       	sbc	r30, r27
      ae:	eb 0b       	sbc	r30, r27
      b0:	eb 0b       	sbc	r30, r27
      b2:	eb 0b       	sbc	r30, r27
      b4:	eb 0b       	sbc	r30, r27
      b6:	eb 0b       	sbc	r30, r27
      b8:	03 0b       	sbc	r16, r19
      ba:	eb 0b       	sbc	r30, r27
      bc:	eb 0b       	sbc	r30, r27
      be:	eb 0b       	sbc	r30, r27
      c0:	eb 0b       	sbc	r30, r27
      c2:	eb 0b       	sbc	r30, r27
      c4:	eb 0b       	sbc	r30, r27
      c6:	eb 0b       	sbc	r30, r27
      c8:	2f 0b       	sbc	r18, r31
      ca:	eb 0b       	sbc	r30, r27
      cc:	eb 0b       	sbc	r30, r27
      ce:	eb 0b       	sbc	r30, r27
      d0:	eb 0b       	sbc	r30, r27
      d2:	eb 0b       	sbc	r30, r27
      d4:	eb 0b       	sbc	r30, r27
      d6:	eb 0b       	sbc	r30, r27
      d8:	35 0b       	sbc	r19, r21
      da:	eb 0b       	sbc	r30, r27
      dc:	eb 0b       	sbc	r30, r27
      de:	eb 0b       	sbc	r30, r27
      e0:	eb 0b       	sbc	r30, r27
      e2:	eb 0b       	sbc	r30, r27
      e4:	eb 0b       	sbc	r30, r27
      e6:	eb 0b       	sbc	r30, r27
      e8:	47 0b       	sbc	r20, r23
      ea:	eb 0b       	sbc	r30, r27
      ec:	eb 0b       	sbc	r30, r27
      ee:	eb 0b       	sbc	r30, r27
      f0:	eb 0b       	sbc	r30, r27
      f2:	eb 0b       	sbc	r30, r27
      f4:	eb 0b       	sbc	r30, r27
      f6:	eb 0b       	sbc	r30, r27
      f8:	71 0b       	sbc	r23, r17
      fa:	eb 0b       	sbc	r30, r27
      fc:	eb 0b       	sbc	r30, r27
      fe:	eb 0b       	sbc	r30, r27
     100:	eb 0b       	sbc	r30, r27
     102:	eb 0b       	sbc	r30, r27
     104:	eb 0b       	sbc	r30, r27
     106:	eb 0b       	sbc	r30, r27
     108:	3b 0b       	sbc	r19, r27
     10a:	eb 0b       	sbc	r30, r27
     10c:	eb 0b       	sbc	r30, r27
     10e:	eb 0b       	sbc	r30, r27
     110:	eb 0b       	sbc	r30, r27
     112:	eb 0b       	sbc	r30, r27
     114:	eb 0b       	sbc	r30, r27
     116:	eb 0b       	sbc	r30, r27
     118:	55 0b       	sbc	r21, r21
     11a:	eb 0b       	sbc	r30, r27
     11c:	eb 0b       	sbc	r30, r27
     11e:	eb 0b       	sbc	r30, r27
     120:	eb 0b       	sbc	r30, r27
     122:	eb 0b       	sbc	r30, r27
     124:	eb 0b       	sbc	r30, r27
     126:	eb 0b       	sbc	r30, r27
     128:	74 0b       	sbc	r23, r20
     12a:	eb 0b       	sbc	r30, r27
     12c:	eb 0b       	sbc	r30, r27
     12e:	eb 0b       	sbc	r30, r27
     130:	eb 0b       	sbc	r30, r27
     132:	eb 0b       	sbc	r30, r27
     134:	eb 0b       	sbc	r30, r27
     136:	eb 0b       	sbc	r30, r27
     138:	74 0b       	sbc	r23, r20
     13a:	eb 0b       	sbc	r30, r27
     13c:	eb 0b       	sbc	r30, r27
     13e:	eb 0b       	sbc	r30, r27
     140:	eb 0b       	sbc	r30, r27
     142:	eb 0b       	sbc	r30, r27
     144:	eb 0b       	sbc	r30, r27
     146:	eb 0b       	sbc	r30, r27
     148:	74 0b       	sbc	r23, r20
     14a:	eb 0b       	sbc	r30, r27
     14c:	eb 0b       	sbc	r30, r27
     14e:	eb 0b       	sbc	r30, r27
     150:	eb 0b       	sbc	r30, r27
     152:	eb 0b       	sbc	r30, r27
     154:	eb 0b       	sbc	r30, r27
     156:	eb 0b       	sbc	r30, r27
     158:	74 0b       	sbc	r23, r20
     15a:	eb 0b       	sbc	r30, r27
     15c:	eb 0b       	sbc	r30, r27
     15e:	eb 0b       	sbc	r30, r27
     160:	eb 0b       	sbc	r30, r27
     162:	eb 0b       	sbc	r30, r27
     164:	eb 0b       	sbc	r30, r27
     166:	eb 0b       	sbc	r30, r27
     168:	7d 0b       	sbc	r23, r29
     16a:	eb 0b       	sbc	r30, r27
     16c:	eb 0b       	sbc	r30, r27
     16e:	eb 0b       	sbc	r30, r27
     170:	eb 0b       	sbc	r30, r27
     172:	eb 0b       	sbc	r30, r27
     174:	eb 0b       	sbc	r30, r27
     176:	eb 0b       	sbc	r30, r27
     178:	ae 0b       	sbc	r26, r30
     17a:	eb 0b       	sbc	r30, r27
     17c:	eb 0b       	sbc	r30, r27
     17e:	eb 0b       	sbc	r30, r27
     180:	eb 0b       	sbc	r30, r27
     182:	eb 0b       	sbc	r30, r27
     184:	eb 0b       	sbc	r30, r27
     186:	eb 0b       	sbc	r30, r27
     188:	7d 0b       	sbc	r23, r29
     18a:	eb 0b       	sbc	r30, r27
     18c:	eb 0b       	sbc	r30, r27
     18e:	eb 0b       	sbc	r30, r27
     190:	eb 0b       	sbc	r30, r27
     192:	eb 0b       	sbc	r30, r27
     194:	eb 0b       	sbc	r30, r27
     196:	eb 0b       	sbc	r30, r27
     198:	ae 0b       	sbc	r26, r30
     19a:	eb 0b       	sbc	r30, r27
     19c:	eb 0b       	sbc	r30, r27
     19e:	eb 0b       	sbc	r30, r27
     1a0:	eb 0b       	sbc	r30, r27
     1a2:	eb 0b       	sbc	r30, r27
     1a4:	eb 0b       	sbc	r30, r27
     1a6:	eb 0b       	sbc	r30, r27
     1a8:	95 0b       	sbc	r25, r21
     1aa:	eb 0b       	sbc	r30, r27
     1ac:	eb 0b       	sbc	r30, r27
     1ae:	eb 0b       	sbc	r30, r27
     1b0:	eb 0b       	sbc	r30, r27
     1b2:	eb 0b       	sbc	r30, r27
     1b4:	eb 0b       	sbc	r30, r27
     1b6:	eb 0b       	sbc	r30, r27
     1b8:	b2 0b       	sbc	r27, r18
     1ba:	eb 0b       	sbc	r30, r27
     1bc:	eb 0b       	sbc	r30, r27
     1be:	eb 0b       	sbc	r30, r27
     1c0:	eb 0b       	sbc	r30, r27
     1c2:	eb 0b       	sbc	r30, r27
     1c4:	eb 0b       	sbc	r30, r27
     1c6:	eb 0b       	sbc	r30, r27
     1c8:	b2 0b       	sbc	r27, r18
     1ca:	eb 0b       	sbc	r30, r27
     1cc:	eb 0b       	sbc	r30, r27
     1ce:	eb 0b       	sbc	r30, r27
     1d0:	eb 0b       	sbc	r30, r27
     1d2:	eb 0b       	sbc	r30, r27
     1d4:	eb 0b       	sbc	r30, r27
     1d6:	eb 0b       	sbc	r30, r27
     1d8:	c7 0b       	sbc	r28, r23
     1da:	eb 0b       	sbc	r30, r27
     1dc:	eb 0b       	sbc	r30, r27
     1de:	eb 0b       	sbc	r30, r27
     1e0:	eb 0b       	sbc	r30, r27
     1e2:	eb 0b       	sbc	r30, r27
     1e4:	eb 0b       	sbc	r30, r27
     1e6:	eb 0b       	sbc	r30, r27
     1e8:	e1 0b       	sbc	r30, r17
     1ea:	eb 0b       	sbc	r30, r27
     1ec:	eb 0b       	sbc	r30, r27
     1ee:	eb 0b       	sbc	r30, r27
     1f0:	eb 0b       	sbc	r30, r27
     1f2:	eb 0b       	sbc	r30, r27
     1f4:	eb 0b       	sbc	r30, r27
     1f6:	eb 0b       	sbc	r30, r27
     1f8:	e1 0b       	sbc	r30, r17

000001fa <__trampolines_end>:
     1fa:	02 00       	Address 0x000001fa is out of bounds.
.word	0xffff	; ????

000001fb <digital_pin_to_timer_PGM>:
     1fb:	00 00 00 08 00 02 01 00 00 03 04 07 00 00 00 00     ................
     20b:	00 00 00 00                                         ....

0000020f <digital_pin_to_bit_mask_PGM>:
     20f:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
     21f:	04 08 10 20                                         ... 

00000223 <digital_pin_to_port_PGM>:
     223:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
     233:	03 03 03 03                                         ....

00000237 <port_to_input_PGM>:
     237:	00 00 00 00 23 00 26 00 29 00                       ....#.&.).

00000241 <port_to_output_PGM>:
     241:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

0000024b <port_to_mode_PGM>:
     24b:	00 00 00 00 24 00 27 00 2a 00 00                    ....$.'.*..

00000256 <__ctors_start>:
     256:	17 03       	mulsu	r17, r23
     258:	86 03       	fmuls	r16, r22
     25a:	10 05       	cpc	r17, r0
     25c:	6f 0d       	add	r22, r15

0000025e <__ctors_end>:
     25e:	65 05       	cpc	r22, r5

00000260 <__dtors_end>:
     260:	11 24       	eor	r1, r1
     262:	1f be       	out	0x3f, r1	; 63
     264:	cf ef       	ldi	r28, 0xFF	; 255
     266:	d8 e0       	ldi	r29, 0x08	; 8
     268:	de bf       	out	0x3e, r29	; 62
     26a:	cd bf       	out	0x3d, r28	; 61

0000026c <__do_copy_data>:
     26c:	11 e0       	ldi	r17, 0x01	; 1
     26e:	a0 e0       	ldi	r26, 0x00	; 0
     270:	b1 e0       	ldi	r27, 0x01	; 1
     272:	e0 e4       	ldi	r30, 0x40	; 64
     274:	fc e2       	ldi	r31, 0x2C	; 44
     276:	02 c0       	rjmp	.+4      	; 0x27c <__do_copy_data+0x10>
     278:	05 90       	lpm	r0, Z+
     27a:	0d 92       	st	X+, r0
     27c:	a8 37       	cpi	r26, 0x78	; 120
     27e:	b1 07       	cpc	r27, r17
     280:	d9 f7       	brne	.-10     	; 0x278 <__do_copy_data+0xc>

00000282 <__do_clear_bss>:
     282:	23 e0       	ldi	r18, 0x03	; 3
     284:	a8 e7       	ldi	r26, 0x78	; 120
     286:	b1 e0       	ldi	r27, 0x01	; 1
     288:	01 c0       	rjmp	.+2      	; 0x28c <.do_clear_bss_start>

0000028a <.do_clear_bss_loop>:
     28a:	1d 92       	st	X+, r1

0000028c <.do_clear_bss_start>:
     28c:	af 35       	cpi	r26, 0x5F	; 95
     28e:	b2 07       	cpc	r27, r18
     290:	e1 f7       	brne	.-8      	; 0x28a <.do_clear_bss_loop>

00000292 <__do_global_ctors>:
     292:	11 e0       	ldi	r17, 0x01	; 1
     294:	cf e2       	ldi	r28, 0x2F	; 47
     296:	d1 e0       	ldi	r29, 0x01	; 1
     298:	04 c0       	rjmp	.+8      	; 0x2a2 <__do_global_ctors+0x10>
     29a:	21 97       	sbiw	r28, 0x01	; 1
     29c:	fe 01       	movw	r30, r28
     29e:	0e 94 3c 11 	call	0x2278	; 0x2278 <__tablejump2__>
     2a2:	cb 32       	cpi	r28, 0x2B	; 43
     2a4:	d1 07       	cpc	r29, r17
     2a6:	c9 f7       	brne	.-14     	; 0x29a <__do_global_ctors+0x8>
     2a8:	0e 94 01 05 	call	0xa02	; 0xa02 <main>
     2ac:	0c 94 13 16 	jmp	0x2c26	; 0x2c26 <__do_global_dtors>

000002b0 <__bad_interrupt>:
     2b0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000002b4 <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
     2b4:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
     2b6:	91 8d       	ldd	r25, Z+25	; 0x19
     2b8:	22 8d       	ldd	r18, Z+26	; 0x1a
     2ba:	89 2f       	mov	r24, r25
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	80 5c       	subi	r24, 0xC0	; 192
     2c0:	9f 4f       	sbci	r25, 0xFF	; 255
     2c2:	82 1b       	sub	r24, r18
     2c4:	91 09       	sbc	r25, r1
}
     2c6:	8f 73       	andi	r24, 0x3F	; 63
     2c8:	99 27       	eor	r25, r25
     2ca:	08 95       	ret

000002cc <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
     2cc:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
     2ce:	91 8d       	ldd	r25, Z+25	; 0x19
     2d0:	82 8d       	ldd	r24, Z+26	; 0x1a
     2d2:	98 17       	cp	r25, r24
     2d4:	31 f0       	breq	.+12     	; 0x2e2 <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
     2d6:	82 8d       	ldd	r24, Z+26	; 0x1a
     2d8:	e8 0f       	add	r30, r24
     2da:	f1 1d       	adc	r31, r1
     2dc:	85 8d       	ldd	r24, Z+29	; 0x1d
     2de:	90 e0       	ldi	r25, 0x00	; 0
     2e0:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     2e2:	8f ef       	ldi	r24, 0xFF	; 255
     2e4:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
     2e6:	08 95       	ret

000002e8 <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
     2e8:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
     2ea:	91 8d       	ldd	r25, Z+25	; 0x19
     2ec:	82 8d       	ldd	r24, Z+26	; 0x1a
     2ee:	98 17       	cp	r25, r24
     2f0:	61 f0       	breq	.+24     	; 0x30a <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
     2f2:	82 8d       	ldd	r24, Z+26	; 0x1a
     2f4:	df 01       	movw	r26, r30
     2f6:	a8 0f       	add	r26, r24
     2f8:	b1 1d       	adc	r27, r1
     2fa:	5d 96       	adiw	r26, 0x1d	; 29
     2fc:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
     2fe:	92 8d       	ldd	r25, Z+26	; 0x1a
     300:	9f 5f       	subi	r25, 0xFF	; 255
     302:	9f 73       	andi	r25, 0x3F	; 63
     304:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
     306:	90 e0       	ldi	r25, 0x00	; 0
     308:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     30a:	8f ef       	ldi	r24, 0xFF	; 255
     30c:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
     30e:	08 95       	ret

00000310 <_ZN14HardwareSerial17availableForWriteEv>:
{
#if (SERIAL_TX_BUFFER_SIZE>256)
  uint8_t oldSREG = SREG;
  cli();
#endif
  tx_buffer_index_t head = _tx_buffer_head;
     310:	fc 01       	movw	r30, r24
     312:	23 8d       	ldd	r18, Z+27	; 0x1b
  tx_buffer_index_t tail = _tx_buffer_tail;
     314:	34 8d       	ldd	r19, Z+28	; 0x1c
#if (SERIAL_TX_BUFFER_SIZE>256)
  SREG = oldSREG;
#endif
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
     316:	23 17       	cp	r18, r19
     318:	38 f0       	brcs	.+14     	; 0x328 <_ZN14HardwareSerial17availableForWriteEv+0x18>
     31a:	8f e3       	ldi	r24, 0x3F	; 63
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	82 1b       	sub	r24, r18
     320:	91 09       	sbc	r25, r1
     322:	83 0f       	add	r24, r19
     324:	91 1d       	adc	r25, r1
     326:	08 95       	ret
  return tail - head - 1;
     328:	83 2f       	mov	r24, r19
     32a:	90 e0       	ldi	r25, 0x00	; 0
     32c:	82 1b       	sub	r24, r18
     32e:	91 09       	sbc	r25, r1
     330:	01 97       	sbiw	r24, 0x01	; 1
}
     332:	08 95       	ret

00000334 <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
     334:	8d e0       	ldi	r24, 0x0D	; 13
     336:	93 e0       	ldi	r25, 0x03	; 3
     338:	89 2b       	or	r24, r25
     33a:	49 f0       	breq	.+18     	; 0x34e <_Z14serialEventRunv+0x1a>
     33c:	80 e0       	ldi	r24, 0x00	; 0
     33e:	90 e0       	ldi	r25, 0x00	; 0
     340:	89 2b       	or	r24, r25
     342:	29 f0       	breq	.+10     	; 0x34e <_Z14serialEventRunv+0x1a>
     344:	0e 94 0d 03 	call	0x61a	; 0x61a <_Z17Serial0_availablev>
     348:	81 11       	cpse	r24, r1
     34a:	0e 94 00 00 	call	0	; 0x0 <__vectors>
     34e:	08 95       	ret

00000350 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
}

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
     350:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
     352:	84 8d       	ldd	r24, Z+28	; 0x1c
     354:	df 01       	movw	r26, r30
     356:	a8 0f       	add	r26, r24
     358:	b1 1d       	adc	r27, r1
     35a:	a3 5a       	subi	r26, 0xA3	; 163
     35c:	bf 4f       	sbci	r27, 0xFF	; 255
     35e:	8c 91       	ld	r24, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
     360:	24 8d       	ldd	r18, Z+28	; 0x1c
     362:	30 e0       	ldi	r19, 0x00	; 0
     364:	2f 5f       	subi	r18, 0xFF	; 255
     366:	3f 4f       	sbci	r19, 0xFF	; 255
     368:	2f 73       	andi	r18, 0x3F	; 63
     36a:	30 78       	andi	r19, 0x80	; 128
     36c:	33 23       	and	r19, r19
     36e:	34 f4       	brge	.+12     	; 0x37c <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x2c>
     370:	21 50       	subi	r18, 0x01	; 1
     372:	31 09       	sbc	r19, r1
     374:	20 6c       	ori	r18, 0xC0	; 192
     376:	3f 6f       	ori	r19, 0xFF	; 255
     378:	2f 5f       	subi	r18, 0xFF	; 255
     37a:	3f 4f       	sbci	r19, 0xFF	; 255
     37c:	24 8f       	std	Z+28, r18	; 0x1c

  *_udr = c;
     37e:	a6 89       	ldd	r26, Z+22	; 0x16
     380:	b7 89       	ldd	r27, Z+23	; 0x17
     382:	8c 93       	st	X, r24

  // clear the TXC bit -- "can be cleared by writing a one to its bit
  // location". This makes sure flush() won't return until the bytes
  // actually got written
  sbi(*_ucsra, TXC0);
     384:	a0 89       	ldd	r26, Z+16	; 0x10
     386:	b1 89       	ldd	r27, Z+17	; 0x11
     388:	8c 91       	ld	r24, X
     38a:	80 64       	ori	r24, 0x40	; 64
     38c:	8c 93       	st	X, r24

  if (_tx_buffer_head == _tx_buffer_tail) {
     38e:	93 8d       	ldd	r25, Z+27	; 0x1b
     390:	84 8d       	ldd	r24, Z+28	; 0x1c
     392:	98 13       	cpse	r25, r24
     394:	06 c0       	rjmp	.+12     	; 0x3a2 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x52>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
     396:	02 88       	ldd	r0, Z+18	; 0x12
     398:	f3 89       	ldd	r31, Z+19	; 0x13
     39a:	e0 2d       	mov	r30, r0
     39c:	80 81       	ld	r24, Z
     39e:	8f 7d       	andi	r24, 0xDF	; 223
     3a0:	80 83       	st	Z, r24
     3a2:	08 95       	ret

000003a4 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
     3a4:	cf 93       	push	r28
     3a6:	df 93       	push	r29
     3a8:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
     3aa:	88 8d       	ldd	r24, Y+24	; 0x18
     3ac:	81 11       	cpse	r24, r1
     3ae:	0f c0       	rjmp	.+30     	; 0x3ce <_ZN14HardwareSerial5flushEv+0x2a>
     3b0:	18 c0       	rjmp	.+48     	; 0x3e2 <_ZN14HardwareSerial5flushEv+0x3e>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
     3b2:	0f b6       	in	r0, 0x3f	; 63
     3b4:	07 fc       	sbrc	r0, 7
     3b6:	0d c0       	rjmp	.+26     	; 0x3d2 <_ZN14HardwareSerial5flushEv+0x2e>
     3b8:	90 81       	ld	r25, Z
     3ba:	95 ff       	sbrs	r25, 5
     3bc:	0a c0       	rjmp	.+20     	; 0x3d2 <_ZN14HardwareSerial5flushEv+0x2e>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
     3be:	a8 89       	ldd	r26, Y+16	; 0x10
     3c0:	b9 89       	ldd	r27, Y+17	; 0x11
     3c2:	8c 91       	ld	r24, X
     3c4:	85 ff       	sbrs	r24, 5
     3c6:	05 c0       	rjmp	.+10     	; 0x3d2 <_ZN14HardwareSerial5flushEv+0x2e>
	  _tx_udr_empty_irq();
     3c8:	ce 01       	movw	r24, r28
     3ca:	0e 94 a8 01 	call	0x350	; 0x350 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
     3ce:	ea 89       	ldd	r30, Y+18	; 0x12
     3d0:	fb 89       	ldd	r31, Y+19	; 0x13
     3d2:	90 81       	ld	r25, Z
     3d4:	95 fd       	sbrc	r25, 5
     3d6:	ed cf       	rjmp	.-38     	; 0x3b2 <_ZN14HardwareSerial5flushEv+0xe>
     3d8:	a8 89       	ldd	r26, Y+16	; 0x10
     3da:	b9 89       	ldd	r27, Y+17	; 0x11
     3dc:	8c 91       	ld	r24, X
     3de:	86 ff       	sbrs	r24, 6
     3e0:	e8 cf       	rjmp	.-48     	; 0x3b2 <_ZN14HardwareSerial5flushEv+0xe>
	if (bit_is_set(*_ucsra, UDRE0))
	  _tx_udr_empty_irq();
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
     3e2:	df 91       	pop	r29
     3e4:	cf 91       	pop	r28
     3e6:	08 95       	ret

000003e8 <_ZN14HardwareSerial5writeEh>:

size_t HardwareSerial::write(uint8_t c)
{
     3e8:	0f 93       	push	r16
     3ea:	1f 93       	push	r17
     3ec:	cf 93       	push	r28
     3ee:	df 93       	push	r29
     3f0:	fc 01       	movw	r30, r24
  _written = true;
     3f2:	81 e0       	ldi	r24, 0x01	; 1
     3f4:	80 8f       	std	Z+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
     3f6:	93 8d       	ldd	r25, Z+27	; 0x1b
     3f8:	84 8d       	ldd	r24, Z+28	; 0x1c
     3fa:	98 13       	cpse	r25, r24
     3fc:	22 c0       	rjmp	.+68     	; 0x442 <__FUSE_REGION_LENGTH__+0x42>
     3fe:	a0 89       	ldd	r26, Z+16	; 0x10
     400:	b1 89       	ldd	r27, Z+17	; 0x11
     402:	8c 91       	ld	r24, X
     404:	85 fd       	sbrc	r24, 5
     406:	2f c0       	rjmp	.+94     	; 0x466 <__FUSE_REGION_LENGTH__+0x66>
     408:	1c c0       	rjmp	.+56     	; 0x442 <__FUSE_REGION_LENGTH__+0x42>
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
    if (bit_is_clear(SREG, SREG_I)) {
     40a:	0f b6       	in	r0, 0x3f	; 63
     40c:	07 fc       	sbrc	r0, 7
     40e:	08 c0       	rjmp	.+16     	; 0x420 <__FUSE_REGION_LENGTH__+0x20>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
     410:	e8 89       	ldd	r30, Y+16	; 0x10
     412:	f9 89       	ldd	r31, Y+17	; 0x11
     414:	80 81       	ld	r24, Z
     416:	85 ff       	sbrs	r24, 5
     418:	03 c0       	rjmp	.+6      	; 0x420 <__FUSE_REGION_LENGTH__+0x20>
	_tx_udr_empty_irq();
     41a:	ce 01       	movw	r24, r28
     41c:	0e 94 a8 01 	call	0x350	; 0x350 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
     420:	9c 8d       	ldd	r25, Y+28	; 0x1c
     422:	09 17       	cp	r16, r25
     424:	91 f3       	breq	.-28     	; 0x40a <__FUSE_REGION_LENGTH__+0xa>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
     426:	8b 8d       	ldd	r24, Y+27	; 0x1b
     428:	fe 01       	movw	r30, r28
     42a:	e8 0f       	add	r30, r24
     42c:	f1 1d       	adc	r31, r1
     42e:	e3 5a       	subi	r30, 0xA3	; 163
     430:	ff 4f       	sbci	r31, 0xFF	; 255
     432:	10 83       	st	Z, r17
  _tx_buffer_head = i;
     434:	0b 8f       	std	Y+27, r16	; 0x1b
	
  sbi(*_ucsrb, UDRIE0);
     436:	ea 89       	ldd	r30, Y+18	; 0x12
     438:	fb 89       	ldd	r31, Y+19	; 0x13
     43a:	80 81       	ld	r24, Z
     43c:	80 62       	ori	r24, 0x20	; 32
     43e:	80 83       	st	Z, r24
  
  return 1;
     440:	1b c0       	rjmp	.+54     	; 0x478 <__FUSE_REGION_LENGTH__+0x78>
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
    sbi(*_ucsra, TXC0);
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
     442:	23 8d       	ldd	r18, Z+27	; 0x1b
     444:	30 e0       	ldi	r19, 0x00	; 0
     446:	2f 5f       	subi	r18, 0xFF	; 255
     448:	3f 4f       	sbci	r19, 0xFF	; 255
     44a:	2f 73       	andi	r18, 0x3F	; 63
     44c:	30 78       	andi	r19, 0x80	; 128
     44e:	33 23       	and	r19, r19
     450:	34 f4       	brge	.+12     	; 0x45e <__FUSE_REGION_LENGTH__+0x5e>
     452:	21 50       	subi	r18, 0x01	; 1
     454:	31 09       	sbc	r19, r1
     456:	20 6c       	ori	r18, 0xC0	; 192
     458:	3f 6f       	ori	r19, 0xFF	; 255
     45a:	2f 5f       	subi	r18, 0xFF	; 255
     45c:	3f 4f       	sbci	r19, 0xFF	; 255
     45e:	16 2f       	mov	r17, r22
     460:	ef 01       	movw	r28, r30
     462:	02 2f       	mov	r16, r18
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
     464:	dd cf       	rjmp	.-70     	; 0x420 <__FUSE_REGION_LENGTH__+0x20>
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
     466:	a6 89       	ldd	r26, Z+22	; 0x16
     468:	b7 89       	ldd	r27, Z+23	; 0x17
     46a:	6c 93       	st	X, r22
    sbi(*_ucsra, TXC0);
     46c:	00 88       	ldd	r0, Z+16	; 0x10
     46e:	f1 89       	ldd	r31, Z+17	; 0x11
     470:	e0 2d       	mov	r30, r0
     472:	80 81       	ld	r24, Z
     474:	80 64       	ori	r24, 0x40	; 64
     476:	80 83       	st	Z, r24
  _tx_buffer_head = i;
	
  sbi(*_ucsrb, UDRIE0);
  
  return 1;
}
     478:	81 e0       	ldi	r24, 0x01	; 1
     47a:	90 e0       	ldi	r25, 0x00	; 0
     47c:	df 91       	pop	r29
     47e:	cf 91       	pop	r28
     480:	1f 91       	pop	r17
     482:	0f 91       	pop	r16
     484:	08 95       	ret

00000486 <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
     486:	bf 92       	push	r11
     488:	cf 92       	push	r12
     48a:	df 92       	push	r13
     48c:	ef 92       	push	r14
     48e:	ff 92       	push	r15
     490:	0f 93       	push	r16
     492:	1f 93       	push	r17
     494:	cf 93       	push	r28
     496:	df 93       	push	r29
     498:	ec 01       	movw	r28, r24
     49a:	6a 01       	movw	r12, r20
     49c:	7b 01       	movw	r14, r22
     49e:	b2 2e       	mov	r11, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
     4a0:	e8 89       	ldd	r30, Y+16	; 0x10
     4a2:	f9 89       	ldd	r31, Y+17	; 0x11
     4a4:	82 e0       	ldi	r24, 0x02	; 2
     4a6:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     4a8:	41 15       	cp	r20, r1
     4aa:	51 4e       	sbci	r21, 0xE1	; 225
     4ac:	61 05       	cpc	r22, r1
     4ae:	71 05       	cpc	r23, r1
     4b0:	b1 f0       	breq	.+44     	; 0x4de <_ZN14HardwareSerial5beginEmh+0x58>
// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
     4b2:	60 e0       	ldi	r22, 0x00	; 0
     4b4:	79 e0       	ldi	r23, 0x09	; 9
     4b6:	8d e3       	ldi	r24, 0x3D	; 61
     4b8:	90 e0       	ldi	r25, 0x00	; 0
     4ba:	a7 01       	movw	r20, r14
     4bc:	96 01       	movw	r18, r12
     4be:	0e 94 1a 11 	call	0x2234	; 0x2234 <__udivmodsi4>
     4c2:	89 01       	movw	r16, r18
     4c4:	9a 01       	movw	r18, r20
     4c6:	01 50       	subi	r16, 0x01	; 1
     4c8:	11 09       	sbc	r17, r1
     4ca:	21 09       	sbc	r18, r1
     4cc:	31 09       	sbc	r19, r1
     4ce:	36 95       	lsr	r19
     4d0:	27 95       	ror	r18
     4d2:	17 95       	ror	r17
     4d4:	07 95       	ror	r16
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     4d6:	01 15       	cp	r16, r1
     4d8:	80 e1       	ldi	r24, 0x10	; 16
     4da:	18 07       	cpc	r17, r24
     4dc:	a8 f0       	brcs	.+42     	; 0x508 <_ZN14HardwareSerial5beginEmh+0x82>
  {
    *_ucsra = 0;
     4de:	e8 89       	ldd	r30, Y+16	; 0x10
     4e0:	f9 89       	ldd	r31, Y+17	; 0x11
     4e2:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
     4e4:	60 e8       	ldi	r22, 0x80	; 128
     4e6:	74 e8       	ldi	r23, 0x84	; 132
     4e8:	8e e1       	ldi	r24, 0x1E	; 30
     4ea:	90 e0       	ldi	r25, 0x00	; 0
     4ec:	a7 01       	movw	r20, r14
     4ee:	96 01       	movw	r18, r12
     4f0:	0e 94 1a 11 	call	0x2234	; 0x2234 <__udivmodsi4>
     4f4:	da 01       	movw	r26, r20
     4f6:	c9 01       	movw	r24, r18
     4f8:	01 97       	sbiw	r24, 0x01	; 1
     4fa:	a1 09       	sbc	r26, r1
     4fc:	b1 09       	sbc	r27, r1
     4fe:	b6 95       	lsr	r27
     500:	a7 95       	ror	r26
     502:	97 95       	ror	r25
     504:	87 95       	ror	r24
     506:	8c 01       	movw	r16, r24
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
     508:	ec 85       	ldd	r30, Y+12	; 0x0c
     50a:	fd 85       	ldd	r31, Y+13	; 0x0d
     50c:	10 83       	st	Z, r17
  *_ubrrl = baud_setting;
     50e:	ee 85       	ldd	r30, Y+14	; 0x0e
     510:	ff 85       	ldd	r31, Y+15	; 0x0f
     512:	00 83       	st	Z, r16

  _written = false;
     514:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
     516:	ec 89       	ldd	r30, Y+20	; 0x14
     518:	fd 89       	ldd	r31, Y+21	; 0x15
     51a:	b0 82       	st	Z, r11
  
  sbi(*_ucsrb, RXEN0);
     51c:	ea 89       	ldd	r30, Y+18	; 0x12
     51e:	fb 89       	ldd	r31, Y+19	; 0x13
     520:	80 81       	ld	r24, Z
     522:	80 61       	ori	r24, 0x10	; 16
     524:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
     526:	ea 89       	ldd	r30, Y+18	; 0x12
     528:	fb 89       	ldd	r31, Y+19	; 0x13
     52a:	80 81       	ld	r24, Z
     52c:	88 60       	ori	r24, 0x08	; 8
     52e:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
     530:	ea 89       	ldd	r30, Y+18	; 0x12
     532:	fb 89       	ldd	r31, Y+19	; 0x13
     534:	80 81       	ld	r24, Z
     536:	80 68       	ori	r24, 0x80	; 128
     538:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
     53a:	ea 89       	ldd	r30, Y+18	; 0x12
     53c:	fb 89       	ldd	r31, Y+19	; 0x13
     53e:	80 81       	ld	r24, Z
     540:	8f 7d       	andi	r24, 0xDF	; 223
     542:	80 83       	st	Z, r24
}
     544:	df 91       	pop	r29
     546:	cf 91       	pop	r28
     548:	1f 91       	pop	r17
     54a:	0f 91       	pop	r16
     54c:	ff 90       	pop	r15
     54e:	ef 90       	pop	r14
     550:	df 90       	pop	r13
     552:	cf 90       	pop	r12
     554:	bf 90       	pop	r11
     556:	08 95       	ret

00000558 <_ZN5Print17availableForWriteEv>:
    size_t println(unsigned long, int = DEC);
    size_t println(double, int = 2);
    size_t println(const Printable&);
    size_t println(void);

    virtual void flush() { /* Empty implementation for backward compatibility */ }
     558:	80 e0       	ldi	r24, 0x00	; 0
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	08 95       	ret

0000055e <__vector_18>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
     55e:	1f 92       	push	r1
     560:	0f 92       	push	r0
     562:	0f b6       	in	r0, 0x3f	; 63
     564:	0f 92       	push	r0
     566:	11 24       	eor	r1, r1
     568:	2f 93       	push	r18
     56a:	8f 93       	push	r24
     56c:	9f 93       	push	r25
     56e:	af 93       	push	r26
     570:	bf 93       	push	r27
     572:	ef 93       	push	r30
     574:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
     576:	e0 91 88 01 	lds	r30, 0x0188	; 0x800188 <__data_end+0x10>
     57a:	f0 91 89 01 	lds	r31, 0x0189	; 0x800189 <__data_end+0x11>
     57e:	80 81       	ld	r24, Z
     580:	82 fd       	sbrc	r24, 2
     582:	14 c0       	rjmp	.+40     	; 0x5ac <__vector_18+0x4e>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
     584:	e8 e7       	ldi	r30, 0x78	; 120
     586:	f1 e0       	ldi	r31, 0x01	; 1
     588:	a6 89       	ldd	r26, Z+22	; 0x16
     58a:	b7 89       	ldd	r27, Z+23	; 0x17
     58c:	2c 91       	ld	r18, X
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
     58e:	81 8d       	ldd	r24, Z+25	; 0x19
     590:	8f 5f       	subi	r24, 0xFF	; 255
     592:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
     594:	92 8d       	ldd	r25, Z+26	; 0x1a
     596:	89 17       	cp	r24, r25
     598:	71 f0       	breq	.+28     	; 0x5b6 <__vector_18+0x58>
      _rx_buffer[_rx_buffer_head] = c;
     59a:	df 01       	movw	r26, r30
     59c:	e1 8d       	ldd	r30, Z+25	; 0x19
     59e:	f0 e0       	ldi	r31, 0x00	; 0
     5a0:	e8 58       	subi	r30, 0x88	; 136
     5a2:	fe 4f       	sbci	r31, 0xFE	; 254
     5a4:	25 8f       	std	Z+29, r18	; 0x1d
      _rx_buffer_head = i;
     5a6:	59 96       	adiw	r26, 0x19	; 25
     5a8:	8c 93       	st	X, r24
     5aa:	05 c0       	rjmp	.+10     	; 0x5b6 <__vector_18+0x58>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
     5ac:	e0 91 8e 01 	lds	r30, 0x018E	; 0x80018e <__data_end+0x16>
     5b0:	f0 91 8f 01 	lds	r31, 0x018F	; 0x80018f <__data_end+0x17>
     5b4:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
     5b6:	ff 91       	pop	r31
     5b8:	ef 91       	pop	r30
     5ba:	bf 91       	pop	r27
     5bc:	af 91       	pop	r26
     5be:	9f 91       	pop	r25
     5c0:	8f 91       	pop	r24
     5c2:	2f 91       	pop	r18
     5c4:	0f 90       	pop	r0
     5c6:	0f be       	out	0x3f, r0	; 63
     5c8:	0f 90       	pop	r0
     5ca:	1f 90       	pop	r1
     5cc:	18 95       	reti

000005ce <__vector_19>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
     5ce:	1f 92       	push	r1
     5d0:	0f 92       	push	r0
     5d2:	0f b6       	in	r0, 0x3f	; 63
     5d4:	0f 92       	push	r0
     5d6:	11 24       	eor	r1, r1
     5d8:	2f 93       	push	r18
     5da:	3f 93       	push	r19
     5dc:	4f 93       	push	r20
     5de:	5f 93       	push	r21
     5e0:	6f 93       	push	r22
     5e2:	7f 93       	push	r23
     5e4:	8f 93       	push	r24
     5e6:	9f 93       	push	r25
     5e8:	af 93       	push	r26
     5ea:	bf 93       	push	r27
     5ec:	ef 93       	push	r30
     5ee:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
     5f0:	88 e7       	ldi	r24, 0x78	; 120
     5f2:	91 e0       	ldi	r25, 0x01	; 1
     5f4:	0e 94 a8 01 	call	0x350	; 0x350 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
     5f8:	ff 91       	pop	r31
     5fa:	ef 91       	pop	r30
     5fc:	bf 91       	pop	r27
     5fe:	af 91       	pop	r26
     600:	9f 91       	pop	r25
     602:	8f 91       	pop	r24
     604:	7f 91       	pop	r23
     606:	6f 91       	pop	r22
     608:	5f 91       	pop	r21
     60a:	4f 91       	pop	r20
     60c:	3f 91       	pop	r19
     60e:	2f 91       	pop	r18
     610:	0f 90       	pop	r0
     612:	0f be       	out	0x3f, r0	; 63
     614:	0f 90       	pop	r0
     616:	1f 90       	pop	r1
     618:	18 95       	reti

0000061a <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
     61a:	88 e7       	ldi	r24, 0x78	; 120
     61c:	91 e0       	ldi	r25, 0x01	; 1
     61e:	0e 94 5a 01 	call	0x2b4	; 0x2b4 <_ZN14HardwareSerial9availableEv>
     622:	21 e0       	ldi	r18, 0x01	; 1
     624:	89 2b       	or	r24, r25
     626:	09 f4       	brne	.+2      	; 0x62a <_Z17Serial0_availablev+0x10>
     628:	20 e0       	ldi	r18, 0x00	; 0
}
     62a:	82 2f       	mov	r24, r18
     62c:	08 95       	ret

0000062e <_GLOBAL__sub_I___vector_18>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     62e:	e8 e7       	ldi	r30, 0x78	; 120
     630:	f1 e0       	ldi	r31, 0x01	; 1
     632:	13 82       	std	Z+3, r1	; 0x03
     634:	12 82       	std	Z+2, r1	; 0x02
  public:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream() {_timeout=1000;}
     636:	88 ee       	ldi	r24, 0xE8	; 232
     638:	93 e0       	ldi	r25, 0x03	; 3
     63a:	a0 e0       	ldi	r26, 0x00	; 0
     63c:	b0 e0       	ldi	r27, 0x00	; 0
     63e:	84 83       	std	Z+4, r24	; 0x04
     640:	95 83       	std	Z+5, r25	; 0x05
     642:	a6 83       	std	Z+6, r26	; 0x06
     644:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
     646:	89 e2       	ldi	r24, 0x29	; 41
     648:	91 e0       	ldi	r25, 0x01	; 1
     64a:	91 83       	std	Z+1, r25	; 0x01
     64c:	80 83       	st	Z, r24
     64e:	85 ec       	ldi	r24, 0xC5	; 197
     650:	90 e0       	ldi	r25, 0x00	; 0
     652:	95 87       	std	Z+13, r25	; 0x0d
     654:	84 87       	std	Z+12, r24	; 0x0c
     656:	84 ec       	ldi	r24, 0xC4	; 196
     658:	90 e0       	ldi	r25, 0x00	; 0
     65a:	97 87       	std	Z+15, r25	; 0x0f
     65c:	86 87       	std	Z+14, r24	; 0x0e
     65e:	80 ec       	ldi	r24, 0xC0	; 192
     660:	90 e0       	ldi	r25, 0x00	; 0
     662:	91 8b       	std	Z+17, r25	; 0x11
     664:	80 8b       	std	Z+16, r24	; 0x10
     666:	81 ec       	ldi	r24, 0xC1	; 193
     668:	90 e0       	ldi	r25, 0x00	; 0
     66a:	93 8b       	std	Z+19, r25	; 0x13
     66c:	82 8b       	std	Z+18, r24	; 0x12
     66e:	82 ec       	ldi	r24, 0xC2	; 194
     670:	90 e0       	ldi	r25, 0x00	; 0
     672:	95 8b       	std	Z+21, r25	; 0x15
     674:	84 8b       	std	Z+20, r24	; 0x14
     676:	86 ec       	ldi	r24, 0xC6	; 198
     678:	90 e0       	ldi	r25, 0x00	; 0
     67a:	97 8b       	std	Z+23, r25	; 0x17
     67c:	86 8b       	std	Z+22, r24	; 0x16
     67e:	11 8e       	std	Z+25, r1	; 0x19
     680:	12 8e       	std	Z+26, r1	; 0x1a
     682:	13 8e       	std	Z+27, r1	; 0x1b
     684:	14 8e       	std	Z+28, r1	; 0x1c
     686:	08 95       	ret

00000688 <_ZNK9IPAddress7printToER5Print>:
}

bool IPAddress::operator==(const uint8_t* addr) const
{
    return memcmp(addr, _address.bytes, sizeof(_address.bytes)) == 0;
}
     688:	8f 92       	push	r8
     68a:	9f 92       	push	r9
     68c:	af 92       	push	r10
     68e:	bf 92       	push	r11
     690:	cf 92       	push	r12
     692:	df 92       	push	r13
     694:	ef 92       	push	r14
     696:	ff 92       	push	r15
     698:	0f 93       	push	r16
     69a:	1f 93       	push	r17
     69c:	cf 93       	push	r28
     69e:	df 93       	push	r29
     6a0:	5c 01       	movw	r10, r24
     6a2:	7b 01       	movw	r14, r22
     6a4:	4c 01       	movw	r8, r24
     6a6:	82 e0       	ldi	r24, 0x02	; 2
     6a8:	88 0e       	add	r8, r24
     6aa:	91 1c       	adc	r9, r1
     6ac:	65 01       	movw	r12, r10
     6ae:	e5 e0       	ldi	r30, 0x05	; 5
     6b0:	ce 0e       	add	r12, r30
     6b2:	d1 1c       	adc	r13, r1
     6b4:	00 e0       	ldi	r16, 0x00	; 0
     6b6:	10 e0       	ldi	r17, 0x00	; 0
     6b8:	f4 01       	movw	r30, r8
     6ba:	61 91       	ld	r22, Z+
     6bc:	4f 01       	movw	r8, r30
     6be:	4a e0       	ldi	r20, 0x0A	; 10
     6c0:	50 e0       	ldi	r21, 0x00	; 0
     6c2:	c7 01       	movw	r24, r14
     6c4:	0e 94 4e 08 	call	0x109c	; 0x109c <_ZN5Print5printEhi>
     6c8:	ec 01       	movw	r28, r24
     6ca:	6e e2       	ldi	r22, 0x2E	; 46
     6cc:	c7 01       	movw	r24, r14
     6ce:	0e 94 71 07 	call	0xee2	; 0xee2 <_ZN5Print5printEc>
     6d2:	8c 0f       	add	r24, r28
     6d4:	9d 1f       	adc	r25, r29
     6d6:	08 0f       	add	r16, r24
     6d8:	19 1f       	adc	r17, r25
     6da:	8c 14       	cp	r8, r12
     6dc:	9d 04       	cpc	r9, r13
     6de:	61 f7       	brne	.-40     	; 0x6b8 <_ZNK9IPAddress7printToER5Print+0x30>
     6e0:	4a e0       	ldi	r20, 0x0A	; 10
     6e2:	50 e0       	ldi	r21, 0x00	; 0
     6e4:	f5 01       	movw	r30, r10
     6e6:	65 81       	ldd	r22, Z+5	; 0x05
     6e8:	c7 01       	movw	r24, r14
     6ea:	0e 94 4e 08 	call	0x109c	; 0x109c <_ZN5Print5printEhi>
     6ee:	80 0f       	add	r24, r16
     6f0:	91 1f       	adc	r25, r17
     6f2:	df 91       	pop	r29
     6f4:	cf 91       	pop	r28
     6f6:	1f 91       	pop	r17
     6f8:	0f 91       	pop	r16
     6fa:	ff 90       	pop	r15
     6fc:	ef 90       	pop	r14
     6fe:	df 90       	pop	r13
     700:	cf 90       	pop	r12
     702:	bf 90       	pop	r11
     704:	af 90       	pop	r10
     706:	9f 90       	pop	r9
     708:	8f 90       	pop	r8
     70a:	08 95       	ret

0000070c <_GLOBAL__sub_I__ZN9IPAddressC2Ev>:
IPAddress::IPAddress()
{
    _address.dword = 0;
}

IPAddress::IPAddress(uint8_t first_octet, uint8_t second_octet, uint8_t third_octet, uint8_t fourth_octet)
     70c:	e5 e1       	ldi	r30, 0x15	; 21
     70e:	f2 e0       	ldi	r31, 0x02	; 2
     710:	8b e3       	ldi	r24, 0x3B	; 59
     712:	91 e0       	ldi	r25, 0x01	; 1
     714:	91 83       	std	Z+1, r25	; 0x01
     716:	80 83       	st	Z, r24
{
    _address.bytes[0] = first_octet;
     718:	12 82       	std	Z+2, r1	; 0x02
    _address.bytes[1] = second_octet;
     71a:	13 82       	std	Z+3, r1	; 0x03
    _address.bytes[2] = third_octet;
     71c:	14 82       	std	Z+4, r1	; 0x04
    _address.bytes[3] = fourth_octet;
     71e:	15 82       	std	Z+5, r1	; 0x05
     720:	08 95       	ret

00000722 <_Z13report_encodev>:
// May be redefined by variant files.
void initVariant() __attribute__((weak));
void initVariant() { }

void setupUSB() __attribute__((weak));
void setupUSB() { }
     722:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <encode_num>
     726:	90 91 1d 02 	lds	r25, 0x021D	; 0x80021d <encode_num+0x1>
     72a:	90 93 1f 02 	sts	0x021F, r25	; 0x80021f <MAX_encode_num+0x1>
     72e:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <MAX_encode_num>
     732:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <encode_num+0x1>
     736:	10 92 1c 02 	sts	0x021C, r1	; 0x80021c <encode_num>
     73a:	08 95       	ret

0000073c <_Z8increasev>:
     73c:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <encode_num>
     740:	90 91 1d 02 	lds	r25, 0x021D	; 0x80021d <encode_num+0x1>
     744:	01 96       	adiw	r24, 0x01	; 1
     746:	90 93 1d 02 	sts	0x021D, r25	; 0x80021d <encode_num+0x1>
     74a:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <encode_num>
     74e:	08 95       	ret

00000750 <_Z12requestEventv>:
     750:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <received>
     754:	88 23       	and	r24, r24
     756:	61 f0       	breq	.+24     	; 0x770 <_Z12requestEventv+0x20>
     758:	e0 91 fd 02 	lds	r30, 0x02FD	; 0x8002fd <Wire>
     75c:	f0 91 fe 02 	lds	r31, 0x02FE	; 0x8002fe <Wire+0x1>
     760:	01 90       	ld	r0, Z+
     762:	f0 81       	ld	r31, Z
     764:	e0 2d       	mov	r30, r0
     766:	60 91 06 01 	lds	r22, 0x0106	; 0x800106 <slave_address>
     76a:	8d ef       	ldi	r24, 0xFD	; 253
     76c:	92 e0       	ldi	r25, 0x02	; 2
     76e:	09 95       	icall
     770:	08 95       	ret

00000772 <_Z12receiveEventi>:
     772:	0f 93       	push	r16
     774:	1f 93       	push	r17
     776:	cf 93       	push	r28
     778:	df 93       	push	r29
     77a:	cd b7       	in	r28, 0x3d	; 61
     77c:	de b7       	in	r29, 0x3e	; 62
     77e:	68 97       	sbiw	r28, 0x18	; 24
     780:	0f b6       	in	r0, 0x3f	; 63
     782:	f8 94       	cli
     784:	de bf       	out	0x3e, r29	; 62
     786:	0f be       	out	0x3f, r0	; 63
     788:	cd bf       	out	0x3d, r28	; 61
     78a:	4a e0       	ldi	r20, 0x0A	; 10
     78c:	6d ef       	ldi	r22, 0xFD	; 253
     78e:	72 e0       	ldi	r23, 0x02	; 2
     790:	ce 01       	movw	r24, r28
     792:	43 96       	adiw	r24, 0x13	; 19
     794:	0e 94 86 08 	call	0x110c	; 0x110c <_ZN6Stream15readStringUntilEc>
     798:	ce 01       	movw	r24, r28
     79a:	43 96       	adiw	r24, 0x13	; 19
     79c:	0e 94 e6 10 	call	0x21cc	; 0x21cc <_ZN6String11toLowerCaseEv>
     7a0:	6a e0       	ldi	r22, 0x0A	; 10
     7a2:	ce 01       	movw	r24, r28
     7a4:	43 96       	adiw	r24, 0x13	; 19
     7a6:	0e 94 76 10 	call	0x20ec	; 0x20ec <_ZNK6String7indexOfEc>
     7aa:	9c 01       	movw	r18, r24
     7ac:	40 e0       	ldi	r20, 0x00	; 0
     7ae:	50 e0       	ldi	r21, 0x00	; 0
     7b0:	be 01       	movw	r22, r28
     7b2:	6d 5e       	subi	r22, 0xED	; 237
     7b4:	7f 4f       	sbci	r23, 0xFF	; 255
     7b6:	ce 01       	movw	r24, r28
     7b8:	0d 96       	adiw	r24, 0x0d	; 13
     7ba:	0e 94 a0 10 	call	0x2140	; 0x2140 <_ZNK6String9substringEjj>
     7be:	6d e3       	ldi	r22, 0x3D	; 61
     7c0:	71 e0       	ldi	r23, 0x01	; 1
     7c2:	ce 01       	movw	r24, r28
     7c4:	01 96       	adiw	r24, 0x01	; 1
     7c6:	0e 94 a9 0f 	call	0x1f52	; 0x1f52 <_ZN6StringC1EPKc>
     7ca:	be 01       	movw	r22, r28
     7cc:	6f 5f       	subi	r22, 0xFF	; 255
     7ce:	7f 4f       	sbci	r23, 0xFF	; 255
     7d0:	ce 01       	movw	r24, r28
     7d2:	43 96       	adiw	r24, 0x13	; 19
     7d4:	0e 94 9b 10 	call	0x2136	; 0x2136 <_ZNK6String7indexOfERKS_>
     7d8:	8c 01       	movw	r16, r24
     7da:	ce 01       	movw	r24, r28
     7dc:	01 96       	adiw	r24, 0x01	; 1
     7de:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <_ZN6StringD1Ev>
     7e2:	2f 89       	ldd	r18, Y+23	; 0x17
     7e4:	38 8d       	ldd	r19, Y+24	; 0x18
     7e6:	a8 01       	movw	r20, r16
     7e8:	4e 5f       	subi	r20, 0xFE	; 254
     7ea:	5f 4f       	sbci	r21, 0xFF	; 255
     7ec:	be 01       	movw	r22, r28
     7ee:	6d 5e       	subi	r22, 0xED	; 237
     7f0:	7f 4f       	sbci	r23, 0xFF	; 255
     7f2:	ce 01       	movw	r24, r28
     7f4:	07 96       	adiw	r24, 0x07	; 7
     7f6:	0e 94 a0 10 	call	0x2140	; 0x2140 <_ZNK6String9substringEjj>
     7fa:	ce 01       	movw	r24, r28
     7fc:	07 96       	adiw	r24, 0x07	; 7
     7fe:	0e 94 0e 11 	call	0x221c	; 0x221c <_ZNK6String5toIntEv>
     802:	70 93 7b 02 	sts	0x027B, r23	; 0x80027b <consA+0x1>
     806:	60 93 7a 02 	sts	0x027A, r22	; 0x80027a <consA>
     80a:	81 e0       	ldi	r24, 0x01	; 1
     80c:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <received>
     810:	ce 01       	movw	r24, r28
     812:	07 96       	adiw	r24, 0x07	; 7
     814:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <_ZN6StringD1Ev>
     818:	ce 01       	movw	r24, r28
     81a:	0d 96       	adiw	r24, 0x0d	; 13
     81c:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <_ZN6StringD1Ev>
     820:	ce 01       	movw	r24, r28
     822:	43 96       	adiw	r24, 0x13	; 19
     824:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <_ZN6StringD1Ev>
     828:	68 96       	adiw	r28, 0x18	; 24
     82a:	0f b6       	in	r0, 0x3f	; 63
     82c:	f8 94       	cli
     82e:	de bf       	out	0x3e, r29	; 62
     830:	0f be       	out	0x3f, r0	; 63
     832:	cd bf       	out	0x3d, r28	; 61
     834:	df 91       	pop	r29
     836:	cf 91       	pop	r28
     838:	1f 91       	pop	r17
     83a:	0f 91       	pop	r16
     83c:	08 95       	ret

0000083e <_Z10getSLA_ADRv>:
     83e:	0f 93       	push	r16
     840:	1f 93       	push	r17
     842:	cf 93       	push	r28
     844:	61 e0       	ldi	r22, 0x01	; 1
     846:	88 e0       	ldi	r24, 0x08	; 8
     848:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <pinMode>
     84c:	60 e0       	ldi	r22, 0x00	; 0
     84e:	88 e0       	ldi	r24, 0x08	; 8
     850:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <digitalWrite>
     854:	01 e0       	ldi	r16, 0x01	; 1
     856:	10 e0       	ldi	r17, 0x00	; 0
     858:	62 e0       	ldi	r22, 0x02	; 2
     85a:	c8 e0       	ldi	r28, 0x08	; 8
     85c:	c0 0f       	add	r28, r16
     85e:	8c 2f       	mov	r24, r28
     860:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <pinMode>
     864:	8c 2f       	mov	r24, r28
     866:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <digitalRead>
     86a:	89 2b       	or	r24, r25
     86c:	21 f4       	brne	.+8      	; 0x876 <_Z10getSLA_ADRv+0x38>
     86e:	10 93 07 01 	sts	0x0107, r17	; 0x800107 <slave_address+0x1>
     872:	00 93 06 01 	sts	0x0106, r16	; 0x800106 <slave_address>
     876:	0f 5f       	subi	r16, 0xFF	; 255
     878:	1f 4f       	sbci	r17, 0xFF	; 255
     87a:	05 30       	cpi	r16, 0x05	; 5
     87c:	11 05       	cpc	r17, r1
     87e:	61 f7       	brne	.-40     	; 0x858 <_Z10getSLA_ADRv+0x1a>
     880:	60 e4       	ldi	r22, 0x40	; 64
     882:	71 e0       	ldi	r23, 0x01	; 1
     884:	88 e7       	ldi	r24, 0x78	; 120
     886:	91 e0       	ldi	r25, 0x01	; 1
     888:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <_ZN5Print5printEPKc>
     88c:	60 91 06 01 	lds	r22, 0x0106	; 0x800106 <slave_address>
     890:	70 91 07 01 	lds	r23, 0x0107	; 0x800107 <slave_address+0x1>
     894:	4a e0       	ldi	r20, 0x0A	; 10
     896:	50 e0       	ldi	r21, 0x00	; 0
     898:	88 e7       	ldi	r24, 0x78	; 120
     89a:	91 e0       	ldi	r25, 0x01	; 1
     89c:	0e 94 28 08 	call	0x1050	; 0x1050 <_ZN5Print7printlnEii>
     8a0:	62 e0       	ldi	r22, 0x02	; 2
     8a2:	88 e0       	ldi	r24, 0x08	; 8
     8a4:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <pinMode>
     8a8:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <slave_address>
     8ac:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <slave_address+0x1>
     8b0:	cf 91       	pop	r28
     8b2:	1f 91       	pop	r17
     8b4:	0f 91       	pop	r16
     8b6:	08 95       	ret

000008b8 <initVariant>:
     8b8:	08 95       	ret

000008ba <setup>:
#define VRY A4
#define interruptPin 2
#define motor_A 5
#define motor_B 6

void setup() {
     8ba:	cf 93       	push	r28
     8bc:	df 93       	push	r29
     8be:	00 d0       	rcall	.+0      	; 0x8c0 <setup+0x6>
     8c0:	00 d0       	rcall	.+0      	; 0x8c2 <setup+0x8>
     8c2:	00 d0       	rcall	.+0      	; 0x8c4 <setup+0xa>
     8c4:	cd b7       	in	r28, 0x3d	; 61
     8c6:	de b7       	in	r29, 0x3e	; 62
  public:
    inline HardwareSerial(
      volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
      volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
      volatile uint8_t *ucsrc, volatile uint8_t *udr);
    void begin(unsigned long baud) { begin(baud, SERIAL_8N1); }
     8c8:	26 e0       	ldi	r18, 0x06	; 6
     8ca:	40 e8       	ldi	r20, 0x80	; 128
     8cc:	55 e2       	ldi	r21, 0x25	; 37
     8ce:	60 e0       	ldi	r22, 0x00	; 0
     8d0:	70 e0       	ldi	r23, 0x00	; 0
     8d2:	88 e7       	ldi	r24, 0x78	; 120
     8d4:	91 e0       	ldi	r25, 0x01	; 1
     8d6:	0e 94 43 02 	call	0x486	; 0x486 <_ZN14HardwareSerial5beginEmh>
	// put your setup code here, to run once:
	Serial.begin(9600);
	//
	Serial.print("");
     8da:	69 e5       	ldi	r22, 0x59	; 89
     8dc:	71 e0       	ldi	r23, 0x01	; 1
     8de:	88 e7       	ldi	r24, 0x78	; 120
     8e0:	91 e0       	ldi	r25, 0x01	; 1
     8e2:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <_ZN5Print5printEPKc>
	//
	getSLA_ADR();
     8e6:	0e 94 1f 04 	call	0x83e	; 0x83e <_Z10getSLA_ADRv>
	
	Wire.begin(slave_address);                // join i2c bus with address #8
     8ea:	60 91 06 01 	lds	r22, 0x0106	; 0x800106 <slave_address>
     8ee:	70 91 07 01 	lds	r23, 0x0107	; 0x800107 <slave_address+0x1>
     8f2:	8d ef       	ldi	r24, 0xFD	; 253
     8f4:	92 e0       	ldi	r25, 0x02	; 2
     8f6:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <_ZN7TwoWire5beginEi>
	Wire.onReceive(receiveEvent); // register event
     8fa:	69 eb       	ldi	r22, 0xB9	; 185
     8fc:	73 e0       	ldi	r23, 0x03	; 3
     8fe:	8d ef       	ldi	r24, 0xFD	; 253
     900:	92 e0       	ldi	r25, 0x02	; 2
     902:	0e 94 65 0d 	call	0x1aca	; 0x1aca <_ZN7TwoWire9onReceiveEPFviE>
	Wire.onRequest(requestEvent); // register event
     906:	68 ea       	ldi	r22, 0xA8	; 168
     908:	73 e0       	ldi	r23, 0x03	; 3
     90a:	8d ef       	ldi	r24, 0xFD	; 253
     90c:	92 e0       	ldi	r25, 0x02	; 2
     90e:	0e 94 6a 0d 	call	0x1ad4	; 0x1ad4 <_ZN7TwoWire9onRequestEPFvvE>
	 
	pinMode(interruptPin,INPUT_PULLUP);
     912:	62 e0       	ldi	r22, 0x02	; 2
     914:	82 e0       	ldi	r24, 0x02	; 2
     916:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <pinMode>
	attachInterrupt(digitalPinToInterrupt(interruptPin), increase, FALLING);
     91a:	42 e0       	ldi	r20, 0x02	; 2
     91c:	50 e0       	ldi	r21, 0x00	; 0
     91e:	6e e9       	ldi	r22, 0x9E	; 158
     920:	73 e0       	ldi	r23, 0x03	; 3
     922:	80 e0       	ldi	r24, 0x00	; 0
     924:	0e 94 fd 0b 	call	0x17fa	; 0x17fa <attachInterrupt>
	//
	tc1.setMode("CTC",50);
     928:	6f e4       	ldi	r22, 0x4F	; 79
     92a:	71 e0       	ldi	r23, 0x01	; 1
     92c:	ce 01       	movw	r24, r28
     92e:	01 96       	adiw	r24, 0x01	; 1
     930:	0e 94 a9 0f 	call	0x1f52	; 0x1f52 <_ZN6StringC1EPKc>
     934:	42 e3       	ldi	r20, 0x32	; 50
     936:	50 e0       	ldi	r21, 0x00	; 0
     938:	be 01       	movw	r22, r28
     93a:	6f 5f       	subi	r22, 0xFF	; 255
     93c:	7f 4f       	sbci	r23, 0xFF	; 255
     93e:	80 e2       	ldi	r24, 0x20	; 32
     940:	92 e0       	ldi	r25, 0x02	; 2
     942:	0e 94 45 09 	call	0x128a	; 0x128a <_ZN6Timer17setModeE6Stringi>
     946:	ce 01       	movw	r24, r28
     948:	01 96       	adiw	r24, 0x01	; 1
     94a:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <_ZN6StringD1Ev>
	tc1.attachInterrupt(report_encode);
     94e:	61 e9       	ldi	r22, 0x91	; 145
     950:	73 e0       	ldi	r23, 0x03	; 3
     952:	80 e2       	ldi	r24, 0x20	; 32
     954:	92 e0       	ldi	r25, 0x02	; 2
     956:	0e 94 b3 09 	call	0x1366	; 0x1366 <_ZN6Timer115attachInterruptEPFvvE>
	//
	pinMode(motor_A,OUTPUT);
     95a:	61 e0       	ldi	r22, 0x01	; 1
     95c:	85 e0       	ldi	r24, 0x05	; 5
     95e:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <pinMode>
	analogWrite(motor_A,127);
     962:	6f e7       	ldi	r22, 0x7F	; 127
     964:	70 e0       	ldi	r23, 0x00	; 0
     966:	85 e0       	ldi	r24, 0x05	; 5
     968:	0e 94 05 0e 	call	0x1c0a	; 0x1c0a <analogWrite>
	pinMode(motor_B,OUTPUT);
     96c:	61 e0       	ldi	r22, 0x01	; 1
     96e:	86 e0       	ldi	r24, 0x06	; 6
     970:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <pinMode>
	digitalWrite(motor_B,LOW);
     974:	60 e0       	ldi	r22, 0x00	; 0
     976:	86 e0       	ldi	r24, 0x06	; 6
     978:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <digitalWrite>
}
     97c:	26 96       	adiw	r28, 0x06	; 6
     97e:	0f b6       	in	r0, 0x3f	; 63
     980:	f8 94       	cli
     982:	de bf       	out	0x3e, r29	; 62
     984:	0f be       	out	0x3f, r0	; 63
     986:	cd bf       	out	0x3d, r28	; 61
     988:	df 91       	pop	r29
     98a:	cf 91       	pop	r28
     98c:	08 95       	ret

0000098e <loop>:

void loop() {
	if (consA>0)
     98e:	60 91 7a 02 	lds	r22, 0x027A	; 0x80027a <consA>
     992:	70 91 7b 02 	lds	r23, 0x027B	; 0x80027b <consA+0x1>
     996:	16 16       	cp	r1, r22
     998:	17 06       	cpc	r1, r23
     99a:	4c f4       	brge	.+18     	; 0x9ae <loop+0x20>
	{
		analogWrite(motor_A, consA);
     99c:	85 e0       	ldi	r24, 0x05	; 5
     99e:	0e 94 05 0e 	call	0x1c0a	; 0x1c0a <analogWrite>
		analogWrite(motor_B,0);
     9a2:	60 e0       	ldi	r22, 0x00	; 0
     9a4:	70 e0       	ldi	r23, 0x00	; 0
     9a6:	86 e0       	ldi	r24, 0x06	; 6
     9a8:	0e 94 05 0e 	call	0x1c0a	; 0x1c0a <analogWrite>
     9ac:	0f c0       	rjmp	.+30     	; 0x9cc <loop+0x3e>
	}
	else
	{
		analogWrite(motor_A,0);
     9ae:	60 e0       	ldi	r22, 0x00	; 0
     9b0:	70 e0       	ldi	r23, 0x00	; 0
     9b2:	85 e0       	ldi	r24, 0x05	; 5
     9b4:	0e 94 05 0e 	call	0x1c0a	; 0x1c0a <analogWrite>
		analogWrite(motor_B,-consA);
     9b8:	60 91 7a 02 	lds	r22, 0x027A	; 0x80027a <consA>
     9bc:	70 91 7b 02 	lds	r23, 0x027B	; 0x80027b <consA+0x1>
     9c0:	71 95       	neg	r23
     9c2:	61 95       	neg	r22
     9c4:	71 09       	sbc	r23, r1
     9c6:	86 e0       	ldi	r24, 0x06	; 6
     9c8:	0e 94 05 0e 	call	0x1c0a	; 0x1c0a <analogWrite>
	}
	Serial.print(slave_address);
     9cc:	60 91 06 01 	lds	r22, 0x0106	; 0x800106 <slave_address>
     9d0:	70 91 07 01 	lds	r23, 0x0107	; 0x800107 <slave_address+0x1>
     9d4:	4a e0       	ldi	r20, 0x0A	; 10
     9d6:	50 e0       	ldi	r21, 0x00	; 0
     9d8:	88 e7       	ldi	r24, 0x78	; 120
     9da:	91 e0       	ldi	r25, 0x01	; 1
     9dc:	0e 94 20 08 	call	0x1040	; 0x1040 <_ZN5Print5printEii>
	Serial.print("   ");
     9e0:	63 e5       	ldi	r22, 0x53	; 83
     9e2:	71 e0       	ldi	r23, 0x01	; 1
     9e4:	88 e7       	ldi	r24, 0x78	; 120
     9e6:	91 e0       	ldi	r25, 0x01	; 1
     9e8:	0e 94 5b 07 	call	0xeb6	; 0xeb6 <_ZN5Print5printEPKc>
	Serial.println(consA);
     9ec:	60 91 7a 02 	lds	r22, 0x027A	; 0x80027a <consA>
     9f0:	70 91 7b 02 	lds	r23, 0x027B	; 0x80027b <consA+0x1>
     9f4:	4a e0       	ldi	r20, 0x0A	; 10
     9f6:	50 e0       	ldi	r21, 0x00	; 0
     9f8:	88 e7       	ldi	r24, 0x78	; 120
     9fa:	91 e0       	ldi	r25, 0x01	; 1
     9fc:	0e 94 28 08 	call	0x1050	; 0x1050 <_ZN5Print7printlnEii>
     a00:	08 95       	ret

00000a02 <main>:
void setupUSB() { }


int main(void)
{
	init();
     a02:	0e 94 ca 0d 	call	0x1b94	; 0x1b94 <init>

	initVariant();
     a06:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <initVariant>
	
#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
     a0a:	0e 94 5d 04 	call	0x8ba	; 0x8ba <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
     a0e:	ca e9       	ldi	r28, 0x9A	; 154
     a10:	d1 e0       	ldi	r29, 0x01	; 1
#endif
	
	setup();
    
	for (;;) {
		loop();
     a12:	0e 94 c7 04 	call	0x98e	; 0x98e <loop>
		if (serialEventRun) serialEventRun();
     a16:	20 97       	sbiw	r28, 0x00	; 0
     a18:	e1 f3       	breq	.-8      	; 0xa12 <main+0x10>
     a1a:	0e 94 9a 01 	call	0x334	; 0x334 <_Z14serialEventRunv>
     a1e:	f9 cf       	rjmp	.-14     	; 0xa12 <main+0x10>

00000a20 <_GLOBAL__sub_I_Setpoint>:
{
	if (received)
	{
		Wire.write(slave_address);
	}
     a20:	af 92       	push	r10
     a22:	bf 92       	push	r11
     a24:	cf 92       	push	r12
     a26:	df 92       	push	r13
     a28:	ef 92       	push	r14
     a2a:	ff 92       	push	r15
     a2c:	0f 93       	push	r16
     a2e:	1f 93       	push	r17

//Define the aggressive and conservative Tuning Parameters
double aggKp=2, aggKi=0, aggKd=0;
double consKp=1, consKi=0.05, consKd=0.25;
int consA = 0;
String kp="",ki="",kd="";
     a30:	69 e5       	ldi	r22, 0x59	; 89
     a32:	71 e0       	ldi	r23, 0x01	; 1
     a34:	84 e7       	ldi	r24, 0x74	; 116
     a36:	92 e0       	ldi	r25, 0x02	; 2
     a38:	0e 94 a9 0f 	call	0x1f52	; 0x1f52 <_ZN6StringC1EPKc>
     a3c:	69 e5       	ldi	r22, 0x59	; 89
     a3e:	71 e0       	ldi	r23, 0x01	; 1
     a40:	8e e6       	ldi	r24, 0x6E	; 110
     a42:	92 e0       	ldi	r25, 0x02	; 2
     a44:	0e 94 a9 0f 	call	0x1f52	; 0x1f52 <_ZN6StringC1EPKc>
     a48:	69 e5       	ldi	r22, 0x59	; 89
     a4a:	71 e0       	ldi	r23, 0x01	; 1
     a4c:	88 e6       	ldi	r24, 0x68	; 104
     a4e:	92 e0       	ldi	r25, 0x02	; 2
     a50:	0e 94 a9 0f 	call	0x1f52	; 0x1f52 <_ZN6StringC1EPKc>

//Specify the links and initial tuning parameters
PID myPID(&Input, &Output, &Setpoint, consKp, consKi, consKd, DIRECT);
     a54:	a0 90 0c 01 	lds	r10, 0x010C	; 0x80010c <consKi>
     a58:	b0 90 0d 01 	lds	r11, 0x010D	; 0x80010d <consKi+0x1>
     a5c:	c0 90 0e 01 	lds	r12, 0x010E	; 0x80010e <consKi+0x2>
     a60:	d0 90 0f 01 	lds	r13, 0x010F	; 0x80010f <consKi+0x3>
     a64:	e0 90 10 01 	lds	r14, 0x0110	; 0x800110 <consKp>
     a68:	f0 90 11 01 	lds	r15, 0x0111	; 0x800111 <consKp+0x1>
     a6c:	00 91 12 01 	lds	r16, 0x0112	; 0x800112 <consKp+0x2>
     a70:	10 91 13 01 	lds	r17, 0x0113	; 0x800113 <consKp+0x3>
     a74:	1f 92       	push	r1
     a76:	1f 92       	push	r1
     a78:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <consKd+0x3>
     a7c:	8f 93       	push	r24
     a7e:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <consKd+0x2>
     a82:	8f 93       	push	r24
     a84:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <consKd+0x1>
     a88:	8f 93       	push	r24
     a8a:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <consKd>
     a8e:	8f 93       	push	r24
     a90:	24 e8       	ldi	r18, 0x84	; 132
     a92:	32 e0       	ldi	r19, 0x02	; 2
     a94:	4c e7       	ldi	r20, 0x7C	; 124
     a96:	52 e0       	ldi	r21, 0x02	; 2
     a98:	60 e8       	ldi	r22, 0x80	; 128
     a9a:	72 e0       	ldi	r23, 0x02	; 2
     a9c:	8c e2       	ldi	r24, 0x2C	; 44
     a9e:	92 e0       	ldi	r25, 0x02	; 2
     aa0:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <_ZN3PIDC1EPdS0_S0_dddi>

//
Timer1 tc1;
     aa4:	80 e2       	ldi	r24, 0x20	; 32
     aa6:	92 e0       	ldi	r25, 0x02	; 2
     aa8:	0e 94 30 09 	call	0x1260	; 0x1260 <_ZN6Timer1C1Ev>
     aac:	0f 90       	pop	r0
     aae:	0f 90       	pop	r0
     ab0:	0f 90       	pop	r0
     ab2:	0f 90       	pop	r0
     ab4:	0f 90       	pop	r0
     ab6:	0f 90       	pop	r0
{
	if (received)
	{
		Wire.write(slave_address);
	}
     ab8:	1f 91       	pop	r17
     aba:	0f 91       	pop	r16
     abc:	ff 90       	pop	r15
     abe:	ef 90       	pop	r14
     ac0:	df 90       	pop	r13
     ac2:	cf 90       	pop	r12
     ac4:	bf 90       	pop	r11
     ac6:	af 90       	pop	r10
     ac8:	08 95       	ret

00000aca <_GLOBAL__sub_D_Setpoint>:

//Specify the links and initial tuning parameters
PID myPID(&Input, &Output, &Setpoint, consKp, consKi, consKd, DIRECT);

//
Timer1 tc1;
     aca:	80 e2       	ldi	r24, 0x20	; 32
     acc:	92 e0       	ldi	r25, 0x02	; 2
     ace:	0e 94 b8 09 	call	0x1370	; 0x1370 <_ZN6Timer1D1Ev>

//Define the aggressive and conservative Tuning Parameters
double aggKp=2, aggKi=0, aggKd=0;
double consKp=1, consKi=0.05, consKd=0.25;
int consA = 0;
String kp="",ki="",kd="";
     ad2:	88 e6       	ldi	r24, 0x68	; 104
     ad4:	92 e0       	ldi	r25, 0x02	; 2
     ad6:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <_ZN6StringD1Ev>
     ada:	8e e6       	ldi	r24, 0x6E	; 110
     adc:	92 e0       	ldi	r25, 0x02	; 2
     ade:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <_ZN6StringD1Ev>
     ae2:	84 e7       	ldi	r24, 0x74	; 116
     ae4:	92 e0       	ldi	r25, 0x02	; 2
     ae6:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <_ZN6StringD1Ev>
     aea:	08 95       	ret

00000aec <_ZN3PID10SetTuningsEdddi>:
    if(newAuto && !inAuto)
    {  /*we just went from manual to auto*/
        PID::Initialize();
    }
    inAuto = newAuto;
}
     aec:	2f 92       	push	r2
     aee:	3f 92       	push	r3
     af0:	4f 92       	push	r4
     af2:	5f 92       	push	r5
     af4:	6f 92       	push	r6
     af6:	7f 92       	push	r7
     af8:	8f 92       	push	r8
     afa:	9f 92       	push	r9
     afc:	af 92       	push	r10
     afe:	bf 92       	push	r11
     b00:	cf 92       	push	r12
     b02:	df 92       	push	r13
     b04:	ef 92       	push	r14
     b06:	ff 92       	push	r15
     b08:	0f 93       	push	r16
     b0a:	1f 93       	push	r17
     b0c:	cf 93       	push	r28
     b0e:	df 93       	push	r29
     b10:	cd b7       	in	r28, 0x3d	; 61
     b12:	de b7       	in	r29, 0x3e	; 62
     b14:	28 97       	sbiw	r28, 0x08	; 8
     b16:	0f b6       	in	r0, 0x3f	; 63
     b18:	f8 94       	cli
     b1a:	de bf       	out	0x3e, r29	; 62
     b1c:	0f be       	out	0x3f, r0	; 63
     b1e:	cd bf       	out	0x3d, r28	; 61
     b20:	1c 01       	movw	r2, r24
     b22:	2a 01       	movw	r4, r20
     b24:	3b 01       	movw	r6, r22
     b26:	09 83       	std	Y+1, r16	; 0x01
     b28:	1a 83       	std	Y+2, r17	; 0x02
     b2a:	2b 83       	std	Y+3, r18	; 0x03
     b2c:	3c 83       	std	Y+4, r19	; 0x04
     b2e:	20 e0       	ldi	r18, 0x00	; 0
     b30:	30 e0       	ldi	r19, 0x00	; 0
     b32:	a9 01       	movw	r20, r18
     b34:	c3 01       	movw	r24, r6
     b36:	b2 01       	movw	r22, r4
     b38:	0e 94 c5 11 	call	0x238a	; 0x238a <__cmpsf2>
     b3c:	88 23       	and	r24, r24
     b3e:	0c f4       	brge	.+2      	; 0xb42 <_ZN3PID10SetTuningsEdddi+0x56>
     b40:	93 c0       	rjmp	.+294    	; 0xc68 <_ZN3PID10SetTuningsEdddi+0x17c>
     b42:	20 e0       	ldi	r18, 0x00	; 0
     b44:	30 e0       	ldi	r19, 0x00	; 0
     b46:	a9 01       	movw	r20, r18
     b48:	69 81       	ldd	r22, Y+1	; 0x01
     b4a:	7a 81       	ldd	r23, Y+2	; 0x02
     b4c:	8b 81       	ldd	r24, Y+3	; 0x03
     b4e:	9c 81       	ldd	r25, Y+4	; 0x04
     b50:	0e 94 c5 11 	call	0x238a	; 0x238a <__cmpsf2>
     b54:	88 23       	and	r24, r24
     b56:	0c f4       	brge	.+2      	; 0xb5a <_ZN3PID10SetTuningsEdddi+0x6e>
     b58:	87 c0       	rjmp	.+270    	; 0xc68 <_ZN3PID10SetTuningsEdddi+0x17c>
     b5a:	20 e0       	ldi	r18, 0x00	; 0
     b5c:	30 e0       	ldi	r19, 0x00	; 0
     b5e:	a9 01       	movw	r20, r18
     b60:	c7 01       	movw	r24, r14
     b62:	b6 01       	movw	r22, r12
     b64:	0e 94 c5 11 	call	0x238a	; 0x238a <__cmpsf2>
     b68:	88 23       	and	r24, r24
     b6a:	0c f4       	brge	.+2      	; 0xb6e <_ZN3PID10SetTuningsEdddi+0x82>
     b6c:	7d c0       	rjmp	.+250    	; 0xc68 <_ZN3PID10SetTuningsEdddi+0x17c>
     b6e:	d1 01       	movw	r26, r2
     b70:	5b 96       	adiw	r26, 0x1b	; 27
     b72:	bc 92       	st	X, r11
     b74:	ae 92       	st	-X, r10
     b76:	5a 97       	sbiw	r26, 0x1a	; 26
     b78:	81 e0       	ldi	r24, 0x01	; 1
     b7a:	aa 94       	dec	r10
     b7c:	ab 28       	or	r10, r11
     b7e:	09 f0       	breq	.+2      	; 0xb82 <_ZN3PID10SetTuningsEdddi+0x96>
     b80:	80 e0       	ldi	r24, 0x00	; 0
     b82:	f1 01       	movw	r30, r2
     b84:	83 af       	std	Z+59, r24	; 0x3b
     b86:	40 82       	st	Z, r4
     b88:	51 82       	std	Z+1, r5	; 0x01
     b8a:	62 82       	std	Z+2, r6	; 0x02
     b8c:	73 82       	std	Z+3, r7	; 0x03
     b8e:	89 81       	ldd	r24, Y+1	; 0x01
     b90:	9a 81       	ldd	r25, Y+2	; 0x02
     b92:	ab 81       	ldd	r26, Y+3	; 0x03
     b94:	bc 81       	ldd	r27, Y+4	; 0x04
     b96:	84 83       	std	Z+4, r24	; 0x04
     b98:	95 83       	std	Z+5, r25	; 0x05
     b9a:	a6 83       	std	Z+6, r26	; 0x06
     b9c:	b7 83       	std	Z+7, r27	; 0x07
     b9e:	c0 86       	std	Z+8, r12	; 0x08
     ba0:	d1 86       	std	Z+9, r13	; 0x09
     ba2:	e2 86       	std	Z+10, r14	; 0x0a
     ba4:	f3 86       	std	Z+11, r15	; 0x0b
     ba6:	66 a5       	ldd	r22, Z+46	; 0x2e
     ba8:	77 a5       	ldd	r23, Z+47	; 0x2f
     baa:	80 a9       	ldd	r24, Z+48	; 0x30
     bac:	91 a9       	ldd	r25, Z+49	; 0x31
     bae:	0e 94 3c 12 	call	0x2478	; 0x2478 <__floatunsisf>
     bb2:	20 e0       	ldi	r18, 0x00	; 0
     bb4:	30 e0       	ldi	r19, 0x00	; 0
     bb6:	4a e7       	ldi	r20, 0x7A	; 122
     bb8:	54 e4       	ldi	r21, 0x44	; 68
     bba:	0e 94 ca 11 	call	0x2394	; 0x2394 <__divsf3>
     bbe:	6d 83       	std	Y+5, r22	; 0x05
     bc0:	7e 83       	std	Y+6, r23	; 0x06
     bc2:	8f 83       	std	Y+7, r24	; 0x07
     bc4:	98 87       	std	Y+8, r25	; 0x08
     bc6:	f1 01       	movw	r30, r2
     bc8:	44 86       	std	Z+12, r4	; 0x0c
     bca:	55 86       	std	Z+13, r5	; 0x0d
     bcc:	66 86       	std	Z+14, r6	; 0x0e
     bce:	77 86       	std	Z+15, r7	; 0x0f
     bd0:	9b 01       	movw	r18, r22
     bd2:	ac 01       	movw	r20, r24
     bd4:	69 81       	ldd	r22, Y+1	; 0x01
     bd6:	7a 81       	ldd	r23, Y+2	; 0x02
     bd8:	8b 81       	ldd	r24, Y+3	; 0x03
     bda:	9c 81       	ldd	r25, Y+4	; 0x04
     bdc:	0e 94 ee 12 	call	0x25dc	; 0x25dc <__mulsf3>
     be0:	4b 01       	movw	r8, r22
     be2:	5c 01       	movw	r10, r24
     be4:	d1 01       	movw	r26, r2
     be6:	50 96       	adiw	r26, 0x10	; 16
     be8:	6d 93       	st	X+, r22
     bea:	7d 93       	st	X+, r23
     bec:	8d 93       	st	X+, r24
     bee:	9c 93       	st	X, r25
     bf0:	53 97       	sbiw	r26, 0x13	; 19
     bf2:	2d 81       	ldd	r18, Y+5	; 0x05
     bf4:	3e 81       	ldd	r19, Y+6	; 0x06
     bf6:	4f 81       	ldd	r20, Y+7	; 0x07
     bf8:	58 85       	ldd	r21, Y+8	; 0x08
     bfa:	c7 01       	movw	r24, r14
     bfc:	b6 01       	movw	r22, r12
     bfe:	0e 94 ca 11 	call	0x2394	; 0x2394 <__divsf3>
     c02:	6b 01       	movw	r12, r22
     c04:	7c 01       	movw	r14, r24
     c06:	f1 01       	movw	r30, r2
     c08:	64 8b       	std	Z+20, r22	; 0x14
     c0a:	75 8b       	std	Z+21, r23	; 0x15
     c0c:	86 8b       	std	Z+22, r24	; 0x16
     c0e:	97 8b       	std	Z+23, r25	; 0x17
     c10:	80 8d       	ldd	r24, Z+24	; 0x18
     c12:	91 8d       	ldd	r25, Z+25	; 0x19
     c14:	01 97       	sbiw	r24, 0x01	; 1
     c16:	41 f5       	brne	.+80     	; 0xc68 <_ZN3PID10SetTuningsEdddi+0x17c>
     c18:	a3 01       	movw	r20, r6
     c1a:	92 01       	movw	r18, r4
     c1c:	60 e0       	ldi	r22, 0x00	; 0
     c1e:	70 e0       	ldi	r23, 0x00	; 0
     c20:	cb 01       	movw	r24, r22
     c22:	0e 94 58 11 	call	0x22b0	; 0x22b0 <__subsf3>
     c26:	d1 01       	movw	r26, r2
     c28:	1c 96       	adiw	r26, 0x0c	; 12
     c2a:	6d 93       	st	X+, r22
     c2c:	7d 93       	st	X+, r23
     c2e:	8d 93       	st	X+, r24
     c30:	9c 93       	st	X, r25
     c32:	1f 97       	sbiw	r26, 0x0f	; 15
     c34:	a5 01       	movw	r20, r10
     c36:	94 01       	movw	r18, r8
     c38:	60 e0       	ldi	r22, 0x00	; 0
     c3a:	70 e0       	ldi	r23, 0x00	; 0
     c3c:	cb 01       	movw	r24, r22
     c3e:	0e 94 58 11 	call	0x22b0	; 0x22b0 <__subsf3>
     c42:	f1 01       	movw	r30, r2
     c44:	60 8b       	std	Z+16, r22	; 0x10
     c46:	71 8b       	std	Z+17, r23	; 0x11
     c48:	82 8b       	std	Z+18, r24	; 0x12
     c4a:	93 8b       	std	Z+19, r25	; 0x13
     c4c:	a7 01       	movw	r20, r14
     c4e:	96 01       	movw	r18, r12
     c50:	60 e0       	ldi	r22, 0x00	; 0
     c52:	70 e0       	ldi	r23, 0x00	; 0
     c54:	cb 01       	movw	r24, r22
     c56:	0e 94 58 11 	call	0x22b0	; 0x22b0 <__subsf3>
     c5a:	d1 01       	movw	r26, r2
     c5c:	54 96       	adiw	r26, 0x14	; 20
     c5e:	6d 93       	st	X+, r22
     c60:	7d 93       	st	X+, r23
     c62:	8d 93       	st	X+, r24
     c64:	9c 93       	st	X, r25
     c66:	57 97       	sbiw	r26, 0x17	; 23
     c68:	28 96       	adiw	r28, 0x08	; 8
     c6a:	0f b6       	in	r0, 0x3f	; 63
     c6c:	f8 94       	cli
     c6e:	de bf       	out	0x3e, r29	; 62
     c70:	0f be       	out	0x3f, r0	; 63
     c72:	cd bf       	out	0x3d, r28	; 61
     c74:	df 91       	pop	r29
     c76:	cf 91       	pop	r28
     c78:	1f 91       	pop	r17
     c7a:	0f 91       	pop	r16
     c7c:	ff 90       	pop	r15
     c7e:	ef 90       	pop	r14
     c80:	df 90       	pop	r13
     c82:	cf 90       	pop	r12
     c84:	bf 90       	pop	r11
     c86:	af 90       	pop	r10
     c88:	9f 90       	pop	r9
     c8a:	8f 90       	pop	r8
     c8c:	7f 90       	pop	r7
     c8e:	6f 90       	pop	r6
     c90:	5f 90       	pop	r5
     c92:	4f 90       	pop	r4
     c94:	3f 90       	pop	r3
     c96:	2f 90       	pop	r2
     c98:	08 95       	ret

00000c9a <_ZN3PID22SetControllerDirectionEi>:
 * to +Input) or a REVERSE acting process(+Output leads to -Input.)  we need to
 * know which one, because otherwise we may increase the output when we should
 * be decreasing.  This is called from the constructor.
 ******************************************************************************/
void PID::SetControllerDirection(int Direction)
{
     c9a:	0f 93       	push	r16
     c9c:	1f 93       	push	r17
     c9e:	cf 93       	push	r28
     ca0:	df 93       	push	r29
     ca2:	ec 01       	movw	r28, r24
     ca4:	8b 01       	movw	r16, r22
   if(inAuto && Direction !=controllerDirection)
     ca6:	8a ad       	ldd	r24, Y+58	; 0x3a
     ca8:	88 23       	and	r24, r24
     caa:	61 f1       	breq	.+88     	; 0xd04 <_ZN3PID22SetControllerDirectionEi+0x6a>
     cac:	88 8d       	ldd	r24, Y+24	; 0x18
     cae:	99 8d       	ldd	r25, Y+25	; 0x19
     cb0:	86 17       	cp	r24, r22
     cb2:	97 07       	cpc	r25, r23
     cb4:	39 f1       	breq	.+78     	; 0xd04 <_ZN3PID22SetControllerDirectionEi+0x6a>
   {
	    kp = (0 - kp);
     cb6:	2c 85       	ldd	r18, Y+12	; 0x0c
     cb8:	3d 85       	ldd	r19, Y+13	; 0x0d
     cba:	4e 85       	ldd	r20, Y+14	; 0x0e
     cbc:	5f 85       	ldd	r21, Y+15	; 0x0f
     cbe:	60 e0       	ldi	r22, 0x00	; 0
     cc0:	70 e0       	ldi	r23, 0x00	; 0
     cc2:	cb 01       	movw	r24, r22
     cc4:	0e 94 58 11 	call	0x22b0	; 0x22b0 <__subsf3>
     cc8:	6c 87       	std	Y+12, r22	; 0x0c
     cca:	7d 87       	std	Y+13, r23	; 0x0d
     ccc:	8e 87       	std	Y+14, r24	; 0x0e
     cce:	9f 87       	std	Y+15, r25	; 0x0f
      ki = (0 - ki);
     cd0:	28 89       	ldd	r18, Y+16	; 0x10
     cd2:	39 89       	ldd	r19, Y+17	; 0x11
     cd4:	4a 89       	ldd	r20, Y+18	; 0x12
     cd6:	5b 89       	ldd	r21, Y+19	; 0x13
     cd8:	60 e0       	ldi	r22, 0x00	; 0
     cda:	70 e0       	ldi	r23, 0x00	; 0
     cdc:	cb 01       	movw	r24, r22
     cde:	0e 94 58 11 	call	0x22b0	; 0x22b0 <__subsf3>
     ce2:	68 8b       	std	Y+16, r22	; 0x10
     ce4:	79 8b       	std	Y+17, r23	; 0x11
     ce6:	8a 8b       	std	Y+18, r24	; 0x12
     ce8:	9b 8b       	std	Y+19, r25	; 0x13
      kd = (0 - kd);
     cea:	2c 89       	ldd	r18, Y+20	; 0x14
     cec:	3d 89       	ldd	r19, Y+21	; 0x15
     cee:	4e 89       	ldd	r20, Y+22	; 0x16
     cf0:	5f 89       	ldd	r21, Y+23	; 0x17
     cf2:	60 e0       	ldi	r22, 0x00	; 0
     cf4:	70 e0       	ldi	r23, 0x00	; 0
     cf6:	cb 01       	movw	r24, r22
     cf8:	0e 94 58 11 	call	0x22b0	; 0x22b0 <__subsf3>
     cfc:	6c 8b       	std	Y+20, r22	; 0x14
     cfe:	7d 8b       	std	Y+21, r23	; 0x15
     d00:	8e 8b       	std	Y+22, r24	; 0x16
     d02:	9f 8b       	std	Y+23, r25	; 0x17
   }
   controllerDirection = Direction;
     d04:	19 8f       	std	Y+25, r17	; 0x19
     d06:	08 8f       	std	Y+24, r16	; 0x18
}
     d08:	df 91       	pop	r29
     d0a:	cf 91       	pop	r28
     d0c:	1f 91       	pop	r17
     d0e:	0f 91       	pop	r16
     d10:	08 95       	ret

00000d12 <_ZN3PIDC1EPdS0_S0_dddii>:

/*Constructor (...)*********************************************************
 *    The parameters specified here are those for for which we can't set up
 *    reliable defaults, so we need to have the user set them.
 ***************************************************************************/
PID::PID(double* Input, double* Output, double* Setpoint,
     d12:	4f 92       	push	r4
     d14:	5f 92       	push	r5
     d16:	6f 92       	push	r6
     d18:	7f 92       	push	r7
     d1a:	8f 92       	push	r8
     d1c:	9f 92       	push	r9
     d1e:	af 92       	push	r10
     d20:	bf 92       	push	r11
     d22:	cf 92       	push	r12
     d24:	df 92       	push	r13
     d26:	ef 92       	push	r14
     d28:	ff 92       	push	r15
     d2a:	0f 93       	push	r16
     d2c:	1f 93       	push	r17
     d2e:	cf 93       	push	r28
     d30:	df 93       	push	r29
     d32:	00 d0       	rcall	.+0      	; 0xd34 <_ZN3PIDC1EPdS0_S0_dddii+0x22>
     d34:	00 d0       	rcall	.+0      	; 0xd36 <_ZN3PIDC1EPdS0_S0_dddii+0x24>
     d36:	cd b7       	in	r28, 0x3d	; 61
     d38:	de b7       	in	r29, 0x3e	; 62
     d3a:	4c 01       	movw	r8, r24
     d3c:	27 01       	movw	r4, r14
     d3e:	38 01       	movw	r6, r16
     d40:	a9 82       	std	Y+1, r10	; 0x01
     d42:	ba 82       	std	Y+2, r11	; 0x02
     d44:	cb 82       	std	Y+3, r12	; 0x03
     d46:	dc 82       	std	Y+4, r13	; 0x04
        double Kp, double Ki, double Kd, int POn, int ControllerDirection)
{
    myOutput = Output;
     d48:	fc 01       	movw	r30, r24
     d4a:	57 8f       	std	Z+31, r21	; 0x1f
     d4c:	46 8f       	std	Z+30, r20	; 0x1e
    myInput = Input;
     d4e:	75 8f       	std	Z+29, r23	; 0x1d
     d50:	64 8f       	std	Z+28, r22	; 0x1c
    mySetpoint = Setpoint;
     d52:	31 a3       	std	Z+33, r19	; 0x21
     d54:	20 a3       	std	Z+32, r18	; 0x20
    inAuto = false;
     d56:	12 ae       	std	Z+58, r1	; 0x3a
 *  here.
 **************************************************************************/
void PID::SetOutputLimits(double Min, double Max)
{
   if(Min >= Max) return;
   outMin = Min;
     d58:	12 aa       	std	Z+50, r1	; 0x32
     d5a:	13 aa       	std	Z+51, r1	; 0x33
     d5c:	14 aa       	std	Z+52, r1	; 0x34
     d5e:	15 aa       	std	Z+53, r1	; 0x35
   outMax = Max;
     d60:	80 e0       	ldi	r24, 0x00	; 0
     d62:	90 e0       	ldi	r25, 0x00	; 0
     d64:	af e7       	ldi	r26, 0x7F	; 127
     d66:	b3 e4       	ldi	r27, 0x43	; 67
     d68:	86 ab       	std	Z+54, r24	; 0x36
     d6a:	97 ab       	std	Z+55, r25	; 0x37
     d6c:	a0 af       	std	Z+56, r26	; 0x38
     d6e:	b1 af       	std	Z+57, r27	; 0x39
    inAuto = false;

    PID::SetOutputLimits(0, 255);				//default output limit corresponds to
												//the arduino pwm limits

    SampleTime = 100;							//default Controller Sample Time is 0.1 seconds
     d70:	84 e6       	ldi	r24, 0x64	; 100
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	a0 e0       	ldi	r26, 0x00	; 0
     d76:	b0 e0       	ldi	r27, 0x00	; 0
     d78:	86 a7       	std	Z+46, r24	; 0x2e
     d7a:	97 a7       	std	Z+47, r25	; 0x2f
     d7c:	a0 ab       	std	Z+48, r26	; 0x30
     d7e:	b1 ab       	std	Z+49, r27	; 0x31

    PID::SetControllerDirection(ControllerDirection);
     d80:	6d 8d       	ldd	r22, Y+29	; 0x1d
     d82:	7e 8d       	ldd	r23, Y+30	; 0x1e
     d84:	c4 01       	movw	r24, r8
     d86:	0e 94 4d 06 	call	0xc9a	; 0xc9a <_ZN3PID22SetControllerDirectionEi>
    PID::SetTunings(Kp, Ki, Kd, POn);
     d8a:	ab 8c       	ldd	r10, Y+27	; 0x1b
     d8c:	bc 8c       	ldd	r11, Y+28	; 0x1c
     d8e:	cf 88       	ldd	r12, Y+23	; 0x17
     d90:	d8 8c       	ldd	r13, Y+24	; 0x18
     d92:	e9 8c       	ldd	r14, Y+25	; 0x19
     d94:	fa 8c       	ldd	r15, Y+26	; 0x1a
     d96:	09 81       	ldd	r16, Y+1	; 0x01
     d98:	1a 81       	ldd	r17, Y+2	; 0x02
     d9a:	2b 81       	ldd	r18, Y+3	; 0x03
     d9c:	3c 81       	ldd	r19, Y+4	; 0x04
     d9e:	b3 01       	movw	r22, r6
     da0:	a2 01       	movw	r20, r4
     da2:	c4 01       	movw	r24, r8
     da4:	0e 94 76 05 	call	0xaec	; 0xaec <_ZN3PID10SetTuningsEdddi>

    lastTime = millis()-SampleTime;
     da8:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <millis>
     dac:	f4 01       	movw	r30, r8
     dae:	46 a4       	ldd	r4, Z+46	; 0x2e
     db0:	57 a4       	ldd	r5, Z+47	; 0x2f
     db2:	60 a8       	ldd	r6, Z+48	; 0x30
     db4:	71 a8       	ldd	r7, Z+49	; 0x31
     db6:	dc 01       	movw	r26, r24
     db8:	cb 01       	movw	r24, r22
     dba:	84 19       	sub	r24, r4
     dbc:	95 09       	sbc	r25, r5
     dbe:	a6 09       	sbc	r26, r6
     dc0:	b7 09       	sbc	r27, r7
     dc2:	82 a3       	std	Z+34, r24	; 0x22
     dc4:	93 a3       	std	Z+35, r25	; 0x23
     dc6:	a4 a3       	std	Z+36, r26	; 0x24
     dc8:	b5 a3       	std	Z+37, r27	; 0x25
}
     dca:	0f 90       	pop	r0
     dcc:	0f 90       	pop	r0
     dce:	0f 90       	pop	r0
     dd0:	0f 90       	pop	r0
     dd2:	df 91       	pop	r29
     dd4:	cf 91       	pop	r28
     dd6:	1f 91       	pop	r17
     dd8:	0f 91       	pop	r16
     dda:	ff 90       	pop	r15
     ddc:	ef 90       	pop	r14
     dde:	df 90       	pop	r13
     de0:	cf 90       	pop	r12
     de2:	bf 90       	pop	r11
     de4:	af 90       	pop	r10
     de6:	9f 90       	pop	r9
     de8:	8f 90       	pop	r8
     dea:	7f 90       	pop	r7
     dec:	6f 90       	pop	r6
     dee:	5f 90       	pop	r5
     df0:	4f 90       	pop	r4
     df2:	08 95       	ret

00000df4 <_ZN3PIDC1EPdS0_S0_dddi>:
/*Constructor (...)*********************************************************
 *    To allow backwards compatability for v1.1, or for people that just want
 *    to use Proportional on Error without explicitly saying so
 ***************************************************************************/

PID::PID(double* Input, double* Output, double* Setpoint,
     df4:	8f 92       	push	r8
     df6:	9f 92       	push	r9
     df8:	af 92       	push	r10
     dfa:	bf 92       	push	r11
     dfc:	cf 92       	push	r12
     dfe:	df 92       	push	r13
     e00:	ef 92       	push	r14
     e02:	ff 92       	push	r15
     e04:	0f 93       	push	r16
     e06:	1f 93       	push	r17
     e08:	cf 93       	push	r28
     e0a:	df 93       	push	r29
     e0c:	cd b7       	in	r28, 0x3d	; 61
     e0e:	de b7       	in	r29, 0x3e	; 62
     e10:	ef 85       	ldd	r30, Y+15	; 0x0f
     e12:	f8 89       	ldd	r31, Y+16	; 0x10
     e14:	a9 89       	ldd	r26, Y+17	; 0x11
     e16:	ba 89       	ldd	r27, Y+18	; 0x12
     e18:	9b 88       	ldd	r9, Y+19	; 0x13
     e1a:	8c 88       	ldd	r8, Y+20	; 0x14
        double Kp, double Ki, double Kd, int ControllerDirection)
    :PID::PID(Input, Output, Setpoint, Kp, Ki, Kd, P_ON_E, ControllerDirection)
     e1c:	8f 92       	push	r8
     e1e:	9f 92       	push	r9
     e20:	1f 92       	push	r1
     e22:	99 24       	eor	r9, r9
     e24:	93 94       	inc	r9
     e26:	9f 92       	push	r9
     e28:	bf 93       	push	r27
     e2a:	af 93       	push	r26
     e2c:	ff 93       	push	r31
     e2e:	ef 93       	push	r30
     e30:	0e 94 89 06 	call	0xd12	; 0xd12 <_ZN3PIDC1EPdS0_S0_dddii>
     e34:	0f b6       	in	r0, 0x3f	; 63
     e36:	f8 94       	cli
     e38:	de bf       	out	0x3e, r29	; 62
     e3a:	0f be       	out	0x3f, r0	; 63
     e3c:	cd bf       	out	0x3d, r28	; 61
{

}
     e3e:	df 91       	pop	r29
     e40:	cf 91       	pop	r28
     e42:	1f 91       	pop	r17
     e44:	0f 91       	pop	r16
     e46:	ff 90       	pop	r15
     e48:	ef 90       	pop	r14
     e4a:	df 90       	pop	r13
     e4c:	cf 90       	pop	r12
     e4e:	bf 90       	pop	r11
     e50:	af 90       	pop	r10
     e52:	9f 90       	pop	r9
     e54:	8f 90       	pop	r8
     e56:	08 95       	ret

00000e58 <_ZN5Print5writeEPKhj>:
size_t Print::println(long num, int base)
{
  size_t n = print(num, base);
  n += println();
  return n;
}
     e58:	cf 92       	push	r12
     e5a:	df 92       	push	r13
     e5c:	ef 92       	push	r14
     e5e:	ff 92       	push	r15
     e60:	0f 93       	push	r16
     e62:	1f 93       	push	r17
     e64:	cf 93       	push	r28
     e66:	df 93       	push	r29
     e68:	41 15       	cp	r20, r1
     e6a:	51 05       	cpc	r21, r1
     e6c:	c1 f0       	breq	.+48     	; 0xe9e <_ZN5Print5writeEPKhj+0x46>
     e6e:	6a 01       	movw	r12, r20
     e70:	8c 01       	movw	r16, r24
     e72:	e6 2e       	mov	r14, r22
     e74:	f7 2e       	mov	r15, r23
     e76:	c0 e0       	ldi	r28, 0x00	; 0
     e78:	d0 e0       	ldi	r29, 0x00	; 0
     e7a:	d7 01       	movw	r26, r14
     e7c:	6d 91       	ld	r22, X+
     e7e:	7d 01       	movw	r14, r26
     e80:	d8 01       	movw	r26, r16
     e82:	ed 91       	ld	r30, X+
     e84:	fc 91       	ld	r31, X
     e86:	01 90       	ld	r0, Z+
     e88:	f0 81       	ld	r31, Z
     e8a:	e0 2d       	mov	r30, r0
     e8c:	c8 01       	movw	r24, r16
     e8e:	09 95       	icall
     e90:	89 2b       	or	r24, r25
     e92:	39 f0       	breq	.+14     	; 0xea2 <_ZN5Print5writeEPKhj+0x4a>
     e94:	21 96       	adiw	r28, 0x01	; 1
     e96:	cc 16       	cp	r12, r28
     e98:	dd 06       	cpc	r13, r29
     e9a:	79 f7       	brne	.-34     	; 0xe7a <_ZN5Print5writeEPKhj+0x22>
     e9c:	02 c0       	rjmp	.+4      	; 0xea2 <_ZN5Print5writeEPKhj+0x4a>
     e9e:	c0 e0       	ldi	r28, 0x00	; 0
     ea0:	d0 e0       	ldi	r29, 0x00	; 0
     ea2:	ce 01       	movw	r24, r28
     ea4:	df 91       	pop	r29
     ea6:	cf 91       	pop	r28
     ea8:	1f 91       	pop	r17
     eaa:	0f 91       	pop	r16
     eac:	ff 90       	pop	r15
     eae:	ef 90       	pop	r14
     eb0:	df 90       	pop	r13
     eb2:	cf 90       	pop	r12
     eb4:	08 95       	ret

00000eb6 <_ZN5Print5printEPKc>:
     eb6:	61 15       	cp	r22, r1
     eb8:	71 05       	cpc	r23, r1
     eba:	81 f0       	breq	.+32     	; 0xedc <_ZN5Print5printEPKc+0x26>
     ebc:	fb 01       	movw	r30, r22
     ebe:	01 90       	ld	r0, Z+
     ec0:	00 20       	and	r0, r0
     ec2:	e9 f7       	brne	.-6      	; 0xebe <_ZN5Print5printEPKc+0x8>
     ec4:	31 97       	sbiw	r30, 0x01	; 1
     ec6:	af 01       	movw	r20, r30
     ec8:	46 1b       	sub	r20, r22
     eca:	57 0b       	sbc	r21, r23
     ecc:	dc 01       	movw	r26, r24
     ece:	ed 91       	ld	r30, X+
     ed0:	fc 91       	ld	r31, X
     ed2:	02 80       	ldd	r0, Z+2	; 0x02
     ed4:	f3 81       	ldd	r31, Z+3	; 0x03
     ed6:	e0 2d       	mov	r30, r0
     ed8:	09 95       	icall
     eda:	08 95       	ret
     edc:	80 e0       	ldi	r24, 0x00	; 0
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	08 95       	ret

00000ee2 <_ZN5Print5printEc>:
     ee2:	dc 01       	movw	r26, r24
     ee4:	ed 91       	ld	r30, X+
     ee6:	fc 91       	ld	r31, X
     ee8:	01 90       	ld	r0, Z+
     eea:	f0 81       	ld	r31, Z
     eec:	e0 2d       	mov	r30, r0
     eee:	09 95       	icall
     ef0:	08 95       	ret

00000ef2 <_ZN5Print7printlnEv>:
     ef2:	dc 01       	movw	r26, r24
     ef4:	ed 91       	ld	r30, X+
     ef6:	fc 91       	ld	r31, X
     ef8:	02 80       	ldd	r0, Z+2	; 0x02
     efa:	f3 81       	ldd	r31, Z+3	; 0x03
     efc:	e0 2d       	mov	r30, r0
     efe:	42 e0       	ldi	r20, 0x02	; 2
     f00:	50 e0       	ldi	r21, 0x00	; 0
     f02:	67 e5       	ldi	r22, 0x57	; 87
     f04:	71 e0       	ldi	r23, 0x01	; 1
     f06:	09 95       	icall
     f08:	08 95       	ret

00000f0a <_ZN5Print11printNumberEmh>:
     f0a:	8f 92       	push	r8
     f0c:	9f 92       	push	r9
     f0e:	af 92       	push	r10
     f10:	bf 92       	push	r11
     f12:	ef 92       	push	r14
     f14:	ff 92       	push	r15
     f16:	0f 93       	push	r16
     f18:	1f 93       	push	r17
     f1a:	cf 93       	push	r28
     f1c:	df 93       	push	r29
     f1e:	cd b7       	in	r28, 0x3d	; 61
     f20:	de b7       	in	r29, 0x3e	; 62
     f22:	a1 97       	sbiw	r28, 0x21	; 33
     f24:	0f b6       	in	r0, 0x3f	; 63
     f26:	f8 94       	cli
     f28:	de bf       	out	0x3e, r29	; 62
     f2a:	0f be       	out	0x3f, r0	; 63
     f2c:	cd bf       	out	0x3d, r28	; 61
     f2e:	7c 01       	movw	r14, r24
     f30:	cb 01       	movw	r24, r22
     f32:	ba 01       	movw	r22, r20
     f34:	19 a2       	std	Y+33, r1	; 0x21
     f36:	22 30       	cpi	r18, 0x02	; 2
     f38:	08 f4       	brcc	.+2      	; 0xf3c <_ZN5Print11printNumberEmh+0x32>
     f3a:	2a e0       	ldi	r18, 0x0A	; 10
     f3c:	8e 01       	movw	r16, r28
     f3e:	0f 5d       	subi	r16, 0xDF	; 223
     f40:	1f 4f       	sbci	r17, 0xFF	; 255
     f42:	82 2e       	mov	r8, r18
     f44:	91 2c       	mov	r9, r1
     f46:	a1 2c       	mov	r10, r1
     f48:	b1 2c       	mov	r11, r1
     f4a:	a5 01       	movw	r20, r10
     f4c:	94 01       	movw	r18, r8
     f4e:	0e 94 1a 11 	call	0x2234	; 0x2234 <__udivmodsi4>
     f52:	e6 2f       	mov	r30, r22
     f54:	62 2f       	mov	r22, r18
     f56:	73 2f       	mov	r23, r19
     f58:	84 2f       	mov	r24, r20
     f5a:	95 2f       	mov	r25, r21
     f5c:	01 50       	subi	r16, 0x01	; 1
     f5e:	11 09       	sbc	r17, r1
     f60:	ea 30       	cpi	r30, 0x0A	; 10
     f62:	10 f4       	brcc	.+4      	; 0xf68 <_ZN5Print11printNumberEmh+0x5e>
     f64:	e0 5d       	subi	r30, 0xD0	; 208
     f66:	01 c0       	rjmp	.+2      	; 0xf6a <_ZN5Print11printNumberEmh+0x60>
     f68:	e9 5c       	subi	r30, 0xC9	; 201
     f6a:	d8 01       	movw	r26, r16
     f6c:	ec 93       	st	X, r30
     f6e:	61 15       	cp	r22, r1
     f70:	71 05       	cpc	r23, r1
     f72:	81 05       	cpc	r24, r1
     f74:	91 05       	cpc	r25, r1
     f76:	49 f7       	brne	.-46     	; 0xf4a <_ZN5Print11printNumberEmh+0x40>
     f78:	01 15       	cp	r16, r1
     f7a:	11 05       	cpc	r17, r1
     f7c:	91 f0       	breq	.+36     	; 0xfa2 <_ZN5Print11printNumberEmh+0x98>
     f7e:	f8 01       	movw	r30, r16
     f80:	01 90       	ld	r0, Z+
     f82:	00 20       	and	r0, r0
     f84:	e9 f7       	brne	.-6      	; 0xf80 <_ZN5Print11printNumberEmh+0x76>
     f86:	31 97       	sbiw	r30, 0x01	; 1
     f88:	af 01       	movw	r20, r30
     f8a:	40 1b       	sub	r20, r16
     f8c:	51 0b       	sbc	r21, r17
     f8e:	d7 01       	movw	r26, r14
     f90:	ed 91       	ld	r30, X+
     f92:	fc 91       	ld	r31, X
     f94:	02 80       	ldd	r0, Z+2	; 0x02
     f96:	f3 81       	ldd	r31, Z+3	; 0x03
     f98:	e0 2d       	mov	r30, r0
     f9a:	b8 01       	movw	r22, r16
     f9c:	c7 01       	movw	r24, r14
     f9e:	09 95       	icall
     fa0:	02 c0       	rjmp	.+4      	; 0xfa6 <_ZN5Print11printNumberEmh+0x9c>
     fa2:	80 e0       	ldi	r24, 0x00	; 0
     fa4:	90 e0       	ldi	r25, 0x00	; 0
     fa6:	a1 96       	adiw	r28, 0x21	; 33
     fa8:	0f b6       	in	r0, 0x3f	; 63
     faa:	f8 94       	cli
     fac:	de bf       	out	0x3e, r29	; 62
     fae:	0f be       	out	0x3f, r0	; 63
     fb0:	cd bf       	out	0x3d, r28	; 61
     fb2:	df 91       	pop	r29
     fb4:	cf 91       	pop	r28
     fb6:	1f 91       	pop	r17
     fb8:	0f 91       	pop	r16
     fba:	ff 90       	pop	r15
     fbc:	ef 90       	pop	r14
     fbe:	bf 90       	pop	r11
     fc0:	af 90       	pop	r10
     fc2:	9f 90       	pop	r9
     fc4:	8f 90       	pop	r8
     fc6:	08 95       	ret

00000fc8 <_ZN5Print5printEli>:
     fc8:	cf 92       	push	r12
     fca:	df 92       	push	r13
     fcc:	ef 92       	push	r14
     fce:	ff 92       	push	r15
     fd0:	0f 93       	push	r16
     fd2:	1f 93       	push	r17
     fd4:	cf 93       	push	r28
     fd6:	df 93       	push	r29
     fd8:	ec 01       	movw	r28, r24
     fda:	6a 01       	movw	r12, r20
     fdc:	7b 01       	movw	r14, r22
     fde:	21 15       	cp	r18, r1
     fe0:	31 05       	cpc	r19, r1
     fe2:	41 f4       	brne	.+16     	; 0xff4 <_ZN5Print5printEli+0x2c>
     fe4:	e8 81       	ld	r30, Y
     fe6:	f9 81       	ldd	r31, Y+1	; 0x01
     fe8:	01 90       	ld	r0, Z+
     fea:	f0 81       	ld	r31, Z
     fec:	e0 2d       	mov	r30, r0
     fee:	64 2f       	mov	r22, r20
     ff0:	09 95       	icall
     ff2:	1d c0       	rjmp	.+58     	; 0x102e <_ZN5Print5printEli+0x66>
     ff4:	2a 30       	cpi	r18, 0x0A	; 10
     ff6:	31 05       	cpc	r19, r1
     ff8:	c1 f4       	brne	.+48     	; 0x102a <_ZN5Print5printEli+0x62>
     ffa:	77 23       	and	r23, r23
     ffc:	94 f4       	brge	.+36     	; 0x1022 <_ZN5Print5printEli+0x5a>
     ffe:	6d e2       	ldi	r22, 0x2D	; 45
    1000:	0e 94 71 07 	call	0xee2	; 0xee2 <_ZN5Print5printEc>
    1004:	8c 01       	movw	r16, r24
    1006:	44 27       	eor	r20, r20
    1008:	55 27       	eor	r21, r21
    100a:	ba 01       	movw	r22, r20
    100c:	4c 19       	sub	r20, r12
    100e:	5d 09       	sbc	r21, r13
    1010:	6e 09       	sbc	r22, r14
    1012:	7f 09       	sbc	r23, r15
    1014:	2a e0       	ldi	r18, 0x0A	; 10
    1016:	ce 01       	movw	r24, r28
    1018:	0e 94 85 07 	call	0xf0a	; 0xf0a <_ZN5Print11printNumberEmh>
    101c:	80 0f       	add	r24, r16
    101e:	91 1f       	adc	r25, r17
    1020:	06 c0       	rjmp	.+12     	; 0x102e <_ZN5Print5printEli+0x66>
    1022:	2a e0       	ldi	r18, 0x0A	; 10
    1024:	0e 94 85 07 	call	0xf0a	; 0xf0a <_ZN5Print11printNumberEmh>
    1028:	02 c0       	rjmp	.+4      	; 0x102e <_ZN5Print5printEli+0x66>
    102a:	0e 94 85 07 	call	0xf0a	; 0xf0a <_ZN5Print11printNumberEmh>
    102e:	df 91       	pop	r29
    1030:	cf 91       	pop	r28
    1032:	1f 91       	pop	r17
    1034:	0f 91       	pop	r16
    1036:	ff 90       	pop	r15
    1038:	ef 90       	pop	r14
    103a:	df 90       	pop	r13
    103c:	cf 90       	pop	r12
    103e:	08 95       	ret

00001040 <_ZN5Print5printEii>:
    1040:	9a 01       	movw	r18, r20
    1042:	ab 01       	movw	r20, r22
    1044:	77 0f       	add	r23, r23
    1046:	66 0b       	sbc	r22, r22
    1048:	77 0b       	sbc	r23, r23
    104a:	0e 94 e4 07 	call	0xfc8	; 0xfc8 <_ZN5Print5printEli>
    104e:	08 95       	ret

00001050 <_ZN5Print7printlnEii>:
  n += println();
  return n;
}

size_t Print::println(int num, int base)
{
    1050:	0f 93       	push	r16
    1052:	1f 93       	push	r17
    1054:	cf 93       	push	r28
    1056:	df 93       	push	r29
    1058:	ec 01       	movw	r28, r24
    105a:	9a 01       	movw	r18, r20
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
{
  return print((long) n, base);
    105c:	ab 01       	movw	r20, r22
    105e:	77 0f       	add	r23, r23
    1060:	66 0b       	sbc	r22, r22
    1062:	77 0b       	sbc	r23, r23
    1064:	0e 94 e4 07 	call	0xfc8	; 0xfc8 <_ZN5Print5printEli>
    1068:	8c 01       	movw	r16, r24
}

size_t Print::println(int num, int base)
{
  size_t n = print(num, base);
  n += println();
    106a:	ce 01       	movw	r24, r28
    106c:	0e 94 79 07 	call	0xef2	; 0xef2 <_ZN5Print7printlnEv>
  return n;
}
    1070:	80 0f       	add	r24, r16
    1072:	91 1f       	adc	r25, r17
    1074:	df 91       	pop	r29
    1076:	cf 91       	pop	r28
    1078:	1f 91       	pop	r17
    107a:	0f 91       	pop	r16
    107c:	08 95       	ret

0000107e <_ZN5Print5printEmi>:
  }
}

size_t Print::print(unsigned long n, int base)
{
  if (base == 0) return write(n);
    107e:	21 15       	cp	r18, r1
    1080:	31 05       	cpc	r19, r1
    1082:	49 f4       	brne	.+18     	; 0x1096 <_ZN5Print5printEmi+0x18>
    1084:	dc 01       	movw	r26, r24
    1086:	ed 91       	ld	r30, X+
    1088:	fc 91       	ld	r31, X
    108a:	01 90       	ld	r0, Z+
    108c:	f0 81       	ld	r31, Z
    108e:	e0 2d       	mov	r30, r0
    1090:	64 2f       	mov	r22, r20
    1092:	09 95       	icall
    1094:	08 95       	ret
  else return printNumber(n, base);
    1096:	0e 94 85 07 	call	0xf0a	; 0xf0a <_ZN5Print11printNumberEmh>
}
    109a:	08 95       	ret

0000109c <_ZN5Print5printEhi>:
{
  return write(c);
}

size_t Print::print(unsigned char b, int base)
{
    109c:	9a 01       	movw	r18, r20
  return print((unsigned long) b, base);
    109e:	46 2f       	mov	r20, r22
    10a0:	50 e0       	ldi	r21, 0x00	; 0
    10a2:	60 e0       	ldi	r22, 0x00	; 0
    10a4:	70 e0       	ldi	r23, 0x00	; 0
    10a6:	0e 94 3f 08 	call	0x107e	; 0x107e <_ZN5Print5printEmi>
}
    10aa:	08 95       	ret

000010ac <_ZN6Stream9timedReadEv>:
  {
    ret += (char)c;
    c = timedRead();
  }
  return ret;
}
    10ac:	0f 93       	push	r16
    10ae:	1f 93       	push	r17
    10b0:	cf 93       	push	r28
    10b2:	df 93       	push	r29
    10b4:	ec 01       	movw	r28, r24
    10b6:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <millis>
    10ba:	68 87       	std	Y+8, r22	; 0x08
    10bc:	79 87       	std	Y+9, r23	; 0x09
    10be:	8a 87       	std	Y+10, r24	; 0x0a
    10c0:	9b 87       	std	Y+11, r25	; 0x0b
    10c2:	e8 81       	ld	r30, Y
    10c4:	f9 81       	ldd	r31, Y+1	; 0x01
    10c6:	02 84       	ldd	r0, Z+10	; 0x0a
    10c8:	f3 85       	ldd	r31, Z+11	; 0x0b
    10ca:	e0 2d       	mov	r30, r0
    10cc:	ce 01       	movw	r24, r28
    10ce:	09 95       	icall
    10d0:	99 23       	and	r25, r25
    10d2:	bc f4       	brge	.+46     	; 0x1102 <_ZN6Stream9timedReadEv+0x56>
    10d4:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <millis>
    10d8:	08 85       	ldd	r16, Y+8	; 0x08
    10da:	19 85       	ldd	r17, Y+9	; 0x09
    10dc:	2a 85       	ldd	r18, Y+10	; 0x0a
    10de:	3b 85       	ldd	r19, Y+11	; 0x0b
    10e0:	dc 01       	movw	r26, r24
    10e2:	cb 01       	movw	r24, r22
    10e4:	80 1b       	sub	r24, r16
    10e6:	91 0b       	sbc	r25, r17
    10e8:	a2 0b       	sbc	r26, r18
    10ea:	b3 0b       	sbc	r27, r19
    10ec:	0c 81       	ldd	r16, Y+4	; 0x04
    10ee:	1d 81       	ldd	r17, Y+5	; 0x05
    10f0:	2e 81       	ldd	r18, Y+6	; 0x06
    10f2:	3f 81       	ldd	r19, Y+7	; 0x07
    10f4:	80 17       	cp	r24, r16
    10f6:	91 07       	cpc	r25, r17
    10f8:	a2 07       	cpc	r26, r18
    10fa:	b3 07       	cpc	r27, r19
    10fc:	10 f3       	brcs	.-60     	; 0x10c2 <_ZN6Stream9timedReadEv+0x16>
    10fe:	8f ef       	ldi	r24, 0xFF	; 255
    1100:	9f ef       	ldi	r25, 0xFF	; 255
    1102:	df 91       	pop	r29
    1104:	cf 91       	pop	r28
    1106:	1f 91       	pop	r17
    1108:	0f 91       	pop	r16
    110a:	08 95       	ret

0000110c <_ZN6Stream15readStringUntilEc>:

String Stream::readStringUntil(char terminator)
{
    110c:	ef 92       	push	r14
    110e:	ff 92       	push	r15
    1110:	0f 93       	push	r16
    1112:	1f 93       	push	r17
    1114:	cf 93       	push	r28
    1116:	df 93       	push	r29
    1118:	8c 01       	movw	r16, r24
    111a:	7b 01       	movw	r14, r22
    111c:	c4 2f       	mov	r28, r20
  String ret;
    111e:	69 e5       	ldi	r22, 0x59	; 89
    1120:	71 e0       	ldi	r23, 0x01	; 1
    1122:	0e 94 a9 0f 	call	0x1f52	; 0x1f52 <_ZN6StringC1EPKc>
  int c = timedRead();
    1126:	c7 01       	movw	r24, r14
    1128:	0e 94 56 08 	call	0x10ac	; 0x10ac <_ZN6Stream9timedReadEv>
  while (c >= 0 && c != terminator)
    112c:	99 23       	and	r25, r25
    112e:	84 f0       	brlt	.+32     	; 0x1150 <_ZN6Stream15readStringUntilEc+0x44>
    1130:	d0 e0       	ldi	r29, 0x00	; 0
    1132:	8c 17       	cp	r24, r28
    1134:	9d 07       	cpc	r25, r29
    1136:	61 f0       	breq	.+24     	; 0x1150 <_ZN6Stream15readStringUntilEc+0x44>

	// if there's not enough memory for the concatenated value, the string
	// will be left unchanged (but this isn't signalled in any way)
	String & operator += (const String &rhs)	{concat(rhs); return (*this);}
	String & operator += (const char *cstr)		{concat(cstr); return (*this);}
	String & operator += (char c)			{concat(c); return (*this);}
    1138:	68 2f       	mov	r22, r24
    113a:	c8 01       	movw	r24, r16
    113c:	0e 94 1c 10 	call	0x2038	; 0x2038 <_ZN6String6concatEc>
  {
    ret += (char)c;
    c = timedRead();
    1140:	c7 01       	movw	r24, r14
    1142:	0e 94 56 08 	call	0x10ac	; 0x10ac <_ZN6Stream9timedReadEv>

String Stream::readStringUntil(char terminator)
{
  String ret;
  int c = timedRead();
  while (c >= 0 && c != terminator)
    1146:	99 23       	and	r25, r25
    1148:	1c f0       	brlt	.+6      	; 0x1150 <_ZN6Stream15readStringUntilEc+0x44>
    114a:	8c 17       	cp	r24, r28
    114c:	9d 07       	cpc	r25, r29
    114e:	a1 f7       	brne	.-24     	; 0x1138 <_ZN6Stream15readStringUntilEc+0x2c>
  {
    ret += (char)c;
    c = timedRead();
  }
  return ret;
}
    1150:	c8 01       	movw	r24, r16
    1152:	df 91       	pop	r29
    1154:	cf 91       	pop	r28
    1156:	1f 91       	pop	r17
    1158:	0f 91       	pop	r16
    115a:	ff 90       	pop	r15
    115c:	ef 90       	pop	r14
    115e:	08 95       	ret

00001160 <_ZL7nothingv>:
{
	
	setMode(_mode,_time);
	Timer1();
	# warning "Mode set completely!"
} //Timer1
    1160:	08 95       	ret

00001162 <_ZN6Timer116select_prescalerEi>:
    1162:	4f 92       	push	r4
    1164:	5f 92       	push	r5
    1166:	6f 92       	push	r6
    1168:	7f 92       	push	r7
    116a:	af 92       	push	r10
    116c:	bf 92       	push	r11
    116e:	cf 92       	push	r12
    1170:	df 92       	push	r13
    1172:	ef 92       	push	r14
    1174:	ff 92       	push	r15
    1176:	0f 93       	push	r16
    1178:	1f 93       	push	r17
    117a:	cf 93       	push	r28
    117c:	df 93       	push	r29
    117e:	cd b7       	in	r28, 0x3d	; 61
    1180:	de b7       	in	r29, 0x3e	; 62
    1182:	2a 97       	sbiw	r28, 0x0a	; 10
    1184:	0f b6       	in	r0, 0x3f	; 63
    1186:	f8 94       	cli
    1188:	de bf       	out	0x3e, r29	; 62
    118a:	0f be       	out	0x3f, r0	; 63
    118c:	cd bf       	out	0x3d, r28	; 61
    118e:	5c 01       	movw	r10, r24
    1190:	6b 01       	movw	r12, r22
    1192:	8a e0       	ldi	r24, 0x0A	; 10
    1194:	eb e1       	ldi	r30, 0x1B	; 27
    1196:	f1 e0       	ldi	r31, 0x01	; 1
    1198:	de 01       	movw	r26, r28
    119a:	11 96       	adiw	r26, 0x01	; 1
    119c:	01 90       	ld	r0, Z+
    119e:	0d 92       	st	X+, r0
    11a0:	8a 95       	dec	r24
    11a2:	e1 f7       	brne	.-8      	; 0x119c <_ZN6Timer116select_prescalerEi+0x3a>
    11a4:	69 81       	ldd	r22, Y+1	; 0x01
    11a6:	7a 81       	ldd	r23, Y+2	; 0x02
    11a8:	cb 01       	movw	r24, r22
    11aa:	77 0f       	add	r23, r23
    11ac:	aa 0b       	sbc	r26, r26
    11ae:	bb 0b       	sbc	r27, r27
    11b0:	77 27       	eor	r23, r23
    11b2:	66 27       	eor	r22, r22
    11b4:	20 e8       	ldi	r18, 0x80	; 128
    11b6:	3e e3       	ldi	r19, 0x3E	; 62
    11b8:	40 e0       	ldi	r20, 0x00	; 0
    11ba:	50 e0       	ldi	r21, 0x00	; 0
    11bc:	0e 94 1a 11 	call	0x2234	; 0x2234 <__udivmodsi4>
    11c0:	f5 01       	movw	r30, r10
    11c2:	31 87       	std	Z+9, r19	; 0x09
    11c4:	20 87       	std	Z+8, r18	; 0x08
    11c6:	c2 16       	cp	r12, r18
    11c8:	d3 06       	cpc	r13, r19
    11ca:	64 f1       	brlt	.+88     	; 0x1224 <_ZN6Timer116select_prescalerEi+0xc2>
    11cc:	7e 01       	movw	r14, r28
    11ce:	f3 e0       	ldi	r31, 0x03	; 3
    11d0:	ef 0e       	add	r14, r31
    11d2:	f1 1c       	adc	r15, r1
    11d4:	01 e0       	ldi	r16, 0x01	; 1
    11d6:	10 e0       	ldi	r17, 0x00	; 0
    11d8:	0f 2e       	mov	r0, r31
    11da:	f0 e8       	ldi	r31, 0x80	; 128
    11dc:	4f 2e       	mov	r4, r31
    11de:	fe e3       	ldi	r31, 0x3E	; 62
    11e0:	5f 2e       	mov	r5, r31
    11e2:	61 2c       	mov	r6, r1
    11e4:	71 2c       	mov	r7, r1
    11e6:	f0 2d       	mov	r31, r0
    11e8:	f7 01       	movw	r30, r14
    11ea:	61 91       	ld	r22, Z+
    11ec:	71 91       	ld	r23, Z+
    11ee:	7f 01       	movw	r14, r30
    11f0:	cb 01       	movw	r24, r22
    11f2:	77 0f       	add	r23, r23
    11f4:	aa 0b       	sbc	r26, r26
    11f6:	bb 0b       	sbc	r27, r27
    11f8:	77 27       	eor	r23, r23
    11fa:	66 27       	eor	r22, r22
    11fc:	a3 01       	movw	r20, r6
    11fe:	92 01       	movw	r18, r4
    1200:	0e 94 1a 11 	call	0x2234	; 0x2234 <__udivmodsi4>
    1204:	c2 16       	cp	r12, r18
    1206:	d3 06       	cpc	r13, r19
    1208:	24 f4       	brge	.+8      	; 0x1212 <_ZN6Timer116select_prescalerEi+0xb0>
    120a:	f5 01       	movw	r30, r10
    120c:	31 87       	std	Z+9, r19	; 0x09
    120e:	20 87       	std	Z+8, r18	; 0x08
    1210:	0b c0       	rjmp	.+22     	; 0x1228 <_ZN6Timer116select_prescalerEi+0xc6>
    1212:	0f 5f       	subi	r16, 0xFF	; 255
    1214:	1f 4f       	sbci	r17, 0xFF	; 255
    1216:	05 30       	cpi	r16, 0x05	; 5
    1218:	11 05       	cpc	r17, r1
    121a:	31 f7       	brne	.-52     	; 0x11e8 <_ZN6Timer116select_prescalerEi+0x86>
    121c:	f5 01       	movw	r30, r10
    121e:	31 87       	std	Z+9, r19	; 0x09
    1220:	20 87       	std	Z+8, r18	; 0x08
    1222:	02 c0       	rjmp	.+4      	; 0x1228 <_ZN6Timer116select_prescalerEi+0xc6>
    1224:	00 e0       	ldi	r16, 0x00	; 0
    1226:	10 e0       	ldi	r17, 0x00	; 0
    1228:	00 0f       	add	r16, r16
    122a:	11 1f       	adc	r17, r17
    122c:	fe 01       	movw	r30, r28
    122e:	e0 0f       	add	r30, r16
    1230:	f1 1f       	adc	r31, r17
    1232:	81 81       	ldd	r24, Z+1	; 0x01
    1234:	92 81       	ldd	r25, Z+2	; 0x02
    1236:	2a 96       	adiw	r28, 0x0a	; 10
    1238:	0f b6       	in	r0, 0x3f	; 63
    123a:	f8 94       	cli
    123c:	de bf       	out	0x3e, r29	; 62
    123e:	0f be       	out	0x3f, r0	; 63
    1240:	cd bf       	out	0x3d, r28	; 61
    1242:	df 91       	pop	r29
    1244:	cf 91       	pop	r28
    1246:	1f 91       	pop	r17
    1248:	0f 91       	pop	r16
    124a:	ff 90       	pop	r15
    124c:	ef 90       	pop	r14
    124e:	df 90       	pop	r13
    1250:	cf 90       	pop	r12
    1252:	bf 90       	pop	r11
    1254:	af 90       	pop	r10
    1256:	7f 90       	pop	r7
    1258:	6f 90       	pop	r6
    125a:	5f 90       	pop	r5
    125c:	4f 90       	pop	r4
    125e:	08 95       	ret

00001260 <_ZN6Timer1C1Ev>:
    1260:	cf 93       	push	r28
    1262:	df 93       	push	r29
    1264:	ec 01       	movw	r28, r24
    1266:	69 e5       	ldi	r22, 0x59	; 89
    1268:	71 e0       	ldi	r23, 0x01	; 1
    126a:	0e 94 a9 0f 	call	0x1f52	; 0x1f52 <_ZN6StringC1EPKc>
    126e:	81 e0       	ldi	r24, 0x01	; 1
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	9f 83       	std	Y+7, r25	; 0x07
    1274:	8e 83       	std	Y+6, r24	; 0x06
    1276:	19 86       	std	Y+9, r1	; 0x09
    1278:	18 86       	std	Y+8, r1	; 0x08
    127a:	1b 86       	std	Y+11, r1	; 0x0b
    127c:	1a 86       	std	Y+10, r1	; 0x0a
    127e:	8f b7       	in	r24, 0x3f	; 63
    1280:	80 68       	ori	r24, 0x80	; 128
    1282:	8f bf       	out	0x3f, r24	; 63
    1284:	df 91       	pop	r29
    1286:	cf 91       	pop	r28
    1288:	08 95       	ret

0000128a <_ZN6Timer17setModeE6Stringi>:
    128a:	ef 92       	push	r14
    128c:	ff 92       	push	r15
    128e:	0f 93       	push	r16
    1290:	1f 93       	push	r17
    1292:	cf 93       	push	r28
    1294:	df 93       	push	r29
    1296:	ec 01       	movw	r28, r24
    1298:	8b 01       	movw	r16, r22
    129a:	7a 01       	movw	r14, r20
    129c:	0e 94 be 0f 	call	0x1f7c	; 0x1f7c <_ZN6StringaSERKS_>
    12a0:	b7 01       	movw	r22, r14
    12a2:	ce 01       	movw	r24, r28
    12a4:	0e 94 b1 08 	call	0x1162	; 0x1162 <_ZN6Timer116select_prescalerEi>
    12a8:	9f 83       	std	Y+7, r25	; 0x07
    12aa:	8e 83       	std	Y+6, r24	; 0x06
    12ac:	c8 01       	movw	r24, r16
    12ae:	0e 94 fa 10 	call	0x21f4	; 0x21f4 <_ZN6String11toUpperCaseEv>
    12b2:	6f e4       	ldi	r22, 0x4F	; 79
    12b4:	71 e0       	ldi	r23, 0x01	; 1
    12b6:	c8 01       	movw	r24, r16
    12b8:	0e 94 2f 10 	call	0x205e	; 0x205e <_ZNK6String6equalsEPKc>
    12bc:	88 23       	and	r24, r24
    12be:	09 f4       	brne	.+2      	; 0x12c2 <_ZN6Timer17setModeE6Stringi+0x38>
    12c0:	4b c0       	rjmp	.+150    	; 0x1358 <_ZN6Timer17setModeE6Stringi+0xce>
    12c2:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    12c6:	e1 e8       	ldi	r30, 0x81	; 129
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	10 82       	st	Z, r1
    12cc:	88 e0       	ldi	r24, 0x08	; 8
    12ce:	80 83       	st	Z, r24
    12d0:	8e 81       	ldd	r24, Y+6	; 0x06
    12d2:	9f 81       	ldd	r25, Y+7	; 0x07
    12d4:	01 97       	sbiw	r24, 0x01	; 1
    12d6:	19 f4       	brne	.+6      	; 0x12de <_ZN6Timer17setModeE6Stringi+0x54>
    12d8:	80 81       	ld	r24, Z
    12da:	81 60       	ori	r24, 0x01	; 1
    12dc:	80 83       	st	Z, r24
    12de:	8e 81       	ldd	r24, Y+6	; 0x06
    12e0:	9f 81       	ldd	r25, Y+7	; 0x07
    12e2:	08 97       	sbiw	r24, 0x08	; 8
    12e4:	29 f4       	brne	.+10     	; 0x12f0 <_ZN6Timer17setModeE6Stringi+0x66>
    12e6:	e1 e8       	ldi	r30, 0x81	; 129
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	80 81       	ld	r24, Z
    12ec:	82 60       	ori	r24, 0x02	; 2
    12ee:	80 83       	st	Z, r24
    12f0:	8e 81       	ldd	r24, Y+6	; 0x06
    12f2:	9f 81       	ldd	r25, Y+7	; 0x07
    12f4:	80 34       	cpi	r24, 0x40	; 64
    12f6:	91 05       	cpc	r25, r1
    12f8:	29 f4       	brne	.+10     	; 0x1304 <_ZN6Timer17setModeE6Stringi+0x7a>
    12fa:	e1 e8       	ldi	r30, 0x81	; 129
    12fc:	f0 e0       	ldi	r31, 0x00	; 0
    12fe:	80 81       	ld	r24, Z
    1300:	83 60       	ori	r24, 0x03	; 3
    1302:	80 83       	st	Z, r24
    1304:	8e 81       	ldd	r24, Y+6	; 0x06
    1306:	9f 81       	ldd	r25, Y+7	; 0x07
    1308:	81 15       	cp	r24, r1
    130a:	91 40       	sbci	r25, 0x01	; 1
    130c:	29 f4       	brne	.+10     	; 0x1318 <_ZN6Timer17setModeE6Stringi+0x8e>
    130e:	e1 e8       	ldi	r30, 0x81	; 129
    1310:	f0 e0       	ldi	r31, 0x00	; 0
    1312:	80 81       	ld	r24, Z
    1314:	84 60       	ori	r24, 0x04	; 4
    1316:	80 83       	st	Z, r24
    1318:	8e 81       	ldd	r24, Y+6	; 0x06
    131a:	9f 81       	ldd	r25, Y+7	; 0x07
    131c:	81 15       	cp	r24, r1
    131e:	94 40       	sbci	r25, 0x04	; 4
    1320:	29 f4       	brne	.+10     	; 0x132c <_ZN6Timer17setModeE6Stringi+0xa2>
    1322:	e1 e8       	ldi	r30, 0x81	; 129
    1324:	f0 e0       	ldi	r31, 0x00	; 0
    1326:	80 81       	ld	r24, Z
    1328:	85 60       	ori	r24, 0x05	; 5
    132a:	80 83       	st	Z, r24
    132c:	20 e8       	ldi	r18, 0x80	; 128
    132e:	3e e3       	ldi	r19, 0x3E	; 62
    1330:	d7 01       	movw	r26, r14
    1332:	0e 94 42 11 	call	0x2284	; 0x2284 <__usmulhisi3>
    1336:	2e 81       	ldd	r18, Y+6	; 0x06
    1338:	3f 81       	ldd	r19, Y+7	; 0x07
    133a:	03 2e       	mov	r0, r19
    133c:	00 0c       	add	r0, r0
    133e:	44 0b       	sbc	r20, r20
    1340:	55 0b       	sbc	r21, r21
    1342:	0e 94 1a 11 	call	0x2234	; 0x2234 <__udivmodsi4>
    1346:	3b 87       	std	Y+11, r19	; 0x0b
    1348:	2a 87       	std	Y+10, r18	; 0x0a
    134a:	30 93 89 00 	sts	0x0089, r19	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
    134e:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
    1352:	82 e0       	ldi	r24, 0x02	; 2
    1354:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
    1358:	df 91       	pop	r29
    135a:	cf 91       	pop	r28
    135c:	1f 91       	pop	r17
    135e:	0f 91       	pop	r16
    1360:	ff 90       	pop	r15
    1362:	ef 90       	pop	r14
    1364:	08 95       	ret

00001366 <_ZN6Timer115attachInterruptEPFvvE>:
	}
}

void Timer1::attachInterrupt(void (*userFunc)(void))
{
	_intFunc = userFunc;
    1366:	70 93 15 01 	sts	0x0115, r23	; 0x800115 <_ZL8_intFunc+0x1>
    136a:	60 93 14 01 	sts	0x0114, r22	; 0x800114 <_ZL8_intFunc>
    136e:	08 95       	ret

00001370 <_ZN6Timer1D1Ev>:
}

// default destructor
Timer1::~Timer1()
    1370:	0e 94 36 0f 	call	0x1e6c	; 0x1e6c <_ZN6StringD1Ev>
    1374:	08 95       	ret

00001376 <__vector_11>:
{
} //~Timer1

ISR (TIMER1_COMPA_vect)
{
    1376:	1f 92       	push	r1
    1378:	0f 92       	push	r0
    137a:	0f b6       	in	r0, 0x3f	; 63
    137c:	0f 92       	push	r0
    137e:	11 24       	eor	r1, r1
    1380:	2f 93       	push	r18
    1382:	3f 93       	push	r19
    1384:	4f 93       	push	r20
    1386:	5f 93       	push	r21
    1388:	6f 93       	push	r22
    138a:	7f 93       	push	r23
    138c:	8f 93       	push	r24
    138e:	9f 93       	push	r25
    1390:	af 93       	push	r26
    1392:	bf 93       	push	r27
    1394:	ef 93       	push	r30
    1396:	ff 93       	push	r31
	_intFunc();
    1398:	e0 91 14 01 	lds	r30, 0x0114	; 0x800114 <_ZL8_intFunc>
    139c:	f0 91 15 01 	lds	r31, 0x0115	; 0x800115 <_ZL8_intFunc+0x1>
    13a0:	09 95       	icall
    13a2:	ff 91       	pop	r31
    13a4:	ef 91       	pop	r30
    13a6:	bf 91       	pop	r27
    13a8:	af 91       	pop	r26
    13aa:	9f 91       	pop	r25
    13ac:	8f 91       	pop	r24
    13ae:	7f 91       	pop	r23
    13b0:	6f 91       	pop	r22
    13b2:	5f 91       	pop	r21
    13b4:	4f 91       	pop	r20
    13b6:	3f 91       	pop	r19
    13b8:	2f 91       	pop	r18
    13ba:	0f 90       	pop	r0
    13bc:	0f be       	out	0x3f, r0	; 63
    13be:	0f 90       	pop	r0
    13c0:	1f 90       	pop	r1
    13c2:	18 95       	reti

000013c4 <_Z12disableTimerh>:
// XXX: this function only works properly for timer 2 (the only one we use
// currently).  for the others, it should end the tone, but won't restore
// proper PWM functionality for the timer.
void disableTimer(uint8_t _timer)
{
  switch (_timer)
    13c4:	81 30       	cpi	r24, 0x01	; 1
    13c6:	39 f0       	breq	.+14     	; 0x13d6 <_Z12disableTimerh+0x12>
    13c8:	18 f0       	brcs	.+6      	; 0x13d0 <_Z12disableTimerh+0xc>
    13ca:	82 30       	cpi	r24, 0x02	; 2
    13cc:	51 f0       	breq	.+20     	; 0x13e2 <_Z12disableTimerh+0x1e>
    13ce:	08 95       	ret
  {
    case 0:
      #if defined(TIMSK0)
        TIMSK0 = 0;
    13d0:	10 92 6e 00 	sts	0x006E, r1	; 0x80006e <__TEXT_REGION_LENGTH__+0x7e006e>
      #elif defined(TIMSK)
        TIMSK = 0; // atmega32
      #endif
      break;
    13d4:	08 95       	ret

#if defined(TIMSK1) && defined(OCIE1A)
    case 1:
      bitWrite(TIMSK1, OCIE1A, 0);
    13d6:	ef e6       	ldi	r30, 0x6F	; 111
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	80 81       	ld	r24, Z
    13dc:	8d 7f       	andi	r24, 0xFD	; 253
    13de:	80 83       	st	Z, r24
      break;
    13e0:	08 95       	ret
#endif

    case 2:
      #if defined(TIMSK2) && defined(OCIE2A)
        bitWrite(TIMSK2, OCIE2A, 0); // disable interrupt
    13e2:	e0 e7       	ldi	r30, 0x70	; 112
    13e4:	f0 e0       	ldi	r31, 0x00	; 0
    13e6:	80 81       	ld	r24, Z
    13e8:	8d 7f       	andi	r24, 0xFD	; 253
    13ea:	80 83       	st	Z, r24
      #endif
      #if defined(TCCR2A) && defined(WGM20)
        TCCR2A = (1 << WGM20);
    13ec:	81 e0       	ldi	r24, 0x01	; 1
    13ee:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
      #endif
      #if defined(TCCR2B) && defined(CS22)
        TCCR2B = (TCCR2B & 0b11111000) | (1 << CS22);
    13f2:	e1 eb       	ldi	r30, 0xB1	; 177
    13f4:	f0 e0       	ldi	r31, 0x00	; 0
    13f6:	80 81       	ld	r24, Z
    13f8:	88 7f       	andi	r24, 0xF8	; 248
    13fa:	84 60       	ori	r24, 0x04	; 4
    13fc:	80 83       	st	Z, r24
      #endif
      #if defined(OCR2A)
        OCR2A = 0;
    13fe:	10 92 b3 00 	sts	0x00B3, r1	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
    1402:	08 95       	ret

00001404 <_Z6noToneh>:
  }
}


void noTone(uint8_t _pin)
{
    1404:	cf 93       	push	r28
    1406:	c8 2f       	mov	r28, r24
  int8_t _timer = -1;
  
  for (int i = 0; i < AVAILABLE_TONE_PINS; i++) {
    if (tone_pins[i] == _pin) {
    1408:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <_ZL9tone_pins>
    140c:	8c 13       	cpse	r24, r28
    140e:	07 c0       	rjmp	.+14     	; 0x141e <_Z6noToneh+0x1a>
      _timer = pgm_read_byte(tone_pin_to_timer_PGM + i);
    1410:	ea ef       	ldi	r30, 0xFA	; 250
    1412:	f1 e0       	ldi	r31, 0x01	; 1
    1414:	84 91       	lpm	r24, Z
      tone_pins[i] = 255;
    1416:	9f ef       	ldi	r25, 0xFF	; 255
    1418:	90 93 16 01 	sts	0x0116, r25	; 0x800116 <_ZL9tone_pins>
      break;
    141c:	01 c0       	rjmp	.+2      	; 0x1420 <_Z6noToneh+0x1c>
}


void noTone(uint8_t _pin)
{
  int8_t _timer = -1;
    141e:	8f ef       	ldi	r24, 0xFF	; 255
      tone_pins[i] = 255;
      break;
    }
  }
  
  disableTimer(_timer);
    1420:	0e 94 e2 09 	call	0x13c4	; 0x13c4 <_Z12disableTimerh>

  digitalWrite(_pin, 0);
    1424:	60 e0       	ldi	r22, 0x00	; 0
    1426:	8c 2f       	mov	r24, r28
    1428:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <digitalWrite>
}
    142c:	cf 91       	pop	r28
    142e:	08 95       	ret

00001430 <__vector_7>:
#endif


#ifdef USE_TIMER2
ISR(TIMER2_COMPA_vect)
{
    1430:	1f 92       	push	r1
    1432:	0f 92       	push	r0
    1434:	0f b6       	in	r0, 0x3f	; 63
    1436:	0f 92       	push	r0
    1438:	11 24       	eor	r1, r1
    143a:	2f 93       	push	r18
    143c:	3f 93       	push	r19
    143e:	4f 93       	push	r20
    1440:	5f 93       	push	r21
    1442:	6f 93       	push	r22
    1444:	7f 93       	push	r23
    1446:	8f 93       	push	r24
    1448:	9f 93       	push	r25
    144a:	af 93       	push	r26
    144c:	bf 93       	push	r27
    144e:	ef 93       	push	r30
    1450:	ff 93       	push	r31

  if (timer2_toggle_count != 0)
    1452:	80 91 8b 02 	lds	r24, 0x028B	; 0x80028b <timer2_toggle_count>
    1456:	90 91 8c 02 	lds	r25, 0x028C	; 0x80028c <timer2_toggle_count+0x1>
    145a:	a0 91 8d 02 	lds	r26, 0x028D	; 0x80028d <timer2_toggle_count+0x2>
    145e:	b0 91 8e 02 	lds	r27, 0x028E	; 0x80028e <timer2_toggle_count+0x3>
    1462:	89 2b       	or	r24, r25
    1464:	8a 2b       	or	r24, r26
    1466:	8b 2b       	or	r24, r27
    1468:	51 f1       	breq	.+84     	; 0x14be <__vector_7+0x8e>
  {
    // toggle the pin
    *timer2_pin_port ^= timer2_pin_mask;
    146a:	80 91 88 02 	lds	r24, 0x0288	; 0x800288 <timer2_pin_mask>
    146e:	e0 91 89 02 	lds	r30, 0x0289	; 0x800289 <timer2_pin_port>
    1472:	f0 91 8a 02 	lds	r31, 0x028A	; 0x80028a <timer2_pin_port+0x1>
    1476:	90 81       	ld	r25, Z
    1478:	89 27       	eor	r24, r25
    147a:	80 83       	st	Z, r24

    if (timer2_toggle_count > 0)
    147c:	80 91 8b 02 	lds	r24, 0x028B	; 0x80028b <timer2_toggle_count>
    1480:	90 91 8c 02 	lds	r25, 0x028C	; 0x80028c <timer2_toggle_count+0x1>
    1484:	a0 91 8d 02 	lds	r26, 0x028D	; 0x80028d <timer2_toggle_count+0x2>
    1488:	b0 91 8e 02 	lds	r27, 0x028E	; 0x80028e <timer2_toggle_count+0x3>
    148c:	18 16       	cp	r1, r24
    148e:	19 06       	cpc	r1, r25
    1490:	1a 06       	cpc	r1, r26
    1492:	1b 06       	cpc	r1, r27
    1494:	c4 f4       	brge	.+48     	; 0x14c6 <__vector_7+0x96>
      timer2_toggle_count--;
    1496:	80 91 8b 02 	lds	r24, 0x028B	; 0x80028b <timer2_toggle_count>
    149a:	90 91 8c 02 	lds	r25, 0x028C	; 0x80028c <timer2_toggle_count+0x1>
    149e:	a0 91 8d 02 	lds	r26, 0x028D	; 0x80028d <timer2_toggle_count+0x2>
    14a2:	b0 91 8e 02 	lds	r27, 0x028E	; 0x80028e <timer2_toggle_count+0x3>
    14a6:	01 97       	sbiw	r24, 0x01	; 1
    14a8:	a1 09       	sbc	r26, r1
    14aa:	b1 09       	sbc	r27, r1
    14ac:	80 93 8b 02 	sts	0x028B, r24	; 0x80028b <timer2_toggle_count>
    14b0:	90 93 8c 02 	sts	0x028C, r25	; 0x80028c <timer2_toggle_count+0x1>
    14b4:	a0 93 8d 02 	sts	0x028D, r26	; 0x80028d <timer2_toggle_count+0x2>
    14b8:	b0 93 8e 02 	sts	0x028E, r27	; 0x80028e <timer2_toggle_count+0x3>
    14bc:	04 c0       	rjmp	.+8      	; 0x14c6 <__vector_7+0x96>
  else
  {
    // need to call noTone() so that the tone_pins[] entry is reset, so the
    // timer gets initialized next time we call tone().
    // XXX: this assumes timer 2 is always the first one used.
    noTone(tone_pins[0]);
    14be:	80 91 16 01 	lds	r24, 0x0116	; 0x800116 <_ZL9tone_pins>
    14c2:	0e 94 02 0a 	call	0x1404	; 0x1404 <_Z6noToneh>
//    disableTimer(2);
//    *timer2_pin_port &= ~(timer2_pin_mask);  // keep pin low after stop
  }
}
    14c6:	ff 91       	pop	r31
    14c8:	ef 91       	pop	r30
    14ca:	bf 91       	pop	r27
    14cc:	af 91       	pop	r26
    14ce:	9f 91       	pop	r25
    14d0:	8f 91       	pop	r24
    14d2:	7f 91       	pop	r23
    14d4:	6f 91       	pop	r22
    14d6:	5f 91       	pop	r21
    14d8:	4f 91       	pop	r20
    14da:	3f 91       	pop	r19
    14dc:	2f 91       	pop	r18
    14de:	0f 90       	pop	r0
    14e0:	0f be       	out	0x3f, r0	; 63
    14e2:	0f 90       	pop	r0
    14e4:	1f 90       	pop	r1
    14e6:	18 95       	reti

000014e8 <twi_init>:
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    14e8:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <twi_state>
    14ec:	81 e0       	ldi	r24, 0x01	; 1
    14ee:	80 93 fa 02 	sts	0x02FA, r24	; 0x8002fa <twi_sendStop>
    14f2:	10 92 f9 02 	sts	0x02F9, r1	; 0x8002f9 <twi_inRepStart>
    14f6:	61 e0       	ldi	r22, 0x01	; 1
    14f8:	82 e1       	ldi	r24, 0x12	; 18
    14fa:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <digitalWrite>
    14fe:	61 e0       	ldi	r22, 0x01	; 1
    1500:	83 e1       	ldi	r24, 0x13	; 19
    1502:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <digitalWrite>
    1506:	e9 eb       	ldi	r30, 0xB9	; 185
    1508:	f0 e0       	ldi	r31, 0x00	; 0
    150a:	80 81       	ld	r24, Z
    150c:	8e 7f       	andi	r24, 0xFE	; 254
    150e:	80 83       	st	Z, r24
    1510:	80 81       	ld	r24, Z
    1512:	8d 7f       	andi	r24, 0xFD	; 253
    1514:	80 83       	st	Z, r24
    1516:	88 e4       	ldi	r24, 0x48	; 72
    1518:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
    151c:	85 e4       	ldi	r24, 0x45	; 69
    151e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1522:	08 95       	ret

00001524 <twi_setAddress>:
    1524:	88 0f       	add	r24, r24
    1526:	80 93 ba 00 	sts	0x00BA, r24	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
    152a:	08 95       	ret

0000152c <twi_transmit>:
    152c:	40 91 b1 02 	lds	r20, 0x02B1	; 0x8002b1 <twi_txBufferLength>
    1530:	26 2f       	mov	r18, r22
    1532:	30 e0       	ldi	r19, 0x00	; 0
    1534:	24 0f       	add	r18, r20
    1536:	31 1d       	adc	r19, r1
    1538:	21 32       	cpi	r18, 0x21	; 33
    153a:	31 05       	cpc	r19, r1
    153c:	ec f4       	brge	.+58     	; 0x1578 <twi_transmit+0x4c>
    153e:	20 91 fc 02 	lds	r18, 0x02FC	; 0x8002fc <twi_state>
    1542:	24 30       	cpi	r18, 0x04	; 4
    1544:	d9 f4       	brne	.+54     	; 0x157c <twi_transmit+0x50>
    1546:	66 23       	and	r22, r22
    1548:	81 f0       	breq	.+32     	; 0x156a <twi_transmit+0x3e>
    154a:	a8 2f       	mov	r26, r24
    154c:	b9 2f       	mov	r27, r25
    154e:	80 e0       	ldi	r24, 0x00	; 0
    1550:	90 e0       	ldi	r25, 0x00	; 0
    1552:	30 91 b1 02 	lds	r19, 0x02B1	; 0x8002b1 <twi_txBufferLength>
    1556:	2d 91       	ld	r18, X+
    1558:	fc 01       	movw	r30, r24
    155a:	ed 54       	subi	r30, 0x4D	; 77
    155c:	fd 4f       	sbci	r31, 0xFD	; 253
    155e:	e3 0f       	add	r30, r19
    1560:	f1 1d       	adc	r31, r1
    1562:	20 83       	st	Z, r18
    1564:	01 96       	adiw	r24, 0x01	; 1
    1566:	86 17       	cp	r24, r22
    1568:	a0 f3       	brcs	.-24     	; 0x1552 <twi_transmit+0x26>
    156a:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <twi_txBufferLength>
    156e:	68 0f       	add	r22, r24
    1570:	60 93 b1 02 	sts	0x02B1, r22	; 0x8002b1 <twi_txBufferLength>
    1574:	80 e0       	ldi	r24, 0x00	; 0
    1576:	08 95       	ret
    1578:	81 e0       	ldi	r24, 0x01	; 1
    157a:	08 95       	ret
    157c:	82 e0       	ldi	r24, 0x02	; 2
    157e:	08 95       	ret

00001580 <twi_attachSlaveRxEvent>:
    1580:	90 93 f6 02 	sts	0x02F6, r25	; 0x8002f6 <twi_onSlaveReceive+0x1>
    1584:	80 93 f5 02 	sts	0x02F5, r24	; 0x8002f5 <twi_onSlaveReceive>
    1588:	08 95       	ret

0000158a <twi_attachSlaveTxEvent>:
    158a:	90 93 f8 02 	sts	0x02F8, r25	; 0x8002f8 <twi_onSlaveTransmit+0x1>
    158e:	80 93 f7 02 	sts	0x02F7, r24	; 0x8002f7 <twi_onSlaveTransmit>
    1592:	08 95       	ret

00001594 <twi_stop>:
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
    1594:	85 ed       	ldi	r24, 0xD5	; 213
    1596:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
    159a:	ec eb       	ldi	r30, 0xBC	; 188
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 81       	ld	r24, Z
    15a0:	84 fd       	sbrc	r24, 4
    15a2:	fd cf       	rjmp	.-6      	; 0x159e <twi_stop+0xa>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
    15a4:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <twi_state>
    15a8:	08 95       	ret

000015aa <twi_releaseBus>:
 * Output   none
 */
void twi_releaseBus(void)
{
  // release bus
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT);
    15aa:	85 ec       	ldi	r24, 0xC5	; 197
    15ac:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

  // update twi state
  twi_state = TWI_READY;
    15b0:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <twi_state>
    15b4:	08 95       	ret

000015b6 <__vector_24>:
}

ISR(TWI_vect)
{
    15b6:	1f 92       	push	r1
    15b8:	0f 92       	push	r0
    15ba:	0f b6       	in	r0, 0x3f	; 63
    15bc:	0f 92       	push	r0
    15be:	11 24       	eor	r1, r1
    15c0:	2f 93       	push	r18
    15c2:	3f 93       	push	r19
    15c4:	4f 93       	push	r20
    15c6:	5f 93       	push	r21
    15c8:	6f 93       	push	r22
    15ca:	7f 93       	push	r23
    15cc:	8f 93       	push	r24
    15ce:	9f 93       	push	r25
    15d0:	af 93       	push	r26
    15d2:	bf 93       	push	r27
    15d4:	ef 93       	push	r30
    15d6:	ff 93       	push	r31
  switch(TW_STATUS){
    15d8:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
    15dc:	e8 2f       	mov	r30, r24
    15de:	e8 7f       	andi	r30, 0xF8	; 248
    15e0:	8e 2f       	mov	r24, r30
    15e2:	90 e0       	ldi	r25, 0x00	; 0
    15e4:	89 3c       	cpi	r24, 0xC9	; 201
    15e6:	91 05       	cpc	r25, r1
    15e8:	08 f0       	brcs	.+2      	; 0x15ec <__vector_24+0x36>
    15ea:	f5 c0       	rjmp	.+490    	; 0x17d6 <__vector_24+0x220>
    15ec:	fc 01       	movw	r30, r24
    15ee:	ec 5c       	subi	r30, 0xCC	; 204
    15f0:	ff 4f       	sbci	r31, 0xFF	; 255
    15f2:	0c 94 3c 11 	jmp	0x2278	; 0x2278 <__tablejump2__>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
    15f6:	80 91 fb 02 	lds	r24, 0x02FB	; 0x8002fb <twi_slarw>
    15fa:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    15fe:	85 ec       	ldi	r24, 0xC5	; 197
    1600:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1604:	e8 c0       	rjmp	.+464    	; 0x17d6 <__vector_24+0x220>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
    1606:	90 91 d4 02 	lds	r25, 0x02D4	; 0x8002d4 <twi_masterBufferIndex>
    160a:	80 91 d3 02 	lds	r24, 0x02D3	; 0x8002d3 <twi_masterBufferLength>
    160e:	98 17       	cp	r25, r24
    1610:	80 f4       	brcc	.+32     	; 0x1632 <__vector_24+0x7c>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
    1612:	e0 91 d4 02 	lds	r30, 0x02D4	; 0x8002d4 <twi_masterBufferIndex>
    1616:	81 e0       	ldi	r24, 0x01	; 1
    1618:	8e 0f       	add	r24, r30
    161a:	80 93 d4 02 	sts	0x02D4, r24	; 0x8002d4 <twi_masterBufferIndex>
    161e:	f0 e0       	ldi	r31, 0x00	; 0
    1620:	eb 52       	subi	r30, 0x2B	; 43
    1622:	fd 4f       	sbci	r31, 0xFD	; 253
    1624:	80 81       	ld	r24, Z
    1626:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    162a:	85 ec       	ldi	r24, 0xC5	; 197
    162c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1630:	d2 c0       	rjmp	.+420    	; 0x17d6 <__vector_24+0x220>
      if(twi_masterBufferIndex < twi_masterBufferLength){
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
        twi_reply(1);
      }else{
	if (twi_sendStop)
    1632:	80 91 fa 02 	lds	r24, 0x02FA	; 0x8002fa <twi_sendStop>
    1636:	88 23       	and	r24, r24
    1638:	19 f0       	breq	.+6      	; 0x1640 <__vector_24+0x8a>
          twi_stop();
    163a:	0e 94 ca 0a 	call	0x1594	; 0x1594 <twi_stop>
    163e:	cb c0       	rjmp	.+406    	; 0x17d6 <__vector_24+0x220>
	else {
	  twi_inRepStart = true;	// we're gonna send the START
    1640:	81 e0       	ldi	r24, 0x01	; 1
    1642:	80 93 f9 02 	sts	0x02F9, r24	; 0x8002f9 <twi_inRepStart>
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
    1646:	84 ea       	ldi	r24, 0xA4	; 164
    1648:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	  twi_state = TWI_READY;
    164c:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <twi_state>
    1650:	c2 c0       	rjmp	.+388    	; 0x17d6 <__vector_24+0x220>
	}
      }
      break;
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
    1652:	80 e2       	ldi	r24, 0x20	; 32
    1654:	80 93 8f 02 	sts	0x028F, r24	; 0x80028f <twi_error>
      twi_stop();
    1658:	0e 94 ca 0a 	call	0x1594	; 0x1594 <twi_stop>
      break;
    165c:	bc c0       	rjmp	.+376    	; 0x17d6 <__vector_24+0x220>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
    165e:	80 e3       	ldi	r24, 0x30	; 48
    1660:	80 93 8f 02 	sts	0x028F, r24	; 0x80028f <twi_error>
      twi_stop();
    1664:	0e 94 ca 0a 	call	0x1594	; 0x1594 <twi_stop>
      break;
    1668:	b6 c0       	rjmp	.+364    	; 0x17d6 <__vector_24+0x220>
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
    166a:	88 e3       	ldi	r24, 0x38	; 56
    166c:	80 93 8f 02 	sts	0x028F, r24	; 0x80028f <twi_error>
      twi_releaseBus();
    1670:	0e 94 d5 0a 	call	0x15aa	; 0x15aa <twi_releaseBus>
      break;
    1674:	b0 c0       	rjmp	.+352    	; 0x17d6 <__vector_24+0x220>

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    1676:	e0 91 d4 02 	lds	r30, 0x02D4	; 0x8002d4 <twi_masterBufferIndex>
    167a:	81 e0       	ldi	r24, 0x01	; 1
    167c:	8e 0f       	add	r24, r30
    167e:	80 93 d4 02 	sts	0x02D4, r24	; 0x8002d4 <twi_masterBufferIndex>
    1682:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	eb 52       	subi	r30, 0x2B	; 43
    168a:	fd 4f       	sbci	r31, 0xFD	; 253
    168c:	80 83       	st	Z, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
    168e:	90 91 d4 02 	lds	r25, 0x02D4	; 0x8002d4 <twi_masterBufferIndex>
    1692:	80 91 d3 02 	lds	r24, 0x02D3	; 0x8002d3 <twi_masterBufferLength>
    1696:	98 17       	cp	r25, r24
    1698:	20 f4       	brcc	.+8      	; 0x16a2 <__vector_24+0xec>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    169a:	85 ec       	ldi	r24, 0xC5	; 197
    169c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    16a0:	9a c0       	rjmp	.+308    	; 0x17d6 <__vector_24+0x220>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    16a2:	85 e8       	ldi	r24, 0x85	; 133
    16a4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    16a8:	96 c0       	rjmp	.+300    	; 0x17d6 <__vector_24+0x220>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
    16aa:	e0 91 d4 02 	lds	r30, 0x02D4	; 0x8002d4 <twi_masterBufferIndex>
    16ae:	81 e0       	ldi	r24, 0x01	; 1
    16b0:	8e 0f       	add	r24, r30
    16b2:	80 93 d4 02 	sts	0x02D4, r24	; 0x8002d4 <twi_masterBufferIndex>
    16b6:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    16ba:	f0 e0       	ldi	r31, 0x00	; 0
    16bc:	eb 52       	subi	r30, 0x2B	; 43
    16be:	fd 4f       	sbci	r31, 0xFD	; 253
    16c0:	80 83       	st	Z, r24
	if (twi_sendStop)
    16c2:	80 91 fa 02 	lds	r24, 0x02FA	; 0x8002fa <twi_sendStop>
    16c6:	88 23       	and	r24, r24
    16c8:	19 f0       	breq	.+6      	; 0x16d0 <__vector_24+0x11a>
          twi_stop();
    16ca:	0e 94 ca 0a 	call	0x1594	; 0x1594 <twi_stop>
    16ce:	83 c0       	rjmp	.+262    	; 0x17d6 <__vector_24+0x220>
	else {
	  twi_inRepStart = true;	// we're gonna send the START
    16d0:	81 e0       	ldi	r24, 0x01	; 1
    16d2:	80 93 f9 02 	sts	0x02F9, r24	; 0x8002f9 <twi_inRepStart>
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
    16d6:	84 ea       	ldi	r24, 0xA4	; 164
    16d8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
	  twi_state = TWI_READY;
    16dc:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <twi_state>
    16e0:	7a c0       	rjmp	.+244    	; 0x17d6 <__vector_24+0x220>
	}    
	break;
    case TW_MR_SLA_NACK: // address sent, nack received
      twi_stop();
    16e2:	0e 94 ca 0a 	call	0x1594	; 0x1594 <twi_stop>
      break;
    16e6:	77 c0       	rjmp	.+238    	; 0x17d6 <__vector_24+0x220>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
    16e8:	83 e0       	ldi	r24, 0x03	; 3
    16ea:	80 93 fc 02 	sts	0x02FC, r24	; 0x8002fc <twi_state>
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
    16ee:	10 92 90 02 	sts	0x0290, r1	; 0x800290 <twi_rxBufferIndex>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    16f2:	85 ec       	ldi	r24, 0xC5	; 197
    16f4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    16f8:	6e c0       	rjmp	.+220    	; 0x17d6 <__vector_24+0x220>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    16fa:	80 91 90 02 	lds	r24, 0x0290	; 0x800290 <twi_rxBufferIndex>
    16fe:	80 32       	cpi	r24, 0x20	; 32
    1700:	80 f4       	brcc	.+32     	; 0x1722 <__vector_24+0x16c>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
    1702:	e0 91 90 02 	lds	r30, 0x0290	; 0x800290 <twi_rxBufferIndex>
    1706:	81 e0       	ldi	r24, 0x01	; 1
    1708:	8e 0f       	add	r24, r30
    170a:	80 93 90 02 	sts	0x0290, r24	; 0x800290 <twi_rxBufferIndex>
    170e:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
    1712:	f0 e0       	ldi	r31, 0x00	; 0
    1714:	ef 56       	subi	r30, 0x6F	; 111
    1716:	fd 4f       	sbci	r31, 0xFD	; 253
    1718:	80 83       	st	Z, r24
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    171a:	85 ec       	ldi	r24, 0xC5	; 197
    171c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1720:	5a c0       	rjmp	.+180    	; 0x17d6 <__vector_24+0x220>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    1722:	85 e8       	ldi	r24, 0x85	; 133
    1724:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1728:	56 c0       	rjmp	.+172    	; 0x17d6 <__vector_24+0x220>
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // ack future responses and leave slave receiver state
      twi_releaseBus();
    172a:	0e 94 d5 0a 	call	0x15aa	; 0x15aa <twi_releaseBus>
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
    172e:	80 91 90 02 	lds	r24, 0x0290	; 0x800290 <twi_rxBufferIndex>
    1732:	80 32       	cpi	r24, 0x20	; 32
    1734:	30 f4       	brcc	.+12     	; 0x1742 <__vector_24+0x18c>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
    1736:	e0 91 90 02 	lds	r30, 0x0290	; 0x800290 <twi_rxBufferIndex>
    173a:	f0 e0       	ldi	r31, 0x00	; 0
    173c:	ef 56       	subi	r30, 0x6F	; 111
    173e:	fd 4f       	sbci	r31, 0xFD	; 253
    1740:	10 82       	st	Z, r1
      }
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
    1742:	60 91 90 02 	lds	r22, 0x0290	; 0x800290 <twi_rxBufferIndex>
    1746:	70 e0       	ldi	r23, 0x00	; 0
    1748:	e0 91 f5 02 	lds	r30, 0x02F5	; 0x8002f5 <twi_onSlaveReceive>
    174c:	f0 91 f6 02 	lds	r31, 0x02F6	; 0x8002f6 <twi_onSlaveReceive+0x1>
    1750:	81 e9       	ldi	r24, 0x91	; 145
    1752:	92 e0       	ldi	r25, 0x02	; 2
    1754:	09 95       	icall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
    1756:	10 92 90 02 	sts	0x0290, r1	; 0x800290 <twi_rxBufferIndex>
      break;
    175a:	3d c0       	rjmp	.+122    	; 0x17d6 <__vector_24+0x220>
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    175c:	85 e8       	ldi	r24, 0x85	; 133
    175e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    1762:	39 c0       	rjmp	.+114    	; 0x17d6 <__vector_24+0x220>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
    1764:	84 e0       	ldi	r24, 0x04	; 4
    1766:	80 93 fc 02 	sts	0x02FC, r24	; 0x8002fc <twi_state>
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
    176a:	10 92 b2 02 	sts	0x02B2, r1	; 0x8002b2 <twi_txBufferIndex>
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
    176e:	10 92 b1 02 	sts	0x02B1, r1	; 0x8002b1 <twi_txBufferLength>
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
    1772:	e0 91 f7 02 	lds	r30, 0x02F7	; 0x8002f7 <twi_onSlaveTransmit>
    1776:	f0 91 f8 02 	lds	r31, 0x02F8	; 0x8002f8 <twi_onSlaveTransmit+0x1>
    177a:	09 95       	icall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
    177c:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <twi_txBufferLength>
    1780:	81 11       	cpse	r24, r1
    1782:	05 c0       	rjmp	.+10     	; 0x178e <__vector_24+0x1d8>
        twi_txBufferLength = 1;
    1784:	81 e0       	ldi	r24, 0x01	; 1
    1786:	80 93 b1 02 	sts	0x02B1, r24	; 0x8002b1 <twi_txBufferLength>
        twi_txBuffer[0] = 0x00;
    178a:	10 92 b3 02 	sts	0x02B3, r1	; 0x8002b3 <twi_txBuffer>
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
    178e:	e0 91 b2 02 	lds	r30, 0x02B2	; 0x8002b2 <twi_txBufferIndex>
    1792:	81 e0       	ldi	r24, 0x01	; 1
    1794:	8e 0f       	add	r24, r30
    1796:	80 93 b2 02 	sts	0x02B2, r24	; 0x8002b2 <twi_txBufferIndex>
    179a:	f0 e0       	ldi	r31, 0x00	; 0
    179c:	ed 54       	subi	r30, 0x4D	; 77
    179e:	fd 4f       	sbci	r31, 0xFD	; 253
    17a0:	80 81       	ld	r24, Z
    17a2:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
    17a6:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <twi_txBufferIndex>
    17aa:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <twi_txBufferLength>
    17ae:	98 17       	cp	r25, r24
    17b0:	20 f4       	brcc	.+8      	; 0x17ba <__vector_24+0x204>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    17b2:	85 ec       	ldi	r24, 0xC5	; 197
    17b4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    17b8:	0e c0       	rjmp	.+28     	; 0x17d6 <__vector_24+0x220>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
    17ba:	85 e8       	ldi	r24, 0x85	; 133
    17bc:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    17c0:	0a c0       	rjmp	.+20     	; 0x17d6 <__vector_24+0x220>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
    17c2:	85 ec       	ldi	r24, 0xC5	; 197
    17c4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    case TW_ST_DATA_NACK: // received nack, we are done 
    case TW_ST_LAST_DATA: // received ack, but we are done already!
      // ack future responses
      twi_reply(1);
      // leave slave receiver state
      twi_state = TWI_READY;
    17c8:	10 92 fc 02 	sts	0x02FC, r1	; 0x8002fc <twi_state>
      break;
    17cc:	04 c0       	rjmp	.+8      	; 0x17d6 <__vector_24+0x220>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
    17ce:	10 92 8f 02 	sts	0x028F, r1	; 0x80028f <twi_error>
      twi_stop();
    17d2:	0e 94 ca 0a 	call	0x1594	; 0x1594 <twi_stop>
      break;
  }
}
    17d6:	ff 91       	pop	r31
    17d8:	ef 91       	pop	r30
    17da:	bf 91       	pop	r27
    17dc:	af 91       	pop	r26
    17de:	9f 91       	pop	r25
    17e0:	8f 91       	pop	r24
    17e2:	7f 91       	pop	r23
    17e4:	6f 91       	pop	r22
    17e6:	5f 91       	pop	r21
    17e8:	4f 91       	pop	r20
    17ea:	3f 91       	pop	r19
    17ec:	2f 91       	pop	r18
    17ee:	0f 90       	pop	r0
    17f0:	0f be       	out	0x3f, r0	; 63
    17f2:	0f 90       	pop	r0
    17f4:	1f 90       	pop	r1
    17f6:	18 95       	reti

000017f8 <nothing>:
    #endif
      break;       
#endif
    }
      
    intFunc[interruptNum] = nothing;
    17f8:	08 95       	ret

000017fa <attachInterrupt>:
    17fa:	82 30       	cpi	r24, 0x02	; 2
    17fc:	00 f5       	brcc	.+64     	; 0x183e <attachInterrupt+0x44>
    17fe:	e8 2f       	mov	r30, r24
    1800:	f0 e0       	ldi	r31, 0x00	; 0
    1802:	ee 0f       	add	r30, r30
    1804:	ff 1f       	adc	r31, r31
    1806:	e9 5e       	subi	r30, 0xE9	; 233
    1808:	fe 4f       	sbci	r31, 0xFE	; 254
    180a:	71 83       	std	Z+1, r23	; 0x01
    180c:	60 83       	st	Z, r22
    180e:	88 23       	and	r24, r24
    1810:	19 f0       	breq	.+6      	; 0x1818 <attachInterrupt+0x1e>
    1812:	81 30       	cpi	r24, 0x01	; 1
    1814:	49 f0       	breq	.+18     	; 0x1828 <attachInterrupt+0x2e>
    1816:	08 95       	ret
    1818:	e9 e6       	ldi	r30, 0x69	; 105
    181a:	f0 e0       	ldi	r31, 0x00	; 0
    181c:	80 81       	ld	r24, Z
    181e:	8c 7f       	andi	r24, 0xFC	; 252
    1820:	48 2b       	or	r20, r24
    1822:	40 83       	st	Z, r20
    1824:	e8 9a       	sbi	0x1d, 0	; 29
    1826:	08 95       	ret
    1828:	e9 e6       	ldi	r30, 0x69	; 105
    182a:	f0 e0       	ldi	r31, 0x00	; 0
    182c:	80 81       	ld	r24, Z
    182e:	44 0f       	add	r20, r20
    1830:	55 1f       	adc	r21, r21
    1832:	44 0f       	add	r20, r20
    1834:	55 1f       	adc	r21, r21
    1836:	83 7f       	andi	r24, 0xF3	; 243
    1838:	48 2b       	or	r20, r24
    183a:	40 83       	st	Z, r20
    183c:	e9 9a       	sbi	0x1d, 1	; 29
    183e:	08 95       	ret

00001840 <__vector_1>:
IMPLEMENT_ISR(INT6_vect, EXTERNAL_INT_6)
IMPLEMENT_ISR(INT7_vect, EXTERNAL_INT_7)

#else

IMPLEMENT_ISR(INT0_vect, EXTERNAL_INT_0)
    1840:	1f 92       	push	r1
    1842:	0f 92       	push	r0
    1844:	0f b6       	in	r0, 0x3f	; 63
    1846:	0f 92       	push	r0
    1848:	11 24       	eor	r1, r1
    184a:	2f 93       	push	r18
    184c:	3f 93       	push	r19
    184e:	4f 93       	push	r20
    1850:	5f 93       	push	r21
    1852:	6f 93       	push	r22
    1854:	7f 93       	push	r23
    1856:	8f 93       	push	r24
    1858:	9f 93       	push	r25
    185a:	af 93       	push	r26
    185c:	bf 93       	push	r27
    185e:	ef 93       	push	r30
    1860:	ff 93       	push	r31
    1862:	e0 91 17 01 	lds	r30, 0x0117	; 0x800117 <intFunc>
    1866:	f0 91 18 01 	lds	r31, 0x0118	; 0x800118 <intFunc+0x1>
    186a:	09 95       	icall
    186c:	ff 91       	pop	r31
    186e:	ef 91       	pop	r30
    1870:	bf 91       	pop	r27
    1872:	af 91       	pop	r26
    1874:	9f 91       	pop	r25
    1876:	8f 91       	pop	r24
    1878:	7f 91       	pop	r23
    187a:	6f 91       	pop	r22
    187c:	5f 91       	pop	r21
    187e:	4f 91       	pop	r20
    1880:	3f 91       	pop	r19
    1882:	2f 91       	pop	r18
    1884:	0f 90       	pop	r0
    1886:	0f be       	out	0x3f, r0	; 63
    1888:	0f 90       	pop	r0
    188a:	1f 90       	pop	r1
    188c:	18 95       	reti

0000188e <__vector_2>:
IMPLEMENT_ISR(INT1_vect, EXTERNAL_INT_1)
    188e:	1f 92       	push	r1
    1890:	0f 92       	push	r0
    1892:	0f b6       	in	r0, 0x3f	; 63
    1894:	0f 92       	push	r0
    1896:	11 24       	eor	r1, r1
    1898:	2f 93       	push	r18
    189a:	3f 93       	push	r19
    189c:	4f 93       	push	r20
    189e:	5f 93       	push	r21
    18a0:	6f 93       	push	r22
    18a2:	7f 93       	push	r23
    18a4:	8f 93       	push	r24
    18a6:	9f 93       	push	r25
    18a8:	af 93       	push	r26
    18aa:	bf 93       	push	r27
    18ac:	ef 93       	push	r30
    18ae:	ff 93       	push	r31
    18b0:	e0 91 19 01 	lds	r30, 0x0119	; 0x800119 <intFunc+0x2>
    18b4:	f0 91 1a 01 	lds	r31, 0x011A	; 0x80011a <intFunc+0x3>
    18b8:	09 95       	icall
    18ba:	ff 91       	pop	r31
    18bc:	ef 91       	pop	r30
    18be:	bf 91       	pop	r27
    18c0:	af 91       	pop	r26
    18c2:	9f 91       	pop	r25
    18c4:	8f 91       	pop	r24
    18c6:	7f 91       	pop	r23
    18c8:	6f 91       	pop	r22
    18ca:	5f 91       	pop	r21
    18cc:	4f 91       	pop	r20
    18ce:	3f 91       	pop	r19
    18d0:	2f 91       	pop	r18
    18d2:	0f 90       	pop	r0
    18d4:	0f be       	out	0x3f, r0	; 63
    18d6:	0f 90       	pop	r0
    18d8:	1f 90       	pop	r1
    18da:	18 95       	reti

000018dc <_ZN7TwoWire9availableEv>:
//	definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
  return endTransmission(true);
}
    18dc:	80 91 30 03 	lds	r24, 0x0330	; 0x800330 <_ZN7TwoWire14rxBufferLengthE>
    18e0:	90 e0       	ldi	r25, 0x00	; 0
    18e2:	20 91 31 03 	lds	r18, 0x0331	; 0x800331 <_ZN7TwoWire13rxBufferIndexE>
    18e6:	82 1b       	sub	r24, r18
    18e8:	91 09       	sbc	r25, r1
    18ea:	08 95       	ret

000018ec <_ZN7TwoWire4readEv>:
    18ec:	90 91 31 03 	lds	r25, 0x0331	; 0x800331 <_ZN7TwoWire13rxBufferIndexE>
    18f0:	80 91 30 03 	lds	r24, 0x0330	; 0x800330 <_ZN7TwoWire14rxBufferLengthE>
    18f4:	98 17       	cp	r25, r24
    18f6:	50 f4       	brcc	.+20     	; 0x190c <_ZN7TwoWire4readEv+0x20>
    18f8:	e9 2f       	mov	r30, r25
    18fa:	f0 e0       	ldi	r31, 0x00	; 0
    18fc:	ee 5c       	subi	r30, 0xCE	; 206
    18fe:	fc 4f       	sbci	r31, 0xFC	; 252
    1900:	20 81       	ld	r18, Z
    1902:	30 e0       	ldi	r19, 0x00	; 0
    1904:	9f 5f       	subi	r25, 0xFF	; 255
    1906:	90 93 31 03 	sts	0x0331, r25	; 0x800331 <_ZN7TwoWire13rxBufferIndexE>
    190a:	02 c0       	rjmp	.+4      	; 0x1910 <_ZN7TwoWire4readEv+0x24>
    190c:	2f ef       	ldi	r18, 0xFF	; 255
    190e:	3f ef       	ldi	r19, 0xFF	; 255
    1910:	c9 01       	movw	r24, r18
    1912:	08 95       	ret

00001914 <_ZN7TwoWire4peekEv>:
    1914:	e0 91 31 03 	lds	r30, 0x0331	; 0x800331 <_ZN7TwoWire13rxBufferIndexE>
    1918:	80 91 30 03 	lds	r24, 0x0330	; 0x800330 <_ZN7TwoWire14rxBufferLengthE>
    191c:	e8 17       	cp	r30, r24
    191e:	30 f4       	brcc	.+12     	; 0x192c <_ZN7TwoWire4peekEv+0x18>
    1920:	f0 e0       	ldi	r31, 0x00	; 0
    1922:	ee 5c       	subi	r30, 0xCE	; 206
    1924:	fc 4f       	sbci	r31, 0xFC	; 252
    1926:	80 81       	ld	r24, Z
    1928:	90 e0       	ldi	r25, 0x00	; 0
    192a:	08 95       	ret
    192c:	8f ef       	ldi	r24, 0xFF	; 255
    192e:	9f ef       	ldi	r25, 0xFF	; 255
    1930:	08 95       	ret

00001932 <_ZN7TwoWire5flushEv>:
    1932:	08 95       	ret

00001934 <_ZN7TwoWire16onReceiveServiceEPhi>:
    1934:	cf 93       	push	r28
    1936:	df 93       	push	r29
    1938:	ec 01       	movw	r28, r24
    193a:	e0 91 09 03 	lds	r30, 0x0309	; 0x800309 <_ZN7TwoWire14user_onReceiveE>
    193e:	f0 91 0a 03 	lds	r31, 0x030A	; 0x80030a <_ZN7TwoWire14user_onReceiveE+0x1>
    1942:	30 97       	sbiw	r30, 0x00	; 0
    1944:	01 f1       	breq	.+64     	; 0x1986 <_ZN7TwoWire16onReceiveServiceEPhi+0x52>
    1946:	90 91 31 03 	lds	r25, 0x0331	; 0x800331 <_ZN7TwoWire13rxBufferIndexE>
    194a:	80 91 30 03 	lds	r24, 0x0330	; 0x800330 <_ZN7TwoWire14rxBufferLengthE>
    194e:	98 17       	cp	r25, r24
    1950:	d0 f0       	brcs	.+52     	; 0x1986 <_ZN7TwoWire16onReceiveServiceEPhi+0x52>
    1952:	16 16       	cp	r1, r22
    1954:	17 06       	cpc	r1, r23
    1956:	8c f4       	brge	.+34     	; 0x197a <_ZN7TwoWire16onReceiveServiceEPhi+0x46>
    1958:	20 e0       	ldi	r18, 0x00	; 0
    195a:	30 e0       	ldi	r19, 0x00	; 0
    195c:	90 e0       	ldi	r25, 0x00	; 0
    195e:	de 01       	movw	r26, r28
    1960:	a9 0f       	add	r26, r25
    1962:	b1 1d       	adc	r27, r1
    1964:	4c 91       	ld	r20, X
    1966:	d9 01       	movw	r26, r18
    1968:	ae 5c       	subi	r26, 0xCE	; 206
    196a:	bc 4f       	sbci	r27, 0xFC	; 252
    196c:	4c 93       	st	X, r20
    196e:	9f 5f       	subi	r25, 0xFF	; 255
    1970:	29 2f       	mov	r18, r25
    1972:	30 e0       	ldi	r19, 0x00	; 0
    1974:	26 17       	cp	r18, r22
    1976:	37 07       	cpc	r19, r23
    1978:	94 f3       	brlt	.-28     	; 0x195e <_ZN7TwoWire16onReceiveServiceEPhi+0x2a>
    197a:	10 92 31 03 	sts	0x0331, r1	; 0x800331 <_ZN7TwoWire13rxBufferIndexE>
    197e:	60 93 30 03 	sts	0x0330, r22	; 0x800330 <_ZN7TwoWire14rxBufferLengthE>
    1982:	cb 01       	movw	r24, r22
    1984:	09 95       	icall
    1986:	df 91       	pop	r29
    1988:	cf 91       	pop	r28
    198a:	08 95       	ret

0000198c <_ZN7TwoWire16onRequestServiceEv>:
    198c:	e0 91 0b 03 	lds	r30, 0x030B	; 0x80030b <_ZN7TwoWire14user_onRequestE>
    1990:	f0 91 0c 03 	lds	r31, 0x030C	; 0x80030c <_ZN7TwoWire14user_onRequestE+0x1>
    1994:	30 97       	sbiw	r30, 0x00	; 0
    1996:	29 f0       	breq	.+10     	; 0x19a2 <_ZN7TwoWire16onRequestServiceEv+0x16>
    1998:	10 92 0f 03 	sts	0x030F, r1	; 0x80030f <_ZN7TwoWire13txBufferIndexE>
    199c:	10 92 0e 03 	sts	0x030E, r1	; 0x80030e <_ZN7TwoWire14txBufferLengthE>
    19a0:	09 95       	icall
    19a2:	08 95       	ret

000019a4 <_ZN7TwoWire5writeEPKhj>:
    19a4:	cf 92       	push	r12
    19a6:	df 92       	push	r13
    19a8:	ef 92       	push	r14
    19aa:	ff 92       	push	r15
    19ac:	0f 93       	push	r16
    19ae:	1f 93       	push	r17
    19b0:	cf 93       	push	r28
    19b2:	df 93       	push	r29
    19b4:	8c 01       	movw	r16, r24
    19b6:	cb 01       	movw	r24, r22
    19b8:	6a 01       	movw	r12, r20
    19ba:	20 91 0d 03 	lds	r18, 0x030D	; 0x80030d <_ZN7TwoWire12transmittingE>
    19be:	22 23       	and	r18, r18
    19c0:	a1 f0       	breq	.+40     	; 0x19ea <_ZN7TwoWire5writeEPKhj+0x46>
    19c2:	41 15       	cp	r20, r1
    19c4:	51 05       	cpc	r21, r1
    19c6:	a1 f0       	breq	.+40     	; 0x19f0 <_ZN7TwoWire5writeEPKhj+0x4c>
    19c8:	eb 01       	movw	r28, r22
    19ca:	7b 01       	movw	r14, r22
    19cc:	e4 0e       	add	r14, r20
    19ce:	f5 1e       	adc	r15, r21
    19d0:	69 91       	ld	r22, Y+
    19d2:	d8 01       	movw	r26, r16
    19d4:	ed 91       	ld	r30, X+
    19d6:	fc 91       	ld	r31, X
    19d8:	01 90       	ld	r0, Z+
    19da:	f0 81       	ld	r31, Z
    19dc:	e0 2d       	mov	r30, r0
    19de:	c8 01       	movw	r24, r16
    19e0:	09 95       	icall
    19e2:	ce 15       	cp	r28, r14
    19e4:	df 05       	cpc	r29, r15
    19e6:	a1 f7       	brne	.-24     	; 0x19d0 <_ZN7TwoWire5writeEPKhj+0x2c>
    19e8:	03 c0       	rjmp	.+6      	; 0x19f0 <_ZN7TwoWire5writeEPKhj+0x4c>
    19ea:	64 2f       	mov	r22, r20
    19ec:	0e 94 96 0a 	call	0x152c	; 0x152c <twi_transmit>
    19f0:	c6 01       	movw	r24, r12
    19f2:	df 91       	pop	r29
    19f4:	cf 91       	pop	r28
    19f6:	1f 91       	pop	r17
    19f8:	0f 91       	pop	r16
    19fa:	ff 90       	pop	r15
    19fc:	ef 90       	pop	r14
    19fe:	df 90       	pop	r13
    1a00:	cf 90       	pop	r12
    1a02:	08 95       	ret

00001a04 <_ZN7TwoWire5writeEh>:
    1a04:	cf 93       	push	r28
    1a06:	df 93       	push	r29
    1a08:	1f 92       	push	r1
    1a0a:	cd b7       	in	r28, 0x3d	; 61
    1a0c:	de b7       	in	r29, 0x3e	; 62
    1a0e:	fc 01       	movw	r30, r24
    1a10:	69 83       	std	Y+1, r22	; 0x01
    1a12:	90 91 0d 03 	lds	r25, 0x030D	; 0x80030d <_ZN7TwoWire12transmittingE>
    1a16:	99 23       	and	r25, r25
    1a18:	d9 f0       	breq	.+54     	; 0x1a50 <_ZN7TwoWire5writeEh+0x4c>
    1a1a:	90 91 0e 03 	lds	r25, 0x030E	; 0x80030e <_ZN7TwoWire14txBufferLengthE>
    1a1e:	90 32       	cpi	r25, 0x20	; 32
    1a20:	38 f0       	brcs	.+14     	; 0x1a30 <_ZN7TwoWire5writeEh+0x2c>
    1a22:	81 e0       	ldi	r24, 0x01	; 1
    1a24:	90 e0       	ldi	r25, 0x00	; 0
    1a26:	93 83       	std	Z+3, r25	; 0x03
    1a28:	82 83       	std	Z+2, r24	; 0x02
    1a2a:	80 e0       	ldi	r24, 0x00	; 0
    1a2c:	90 e0       	ldi	r25, 0x00	; 0
    1a2e:	17 c0       	rjmp	.+46     	; 0x1a5e <_ZN7TwoWire5writeEh+0x5a>
    1a30:	80 91 0f 03 	lds	r24, 0x030F	; 0x80030f <_ZN7TwoWire13txBufferIndexE>
    1a34:	e8 2f       	mov	r30, r24
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	e0 5f       	subi	r30, 0xF0	; 240
    1a3a:	fc 4f       	sbci	r31, 0xFC	; 252
    1a3c:	99 81       	ldd	r25, Y+1	; 0x01
    1a3e:	90 83       	st	Z, r25
    1a40:	8f 5f       	subi	r24, 0xFF	; 255
    1a42:	80 93 0f 03 	sts	0x030F, r24	; 0x80030f <_ZN7TwoWire13txBufferIndexE>
    1a46:	80 93 0e 03 	sts	0x030E, r24	; 0x80030e <_ZN7TwoWire14txBufferLengthE>
    1a4a:	81 e0       	ldi	r24, 0x01	; 1
    1a4c:	90 e0       	ldi	r25, 0x00	; 0
    1a4e:	07 c0       	rjmp	.+14     	; 0x1a5e <_ZN7TwoWire5writeEh+0x5a>
    1a50:	61 e0       	ldi	r22, 0x01	; 1
    1a52:	ce 01       	movw	r24, r28
    1a54:	01 96       	adiw	r24, 0x01	; 1
    1a56:	0e 94 96 0a 	call	0x152c	; 0x152c <twi_transmit>
    1a5a:	81 e0       	ldi	r24, 0x01	; 1
    1a5c:	90 e0       	ldi	r25, 0x00	; 0
    1a5e:	0f 90       	pop	r0
    1a60:	df 91       	pop	r29
    1a62:	cf 91       	pop	r28
    1a64:	08 95       	ret

00001a66 <_ZN7TwoWireC1Ev>:
    1a66:	fc 01       	movw	r30, r24
    1a68:	13 82       	std	Z+3, r1	; 0x03
    1a6a:	12 82       	std	Z+2, r1	; 0x02
    1a6c:	88 ee       	ldi	r24, 0xE8	; 232
    1a6e:	93 e0       	ldi	r25, 0x03	; 3
    1a70:	a0 e0       	ldi	r26, 0x00	; 0
    1a72:	b0 e0       	ldi	r27, 0x00	; 0
    1a74:	84 83       	std	Z+4, r24	; 0x04
    1a76:	95 83       	std	Z+5, r25	; 0x05
    1a78:	a6 83       	std	Z+6, r26	; 0x06
    1a7a:	b7 83       	std	Z+7, r27	; 0x07
    1a7c:	8a e6       	ldi	r24, 0x6A	; 106
    1a7e:	91 e0       	ldi	r25, 0x01	; 1
    1a80:	91 83       	std	Z+1, r25	; 0x01
    1a82:	80 83       	st	Z, r24
    1a84:	08 95       	ret

00001a86 <_ZN7TwoWire5beginEv>:
    1a86:	10 92 31 03 	sts	0x0331, r1	; 0x800331 <_ZN7TwoWire13rxBufferIndexE>
    1a8a:	10 92 30 03 	sts	0x0330, r1	; 0x800330 <_ZN7TwoWire14rxBufferLengthE>
    1a8e:	10 92 0f 03 	sts	0x030F, r1	; 0x80030f <_ZN7TwoWire13txBufferIndexE>
    1a92:	10 92 0e 03 	sts	0x030E, r1	; 0x80030e <_ZN7TwoWire14txBufferLengthE>
    1a96:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <twi_init>
    1a9a:	08 95       	ret

00001a9c <_ZN7TwoWire5beginEh>:
    1a9c:	cf 93       	push	r28
    1a9e:	df 93       	push	r29
    1aa0:	ec 01       	movw	r28, r24
    1aa2:	86 2f       	mov	r24, r22
    1aa4:	0e 94 92 0a 	call	0x1524	; 0x1524 <twi_setAddress>
    1aa8:	86 ec       	ldi	r24, 0xC6	; 198
    1aaa:	9c e0       	ldi	r25, 0x0C	; 12
    1aac:	0e 94 c5 0a 	call	0x158a	; 0x158a <twi_attachSlaveTxEvent>
    1ab0:	8a e9       	ldi	r24, 0x9A	; 154
    1ab2:	9c e0       	ldi	r25, 0x0C	; 12
    1ab4:	0e 94 c0 0a 	call	0x1580	; 0x1580 <twi_attachSlaveRxEvent>
    1ab8:	ce 01       	movw	r24, r28
    1aba:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <_ZN7TwoWire5beginEv>
    1abe:	df 91       	pop	r29
    1ac0:	cf 91       	pop	r28
    1ac2:	08 95       	ret

00001ac4 <_ZN7TwoWire5beginEi>:
    1ac4:	0e 94 4e 0d 	call	0x1a9c	; 0x1a9c <_ZN7TwoWire5beginEh>
    1ac8:	08 95       	ret

00001aca <_ZN7TwoWire9onReceiveEPFviE>:
}

// sets function called on slave write
void TwoWire::onReceive( void (*function)(int) )
{
  user_onReceive = function;
    1aca:	70 93 0a 03 	sts	0x030A, r23	; 0x80030a <_ZN7TwoWire14user_onReceiveE+0x1>
    1ace:	60 93 09 03 	sts	0x0309, r22	; 0x800309 <_ZN7TwoWire14user_onReceiveE>
    1ad2:	08 95       	ret

00001ad4 <_ZN7TwoWire9onRequestEPFvvE>:
}

// sets function called on slave read
void TwoWire::onRequest( void (*function)(void) )
{
  user_onRequest = function;
    1ad4:	70 93 0c 03 	sts	0x030C, r23	; 0x80030c <_ZN7TwoWire14user_onRequestE+0x1>
    1ad8:	60 93 0b 03 	sts	0x030B, r22	; 0x80030b <_ZN7TwoWire14user_onRequestE>
    1adc:	08 95       	ret

00001ade <_GLOBAL__sub_I__ZN7TwoWire8rxBufferE>:
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
    1ade:	8d ef       	ldi	r24, 0xFD	; 253
    1ae0:	92 e0       	ldi	r25, 0x02	; 2
    1ae2:	0e 94 33 0d 	call	0x1a66	; 0x1a66 <_ZN7TwoWireC1Ev>
    1ae6:	08 95       	ret

00001ae8 <__vector_16>:
	

#endif

	// busy wait
	__asm__ __volatile__ (
    1ae8:	1f 92       	push	r1
    1aea:	0f 92       	push	r0
    1aec:	0f b6       	in	r0, 0x3f	; 63
    1aee:	0f 92       	push	r0
    1af0:	11 24       	eor	r1, r1
    1af2:	2f 93       	push	r18
    1af4:	3f 93       	push	r19
    1af6:	8f 93       	push	r24
    1af8:	9f 93       	push	r25
    1afa:	af 93       	push	r26
    1afc:	bf 93       	push	r27
    1afe:	80 91 53 03 	lds	r24, 0x0353	; 0x800353 <timer0_millis>
    1b02:	90 91 54 03 	lds	r25, 0x0354	; 0x800354 <timer0_millis+0x1>
    1b06:	a0 91 55 03 	lds	r26, 0x0355	; 0x800355 <timer0_millis+0x2>
    1b0a:	b0 91 56 03 	lds	r27, 0x0356	; 0x800356 <timer0_millis+0x3>
    1b0e:	30 91 52 03 	lds	r19, 0x0352	; 0x800352 <timer0_fract>
    1b12:	23 e0       	ldi	r18, 0x03	; 3
    1b14:	23 0f       	add	r18, r19
    1b16:	2d 37       	cpi	r18, 0x7D	; 125
    1b18:	20 f4       	brcc	.+8      	; 0x1b22 <__vector_16+0x3a>
    1b1a:	01 96       	adiw	r24, 0x01	; 1
    1b1c:	a1 1d       	adc	r26, r1
    1b1e:	b1 1d       	adc	r27, r1
    1b20:	05 c0       	rjmp	.+10     	; 0x1b2c <__vector_16+0x44>
    1b22:	26 e8       	ldi	r18, 0x86	; 134
    1b24:	23 0f       	add	r18, r19
    1b26:	02 96       	adiw	r24, 0x02	; 2
    1b28:	a1 1d       	adc	r26, r1
    1b2a:	b1 1d       	adc	r27, r1
    1b2c:	20 93 52 03 	sts	0x0352, r18	; 0x800352 <timer0_fract>
    1b30:	80 93 53 03 	sts	0x0353, r24	; 0x800353 <timer0_millis>
    1b34:	90 93 54 03 	sts	0x0354, r25	; 0x800354 <timer0_millis+0x1>
    1b38:	a0 93 55 03 	sts	0x0355, r26	; 0x800355 <timer0_millis+0x2>
    1b3c:	b0 93 56 03 	sts	0x0356, r27	; 0x800356 <timer0_millis+0x3>
    1b40:	80 91 57 03 	lds	r24, 0x0357	; 0x800357 <timer0_overflow_count>
    1b44:	90 91 58 03 	lds	r25, 0x0358	; 0x800358 <timer0_overflow_count+0x1>
    1b48:	a0 91 59 03 	lds	r26, 0x0359	; 0x800359 <timer0_overflow_count+0x2>
    1b4c:	b0 91 5a 03 	lds	r27, 0x035A	; 0x80035a <timer0_overflow_count+0x3>
    1b50:	01 96       	adiw	r24, 0x01	; 1
    1b52:	a1 1d       	adc	r26, r1
    1b54:	b1 1d       	adc	r27, r1
    1b56:	80 93 57 03 	sts	0x0357, r24	; 0x800357 <timer0_overflow_count>
    1b5a:	90 93 58 03 	sts	0x0358, r25	; 0x800358 <timer0_overflow_count+0x1>
    1b5e:	a0 93 59 03 	sts	0x0359, r26	; 0x800359 <timer0_overflow_count+0x2>
    1b62:	b0 93 5a 03 	sts	0x035A, r27	; 0x80035a <timer0_overflow_count+0x3>
    1b66:	bf 91       	pop	r27
    1b68:	af 91       	pop	r26
    1b6a:	9f 91       	pop	r25
    1b6c:	8f 91       	pop	r24
    1b6e:	3f 91       	pop	r19
    1b70:	2f 91       	pop	r18
    1b72:	0f 90       	pop	r0
    1b74:	0f be       	out	0x3f, r0	; 63
    1b76:	0f 90       	pop	r0
    1b78:	1f 90       	pop	r1
    1b7a:	18 95       	reti

00001b7c <millis>:
    1b7c:	2f b7       	in	r18, 0x3f	; 63
    1b7e:	f8 94       	cli
    1b80:	60 91 53 03 	lds	r22, 0x0353	; 0x800353 <timer0_millis>
    1b84:	70 91 54 03 	lds	r23, 0x0354	; 0x800354 <timer0_millis+0x1>
    1b88:	80 91 55 03 	lds	r24, 0x0355	; 0x800355 <timer0_millis+0x2>
    1b8c:	90 91 56 03 	lds	r25, 0x0356	; 0x800356 <timer0_millis+0x3>
    1b90:	2f bf       	out	0x3f, r18	; 63
    1b92:	08 95       	ret

00001b94 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    1b94:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    1b96:	84 b5       	in	r24, 0x24	; 36
    1b98:	82 60       	ori	r24, 0x02	; 2
    1b9a:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    1b9c:	84 b5       	in	r24, 0x24	; 36
    1b9e:	81 60       	ori	r24, 0x01	; 1
    1ba0:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    1ba2:	85 b5       	in	r24, 0x25	; 37
    1ba4:	82 60       	ori	r24, 0x02	; 2
    1ba6:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    1ba8:	85 b5       	in	r24, 0x25	; 37
    1baa:	81 60       	ori	r24, 0x01	; 1
    1bac:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    1bae:	ee e6       	ldi	r30, 0x6E	; 110
    1bb0:	f0 e0       	ldi	r31, 0x00	; 0
    1bb2:	80 81       	ld	r24, Z
    1bb4:	81 60       	ori	r24, 0x01	; 1
    1bb6:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    1bb8:	e1 e8       	ldi	r30, 0x81	; 129
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    1bbe:	80 81       	ld	r24, Z
    1bc0:	82 60       	ori	r24, 0x02	; 2
    1bc2:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    1bc4:	80 81       	ld	r24, Z
    1bc6:	81 60       	ori	r24, 0x01	; 1
    1bc8:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    1bca:	e0 e8       	ldi	r30, 0x80	; 128
    1bcc:	f0 e0       	ldi	r31, 0x00	; 0
    1bce:	80 81       	ld	r24, Z
    1bd0:	81 60       	ori	r24, 0x01	; 1
    1bd2:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    1bd4:	e1 eb       	ldi	r30, 0xB1	; 177
    1bd6:	f0 e0       	ldi	r31, 0x00	; 0
    1bd8:	80 81       	ld	r24, Z
    1bda:	84 60       	ori	r24, 0x04	; 4
    1bdc:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    1bde:	e0 eb       	ldi	r30, 0xB0	; 176
    1be0:	f0 e0       	ldi	r31, 0x00	; 0
    1be2:	80 81       	ld	r24, Z
    1be4:	81 60       	ori	r24, 0x01	; 1
    1be6:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
    1be8:	ea e7       	ldi	r30, 0x7A	; 122
    1bea:	f0 e0       	ldi	r31, 0x00	; 0
    1bec:	80 81       	ld	r24, Z
    1bee:	84 60       	ori	r24, 0x04	; 4
    1bf0:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
    1bf2:	80 81       	ld	r24, Z
    1bf4:	82 60       	ori	r24, 0x02	; 2
    1bf6:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
    1bf8:	80 81       	ld	r24, Z
    1bfa:	81 60       	ori	r24, 0x01	; 1
    1bfc:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    1bfe:	80 81       	ld	r24, Z
    1c00:	80 68       	ori	r24, 0x80	; 128
    1c02:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    1c04:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    1c08:	08 95       	ret

00001c0a <analogWrite>:
// Right now, PWM output only works on the pins with
// hardware support.  These are defined in the appropriate
// pins_*.c file.  For the rest of the pins, we default
// to digital output.
void analogWrite(uint8_t pin, int val)
{
    1c0a:	1f 93       	push	r17
    1c0c:	cf 93       	push	r28
    1c0e:	df 93       	push	r29
    1c10:	18 2f       	mov	r17, r24
    1c12:	eb 01       	movw	r28, r22
	// We need to make sure the PWM output is enabled for those pins
	// that support it, as we turn it off when digitally reading or
	// writing with them.  Also, make sure the pin is in output mode
	// for consistenty with Wiring, which doesn't require a pinMode
	// call for the analog output pins.
	pinMode(pin, OUTPUT);
    1c14:	61 e0       	ldi	r22, 0x01	; 1
    1c16:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <pinMode>
	if (val == 0)
    1c1a:	20 97       	sbiw	r28, 0x00	; 0
    1c1c:	29 f4       	brne	.+10     	; 0x1c28 <analogWrite+0x1e>
	{
		digitalWrite(pin, LOW);
    1c1e:	60 e0       	ldi	r22, 0x00	; 0
    1c20:	81 2f       	mov	r24, r17
    1c22:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <digitalWrite>
    1c26:	56 c0       	rjmp	.+172    	; 0x1cd4 <analogWrite+0xca>
	}
	else if (val == 255)
    1c28:	cf 3f       	cpi	r28, 0xFF	; 255
    1c2a:	d1 05       	cpc	r29, r1
    1c2c:	29 f4       	brne	.+10     	; 0x1c38 <analogWrite+0x2e>
	{
		digitalWrite(pin, HIGH);
    1c2e:	61 e0       	ldi	r22, 0x01	; 1
    1c30:	81 2f       	mov	r24, r17
    1c32:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <digitalWrite>
    1c36:	4e c0       	rjmp	.+156    	; 0x1cd4 <analogWrite+0xca>
	}
	else
	{
		switch(digitalPinToTimer(pin))
    1c38:	e1 2f       	mov	r30, r17
    1c3a:	f0 e0       	ldi	r31, 0x00	; 0
    1c3c:	e5 50       	subi	r30, 0x05	; 5
    1c3e:	fe 4f       	sbci	r31, 0xFE	; 254
    1c40:	e4 91       	lpm	r30, Z
    1c42:	e3 30       	cpi	r30, 0x03	; 3
    1c44:	b9 f0       	breq	.+46     	; 0x1c74 <analogWrite+0x6a>
    1c46:	28 f4       	brcc	.+10     	; 0x1c52 <analogWrite+0x48>
    1c48:	e1 30       	cpi	r30, 0x01	; 1
    1c4a:	51 f0       	breq	.+20     	; 0x1c60 <analogWrite+0x56>
    1c4c:	e2 30       	cpi	r30, 0x02	; 2
    1c4e:	69 f0       	breq	.+26     	; 0x1c6a <analogWrite+0x60>
    1c50:	35 c0       	rjmp	.+106    	; 0x1cbc <analogWrite+0xb2>
    1c52:	e7 30       	cpi	r30, 0x07	; 7
    1c54:	19 f1       	breq	.+70     	; 0x1c9c <analogWrite+0x92>
    1c56:	e8 30       	cpi	r30, 0x08	; 8
    1c58:	49 f1       	breq	.+82     	; 0x1cac <analogWrite+0xa2>
    1c5a:	e4 30       	cpi	r30, 0x04	; 4
    1c5c:	79 f5       	brne	.+94     	; 0x1cbc <analogWrite+0xb2>
    1c5e:	14 c0       	rjmp	.+40     	; 0x1c88 <analogWrite+0x7e>
			#endif

			#if defined(TCCR0A) && defined(COM0A1)
			case TIMER0A:
				// connect pwm to pin on timer 0, channel A
				sbi(TCCR0A, COM0A1);
    1c60:	84 b5       	in	r24, 0x24	; 36
    1c62:	80 68       	ori	r24, 0x80	; 128
    1c64:	84 bd       	out	0x24, r24	; 36
				OCR0A = val; // set pwm duty
    1c66:	c7 bd       	out	0x27, r28	; 39
				break;
    1c68:	35 c0       	rjmp	.+106    	; 0x1cd4 <analogWrite+0xca>
			#endif

			#if defined(TCCR0A) && defined(COM0B1)
			case TIMER0B:
				// connect pwm to pin on timer 0, channel B
				sbi(TCCR0A, COM0B1);
    1c6a:	84 b5       	in	r24, 0x24	; 36
    1c6c:	80 62       	ori	r24, 0x20	; 32
    1c6e:	84 bd       	out	0x24, r24	; 36
				OCR0B = val; // set pwm duty
    1c70:	c8 bd       	out	0x28, r28	; 40
				break;
    1c72:	30 c0       	rjmp	.+96     	; 0x1cd4 <analogWrite+0xca>
			#endif

			#if defined(TCCR1A) && defined(COM1A1)
			case TIMER1A:
				// connect pwm to pin on timer 1, channel A
				sbi(TCCR1A, COM1A1);
    1c74:	e0 e8       	ldi	r30, 0x80	; 128
    1c76:	f0 e0       	ldi	r31, 0x00	; 0
    1c78:	80 81       	ld	r24, Z
    1c7a:	80 68       	ori	r24, 0x80	; 128
    1c7c:	80 83       	st	Z, r24
				OCR1A = val; // set pwm duty
    1c7e:	d0 93 89 00 	sts	0x0089, r29	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
    1c82:	c0 93 88 00 	sts	0x0088, r28	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
				break;
    1c86:	26 c0       	rjmp	.+76     	; 0x1cd4 <analogWrite+0xca>
			#endif

			#if defined(TCCR1A) && defined(COM1B1)
			case TIMER1B:
				// connect pwm to pin on timer 1, channel B
				sbi(TCCR1A, COM1B1);
    1c88:	e0 e8       	ldi	r30, 0x80	; 128
    1c8a:	f0 e0       	ldi	r31, 0x00	; 0
    1c8c:	80 81       	ld	r24, Z
    1c8e:	80 62       	ori	r24, 0x20	; 32
    1c90:	80 83       	st	Z, r24
				OCR1B = val; // set pwm duty
    1c92:	d0 93 8b 00 	sts	0x008B, r29	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
    1c96:	c0 93 8a 00 	sts	0x008A, r28	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
				break;
    1c9a:	1c c0       	rjmp	.+56     	; 0x1cd4 <analogWrite+0xca>
			#endif

			#if defined(TCCR2A) && defined(COM2A1)
			case TIMER2A:
				// connect pwm to pin on timer 2, channel A
				sbi(TCCR2A, COM2A1);
    1c9c:	e0 eb       	ldi	r30, 0xB0	; 176
    1c9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ca0:	80 81       	ld	r24, Z
    1ca2:	80 68       	ori	r24, 0x80	; 128
    1ca4:	80 83       	st	Z, r24
				OCR2A = val; // set pwm duty
    1ca6:	c0 93 b3 00 	sts	0x00B3, r28	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
				break;
    1caa:	14 c0       	rjmp	.+40     	; 0x1cd4 <analogWrite+0xca>
			#endif

			#if defined(TCCR2A) && defined(COM2B1)
			case TIMER2B:
				// connect pwm to pin on timer 2, channel B
				sbi(TCCR2A, COM2B1);
    1cac:	e0 eb       	ldi	r30, 0xB0	; 176
    1cae:	f0 e0       	ldi	r31, 0x00	; 0
    1cb0:	80 81       	ld	r24, Z
    1cb2:	80 62       	ori	r24, 0x20	; 32
    1cb4:	80 83       	st	Z, r24
				OCR2B = val; // set pwm duty
    1cb6:	c0 93 b4 00 	sts	0x00B4, r28	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7e00b4>
				break;
    1cba:	0c c0       	rjmp	.+24     	; 0x1cd4 <analogWrite+0xca>
				break;
			#endif

			case NOT_ON_TIMER:
			default:
				if (val < 128) {
    1cbc:	c0 38       	cpi	r28, 0x80	; 128
    1cbe:	d1 05       	cpc	r29, r1
    1cc0:	2c f4       	brge	.+10     	; 0x1ccc <analogWrite+0xc2>
					digitalWrite(pin, LOW);
    1cc2:	60 e0       	ldi	r22, 0x00	; 0
    1cc4:	81 2f       	mov	r24, r17
    1cc6:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <digitalWrite>
    1cca:	04 c0       	rjmp	.+8      	; 0x1cd4 <analogWrite+0xca>
				} else {
					digitalWrite(pin, HIGH);
    1ccc:	61 e0       	ldi	r22, 0x01	; 1
    1cce:	81 2f       	mov	r24, r17
    1cd0:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <digitalWrite>
				}
		}
	}
}
    1cd4:	df 91       	pop	r29
    1cd6:	cf 91       	pop	r28
    1cd8:	1f 91       	pop	r17
    1cda:	08 95       	ret

00001cdc <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    1cdc:	83 30       	cpi	r24, 0x03	; 3
    1cde:	69 f0       	breq	.+26     	; 0x1cfa <turnOffPWM+0x1e>
    1ce0:	28 f4       	brcc	.+10     	; 0x1cec <turnOffPWM+0x10>
    1ce2:	81 30       	cpi	r24, 0x01	; 1
    1ce4:	b1 f0       	breq	.+44     	; 0x1d12 <turnOffPWM+0x36>
    1ce6:	82 30       	cpi	r24, 0x02	; 2
    1ce8:	c1 f0       	breq	.+48     	; 0x1d1a <turnOffPWM+0x3e>
    1cea:	08 95       	ret
    1cec:	87 30       	cpi	r24, 0x07	; 7
    1cee:	c9 f0       	breq	.+50     	; 0x1d22 <turnOffPWM+0x46>
    1cf0:	88 30       	cpi	r24, 0x08	; 8
    1cf2:	e9 f0       	breq	.+58     	; 0x1d2e <turnOffPWM+0x52>
    1cf4:	84 30       	cpi	r24, 0x04	; 4
    1cf6:	01 f5       	brne	.+64     	; 0x1d38 <turnOffPWM+0x5c>
    1cf8:	06 c0       	rjmp	.+12     	; 0x1d06 <turnOffPWM+0x2a>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    1cfa:	e0 e8       	ldi	r30, 0x80	; 128
    1cfc:	f0 e0       	ldi	r31, 0x00	; 0
    1cfe:	80 81       	ld	r24, Z
    1d00:	8f 77       	andi	r24, 0x7F	; 127
    1d02:	80 83       	st	Z, r24
    1d04:	08 95       	ret
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    1d06:	e0 e8       	ldi	r30, 0x80	; 128
    1d08:	f0 e0       	ldi	r31, 0x00	; 0
    1d0a:	80 81       	ld	r24, Z
    1d0c:	8f 7d       	andi	r24, 0xDF	; 223
    1d0e:	80 83       	st	Z, r24
    1d10:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    1d12:	84 b5       	in	r24, 0x24	; 36
    1d14:	8f 77       	andi	r24, 0x7F	; 127
    1d16:	84 bd       	out	0x24, r24	; 36
    1d18:	08 95       	ret
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    1d1a:	84 b5       	in	r24, 0x24	; 36
    1d1c:	8f 7d       	andi	r24, 0xDF	; 223
    1d1e:	84 bd       	out	0x24, r24	; 36
    1d20:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    1d22:	e0 eb       	ldi	r30, 0xB0	; 176
    1d24:	f0 e0       	ldi	r31, 0x00	; 0
    1d26:	80 81       	ld	r24, Z
    1d28:	8f 77       	andi	r24, 0x7F	; 127
    1d2a:	80 83       	st	Z, r24
    1d2c:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    1d2e:	e0 eb       	ldi	r30, 0xB0	; 176
    1d30:	f0 e0       	ldi	r31, 0x00	; 0
    1d32:	80 81       	ld	r24, Z
    1d34:	8f 7d       	andi	r24, 0xDF	; 223
    1d36:	80 83       	st	Z, r24
    1d38:	08 95       	ret

00001d3a <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    1d3a:	cf 93       	push	r28
    1d3c:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    1d3e:	90 e0       	ldi	r25, 0x00	; 0
    1d40:	fc 01       	movw	r30, r24
    1d42:	e1 5f       	subi	r30, 0xF1	; 241
    1d44:	fd 4f       	sbci	r31, 0xFD	; 253
    1d46:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
    1d48:	fc 01       	movw	r30, r24
    1d4a:	ed 5d       	subi	r30, 0xDD	; 221
    1d4c:	fd 4f       	sbci	r31, 0xFD	; 253
    1d4e:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    1d50:	88 23       	and	r24, r24
    1d52:	79 f1       	breq	.+94     	; 0x1db2 <pinMode+0x78>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    1d54:	90 e0       	ldi	r25, 0x00	; 0
    1d56:	88 0f       	add	r24, r24
    1d58:	99 1f       	adc	r25, r25
    1d5a:	fc 01       	movw	r30, r24
    1d5c:	e5 5b       	subi	r30, 0xB5	; 181
    1d5e:	fd 4f       	sbci	r31, 0xFD	; 253
    1d60:	a5 91       	lpm	r26, Z+
    1d62:	b4 91       	lpm	r27, Z
	out = portOutputRegister(port);
    1d64:	fc 01       	movw	r30, r24
    1d66:	ef 5b       	subi	r30, 0xBF	; 191
    1d68:	fd 4f       	sbci	r31, 0xFD	; 253
    1d6a:	c5 91       	lpm	r28, Z+
    1d6c:	d4 91       	lpm	r29, Z

	if (mode == INPUT) { 
    1d6e:	61 11       	cpse	r22, r1
    1d70:	0c c0       	rjmp	.+24     	; 0x1d8a <pinMode+0x50>
		uint8_t oldSREG = SREG;
    1d72:	9f b7       	in	r25, 0x3f	; 63
                cli();
    1d74:	f8 94       	cli
		*reg &= ~bit;
    1d76:	8c 91       	ld	r24, X
    1d78:	e2 2f       	mov	r30, r18
    1d7a:	e0 95       	com	r30
    1d7c:	8e 23       	and	r24, r30
    1d7e:	8c 93       	st	X, r24
		*out &= ~bit;
    1d80:	28 81       	ld	r18, Y
    1d82:	e2 23       	and	r30, r18
    1d84:	e8 83       	st	Y, r30
		SREG = oldSREG;
    1d86:	9f bf       	out	0x3f, r25	; 63
    1d88:	14 c0       	rjmp	.+40     	; 0x1db2 <pinMode+0x78>
	} else if (mode == INPUT_PULLUP) {
    1d8a:	62 30       	cpi	r22, 0x02	; 2
    1d8c:	61 f4       	brne	.+24     	; 0x1da6 <pinMode+0x6c>
		uint8_t oldSREG = SREG;
    1d8e:	9f b7       	in	r25, 0x3f	; 63
                cli();
    1d90:	f8 94       	cli
		*reg &= ~bit;
    1d92:	3c 91       	ld	r19, X
    1d94:	82 2f       	mov	r24, r18
    1d96:	80 95       	com	r24
    1d98:	83 23       	and	r24, r19
    1d9a:	8c 93       	st	X, r24
		*out |= bit;
    1d9c:	e8 81       	ld	r30, Y
    1d9e:	e2 2b       	or	r30, r18
    1da0:	e8 83       	st	Y, r30
		SREG = oldSREG;
    1da2:	9f bf       	out	0x3f, r25	; 63
    1da4:	06 c0       	rjmp	.+12     	; 0x1db2 <pinMode+0x78>
	} else {
		uint8_t oldSREG = SREG;
    1da6:	8f b7       	in	r24, 0x3f	; 63
                cli();
    1da8:	f8 94       	cli
		*reg |= bit;
    1daa:	ec 91       	ld	r30, X
    1dac:	e2 2b       	or	r30, r18
    1dae:	ec 93       	st	X, r30
		SREG = oldSREG;
    1db0:	8f bf       	out	0x3f, r24	; 63
	}
}
    1db2:	df 91       	pop	r29
    1db4:	cf 91       	pop	r28
    1db6:	08 95       	ret

00001db8 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    1db8:	1f 93       	push	r17
    1dba:	cf 93       	push	r28
    1dbc:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    1dbe:	28 2f       	mov	r18, r24
    1dc0:	30 e0       	ldi	r19, 0x00	; 0
    1dc2:	f9 01       	movw	r30, r18
    1dc4:	e5 50       	subi	r30, 0x05	; 5
    1dc6:	fe 4f       	sbci	r31, 0xFE	; 254
    1dc8:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    1dca:	f9 01       	movw	r30, r18
    1dcc:	e1 5f       	subi	r30, 0xF1	; 241
    1dce:	fd 4f       	sbci	r31, 0xFD	; 253
    1dd0:	14 91       	lpm	r17, Z
	uint8_t port = digitalPinToPort(pin);
    1dd2:	f9 01       	movw	r30, r18
    1dd4:	ed 5d       	subi	r30, 0xDD	; 221
    1dd6:	fd 4f       	sbci	r31, 0xFD	; 253
    1dd8:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    1dda:	cc 23       	and	r28, r28
    1ddc:	d1 f0       	breq	.+52     	; 0x1e12 <digitalWrite+0x5a>
    1dde:	d6 2f       	mov	r29, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    1de0:	81 11       	cpse	r24, r1
    1de2:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <turnOffPWM>

	out = portOutputRegister(port);
    1de6:	ec 2f       	mov	r30, r28
    1de8:	f0 e0       	ldi	r31, 0x00	; 0
    1dea:	ee 0f       	add	r30, r30
    1dec:	ff 1f       	adc	r31, r31
    1dee:	ef 5b       	subi	r30, 0xBF	; 191
    1df0:	fd 4f       	sbci	r31, 0xFD	; 253
    1df2:	a5 91       	lpm	r26, Z+
    1df4:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
    1df6:	8f b7       	in	r24, 0x3f	; 63
	cli();
    1df8:	f8 94       	cli

	if (val == LOW) {
    1dfa:	d1 11       	cpse	r29, r1
    1dfc:	06 c0       	rjmp	.+12     	; 0x1e0a <digitalWrite+0x52>
		*out &= ~bit;
    1dfe:	9c 91       	ld	r25, X
    1e00:	e1 2f       	mov	r30, r17
    1e02:	e0 95       	com	r30
    1e04:	e9 23       	and	r30, r25
    1e06:	ec 93       	st	X, r30
    1e08:	03 c0       	rjmp	.+6      	; 0x1e10 <digitalWrite+0x58>
	} else {
		*out |= bit;
    1e0a:	ec 91       	ld	r30, X
    1e0c:	e1 2b       	or	r30, r17
    1e0e:	ec 93       	st	X, r30
	}

	SREG = oldSREG;
    1e10:	8f bf       	out	0x3f, r24	; 63
}
    1e12:	df 91       	pop	r29
    1e14:	cf 91       	pop	r28
    1e16:	1f 91       	pop	r17
    1e18:	08 95       	ret

00001e1a <digitalRead>:

int digitalRead(uint8_t pin)
{
    1e1a:	cf 93       	push	r28
    1e1c:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    1e1e:	28 2f       	mov	r18, r24
    1e20:	30 e0       	ldi	r19, 0x00	; 0
    1e22:	f9 01       	movw	r30, r18
    1e24:	e5 50       	subi	r30, 0x05	; 5
    1e26:	fe 4f       	sbci	r31, 0xFE	; 254
    1e28:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    1e2a:	f9 01       	movw	r30, r18
    1e2c:	e1 5f       	subi	r30, 0xF1	; 241
    1e2e:	fd 4f       	sbci	r31, 0xFD	; 253
    1e30:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
    1e32:	f9 01       	movw	r30, r18
    1e34:	ed 5d       	subi	r30, 0xDD	; 221
    1e36:	fd 4f       	sbci	r31, 0xFD	; 253
    1e38:	c4 91       	lpm	r28, Z

	if (port == NOT_A_PIN) return LOW;
    1e3a:	cc 23       	and	r28, r28
    1e3c:	91 f0       	breq	.+36     	; 0x1e62 <digitalRead+0x48>

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    1e3e:	81 11       	cpse	r24, r1
    1e40:	0e 94 6e 0e 	call	0x1cdc	; 0x1cdc <turnOffPWM>

	if (*portInputRegister(port) & bit) return HIGH;
    1e44:	ec 2f       	mov	r30, r28
    1e46:	f0 e0       	ldi	r31, 0x00	; 0
    1e48:	ee 0f       	add	r30, r30
    1e4a:	ff 1f       	adc	r31, r31
    1e4c:	e9 5c       	subi	r30, 0xC9	; 201
    1e4e:	fd 4f       	sbci	r31, 0xFD	; 253
    1e50:	a5 91       	lpm	r26, Z+
    1e52:	b4 91       	lpm	r27, Z
    1e54:	ec 91       	ld	r30, X
    1e56:	ed 23       	and	r30, r29
    1e58:	81 e0       	ldi	r24, 0x01	; 1
    1e5a:	90 e0       	ldi	r25, 0x00	; 0
    1e5c:	21 f4       	brne	.+8      	; 0x1e66 <digitalRead+0x4c>
    1e5e:	80 e0       	ldi	r24, 0x00	; 0
    1e60:	02 c0       	rjmp	.+4      	; 0x1e66 <digitalRead+0x4c>
{
	uint8_t timer = digitalPinToTimer(pin);
	uint8_t bit = digitalPinToBitMask(pin);
	uint8_t port = digitalPinToPort(pin);

	if (port == NOT_A_PIN) return LOW;
    1e62:	80 e0       	ldi	r24, 0x00	; 0
    1e64:	90 e0       	ldi	r25, 0x00	; 0
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);

	if (*portInputRegister(port) & bit) return HIGH;
	return LOW;
}
    1e66:	df 91       	pop	r29
    1e68:	cf 91       	pop	r28
    1e6a:	08 95       	ret

00001e6c <_ZN6StringD1Ev>:
	char *end = buffer + len - 1;
	while (isspace(*end) && end >= begin) end--;
	len = end + 1 - begin;
	if (begin > buffer) memcpy(buffer, begin, len);
	buffer[len] = 0;
}
    1e6c:	fc 01       	movw	r30, r24
    1e6e:	80 81       	ld	r24, Z
    1e70:	91 81       	ldd	r25, Z+1	; 0x01
    1e72:	0e 94 f0 13 	call	0x27e0	; 0x27e0 <free>
    1e76:	08 95       	ret

00001e78 <_ZN6String10invalidateEv>:
    1e78:	cf 93       	push	r28
    1e7a:	df 93       	push	r29
    1e7c:	ec 01       	movw	r28, r24
    1e7e:	88 81       	ld	r24, Y
    1e80:	99 81       	ldd	r25, Y+1	; 0x01
    1e82:	00 97       	sbiw	r24, 0x00	; 0
    1e84:	11 f0       	breq	.+4      	; 0x1e8a <_ZN6String10invalidateEv+0x12>
    1e86:	0e 94 f0 13 	call	0x27e0	; 0x27e0 <free>
    1e8a:	19 82       	std	Y+1, r1	; 0x01
    1e8c:	18 82       	st	Y, r1
    1e8e:	1d 82       	std	Y+5, r1	; 0x05
    1e90:	1c 82       	std	Y+4, r1	; 0x04
    1e92:	1b 82       	std	Y+3, r1	; 0x03
    1e94:	1a 82       	std	Y+2, r1	; 0x02
    1e96:	df 91       	pop	r29
    1e98:	cf 91       	pop	r28
    1e9a:	08 95       	ret

00001e9c <_ZN6String12changeBufferEj>:
    1e9c:	0f 93       	push	r16
    1e9e:	1f 93       	push	r17
    1ea0:	cf 93       	push	r28
    1ea2:	df 93       	push	r29
    1ea4:	ec 01       	movw	r28, r24
    1ea6:	8b 01       	movw	r16, r22
    1ea8:	6f 5f       	subi	r22, 0xFF	; 255
    1eaa:	7f 4f       	sbci	r23, 0xFF	; 255
    1eac:	88 81       	ld	r24, Y
    1eae:	99 81       	ldd	r25, Y+1	; 0x01
    1eb0:	0e 94 88 14 	call	0x2910	; 0x2910 <realloc>
    1eb4:	00 97       	sbiw	r24, 0x00	; 0
    1eb6:	31 f0       	breq	.+12     	; 0x1ec4 <_ZN6String12changeBufferEj+0x28>
    1eb8:	99 83       	std	Y+1, r25	; 0x01
    1eba:	88 83       	st	Y, r24
    1ebc:	1b 83       	std	Y+3, r17	; 0x03
    1ebe:	0a 83       	std	Y+2, r16	; 0x02
    1ec0:	81 e0       	ldi	r24, 0x01	; 1
    1ec2:	01 c0       	rjmp	.+2      	; 0x1ec6 <_ZN6String12changeBufferEj+0x2a>
    1ec4:	80 e0       	ldi	r24, 0x00	; 0
    1ec6:	df 91       	pop	r29
    1ec8:	cf 91       	pop	r28
    1eca:	1f 91       	pop	r17
    1ecc:	0f 91       	pop	r16
    1ece:	08 95       	ret

00001ed0 <_ZN6String7reserveEj>:
    1ed0:	cf 93       	push	r28
    1ed2:	df 93       	push	r29
    1ed4:	fc 01       	movw	r30, r24
    1ed6:	20 81       	ld	r18, Z
    1ed8:	31 81       	ldd	r19, Z+1	; 0x01
    1eda:	23 2b       	or	r18, r19
    1edc:	29 f0       	breq	.+10     	; 0x1ee8 <_ZN6String7reserveEj+0x18>
    1ede:	22 81       	ldd	r18, Z+2	; 0x02
    1ee0:	33 81       	ldd	r19, Z+3	; 0x03
    1ee2:	26 17       	cp	r18, r22
    1ee4:	37 07       	cpc	r19, r23
    1ee6:	70 f4       	brcc	.+28     	; 0x1f04 <_ZN6String7reserveEj+0x34>
    1ee8:	ec 01       	movw	r28, r24
    1eea:	0e 94 4e 0f 	call	0x1e9c	; 0x1e9c <_ZN6String12changeBufferEj>
    1eee:	88 23       	and	r24, r24
    1ef0:	61 f0       	breq	.+24     	; 0x1f0a <_ZN6String7reserveEj+0x3a>
    1ef2:	8c 81       	ldd	r24, Y+4	; 0x04
    1ef4:	9d 81       	ldd	r25, Y+5	; 0x05
    1ef6:	89 2b       	or	r24, r25
    1ef8:	39 f4       	brne	.+14     	; 0x1f08 <_ZN6String7reserveEj+0x38>
    1efa:	e8 81       	ld	r30, Y
    1efc:	f9 81       	ldd	r31, Y+1	; 0x01
    1efe:	10 82       	st	Z, r1
    1f00:	81 e0       	ldi	r24, 0x01	; 1
    1f02:	03 c0       	rjmp	.+6      	; 0x1f0a <_ZN6String7reserveEj+0x3a>
    1f04:	81 e0       	ldi	r24, 0x01	; 1
    1f06:	01 c0       	rjmp	.+2      	; 0x1f0a <_ZN6String7reserveEj+0x3a>
    1f08:	81 e0       	ldi	r24, 0x01	; 1
    1f0a:	df 91       	pop	r29
    1f0c:	cf 91       	pop	r28
    1f0e:	08 95       	ret

00001f10 <_ZN6String4copyEPKcj>:
    1f10:	ef 92       	push	r14
    1f12:	ff 92       	push	r15
    1f14:	0f 93       	push	r16
    1f16:	1f 93       	push	r17
    1f18:	cf 93       	push	r28
    1f1a:	df 93       	push	r29
    1f1c:	ec 01       	movw	r28, r24
    1f1e:	7b 01       	movw	r14, r22
    1f20:	8a 01       	movw	r16, r20
    1f22:	ba 01       	movw	r22, r20
    1f24:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <_ZN6String7reserveEj>
    1f28:	81 11       	cpse	r24, r1
    1f2a:	04 c0       	rjmp	.+8      	; 0x1f34 <_ZN6String4copyEPKcj+0x24>
    1f2c:	ce 01       	movw	r24, r28
    1f2e:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <_ZN6String10invalidateEv>
    1f32:	07 c0       	rjmp	.+14     	; 0x1f42 <_ZN6String4copyEPKcj+0x32>
    1f34:	1d 83       	std	Y+5, r17	; 0x05
    1f36:	0c 83       	std	Y+4, r16	; 0x04
    1f38:	b7 01       	movw	r22, r14
    1f3a:	88 81       	ld	r24, Y
    1f3c:	99 81       	ldd	r25, Y+1	; 0x01
    1f3e:	0e 94 a6 15 	call	0x2b4c	; 0x2b4c <strcpy>
    1f42:	ce 01       	movw	r24, r28
    1f44:	df 91       	pop	r29
    1f46:	cf 91       	pop	r28
    1f48:	1f 91       	pop	r17
    1f4a:	0f 91       	pop	r16
    1f4c:	ff 90       	pop	r15
    1f4e:	ef 90       	pop	r14
    1f50:	08 95       	ret

00001f52 <_ZN6StringC1EPKc>:
    1f52:	fc 01       	movw	r30, r24
    1f54:	11 82       	std	Z+1, r1	; 0x01
    1f56:	10 82       	st	Z, r1
    1f58:	13 82       	std	Z+3, r1	; 0x03
    1f5a:	12 82       	std	Z+2, r1	; 0x02
    1f5c:	15 82       	std	Z+5, r1	; 0x05
    1f5e:	14 82       	std	Z+4, r1	; 0x04
    1f60:	61 15       	cp	r22, r1
    1f62:	71 05       	cpc	r23, r1
    1f64:	51 f0       	breq	.+20     	; 0x1f7a <_ZN6StringC1EPKc+0x28>
    1f66:	fb 01       	movw	r30, r22
    1f68:	01 90       	ld	r0, Z+
    1f6a:	00 20       	and	r0, r0
    1f6c:	e9 f7       	brne	.-6      	; 0x1f68 <_ZN6StringC1EPKc+0x16>
    1f6e:	31 97       	sbiw	r30, 0x01	; 1
    1f70:	af 01       	movw	r20, r30
    1f72:	46 1b       	sub	r20, r22
    1f74:	57 0b       	sbc	r21, r23
    1f76:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <_ZN6String4copyEPKcj>
    1f7a:	08 95       	ret

00001f7c <_ZN6StringaSERKS_>:
    1f7c:	cf 93       	push	r28
    1f7e:	df 93       	push	r29
    1f80:	ec 01       	movw	r28, r24
    1f82:	fb 01       	movw	r30, r22
    1f84:	86 17       	cp	r24, r22
    1f86:	97 07       	cpc	r25, r23
    1f88:	61 f0       	breq	.+24     	; 0x1fa2 <_ZN6StringaSERKS_+0x26>
    1f8a:	60 81       	ld	r22, Z
    1f8c:	71 81       	ldd	r23, Z+1	; 0x01
    1f8e:	61 15       	cp	r22, r1
    1f90:	71 05       	cpc	r23, r1
    1f92:	29 f0       	breq	.+10     	; 0x1f9e <_ZN6StringaSERKS_+0x22>
    1f94:	44 81       	ldd	r20, Z+4	; 0x04
    1f96:	55 81       	ldd	r21, Z+5	; 0x05
    1f98:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <_ZN6String4copyEPKcj>
    1f9c:	02 c0       	rjmp	.+4      	; 0x1fa2 <_ZN6StringaSERKS_+0x26>
    1f9e:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <_ZN6String10invalidateEv>
    1fa2:	ce 01       	movw	r24, r28
    1fa4:	df 91       	pop	r29
    1fa6:	cf 91       	pop	r28
    1fa8:	08 95       	ret

00001faa <_ZN6StringaSEPKc>:
    1faa:	cf 93       	push	r28
    1fac:	df 93       	push	r29
    1fae:	ec 01       	movw	r28, r24
    1fb0:	61 15       	cp	r22, r1
    1fb2:	71 05       	cpc	r23, r1
    1fb4:	59 f0       	breq	.+22     	; 0x1fcc <_ZN6StringaSEPKc+0x22>
    1fb6:	fb 01       	movw	r30, r22
    1fb8:	01 90       	ld	r0, Z+
    1fba:	00 20       	and	r0, r0
    1fbc:	e9 f7       	brne	.-6      	; 0x1fb8 <_ZN6StringaSEPKc+0xe>
    1fbe:	31 97       	sbiw	r30, 0x01	; 1
    1fc0:	af 01       	movw	r20, r30
    1fc2:	46 1b       	sub	r20, r22
    1fc4:	57 0b       	sbc	r21, r23
    1fc6:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <_ZN6String4copyEPKcj>
    1fca:	02 c0       	rjmp	.+4      	; 0x1fd0 <_ZN6StringaSEPKc+0x26>
    1fcc:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <_ZN6String10invalidateEv>
    1fd0:	ce 01       	movw	r24, r28
    1fd2:	df 91       	pop	r29
    1fd4:	cf 91       	pop	r28
    1fd6:	08 95       	ret

00001fd8 <_ZN6String6concatEPKcj>:
    1fd8:	ef 92       	push	r14
    1fda:	ff 92       	push	r15
    1fdc:	0f 93       	push	r16
    1fde:	1f 93       	push	r17
    1fe0:	cf 93       	push	r28
    1fe2:	df 93       	push	r29
    1fe4:	fc 01       	movw	r30, r24
    1fe6:	24 81       	ldd	r18, Z+4	; 0x04
    1fe8:	35 81       	ldd	r19, Z+5	; 0x05
    1fea:	61 15       	cp	r22, r1
    1fec:	71 05       	cpc	r23, r1
    1fee:	d1 f0       	breq	.+52     	; 0x2024 <_ZN6String6concatEPKcj+0x4c>
    1ff0:	41 15       	cp	r20, r1
    1ff2:	51 05       	cpc	r21, r1
    1ff4:	c9 f0       	breq	.+50     	; 0x2028 <_ZN6String6concatEPKcj+0x50>
    1ff6:	8b 01       	movw	r16, r22
    1ff8:	ec 01       	movw	r28, r24
    1ffa:	7a 01       	movw	r14, r20
    1ffc:	e2 0e       	add	r14, r18
    1ffe:	f3 1e       	adc	r15, r19
    2000:	b7 01       	movw	r22, r14
    2002:	0e 94 68 0f 	call	0x1ed0	; 0x1ed0 <_ZN6String7reserveEj>
    2006:	88 23       	and	r24, r24
    2008:	81 f0       	breq	.+32     	; 0x202a <_ZN6String6concatEPKcj+0x52>
    200a:	28 81       	ld	r18, Y
    200c:	39 81       	ldd	r19, Y+1	; 0x01
    200e:	8c 81       	ldd	r24, Y+4	; 0x04
    2010:	9d 81       	ldd	r25, Y+5	; 0x05
    2012:	b8 01       	movw	r22, r16
    2014:	82 0f       	add	r24, r18
    2016:	93 1f       	adc	r25, r19
    2018:	0e 94 a6 15 	call	0x2b4c	; 0x2b4c <strcpy>
    201c:	fd 82       	std	Y+5, r15	; 0x05
    201e:	ec 82       	std	Y+4, r14	; 0x04
    2020:	81 e0       	ldi	r24, 0x01	; 1
    2022:	03 c0       	rjmp	.+6      	; 0x202a <_ZN6String6concatEPKcj+0x52>
    2024:	80 e0       	ldi	r24, 0x00	; 0
    2026:	01 c0       	rjmp	.+2      	; 0x202a <_ZN6String6concatEPKcj+0x52>
    2028:	81 e0       	ldi	r24, 0x01	; 1
    202a:	df 91       	pop	r29
    202c:	cf 91       	pop	r28
    202e:	1f 91       	pop	r17
    2030:	0f 91       	pop	r16
    2032:	ff 90       	pop	r15
    2034:	ef 90       	pop	r14
    2036:	08 95       	ret

00002038 <_ZN6String6concatEc>:
    2038:	cf 93       	push	r28
    203a:	df 93       	push	r29
    203c:	00 d0       	rcall	.+0      	; 0x203e <_ZN6String6concatEc+0x6>
    203e:	cd b7       	in	r28, 0x3d	; 61
    2040:	de b7       	in	r29, 0x3e	; 62
    2042:	69 83       	std	Y+1, r22	; 0x01
    2044:	1a 82       	std	Y+2, r1	; 0x02
    2046:	41 e0       	ldi	r20, 0x01	; 1
    2048:	50 e0       	ldi	r21, 0x00	; 0
    204a:	be 01       	movw	r22, r28
    204c:	6f 5f       	subi	r22, 0xFF	; 255
    204e:	7f 4f       	sbci	r23, 0xFF	; 255
    2050:	0e 94 ec 0f 	call	0x1fd8	; 0x1fd8 <_ZN6String6concatEPKcj>
    2054:	0f 90       	pop	r0
    2056:	0f 90       	pop	r0
    2058:	df 91       	pop	r29
    205a:	cf 91       	pop	r28
    205c:	08 95       	ret

0000205e <_ZNK6String6equalsEPKc>:
    205e:	dc 01       	movw	r26, r24
    2060:	14 96       	adiw	r26, 0x04	; 4
    2062:	2d 91       	ld	r18, X+
    2064:	3c 91       	ld	r19, X
    2066:	15 97       	sbiw	r26, 0x05	; 5
    2068:	23 2b       	or	r18, r19
    206a:	61 f4       	brne	.+24     	; 0x2084 <_ZNK6String6equalsEPKc+0x26>
    206c:	61 15       	cp	r22, r1
    206e:	71 05       	cpc	r23, r1
    2070:	39 f0       	breq	.+14     	; 0x2080 <_ZNK6String6equalsEPKc+0x22>
    2072:	21 e0       	ldi	r18, 0x01	; 1
    2074:	fb 01       	movw	r30, r22
    2076:	80 81       	ld	r24, Z
    2078:	88 23       	and	r24, r24
    207a:	c9 f0       	breq	.+50     	; 0x20ae <_ZNK6String6equalsEPKc+0x50>
    207c:	20 e0       	ldi	r18, 0x00	; 0
    207e:	17 c0       	rjmp	.+46     	; 0x20ae <_ZNK6String6equalsEPKc+0x50>
    2080:	21 e0       	ldi	r18, 0x01	; 1
    2082:	15 c0       	rjmp	.+42     	; 0x20ae <_ZNK6String6equalsEPKc+0x50>
    2084:	61 15       	cp	r22, r1
    2086:	71 05       	cpc	r23, r1
    2088:	49 f4       	brne	.+18     	; 0x209c <_ZNK6String6equalsEPKc+0x3e>
    208a:	dc 01       	movw	r26, r24
    208c:	ed 91       	ld	r30, X+
    208e:	fc 91       	ld	r31, X
    2090:	21 e0       	ldi	r18, 0x01	; 1
    2092:	80 81       	ld	r24, Z
    2094:	88 23       	and	r24, r24
    2096:	59 f0       	breq	.+22     	; 0x20ae <_ZNK6String6equalsEPKc+0x50>
    2098:	20 e0       	ldi	r18, 0x00	; 0
    209a:	09 c0       	rjmp	.+18     	; 0x20ae <_ZNK6String6equalsEPKc+0x50>
    209c:	fc 01       	movw	r30, r24
    209e:	80 81       	ld	r24, Z
    20a0:	91 81       	ldd	r25, Z+1	; 0x01
    20a2:	0e 94 9d 15 	call	0x2b3a	; 0x2b3a <strcmp>
    20a6:	21 e0       	ldi	r18, 0x01	; 1
    20a8:	89 2b       	or	r24, r25
    20aa:	09 f0       	breq	.+2      	; 0x20ae <_ZNK6String6equalsEPKc+0x50>
    20ac:	20 e0       	ldi	r18, 0x00	; 0
    20ae:	82 2f       	mov	r24, r18
    20b0:	08 95       	ret

000020b2 <_ZNK6String7indexOfEcj>:
    20b2:	cf 93       	push	r28
    20b4:	df 93       	push	r29
    20b6:	fc 01       	movw	r30, r24
    20b8:	24 81       	ldd	r18, Z+4	; 0x04
    20ba:	35 81       	ldd	r19, Z+5	; 0x05
    20bc:	42 17       	cp	r20, r18
    20be:	53 07       	cpc	r21, r19
    20c0:	68 f4       	brcc	.+26     	; 0x20dc <_ZNK6String7indexOfEcj+0x2a>
    20c2:	c0 81       	ld	r28, Z
    20c4:	d1 81       	ldd	r29, Z+1	; 0x01
    20c6:	70 e0       	ldi	r23, 0x00	; 0
    20c8:	ce 01       	movw	r24, r28
    20ca:	84 0f       	add	r24, r20
    20cc:	95 1f       	adc	r25, r21
    20ce:	0e 94 92 15 	call	0x2b24	; 0x2b24 <strchr>
    20d2:	00 97       	sbiw	r24, 0x00	; 0
    20d4:	31 f0       	breq	.+12     	; 0x20e2 <_ZNK6String7indexOfEcj+0x30>
    20d6:	8c 1b       	sub	r24, r28
    20d8:	9d 0b       	sbc	r25, r29
    20da:	05 c0       	rjmp	.+10     	; 0x20e6 <_ZNK6String7indexOfEcj+0x34>
    20dc:	8f ef       	ldi	r24, 0xFF	; 255
    20de:	9f ef       	ldi	r25, 0xFF	; 255
    20e0:	02 c0       	rjmp	.+4      	; 0x20e6 <_ZNK6String7indexOfEcj+0x34>
    20e2:	8f ef       	ldi	r24, 0xFF	; 255
    20e4:	9f ef       	ldi	r25, 0xFF	; 255
    20e6:	df 91       	pop	r29
    20e8:	cf 91       	pop	r28
    20ea:	08 95       	ret

000020ec <_ZNK6String7indexOfEc>:
    20ec:	40 e0       	ldi	r20, 0x00	; 0
    20ee:	50 e0       	ldi	r21, 0x00	; 0
    20f0:	0e 94 59 10 	call	0x20b2	; 0x20b2 <_ZNK6String7indexOfEcj>
    20f4:	08 95       	ret

000020f6 <_ZNK6String7indexOfERKS_j>:
    20f6:	cf 93       	push	r28
    20f8:	df 93       	push	r29
    20fa:	fc 01       	movw	r30, r24
    20fc:	24 81       	ldd	r18, Z+4	; 0x04
    20fe:	35 81       	ldd	r19, Z+5	; 0x05
    2100:	42 17       	cp	r20, r18
    2102:	53 07       	cpc	r21, r19
    2104:	80 f4       	brcc	.+32     	; 0x2126 <_ZNK6String7indexOfERKS_j+0x30>
    2106:	fb 01       	movw	r30, r22
    2108:	dc 01       	movw	r26, r24
    210a:	cd 91       	ld	r28, X+
    210c:	dc 91       	ld	r29, X
    210e:	60 81       	ld	r22, Z
    2110:	71 81       	ldd	r23, Z+1	; 0x01
    2112:	ce 01       	movw	r24, r28
    2114:	84 0f       	add	r24, r20
    2116:	95 1f       	adc	r25, r21
    2118:	0e 94 ad 15 	call	0x2b5a	; 0x2b5a <strstr>
    211c:	00 97       	sbiw	r24, 0x00	; 0
    211e:	31 f0       	breq	.+12     	; 0x212c <_ZNK6String7indexOfERKS_j+0x36>
    2120:	8c 1b       	sub	r24, r28
    2122:	9d 0b       	sbc	r25, r29
    2124:	05 c0       	rjmp	.+10     	; 0x2130 <_ZNK6String7indexOfERKS_j+0x3a>
    2126:	8f ef       	ldi	r24, 0xFF	; 255
    2128:	9f ef       	ldi	r25, 0xFF	; 255
    212a:	02 c0       	rjmp	.+4      	; 0x2130 <_ZNK6String7indexOfERKS_j+0x3a>
    212c:	8f ef       	ldi	r24, 0xFF	; 255
    212e:	9f ef       	ldi	r25, 0xFF	; 255
    2130:	df 91       	pop	r29
    2132:	cf 91       	pop	r28
    2134:	08 95       	ret

00002136 <_ZNK6String7indexOfERKS_>:
    2136:	40 e0       	ldi	r20, 0x00	; 0
    2138:	50 e0       	ldi	r21, 0x00	; 0
    213a:	0e 94 7b 10 	call	0x20f6	; 0x20f6 <_ZNK6String7indexOfERKS_j>
    213e:	08 95       	ret

00002140 <_ZNK6String9substringEjj>:
    2140:	bf 92       	push	r11
    2142:	cf 92       	push	r12
    2144:	df 92       	push	r13
    2146:	ef 92       	push	r14
    2148:	ff 92       	push	r15
    214a:	0f 93       	push	r16
    214c:	1f 93       	push	r17
    214e:	cf 93       	push	r28
    2150:	df 93       	push	r29
    2152:	7c 01       	movw	r14, r24
    2154:	6b 01       	movw	r12, r22
    2156:	8a 01       	movw	r16, r20
    2158:	e9 01       	movw	r28, r18
    215a:	24 17       	cp	r18, r20
    215c:	35 07       	cpc	r19, r21
    215e:	20 f4       	brcc	.+8      	; 0x2168 <_ZNK6String9substringEjj+0x28>
    2160:	81 2f       	mov	r24, r17
    2162:	89 01       	movw	r16, r18
    2164:	c4 2f       	mov	r28, r20
    2166:	d8 2f       	mov	r29, r24
    2168:	69 e5       	ldi	r22, 0x59	; 89
    216a:	71 e0       	ldi	r23, 0x01	; 1
    216c:	c7 01       	movw	r24, r14
    216e:	0e 94 a9 0f 	call	0x1f52	; 0x1f52 <_ZN6StringC1EPKc>
    2172:	d6 01       	movw	r26, r12
    2174:	14 96       	adiw	r26, 0x04	; 4
    2176:	8d 91       	ld	r24, X+
    2178:	9c 91       	ld	r25, X
    217a:	15 97       	sbiw	r26, 0x05	; 5
    217c:	08 17       	cp	r16, r24
    217e:	19 07       	cpc	r17, r25
    2180:	d0 f4       	brcc	.+52     	; 0x21b6 <_ZNK6String9substringEjj+0x76>
    2182:	8c 17       	cp	r24, r28
    2184:	9d 07       	cpc	r25, r29
    2186:	08 f4       	brcc	.+2      	; 0x218a <_ZNK6String9substringEjj+0x4a>
    2188:	ec 01       	movw	r28, r24
    218a:	d6 01       	movw	r26, r12
    218c:	ed 91       	ld	r30, X+
    218e:	fc 91       	ld	r31, X
    2190:	11 97       	sbiw	r26, 0x01	; 1
    2192:	ec 0f       	add	r30, r28
    2194:	fd 1f       	adc	r31, r29
    2196:	b0 80       	ld	r11, Z
    2198:	10 82       	st	Z, r1
    219a:	4d 91       	ld	r20, X+
    219c:	5c 91       	ld	r21, X
    219e:	ba 01       	movw	r22, r20
    21a0:	60 0f       	add	r22, r16
    21a2:	71 1f       	adc	r23, r17
    21a4:	c7 01       	movw	r24, r14
    21a6:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <_ZN6StringaSEPKc>
    21aa:	f6 01       	movw	r30, r12
    21ac:	80 81       	ld	r24, Z
    21ae:	91 81       	ldd	r25, Z+1	; 0x01
    21b0:	c8 0f       	add	r28, r24
    21b2:	d9 1f       	adc	r29, r25
    21b4:	b8 82       	st	Y, r11
    21b6:	c7 01       	movw	r24, r14
    21b8:	df 91       	pop	r29
    21ba:	cf 91       	pop	r28
    21bc:	1f 91       	pop	r17
    21be:	0f 91       	pop	r16
    21c0:	ff 90       	pop	r15
    21c2:	ef 90       	pop	r14
    21c4:	df 90       	pop	r13
    21c6:	cf 90       	pop	r12
    21c8:	bf 90       	pop	r11
    21ca:	08 95       	ret

000021cc <_ZN6String11toLowerCaseEv>:
    21cc:	cf 93       	push	r28
    21ce:	df 93       	push	r29
    21d0:	fc 01       	movw	r30, r24
    21d2:	c0 81       	ld	r28, Z
    21d4:	d1 81       	ldd	r29, Z+1	; 0x01
    21d6:	20 97       	sbiw	r28, 0x00	; 0
    21d8:	51 f0       	breq	.+20     	; 0x21ee <_ZN6String11toLowerCaseEv+0x22>
    21da:	88 81       	ld	r24, Y
    21dc:	88 23       	and	r24, r24
    21de:	39 f0       	breq	.+14     	; 0x21ee <_ZN6String11toLowerCaseEv+0x22>
    21e0:	90 e0       	ldi	r25, 0x00	; 0
    21e2:	0e 94 79 15 	call	0x2af2	; 0x2af2 <tolower>
    21e6:	89 93       	st	Y+, r24
    21e8:	88 81       	ld	r24, Y
    21ea:	81 11       	cpse	r24, r1
    21ec:	f9 cf       	rjmp	.-14     	; 0x21e0 <_ZN6String11toLowerCaseEv+0x14>
    21ee:	df 91       	pop	r29
    21f0:	cf 91       	pop	r28
    21f2:	08 95       	ret

000021f4 <_ZN6String11toUpperCaseEv>:
    21f4:	cf 93       	push	r28
    21f6:	df 93       	push	r29
    21f8:	fc 01       	movw	r30, r24
    21fa:	c0 81       	ld	r28, Z
    21fc:	d1 81       	ldd	r29, Z+1	; 0x01
    21fe:	20 97       	sbiw	r28, 0x00	; 0
    2200:	51 f0       	breq	.+20     	; 0x2216 <_ZN6String11toUpperCaseEv+0x22>
    2202:	88 81       	ld	r24, Y
    2204:	88 23       	and	r24, r24
    2206:	39 f0       	breq	.+14     	; 0x2216 <_ZN6String11toUpperCaseEv+0x22>
    2208:	90 e0       	ldi	r25, 0x00	; 0
    220a:	0e 94 81 15 	call	0x2b02	; 0x2b02 <toupper>
    220e:	89 93       	st	Y+, r24
    2210:	88 81       	ld	r24, Y
    2212:	81 11       	cpse	r24, r1
    2214:	f9 cf       	rjmp	.-14     	; 0x2208 <_ZN6String11toUpperCaseEv+0x14>
    2216:	df 91       	pop	r29
    2218:	cf 91       	pop	r28
    221a:	08 95       	ret

0000221c <_ZNK6String5toIntEv>:
/*  Parsing / Conversion                     */
/*********************************************/

long String::toInt(void) const
{
	if (buffer) return atol(buffer);
    221c:	fc 01       	movw	r30, r24
    221e:	80 81       	ld	r24, Z
    2220:	91 81       	ldd	r25, Z+1	; 0x01
    2222:	00 97       	sbiw	r24, 0x00	; 0
    2224:	19 f0       	breq	.+6      	; 0x222c <_ZNK6String5toIntEv+0x10>
    2226:	0e 94 52 15 	call	0x2aa4	; 0x2aa4 <atol>
    222a:	08 95       	ret
	return 0;
    222c:	60 e0       	ldi	r22, 0x00	; 0
    222e:	70 e0       	ldi	r23, 0x00	; 0
    2230:	cb 01       	movw	r24, r22
}
    2232:	08 95       	ret

00002234 <__udivmodsi4>:
    2234:	a1 e2       	ldi	r26, 0x21	; 33
    2236:	1a 2e       	mov	r1, r26
    2238:	aa 1b       	sub	r26, r26
    223a:	bb 1b       	sub	r27, r27
    223c:	fd 01       	movw	r30, r26
    223e:	0d c0       	rjmp	.+26     	; 0x225a <__udivmodsi4_ep>

00002240 <__udivmodsi4_loop>:
    2240:	aa 1f       	adc	r26, r26
    2242:	bb 1f       	adc	r27, r27
    2244:	ee 1f       	adc	r30, r30
    2246:	ff 1f       	adc	r31, r31
    2248:	a2 17       	cp	r26, r18
    224a:	b3 07       	cpc	r27, r19
    224c:	e4 07       	cpc	r30, r20
    224e:	f5 07       	cpc	r31, r21
    2250:	20 f0       	brcs	.+8      	; 0x225a <__udivmodsi4_ep>
    2252:	a2 1b       	sub	r26, r18
    2254:	b3 0b       	sbc	r27, r19
    2256:	e4 0b       	sbc	r30, r20
    2258:	f5 0b       	sbc	r31, r21

0000225a <__udivmodsi4_ep>:
    225a:	66 1f       	adc	r22, r22
    225c:	77 1f       	adc	r23, r23
    225e:	88 1f       	adc	r24, r24
    2260:	99 1f       	adc	r25, r25
    2262:	1a 94       	dec	r1
    2264:	69 f7       	brne	.-38     	; 0x2240 <__udivmodsi4_loop>
    2266:	60 95       	com	r22
    2268:	70 95       	com	r23
    226a:	80 95       	com	r24
    226c:	90 95       	com	r25
    226e:	9b 01       	movw	r18, r22
    2270:	ac 01       	movw	r20, r24
    2272:	bd 01       	movw	r22, r26
    2274:	cf 01       	movw	r24, r30
    2276:	08 95       	ret

00002278 <__tablejump2__>:
    2278:	ee 0f       	add	r30, r30
    227a:	ff 1f       	adc	r31, r31
    227c:	05 90       	lpm	r0, Z+
    227e:	f4 91       	lpm	r31, Z
    2280:	e0 2d       	mov	r30, r0
    2282:	09 94       	ijmp

00002284 <__usmulhisi3>:
    2284:	0e 94 49 11 	call	0x2292	; 0x2292 <__umulhisi3>

00002288 <__usmulhisi3_tail>:
    2288:	b7 ff       	sbrs	r27, 7
    228a:	08 95       	ret
    228c:	82 1b       	sub	r24, r18
    228e:	93 0b       	sbc	r25, r19
    2290:	08 95       	ret

00002292 <__umulhisi3>:
    2292:	a2 9f       	mul	r26, r18
    2294:	b0 01       	movw	r22, r0
    2296:	b3 9f       	mul	r27, r19
    2298:	c0 01       	movw	r24, r0
    229a:	a3 9f       	mul	r26, r19
    229c:	70 0d       	add	r23, r0
    229e:	81 1d       	adc	r24, r1
    22a0:	11 24       	eor	r1, r1
    22a2:	91 1d       	adc	r25, r1
    22a4:	b2 9f       	mul	r27, r18
    22a6:	70 0d       	add	r23, r0
    22a8:	81 1d       	adc	r24, r1
    22aa:	11 24       	eor	r1, r1
    22ac:	91 1d       	adc	r25, r1
    22ae:	08 95       	ret

000022b0 <__subsf3>:
    22b0:	50 58       	subi	r21, 0x80	; 128

000022b2 <__addsf3>:
    22b2:	bb 27       	eor	r27, r27
    22b4:	aa 27       	eor	r26, r26
    22b6:	0e 94 70 11 	call	0x22e0	; 0x22e0 <__addsf3x>
    22ba:	0c 94 b4 12 	jmp	0x2568	; 0x2568 <__fp_round>
    22be:	0e 94 a6 12 	call	0x254c	; 0x254c <__fp_pscA>
    22c2:	38 f0       	brcs	.+14     	; 0x22d2 <__addsf3+0x20>
    22c4:	0e 94 ad 12 	call	0x255a	; 0x255a <__fp_pscB>
    22c8:	20 f0       	brcs	.+8      	; 0x22d2 <__addsf3+0x20>
    22ca:	39 f4       	brne	.+14     	; 0x22da <__addsf3+0x28>
    22cc:	9f 3f       	cpi	r25, 0xFF	; 255
    22ce:	19 f4       	brne	.+6      	; 0x22d6 <__addsf3+0x24>
    22d0:	26 f4       	brtc	.+8      	; 0x22da <__addsf3+0x28>
    22d2:	0c 94 a3 12 	jmp	0x2546	; 0x2546 <__fp_nan>
    22d6:	0e f4       	brtc	.+2      	; 0x22da <__addsf3+0x28>
    22d8:	e0 95       	com	r30
    22da:	e7 fb       	bst	r30, 7
    22dc:	0c 94 9d 12 	jmp	0x253a	; 0x253a <__fp_inf>

000022e0 <__addsf3x>:
    22e0:	e9 2f       	mov	r30, r25
    22e2:	0e 94 c5 12 	call	0x258a	; 0x258a <__fp_split3>
    22e6:	58 f3       	brcs	.-42     	; 0x22be <__addsf3+0xc>
    22e8:	ba 17       	cp	r27, r26
    22ea:	62 07       	cpc	r22, r18
    22ec:	73 07       	cpc	r23, r19
    22ee:	84 07       	cpc	r24, r20
    22f0:	95 07       	cpc	r25, r21
    22f2:	20 f0       	brcs	.+8      	; 0x22fc <__addsf3x+0x1c>
    22f4:	79 f4       	brne	.+30     	; 0x2314 <__addsf3x+0x34>
    22f6:	a6 f5       	brtc	.+104    	; 0x2360 <__addsf3x+0x80>
    22f8:	0c 94 e7 12 	jmp	0x25ce	; 0x25ce <__fp_zero>
    22fc:	0e f4       	brtc	.+2      	; 0x2300 <__addsf3x+0x20>
    22fe:	e0 95       	com	r30
    2300:	0b 2e       	mov	r0, r27
    2302:	ba 2f       	mov	r27, r26
    2304:	a0 2d       	mov	r26, r0
    2306:	0b 01       	movw	r0, r22
    2308:	b9 01       	movw	r22, r18
    230a:	90 01       	movw	r18, r0
    230c:	0c 01       	movw	r0, r24
    230e:	ca 01       	movw	r24, r20
    2310:	a0 01       	movw	r20, r0
    2312:	11 24       	eor	r1, r1
    2314:	ff 27       	eor	r31, r31
    2316:	59 1b       	sub	r21, r25
    2318:	99 f0       	breq	.+38     	; 0x2340 <__addsf3x+0x60>
    231a:	59 3f       	cpi	r21, 0xF9	; 249
    231c:	50 f4       	brcc	.+20     	; 0x2332 <__addsf3x+0x52>
    231e:	50 3e       	cpi	r21, 0xE0	; 224
    2320:	68 f1       	brcs	.+90     	; 0x237c <__addsf3x+0x9c>
    2322:	1a 16       	cp	r1, r26
    2324:	f0 40       	sbci	r31, 0x00	; 0
    2326:	a2 2f       	mov	r26, r18
    2328:	23 2f       	mov	r18, r19
    232a:	34 2f       	mov	r19, r20
    232c:	44 27       	eor	r20, r20
    232e:	58 5f       	subi	r21, 0xF8	; 248
    2330:	f3 cf       	rjmp	.-26     	; 0x2318 <__addsf3x+0x38>
    2332:	46 95       	lsr	r20
    2334:	37 95       	ror	r19
    2336:	27 95       	ror	r18
    2338:	a7 95       	ror	r26
    233a:	f0 40       	sbci	r31, 0x00	; 0
    233c:	53 95       	inc	r21
    233e:	c9 f7       	brne	.-14     	; 0x2332 <__addsf3x+0x52>
    2340:	7e f4       	brtc	.+30     	; 0x2360 <__addsf3x+0x80>
    2342:	1f 16       	cp	r1, r31
    2344:	ba 0b       	sbc	r27, r26
    2346:	62 0b       	sbc	r22, r18
    2348:	73 0b       	sbc	r23, r19
    234a:	84 0b       	sbc	r24, r20
    234c:	ba f0       	brmi	.+46     	; 0x237c <__addsf3x+0x9c>
    234e:	91 50       	subi	r25, 0x01	; 1
    2350:	a1 f0       	breq	.+40     	; 0x237a <__addsf3x+0x9a>
    2352:	ff 0f       	add	r31, r31
    2354:	bb 1f       	adc	r27, r27
    2356:	66 1f       	adc	r22, r22
    2358:	77 1f       	adc	r23, r23
    235a:	88 1f       	adc	r24, r24
    235c:	c2 f7       	brpl	.-16     	; 0x234e <__addsf3x+0x6e>
    235e:	0e c0       	rjmp	.+28     	; 0x237c <__addsf3x+0x9c>
    2360:	ba 0f       	add	r27, r26
    2362:	62 1f       	adc	r22, r18
    2364:	73 1f       	adc	r23, r19
    2366:	84 1f       	adc	r24, r20
    2368:	48 f4       	brcc	.+18     	; 0x237c <__addsf3x+0x9c>
    236a:	87 95       	ror	r24
    236c:	77 95       	ror	r23
    236e:	67 95       	ror	r22
    2370:	b7 95       	ror	r27
    2372:	f7 95       	ror	r31
    2374:	9e 3f       	cpi	r25, 0xFE	; 254
    2376:	08 f0       	brcs	.+2      	; 0x237a <__addsf3x+0x9a>
    2378:	b0 cf       	rjmp	.-160    	; 0x22da <__addsf3+0x28>
    237a:	93 95       	inc	r25
    237c:	88 0f       	add	r24, r24
    237e:	08 f0       	brcs	.+2      	; 0x2382 <__addsf3x+0xa2>
    2380:	99 27       	eor	r25, r25
    2382:	ee 0f       	add	r30, r30
    2384:	97 95       	ror	r25
    2386:	87 95       	ror	r24
    2388:	08 95       	ret

0000238a <__cmpsf2>:
    238a:	0e 94 79 12 	call	0x24f2	; 0x24f2 <__fp_cmp>
    238e:	08 f4       	brcc	.+2      	; 0x2392 <__cmpsf2+0x8>
    2390:	81 e0       	ldi	r24, 0x01	; 1
    2392:	08 95       	ret

00002394 <__divsf3>:
    2394:	0e 94 de 11 	call	0x23bc	; 0x23bc <__divsf3x>
    2398:	0c 94 b4 12 	jmp	0x2568	; 0x2568 <__fp_round>
    239c:	0e 94 ad 12 	call	0x255a	; 0x255a <__fp_pscB>
    23a0:	58 f0       	brcs	.+22     	; 0x23b8 <__divsf3+0x24>
    23a2:	0e 94 a6 12 	call	0x254c	; 0x254c <__fp_pscA>
    23a6:	40 f0       	brcs	.+16     	; 0x23b8 <__divsf3+0x24>
    23a8:	29 f4       	brne	.+10     	; 0x23b4 <__divsf3+0x20>
    23aa:	5f 3f       	cpi	r21, 0xFF	; 255
    23ac:	29 f0       	breq	.+10     	; 0x23b8 <__divsf3+0x24>
    23ae:	0c 94 9d 12 	jmp	0x253a	; 0x253a <__fp_inf>
    23b2:	51 11       	cpse	r21, r1
    23b4:	0c 94 e8 12 	jmp	0x25d0	; 0x25d0 <__fp_szero>
    23b8:	0c 94 a3 12 	jmp	0x2546	; 0x2546 <__fp_nan>

000023bc <__divsf3x>:
    23bc:	0e 94 c5 12 	call	0x258a	; 0x258a <__fp_split3>
    23c0:	68 f3       	brcs	.-38     	; 0x239c <__divsf3+0x8>

000023c2 <__divsf3_pse>:
    23c2:	99 23       	and	r25, r25
    23c4:	b1 f3       	breq	.-20     	; 0x23b2 <__divsf3+0x1e>
    23c6:	55 23       	and	r21, r21
    23c8:	91 f3       	breq	.-28     	; 0x23ae <__divsf3+0x1a>
    23ca:	95 1b       	sub	r25, r21
    23cc:	55 0b       	sbc	r21, r21
    23ce:	bb 27       	eor	r27, r27
    23d0:	aa 27       	eor	r26, r26
    23d2:	62 17       	cp	r22, r18
    23d4:	73 07       	cpc	r23, r19
    23d6:	84 07       	cpc	r24, r20
    23d8:	38 f0       	brcs	.+14     	; 0x23e8 <__divsf3_pse+0x26>
    23da:	9f 5f       	subi	r25, 0xFF	; 255
    23dc:	5f 4f       	sbci	r21, 0xFF	; 255
    23de:	22 0f       	add	r18, r18
    23e0:	33 1f       	adc	r19, r19
    23e2:	44 1f       	adc	r20, r20
    23e4:	aa 1f       	adc	r26, r26
    23e6:	a9 f3       	breq	.-22     	; 0x23d2 <__divsf3_pse+0x10>
    23e8:	35 d0       	rcall	.+106    	; 0x2454 <__divsf3_pse+0x92>
    23ea:	0e 2e       	mov	r0, r30
    23ec:	3a f0       	brmi	.+14     	; 0x23fc <__divsf3_pse+0x3a>
    23ee:	e0 e8       	ldi	r30, 0x80	; 128
    23f0:	32 d0       	rcall	.+100    	; 0x2456 <__divsf3_pse+0x94>
    23f2:	91 50       	subi	r25, 0x01	; 1
    23f4:	50 40       	sbci	r21, 0x00	; 0
    23f6:	e6 95       	lsr	r30
    23f8:	00 1c       	adc	r0, r0
    23fa:	ca f7       	brpl	.-14     	; 0x23ee <__divsf3_pse+0x2c>
    23fc:	2b d0       	rcall	.+86     	; 0x2454 <__divsf3_pse+0x92>
    23fe:	fe 2f       	mov	r31, r30
    2400:	29 d0       	rcall	.+82     	; 0x2454 <__divsf3_pse+0x92>
    2402:	66 0f       	add	r22, r22
    2404:	77 1f       	adc	r23, r23
    2406:	88 1f       	adc	r24, r24
    2408:	bb 1f       	adc	r27, r27
    240a:	26 17       	cp	r18, r22
    240c:	37 07       	cpc	r19, r23
    240e:	48 07       	cpc	r20, r24
    2410:	ab 07       	cpc	r26, r27
    2412:	b0 e8       	ldi	r27, 0x80	; 128
    2414:	09 f0       	breq	.+2      	; 0x2418 <__divsf3_pse+0x56>
    2416:	bb 0b       	sbc	r27, r27
    2418:	80 2d       	mov	r24, r0
    241a:	bf 01       	movw	r22, r30
    241c:	ff 27       	eor	r31, r31
    241e:	93 58       	subi	r25, 0x83	; 131
    2420:	5f 4f       	sbci	r21, 0xFF	; 255
    2422:	3a f0       	brmi	.+14     	; 0x2432 <__divsf3_pse+0x70>
    2424:	9e 3f       	cpi	r25, 0xFE	; 254
    2426:	51 05       	cpc	r21, r1
    2428:	78 f0       	brcs	.+30     	; 0x2448 <__divsf3_pse+0x86>
    242a:	0c 94 9d 12 	jmp	0x253a	; 0x253a <__fp_inf>
    242e:	0c 94 e8 12 	jmp	0x25d0	; 0x25d0 <__fp_szero>
    2432:	5f 3f       	cpi	r21, 0xFF	; 255
    2434:	e4 f3       	brlt	.-8      	; 0x242e <__divsf3_pse+0x6c>
    2436:	98 3e       	cpi	r25, 0xE8	; 232
    2438:	d4 f3       	brlt	.-12     	; 0x242e <__divsf3_pse+0x6c>
    243a:	86 95       	lsr	r24
    243c:	77 95       	ror	r23
    243e:	67 95       	ror	r22
    2440:	b7 95       	ror	r27
    2442:	f7 95       	ror	r31
    2444:	9f 5f       	subi	r25, 0xFF	; 255
    2446:	c9 f7       	brne	.-14     	; 0x243a <__divsf3_pse+0x78>
    2448:	88 0f       	add	r24, r24
    244a:	91 1d       	adc	r25, r1
    244c:	96 95       	lsr	r25
    244e:	87 95       	ror	r24
    2450:	97 f9       	bld	r25, 7
    2452:	08 95       	ret
    2454:	e1 e0       	ldi	r30, 0x01	; 1
    2456:	66 0f       	add	r22, r22
    2458:	77 1f       	adc	r23, r23
    245a:	88 1f       	adc	r24, r24
    245c:	bb 1f       	adc	r27, r27
    245e:	62 17       	cp	r22, r18
    2460:	73 07       	cpc	r23, r19
    2462:	84 07       	cpc	r24, r20
    2464:	ba 07       	cpc	r27, r26
    2466:	20 f0       	brcs	.+8      	; 0x2470 <__divsf3_pse+0xae>
    2468:	62 1b       	sub	r22, r18
    246a:	73 0b       	sbc	r23, r19
    246c:	84 0b       	sbc	r24, r20
    246e:	ba 0b       	sbc	r27, r26
    2470:	ee 1f       	adc	r30, r30
    2472:	88 f7       	brcc	.-30     	; 0x2456 <__divsf3_pse+0x94>
    2474:	e0 95       	com	r30
    2476:	08 95       	ret

00002478 <__floatunsisf>:
    2478:	e8 94       	clt
    247a:	09 c0       	rjmp	.+18     	; 0x248e <__floatsisf+0x12>

0000247c <__floatsisf>:
    247c:	97 fb       	bst	r25, 7
    247e:	3e f4       	brtc	.+14     	; 0x248e <__floatsisf+0x12>
    2480:	90 95       	com	r25
    2482:	80 95       	com	r24
    2484:	70 95       	com	r23
    2486:	61 95       	neg	r22
    2488:	7f 4f       	sbci	r23, 0xFF	; 255
    248a:	8f 4f       	sbci	r24, 0xFF	; 255
    248c:	9f 4f       	sbci	r25, 0xFF	; 255
    248e:	99 23       	and	r25, r25
    2490:	a9 f0       	breq	.+42     	; 0x24bc <__floatsisf+0x40>
    2492:	f9 2f       	mov	r31, r25
    2494:	96 e9       	ldi	r25, 0x96	; 150
    2496:	bb 27       	eor	r27, r27
    2498:	93 95       	inc	r25
    249a:	f6 95       	lsr	r31
    249c:	87 95       	ror	r24
    249e:	77 95       	ror	r23
    24a0:	67 95       	ror	r22
    24a2:	b7 95       	ror	r27
    24a4:	f1 11       	cpse	r31, r1
    24a6:	f8 cf       	rjmp	.-16     	; 0x2498 <__floatsisf+0x1c>
    24a8:	fa f4       	brpl	.+62     	; 0x24e8 <__floatsisf+0x6c>
    24aa:	bb 0f       	add	r27, r27
    24ac:	11 f4       	brne	.+4      	; 0x24b2 <__floatsisf+0x36>
    24ae:	60 ff       	sbrs	r22, 0
    24b0:	1b c0       	rjmp	.+54     	; 0x24e8 <__floatsisf+0x6c>
    24b2:	6f 5f       	subi	r22, 0xFF	; 255
    24b4:	7f 4f       	sbci	r23, 0xFF	; 255
    24b6:	8f 4f       	sbci	r24, 0xFF	; 255
    24b8:	9f 4f       	sbci	r25, 0xFF	; 255
    24ba:	16 c0       	rjmp	.+44     	; 0x24e8 <__floatsisf+0x6c>
    24bc:	88 23       	and	r24, r24
    24be:	11 f0       	breq	.+4      	; 0x24c4 <__floatsisf+0x48>
    24c0:	96 e9       	ldi	r25, 0x96	; 150
    24c2:	11 c0       	rjmp	.+34     	; 0x24e6 <__floatsisf+0x6a>
    24c4:	77 23       	and	r23, r23
    24c6:	21 f0       	breq	.+8      	; 0x24d0 <__floatsisf+0x54>
    24c8:	9e e8       	ldi	r25, 0x8E	; 142
    24ca:	87 2f       	mov	r24, r23
    24cc:	76 2f       	mov	r23, r22
    24ce:	05 c0       	rjmp	.+10     	; 0x24da <__floatsisf+0x5e>
    24d0:	66 23       	and	r22, r22
    24d2:	71 f0       	breq	.+28     	; 0x24f0 <__floatsisf+0x74>
    24d4:	96 e8       	ldi	r25, 0x86	; 134
    24d6:	86 2f       	mov	r24, r22
    24d8:	70 e0       	ldi	r23, 0x00	; 0
    24da:	60 e0       	ldi	r22, 0x00	; 0
    24dc:	2a f0       	brmi	.+10     	; 0x24e8 <__floatsisf+0x6c>
    24de:	9a 95       	dec	r25
    24e0:	66 0f       	add	r22, r22
    24e2:	77 1f       	adc	r23, r23
    24e4:	88 1f       	adc	r24, r24
    24e6:	da f7       	brpl	.-10     	; 0x24de <__floatsisf+0x62>
    24e8:	88 0f       	add	r24, r24
    24ea:	96 95       	lsr	r25
    24ec:	87 95       	ror	r24
    24ee:	97 f9       	bld	r25, 7
    24f0:	08 95       	ret

000024f2 <__fp_cmp>:
    24f2:	99 0f       	add	r25, r25
    24f4:	00 08       	sbc	r0, r0
    24f6:	55 0f       	add	r21, r21
    24f8:	aa 0b       	sbc	r26, r26
    24fa:	e0 e8       	ldi	r30, 0x80	; 128
    24fc:	fe ef       	ldi	r31, 0xFE	; 254
    24fe:	16 16       	cp	r1, r22
    2500:	17 06       	cpc	r1, r23
    2502:	e8 07       	cpc	r30, r24
    2504:	f9 07       	cpc	r31, r25
    2506:	c0 f0       	brcs	.+48     	; 0x2538 <__fp_cmp+0x46>
    2508:	12 16       	cp	r1, r18
    250a:	13 06       	cpc	r1, r19
    250c:	e4 07       	cpc	r30, r20
    250e:	f5 07       	cpc	r31, r21
    2510:	98 f0       	brcs	.+38     	; 0x2538 <__fp_cmp+0x46>
    2512:	62 1b       	sub	r22, r18
    2514:	73 0b       	sbc	r23, r19
    2516:	84 0b       	sbc	r24, r20
    2518:	95 0b       	sbc	r25, r21
    251a:	39 f4       	brne	.+14     	; 0x252a <__fp_cmp+0x38>
    251c:	0a 26       	eor	r0, r26
    251e:	61 f0       	breq	.+24     	; 0x2538 <__fp_cmp+0x46>
    2520:	23 2b       	or	r18, r19
    2522:	24 2b       	or	r18, r20
    2524:	25 2b       	or	r18, r21
    2526:	21 f4       	brne	.+8      	; 0x2530 <__fp_cmp+0x3e>
    2528:	08 95       	ret
    252a:	0a 26       	eor	r0, r26
    252c:	09 f4       	brne	.+2      	; 0x2530 <__fp_cmp+0x3e>
    252e:	a1 40       	sbci	r26, 0x01	; 1
    2530:	a6 95       	lsr	r26
    2532:	8f ef       	ldi	r24, 0xFF	; 255
    2534:	81 1d       	adc	r24, r1
    2536:	81 1d       	adc	r24, r1
    2538:	08 95       	ret

0000253a <__fp_inf>:
    253a:	97 f9       	bld	r25, 7
    253c:	9f 67       	ori	r25, 0x7F	; 127
    253e:	80 e8       	ldi	r24, 0x80	; 128
    2540:	70 e0       	ldi	r23, 0x00	; 0
    2542:	60 e0       	ldi	r22, 0x00	; 0
    2544:	08 95       	ret

00002546 <__fp_nan>:
    2546:	9f ef       	ldi	r25, 0xFF	; 255
    2548:	80 ec       	ldi	r24, 0xC0	; 192
    254a:	08 95       	ret

0000254c <__fp_pscA>:
    254c:	00 24       	eor	r0, r0
    254e:	0a 94       	dec	r0
    2550:	16 16       	cp	r1, r22
    2552:	17 06       	cpc	r1, r23
    2554:	18 06       	cpc	r1, r24
    2556:	09 06       	cpc	r0, r25
    2558:	08 95       	ret

0000255a <__fp_pscB>:
    255a:	00 24       	eor	r0, r0
    255c:	0a 94       	dec	r0
    255e:	12 16       	cp	r1, r18
    2560:	13 06       	cpc	r1, r19
    2562:	14 06       	cpc	r1, r20
    2564:	05 06       	cpc	r0, r21
    2566:	08 95       	ret

00002568 <__fp_round>:
    2568:	09 2e       	mov	r0, r25
    256a:	03 94       	inc	r0
    256c:	00 0c       	add	r0, r0
    256e:	11 f4       	brne	.+4      	; 0x2574 <__fp_round+0xc>
    2570:	88 23       	and	r24, r24
    2572:	52 f0       	brmi	.+20     	; 0x2588 <__fp_round+0x20>
    2574:	bb 0f       	add	r27, r27
    2576:	40 f4       	brcc	.+16     	; 0x2588 <__fp_round+0x20>
    2578:	bf 2b       	or	r27, r31
    257a:	11 f4       	brne	.+4      	; 0x2580 <__fp_round+0x18>
    257c:	60 ff       	sbrs	r22, 0
    257e:	04 c0       	rjmp	.+8      	; 0x2588 <__fp_round+0x20>
    2580:	6f 5f       	subi	r22, 0xFF	; 255
    2582:	7f 4f       	sbci	r23, 0xFF	; 255
    2584:	8f 4f       	sbci	r24, 0xFF	; 255
    2586:	9f 4f       	sbci	r25, 0xFF	; 255
    2588:	08 95       	ret

0000258a <__fp_split3>:
    258a:	57 fd       	sbrc	r21, 7
    258c:	90 58       	subi	r25, 0x80	; 128
    258e:	44 0f       	add	r20, r20
    2590:	55 1f       	adc	r21, r21
    2592:	59 f0       	breq	.+22     	; 0x25aa <__fp_splitA+0x10>
    2594:	5f 3f       	cpi	r21, 0xFF	; 255
    2596:	71 f0       	breq	.+28     	; 0x25b4 <__fp_splitA+0x1a>
    2598:	47 95       	ror	r20

0000259a <__fp_splitA>:
    259a:	88 0f       	add	r24, r24
    259c:	97 fb       	bst	r25, 7
    259e:	99 1f       	adc	r25, r25
    25a0:	61 f0       	breq	.+24     	; 0x25ba <__fp_splitA+0x20>
    25a2:	9f 3f       	cpi	r25, 0xFF	; 255
    25a4:	79 f0       	breq	.+30     	; 0x25c4 <__fp_splitA+0x2a>
    25a6:	87 95       	ror	r24
    25a8:	08 95       	ret
    25aa:	12 16       	cp	r1, r18
    25ac:	13 06       	cpc	r1, r19
    25ae:	14 06       	cpc	r1, r20
    25b0:	55 1f       	adc	r21, r21
    25b2:	f2 cf       	rjmp	.-28     	; 0x2598 <__fp_split3+0xe>
    25b4:	46 95       	lsr	r20
    25b6:	f1 df       	rcall	.-30     	; 0x259a <__fp_splitA>
    25b8:	08 c0       	rjmp	.+16     	; 0x25ca <__fp_splitA+0x30>
    25ba:	16 16       	cp	r1, r22
    25bc:	17 06       	cpc	r1, r23
    25be:	18 06       	cpc	r1, r24
    25c0:	99 1f       	adc	r25, r25
    25c2:	f1 cf       	rjmp	.-30     	; 0x25a6 <__fp_splitA+0xc>
    25c4:	86 95       	lsr	r24
    25c6:	71 05       	cpc	r23, r1
    25c8:	61 05       	cpc	r22, r1
    25ca:	08 94       	sec
    25cc:	08 95       	ret

000025ce <__fp_zero>:
    25ce:	e8 94       	clt

000025d0 <__fp_szero>:
    25d0:	bb 27       	eor	r27, r27
    25d2:	66 27       	eor	r22, r22
    25d4:	77 27       	eor	r23, r23
    25d6:	cb 01       	movw	r24, r22
    25d8:	97 f9       	bld	r25, 7
    25da:	08 95       	ret

000025dc <__mulsf3>:
    25dc:	0e 94 01 13 	call	0x2602	; 0x2602 <__mulsf3x>
    25e0:	0c 94 b4 12 	jmp	0x2568	; 0x2568 <__fp_round>
    25e4:	0e 94 a6 12 	call	0x254c	; 0x254c <__fp_pscA>
    25e8:	38 f0       	brcs	.+14     	; 0x25f8 <__mulsf3+0x1c>
    25ea:	0e 94 ad 12 	call	0x255a	; 0x255a <__fp_pscB>
    25ee:	20 f0       	brcs	.+8      	; 0x25f8 <__mulsf3+0x1c>
    25f0:	95 23       	and	r25, r21
    25f2:	11 f0       	breq	.+4      	; 0x25f8 <__mulsf3+0x1c>
    25f4:	0c 94 9d 12 	jmp	0x253a	; 0x253a <__fp_inf>
    25f8:	0c 94 a3 12 	jmp	0x2546	; 0x2546 <__fp_nan>
    25fc:	11 24       	eor	r1, r1
    25fe:	0c 94 e8 12 	jmp	0x25d0	; 0x25d0 <__fp_szero>

00002602 <__mulsf3x>:
    2602:	0e 94 c5 12 	call	0x258a	; 0x258a <__fp_split3>
    2606:	70 f3       	brcs	.-36     	; 0x25e4 <__mulsf3+0x8>

00002608 <__mulsf3_pse>:
    2608:	95 9f       	mul	r25, r21
    260a:	c1 f3       	breq	.-16     	; 0x25fc <__mulsf3+0x20>
    260c:	95 0f       	add	r25, r21
    260e:	50 e0       	ldi	r21, 0x00	; 0
    2610:	55 1f       	adc	r21, r21
    2612:	62 9f       	mul	r22, r18
    2614:	f0 01       	movw	r30, r0
    2616:	72 9f       	mul	r23, r18
    2618:	bb 27       	eor	r27, r27
    261a:	f0 0d       	add	r31, r0
    261c:	b1 1d       	adc	r27, r1
    261e:	63 9f       	mul	r22, r19
    2620:	aa 27       	eor	r26, r26
    2622:	f0 0d       	add	r31, r0
    2624:	b1 1d       	adc	r27, r1
    2626:	aa 1f       	adc	r26, r26
    2628:	64 9f       	mul	r22, r20
    262a:	66 27       	eor	r22, r22
    262c:	b0 0d       	add	r27, r0
    262e:	a1 1d       	adc	r26, r1
    2630:	66 1f       	adc	r22, r22
    2632:	82 9f       	mul	r24, r18
    2634:	22 27       	eor	r18, r18
    2636:	b0 0d       	add	r27, r0
    2638:	a1 1d       	adc	r26, r1
    263a:	62 1f       	adc	r22, r18
    263c:	73 9f       	mul	r23, r19
    263e:	b0 0d       	add	r27, r0
    2640:	a1 1d       	adc	r26, r1
    2642:	62 1f       	adc	r22, r18
    2644:	83 9f       	mul	r24, r19
    2646:	a0 0d       	add	r26, r0
    2648:	61 1d       	adc	r22, r1
    264a:	22 1f       	adc	r18, r18
    264c:	74 9f       	mul	r23, r20
    264e:	33 27       	eor	r19, r19
    2650:	a0 0d       	add	r26, r0
    2652:	61 1d       	adc	r22, r1
    2654:	23 1f       	adc	r18, r19
    2656:	84 9f       	mul	r24, r20
    2658:	60 0d       	add	r22, r0
    265a:	21 1d       	adc	r18, r1
    265c:	82 2f       	mov	r24, r18
    265e:	76 2f       	mov	r23, r22
    2660:	6a 2f       	mov	r22, r26
    2662:	11 24       	eor	r1, r1
    2664:	9f 57       	subi	r25, 0x7F	; 127
    2666:	50 40       	sbci	r21, 0x00	; 0
    2668:	9a f0       	brmi	.+38     	; 0x2690 <__mulsf3_pse+0x88>
    266a:	f1 f0       	breq	.+60     	; 0x26a8 <__mulsf3_pse+0xa0>
    266c:	88 23       	and	r24, r24
    266e:	4a f0       	brmi	.+18     	; 0x2682 <__mulsf3_pse+0x7a>
    2670:	ee 0f       	add	r30, r30
    2672:	ff 1f       	adc	r31, r31
    2674:	bb 1f       	adc	r27, r27
    2676:	66 1f       	adc	r22, r22
    2678:	77 1f       	adc	r23, r23
    267a:	88 1f       	adc	r24, r24
    267c:	91 50       	subi	r25, 0x01	; 1
    267e:	50 40       	sbci	r21, 0x00	; 0
    2680:	a9 f7       	brne	.-22     	; 0x266c <__mulsf3_pse+0x64>
    2682:	9e 3f       	cpi	r25, 0xFE	; 254
    2684:	51 05       	cpc	r21, r1
    2686:	80 f0       	brcs	.+32     	; 0x26a8 <__mulsf3_pse+0xa0>
    2688:	0c 94 9d 12 	jmp	0x253a	; 0x253a <__fp_inf>
    268c:	0c 94 e8 12 	jmp	0x25d0	; 0x25d0 <__fp_szero>
    2690:	5f 3f       	cpi	r21, 0xFF	; 255
    2692:	e4 f3       	brlt	.-8      	; 0x268c <__mulsf3_pse+0x84>
    2694:	98 3e       	cpi	r25, 0xE8	; 232
    2696:	d4 f3       	brlt	.-12     	; 0x268c <__mulsf3_pse+0x84>
    2698:	86 95       	lsr	r24
    269a:	77 95       	ror	r23
    269c:	67 95       	ror	r22
    269e:	b7 95       	ror	r27
    26a0:	f7 95       	ror	r31
    26a2:	e7 95       	ror	r30
    26a4:	9f 5f       	subi	r25, 0xFF	; 255
    26a6:	c1 f7       	brne	.-16     	; 0x2698 <__mulsf3_pse+0x90>
    26a8:	fe 2b       	or	r31, r30
    26aa:	88 0f       	add	r24, r24
    26ac:	91 1d       	adc	r25, r1
    26ae:	96 95       	lsr	r25
    26b0:	87 95       	ror	r24
    26b2:	97 f9       	bld	r25, 7
    26b4:	08 95       	ret

000026b6 <malloc>:
    26b6:	cf 93       	push	r28
    26b8:	df 93       	push	r29
    26ba:	82 30       	cpi	r24, 0x02	; 2
    26bc:	91 05       	cpc	r25, r1
    26be:	10 f4       	brcc	.+4      	; 0x26c4 <malloc+0xe>
    26c0:	82 e0       	ldi	r24, 0x02	; 2
    26c2:	90 e0       	ldi	r25, 0x00	; 0
    26c4:	e0 91 5d 03 	lds	r30, 0x035D	; 0x80035d <__flp>
    26c8:	f0 91 5e 03 	lds	r31, 0x035E	; 0x80035e <__flp+0x1>
    26cc:	20 e0       	ldi	r18, 0x00	; 0
    26ce:	30 e0       	ldi	r19, 0x00	; 0
    26d0:	c0 e0       	ldi	r28, 0x00	; 0
    26d2:	d0 e0       	ldi	r29, 0x00	; 0
    26d4:	30 97       	sbiw	r30, 0x00	; 0
    26d6:	11 f1       	breq	.+68     	; 0x271c <malloc+0x66>
    26d8:	40 81       	ld	r20, Z
    26da:	51 81       	ldd	r21, Z+1	; 0x01
    26dc:	48 17       	cp	r20, r24
    26de:	59 07       	cpc	r21, r25
    26e0:	c0 f0       	brcs	.+48     	; 0x2712 <malloc+0x5c>
    26e2:	48 17       	cp	r20, r24
    26e4:	59 07       	cpc	r21, r25
    26e6:	61 f4       	brne	.+24     	; 0x2700 <malloc+0x4a>
    26e8:	82 81       	ldd	r24, Z+2	; 0x02
    26ea:	93 81       	ldd	r25, Z+3	; 0x03
    26ec:	20 97       	sbiw	r28, 0x00	; 0
    26ee:	19 f0       	breq	.+6      	; 0x26f6 <malloc+0x40>
    26f0:	9b 83       	std	Y+3, r25	; 0x03
    26f2:	8a 83       	std	Y+2, r24	; 0x02
    26f4:	2b c0       	rjmp	.+86     	; 0x274c <malloc+0x96>
    26f6:	90 93 5e 03 	sts	0x035E, r25	; 0x80035e <__flp+0x1>
    26fa:	80 93 5d 03 	sts	0x035D, r24	; 0x80035d <__flp>
    26fe:	26 c0       	rjmp	.+76     	; 0x274c <malloc+0x96>
    2700:	21 15       	cp	r18, r1
    2702:	31 05       	cpc	r19, r1
    2704:	19 f0       	breq	.+6      	; 0x270c <malloc+0x56>
    2706:	42 17       	cp	r20, r18
    2708:	53 07       	cpc	r21, r19
    270a:	18 f4       	brcc	.+6      	; 0x2712 <malloc+0x5c>
    270c:	9a 01       	movw	r18, r20
    270e:	be 01       	movw	r22, r28
    2710:	df 01       	movw	r26, r30
    2712:	ef 01       	movw	r28, r30
    2714:	02 80       	ldd	r0, Z+2	; 0x02
    2716:	f3 81       	ldd	r31, Z+3	; 0x03
    2718:	e0 2d       	mov	r30, r0
    271a:	dc cf       	rjmp	.-72     	; 0x26d4 <malloc+0x1e>
    271c:	21 15       	cp	r18, r1
    271e:	31 05       	cpc	r19, r1
    2720:	09 f1       	breq	.+66     	; 0x2764 <malloc+0xae>
    2722:	28 1b       	sub	r18, r24
    2724:	39 0b       	sbc	r19, r25
    2726:	24 30       	cpi	r18, 0x04	; 4
    2728:	31 05       	cpc	r19, r1
    272a:	90 f4       	brcc	.+36     	; 0x2750 <malloc+0x9a>
    272c:	12 96       	adiw	r26, 0x02	; 2
    272e:	8d 91       	ld	r24, X+
    2730:	9c 91       	ld	r25, X
    2732:	13 97       	sbiw	r26, 0x03	; 3
    2734:	61 15       	cp	r22, r1
    2736:	71 05       	cpc	r23, r1
    2738:	21 f0       	breq	.+8      	; 0x2742 <malloc+0x8c>
    273a:	fb 01       	movw	r30, r22
    273c:	93 83       	std	Z+3, r25	; 0x03
    273e:	82 83       	std	Z+2, r24	; 0x02
    2740:	04 c0       	rjmp	.+8      	; 0x274a <malloc+0x94>
    2742:	90 93 5e 03 	sts	0x035E, r25	; 0x80035e <__flp+0x1>
    2746:	80 93 5d 03 	sts	0x035D, r24	; 0x80035d <__flp>
    274a:	fd 01       	movw	r30, r26
    274c:	32 96       	adiw	r30, 0x02	; 2
    274e:	44 c0       	rjmp	.+136    	; 0x27d8 <malloc+0x122>
    2750:	fd 01       	movw	r30, r26
    2752:	e2 0f       	add	r30, r18
    2754:	f3 1f       	adc	r31, r19
    2756:	81 93       	st	Z+, r24
    2758:	91 93       	st	Z+, r25
    275a:	22 50       	subi	r18, 0x02	; 2
    275c:	31 09       	sbc	r19, r1
    275e:	2d 93       	st	X+, r18
    2760:	3c 93       	st	X, r19
    2762:	3a c0       	rjmp	.+116    	; 0x27d8 <malloc+0x122>
    2764:	20 91 5b 03 	lds	r18, 0x035B	; 0x80035b <__brkval>
    2768:	30 91 5c 03 	lds	r19, 0x035C	; 0x80035c <__brkval+0x1>
    276c:	23 2b       	or	r18, r19
    276e:	41 f4       	brne	.+16     	; 0x2780 <malloc+0xca>
    2770:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    2774:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    2778:	30 93 5c 03 	sts	0x035C, r19	; 0x80035c <__brkval+0x1>
    277c:	20 93 5b 03 	sts	0x035B, r18	; 0x80035b <__brkval>
    2780:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    2784:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
    2788:	21 15       	cp	r18, r1
    278a:	31 05       	cpc	r19, r1
    278c:	41 f4       	brne	.+16     	; 0x279e <malloc+0xe8>
    278e:	2d b7       	in	r18, 0x3d	; 61
    2790:	3e b7       	in	r19, 0x3e	; 62
    2792:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    2796:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    279a:	24 1b       	sub	r18, r20
    279c:	35 0b       	sbc	r19, r21
    279e:	e0 91 5b 03 	lds	r30, 0x035B	; 0x80035b <__brkval>
    27a2:	f0 91 5c 03 	lds	r31, 0x035C	; 0x80035c <__brkval+0x1>
    27a6:	e2 17       	cp	r30, r18
    27a8:	f3 07       	cpc	r31, r19
    27aa:	a0 f4       	brcc	.+40     	; 0x27d4 <malloc+0x11e>
    27ac:	2e 1b       	sub	r18, r30
    27ae:	3f 0b       	sbc	r19, r31
    27b0:	28 17       	cp	r18, r24
    27b2:	39 07       	cpc	r19, r25
    27b4:	78 f0       	brcs	.+30     	; 0x27d4 <malloc+0x11e>
    27b6:	ac 01       	movw	r20, r24
    27b8:	4e 5f       	subi	r20, 0xFE	; 254
    27ba:	5f 4f       	sbci	r21, 0xFF	; 255
    27bc:	24 17       	cp	r18, r20
    27be:	35 07       	cpc	r19, r21
    27c0:	48 f0       	brcs	.+18     	; 0x27d4 <malloc+0x11e>
    27c2:	4e 0f       	add	r20, r30
    27c4:	5f 1f       	adc	r21, r31
    27c6:	50 93 5c 03 	sts	0x035C, r21	; 0x80035c <__brkval+0x1>
    27ca:	40 93 5b 03 	sts	0x035B, r20	; 0x80035b <__brkval>
    27ce:	81 93       	st	Z+, r24
    27d0:	91 93       	st	Z+, r25
    27d2:	02 c0       	rjmp	.+4      	; 0x27d8 <malloc+0x122>
    27d4:	e0 e0       	ldi	r30, 0x00	; 0
    27d6:	f0 e0       	ldi	r31, 0x00	; 0
    27d8:	cf 01       	movw	r24, r30
    27da:	df 91       	pop	r29
    27dc:	cf 91       	pop	r28
    27de:	08 95       	ret

000027e0 <free>:
    27e0:	0f 93       	push	r16
    27e2:	1f 93       	push	r17
    27e4:	cf 93       	push	r28
    27e6:	df 93       	push	r29
    27e8:	00 97       	sbiw	r24, 0x00	; 0
    27ea:	09 f4       	brne	.+2      	; 0x27ee <free+0xe>
    27ec:	8c c0       	rjmp	.+280    	; 0x2906 <free+0x126>
    27ee:	fc 01       	movw	r30, r24
    27f0:	32 97       	sbiw	r30, 0x02	; 2
    27f2:	13 82       	std	Z+3, r1	; 0x03
    27f4:	12 82       	std	Z+2, r1	; 0x02
    27f6:	00 91 5d 03 	lds	r16, 0x035D	; 0x80035d <__flp>
    27fa:	10 91 5e 03 	lds	r17, 0x035E	; 0x80035e <__flp+0x1>
    27fe:	01 15       	cp	r16, r1
    2800:	11 05       	cpc	r17, r1
    2802:	81 f4       	brne	.+32     	; 0x2824 <free+0x44>
    2804:	20 81       	ld	r18, Z
    2806:	31 81       	ldd	r19, Z+1	; 0x01
    2808:	82 0f       	add	r24, r18
    280a:	93 1f       	adc	r25, r19
    280c:	20 91 5b 03 	lds	r18, 0x035B	; 0x80035b <__brkval>
    2810:	30 91 5c 03 	lds	r19, 0x035C	; 0x80035c <__brkval+0x1>
    2814:	28 17       	cp	r18, r24
    2816:	39 07       	cpc	r19, r25
    2818:	79 f5       	brne	.+94     	; 0x2878 <free+0x98>
    281a:	f0 93 5c 03 	sts	0x035C, r31	; 0x80035c <__brkval+0x1>
    281e:	e0 93 5b 03 	sts	0x035B, r30	; 0x80035b <__brkval>
    2822:	71 c0       	rjmp	.+226    	; 0x2906 <free+0x126>
    2824:	d8 01       	movw	r26, r16
    2826:	40 e0       	ldi	r20, 0x00	; 0
    2828:	50 e0       	ldi	r21, 0x00	; 0
    282a:	ae 17       	cp	r26, r30
    282c:	bf 07       	cpc	r27, r31
    282e:	50 f4       	brcc	.+20     	; 0x2844 <free+0x64>
    2830:	12 96       	adiw	r26, 0x02	; 2
    2832:	2d 91       	ld	r18, X+
    2834:	3c 91       	ld	r19, X
    2836:	13 97       	sbiw	r26, 0x03	; 3
    2838:	ad 01       	movw	r20, r26
    283a:	21 15       	cp	r18, r1
    283c:	31 05       	cpc	r19, r1
    283e:	09 f1       	breq	.+66     	; 0x2882 <free+0xa2>
    2840:	d9 01       	movw	r26, r18
    2842:	f3 cf       	rjmp	.-26     	; 0x282a <free+0x4a>
    2844:	9d 01       	movw	r18, r26
    2846:	da 01       	movw	r26, r20
    2848:	33 83       	std	Z+3, r19	; 0x03
    284a:	22 83       	std	Z+2, r18	; 0x02
    284c:	60 81       	ld	r22, Z
    284e:	71 81       	ldd	r23, Z+1	; 0x01
    2850:	86 0f       	add	r24, r22
    2852:	97 1f       	adc	r25, r23
    2854:	82 17       	cp	r24, r18
    2856:	93 07       	cpc	r25, r19
    2858:	69 f4       	brne	.+26     	; 0x2874 <free+0x94>
    285a:	ec 01       	movw	r28, r24
    285c:	28 81       	ld	r18, Y
    285e:	39 81       	ldd	r19, Y+1	; 0x01
    2860:	26 0f       	add	r18, r22
    2862:	37 1f       	adc	r19, r23
    2864:	2e 5f       	subi	r18, 0xFE	; 254
    2866:	3f 4f       	sbci	r19, 0xFF	; 255
    2868:	31 83       	std	Z+1, r19	; 0x01
    286a:	20 83       	st	Z, r18
    286c:	8a 81       	ldd	r24, Y+2	; 0x02
    286e:	9b 81       	ldd	r25, Y+3	; 0x03
    2870:	93 83       	std	Z+3, r25	; 0x03
    2872:	82 83       	std	Z+2, r24	; 0x02
    2874:	45 2b       	or	r20, r21
    2876:	29 f4       	brne	.+10     	; 0x2882 <free+0xa2>
    2878:	f0 93 5e 03 	sts	0x035E, r31	; 0x80035e <__flp+0x1>
    287c:	e0 93 5d 03 	sts	0x035D, r30	; 0x80035d <__flp>
    2880:	42 c0       	rjmp	.+132    	; 0x2906 <free+0x126>
    2882:	13 96       	adiw	r26, 0x03	; 3
    2884:	fc 93       	st	X, r31
    2886:	ee 93       	st	-X, r30
    2888:	12 97       	sbiw	r26, 0x02	; 2
    288a:	ed 01       	movw	r28, r26
    288c:	49 91       	ld	r20, Y+
    288e:	59 91       	ld	r21, Y+
    2890:	9e 01       	movw	r18, r28
    2892:	24 0f       	add	r18, r20
    2894:	35 1f       	adc	r19, r21
    2896:	e2 17       	cp	r30, r18
    2898:	f3 07       	cpc	r31, r19
    289a:	71 f4       	brne	.+28     	; 0x28b8 <free+0xd8>
    289c:	80 81       	ld	r24, Z
    289e:	91 81       	ldd	r25, Z+1	; 0x01
    28a0:	84 0f       	add	r24, r20
    28a2:	95 1f       	adc	r25, r21
    28a4:	02 96       	adiw	r24, 0x02	; 2
    28a6:	11 96       	adiw	r26, 0x01	; 1
    28a8:	9c 93       	st	X, r25
    28aa:	8e 93       	st	-X, r24
    28ac:	82 81       	ldd	r24, Z+2	; 0x02
    28ae:	93 81       	ldd	r25, Z+3	; 0x03
    28b0:	13 96       	adiw	r26, 0x03	; 3
    28b2:	9c 93       	st	X, r25
    28b4:	8e 93       	st	-X, r24
    28b6:	12 97       	sbiw	r26, 0x02	; 2
    28b8:	e0 e0       	ldi	r30, 0x00	; 0
    28ba:	f0 e0       	ldi	r31, 0x00	; 0
    28bc:	d8 01       	movw	r26, r16
    28be:	12 96       	adiw	r26, 0x02	; 2
    28c0:	8d 91       	ld	r24, X+
    28c2:	9c 91       	ld	r25, X
    28c4:	13 97       	sbiw	r26, 0x03	; 3
    28c6:	00 97       	sbiw	r24, 0x00	; 0
    28c8:	19 f0       	breq	.+6      	; 0x28d0 <free+0xf0>
    28ca:	f8 01       	movw	r30, r16
    28cc:	8c 01       	movw	r16, r24
    28ce:	f6 cf       	rjmp	.-20     	; 0x28bc <free+0xdc>
    28d0:	8d 91       	ld	r24, X+
    28d2:	9c 91       	ld	r25, X
    28d4:	98 01       	movw	r18, r16
    28d6:	2e 5f       	subi	r18, 0xFE	; 254
    28d8:	3f 4f       	sbci	r19, 0xFF	; 255
    28da:	82 0f       	add	r24, r18
    28dc:	93 1f       	adc	r25, r19
    28de:	20 91 5b 03 	lds	r18, 0x035B	; 0x80035b <__brkval>
    28e2:	30 91 5c 03 	lds	r19, 0x035C	; 0x80035c <__brkval+0x1>
    28e6:	28 17       	cp	r18, r24
    28e8:	39 07       	cpc	r19, r25
    28ea:	69 f4       	brne	.+26     	; 0x2906 <free+0x126>
    28ec:	30 97       	sbiw	r30, 0x00	; 0
    28ee:	29 f4       	brne	.+10     	; 0x28fa <free+0x11a>
    28f0:	10 92 5e 03 	sts	0x035E, r1	; 0x80035e <__flp+0x1>
    28f4:	10 92 5d 03 	sts	0x035D, r1	; 0x80035d <__flp>
    28f8:	02 c0       	rjmp	.+4      	; 0x28fe <free+0x11e>
    28fa:	13 82       	std	Z+3, r1	; 0x03
    28fc:	12 82       	std	Z+2, r1	; 0x02
    28fe:	10 93 5c 03 	sts	0x035C, r17	; 0x80035c <__brkval+0x1>
    2902:	00 93 5b 03 	sts	0x035B, r16	; 0x80035b <__brkval>
    2906:	df 91       	pop	r29
    2908:	cf 91       	pop	r28
    290a:	1f 91       	pop	r17
    290c:	0f 91       	pop	r16
    290e:	08 95       	ret

00002910 <realloc>:
    2910:	a0 e0       	ldi	r26, 0x00	; 0
    2912:	b0 e0       	ldi	r27, 0x00	; 0
    2914:	ee e8       	ldi	r30, 0x8E	; 142
    2916:	f4 e1       	ldi	r31, 0x14	; 20
    2918:	0c 94 e0 15 	jmp	0x2bc0	; 0x2bc0 <__prologue_saves__+0x8>
    291c:	ec 01       	movw	r28, r24
    291e:	00 97       	sbiw	r24, 0x00	; 0
    2920:	21 f4       	brne	.+8      	; 0x292a <realloc+0x1a>
    2922:	cb 01       	movw	r24, r22
    2924:	0e 94 5b 13 	call	0x26b6	; 0x26b6 <malloc>
    2928:	b8 c0       	rjmp	.+368    	; 0x2a9a <realloc+0x18a>
    292a:	fc 01       	movw	r30, r24
    292c:	e6 0f       	add	r30, r22
    292e:	f7 1f       	adc	r31, r23
    2930:	9c 01       	movw	r18, r24
    2932:	22 50       	subi	r18, 0x02	; 2
    2934:	31 09       	sbc	r19, r1
    2936:	e2 17       	cp	r30, r18
    2938:	f3 07       	cpc	r31, r19
    293a:	08 f4       	brcc	.+2      	; 0x293e <realloc+0x2e>
    293c:	ac c0       	rjmp	.+344    	; 0x2a96 <realloc+0x186>
    293e:	d9 01       	movw	r26, r18
    2940:	0d 91       	ld	r16, X+
    2942:	1c 91       	ld	r17, X
    2944:	11 97       	sbiw	r26, 0x01	; 1
    2946:	06 17       	cp	r16, r22
    2948:	17 07       	cpc	r17, r23
    294a:	b0 f0       	brcs	.+44     	; 0x2978 <realloc+0x68>
    294c:	05 30       	cpi	r16, 0x05	; 5
    294e:	11 05       	cpc	r17, r1
    2950:	08 f4       	brcc	.+2      	; 0x2954 <realloc+0x44>
    2952:	9f c0       	rjmp	.+318    	; 0x2a92 <realloc+0x182>
    2954:	c8 01       	movw	r24, r16
    2956:	04 97       	sbiw	r24, 0x04	; 4
    2958:	86 17       	cp	r24, r22
    295a:	97 07       	cpc	r25, r23
    295c:	08 f4       	brcc	.+2      	; 0x2960 <realloc+0x50>
    295e:	99 c0       	rjmp	.+306    	; 0x2a92 <realloc+0x182>
    2960:	02 50       	subi	r16, 0x02	; 2
    2962:	11 09       	sbc	r17, r1
    2964:	06 1b       	sub	r16, r22
    2966:	17 0b       	sbc	r17, r23
    2968:	01 93       	st	Z+, r16
    296a:	11 93       	st	Z+, r17
    296c:	6d 93       	st	X+, r22
    296e:	7c 93       	st	X, r23
    2970:	cf 01       	movw	r24, r30
    2972:	0e 94 f0 13 	call	0x27e0	; 0x27e0 <free>
    2976:	8d c0       	rjmp	.+282    	; 0x2a92 <realloc+0x182>
    2978:	5b 01       	movw	r10, r22
    297a:	a0 1a       	sub	r10, r16
    297c:	b1 0a       	sbc	r11, r17
    297e:	4c 01       	movw	r8, r24
    2980:	80 0e       	add	r8, r16
    2982:	91 1e       	adc	r9, r17
    2984:	a0 91 5d 03 	lds	r26, 0x035D	; 0x80035d <__flp>
    2988:	b0 91 5e 03 	lds	r27, 0x035E	; 0x80035e <__flp+0x1>
    298c:	40 e0       	ldi	r20, 0x00	; 0
    298e:	50 e0       	ldi	r21, 0x00	; 0
    2990:	e1 2c       	mov	r14, r1
    2992:	f1 2c       	mov	r15, r1
    2994:	10 97       	sbiw	r26, 0x00	; 0
    2996:	09 f4       	brne	.+2      	; 0x299a <realloc+0x8a>
    2998:	4a c0       	rjmp	.+148    	; 0x2a2e <realloc+0x11e>
    299a:	a8 15       	cp	r26, r8
    299c:	b9 05       	cpc	r27, r9
    299e:	d1 f5       	brne	.+116    	; 0x2a14 <realloc+0x104>
    29a0:	6d 90       	ld	r6, X+
    29a2:	7c 90       	ld	r7, X
    29a4:	11 97       	sbiw	r26, 0x01	; 1
    29a6:	63 01       	movw	r12, r6
    29a8:	82 e0       	ldi	r24, 0x02	; 2
    29aa:	c8 0e       	add	r12, r24
    29ac:	d1 1c       	adc	r13, r1
    29ae:	ca 14       	cp	r12, r10
    29b0:	db 04       	cpc	r13, r11
    29b2:	80 f1       	brcs	.+96     	; 0x2a14 <realloc+0x104>
    29b4:	a3 01       	movw	r20, r6
    29b6:	4a 19       	sub	r20, r10
    29b8:	5b 09       	sbc	r21, r11
    29ba:	6a 01       	movw	r12, r20
    29bc:	82 e0       	ldi	r24, 0x02	; 2
    29be:	c8 0e       	add	r12, r24
    29c0:	d1 1c       	adc	r13, r1
    29c2:	12 96       	adiw	r26, 0x02	; 2
    29c4:	bc 90       	ld	r11, X
    29c6:	12 97       	sbiw	r26, 0x02	; 2
    29c8:	13 96       	adiw	r26, 0x03	; 3
    29ca:	ac 91       	ld	r26, X
    29cc:	b5 e0       	ldi	r27, 0x05	; 5
    29ce:	cb 16       	cp	r12, r27
    29d0:	d1 04       	cpc	r13, r1
    29d2:	40 f0       	brcs	.+16     	; 0x29e4 <realloc+0xd4>
    29d4:	b2 82       	std	Z+2, r11	; 0x02
    29d6:	a3 83       	std	Z+3, r26	; 0x03
    29d8:	51 83       	std	Z+1, r21	; 0x01
    29da:	40 83       	st	Z, r20
    29dc:	d9 01       	movw	r26, r18
    29de:	6d 93       	st	X+, r22
    29e0:	7c 93       	st	X, r23
    29e2:	0a c0       	rjmp	.+20     	; 0x29f8 <realloc+0xe8>
    29e4:	0e 5f       	subi	r16, 0xFE	; 254
    29e6:	1f 4f       	sbci	r17, 0xFF	; 255
    29e8:	c3 01       	movw	r24, r6
    29ea:	80 0f       	add	r24, r16
    29ec:	91 1f       	adc	r25, r17
    29ee:	f9 01       	movw	r30, r18
    29f0:	91 83       	std	Z+1, r25	; 0x01
    29f2:	80 83       	st	Z, r24
    29f4:	eb 2d       	mov	r30, r11
    29f6:	fa 2f       	mov	r31, r26
    29f8:	e1 14       	cp	r14, r1
    29fa:	f1 04       	cpc	r15, r1
    29fc:	31 f0       	breq	.+12     	; 0x2a0a <realloc+0xfa>
    29fe:	d7 01       	movw	r26, r14
    2a00:	13 96       	adiw	r26, 0x03	; 3
    2a02:	fc 93       	st	X, r31
    2a04:	ee 93       	st	-X, r30
    2a06:	12 97       	sbiw	r26, 0x02	; 2
    2a08:	44 c0       	rjmp	.+136    	; 0x2a92 <realloc+0x182>
    2a0a:	f0 93 5e 03 	sts	0x035E, r31	; 0x80035e <__flp+0x1>
    2a0e:	e0 93 5d 03 	sts	0x035D, r30	; 0x80035d <__flp>
    2a12:	3f c0       	rjmp	.+126    	; 0x2a92 <realloc+0x182>
    2a14:	8d 91       	ld	r24, X+
    2a16:	9c 91       	ld	r25, X
    2a18:	11 97       	sbiw	r26, 0x01	; 1
    2a1a:	48 17       	cp	r20, r24
    2a1c:	59 07       	cpc	r21, r25
    2a1e:	08 f4       	brcc	.+2      	; 0x2a22 <realloc+0x112>
    2a20:	ac 01       	movw	r20, r24
    2a22:	7d 01       	movw	r14, r26
    2a24:	12 96       	adiw	r26, 0x02	; 2
    2a26:	0d 90       	ld	r0, X+
    2a28:	bc 91       	ld	r27, X
    2a2a:	a0 2d       	mov	r26, r0
    2a2c:	b3 cf       	rjmp	.-154    	; 0x2994 <realloc+0x84>
    2a2e:	80 91 5b 03 	lds	r24, 0x035B	; 0x80035b <__brkval>
    2a32:	90 91 5c 03 	lds	r25, 0x035C	; 0x80035c <__brkval+0x1>
    2a36:	88 15       	cp	r24, r8
    2a38:	99 05       	cpc	r25, r9
    2a3a:	e1 f4       	brne	.+56     	; 0x2a74 <realloc+0x164>
    2a3c:	46 17       	cp	r20, r22
    2a3e:	57 07       	cpc	r21, r23
    2a40:	c8 f4       	brcc	.+50     	; 0x2a74 <realloc+0x164>
    2a42:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
    2a46:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
    2a4a:	00 97       	sbiw	r24, 0x00	; 0
    2a4c:	41 f4       	brne	.+16     	; 0x2a5e <realloc+0x14e>
    2a4e:	8d b7       	in	r24, 0x3d	; 61
    2a50:	9e b7       	in	r25, 0x3e	; 62
    2a52:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    2a56:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    2a5a:	84 1b       	sub	r24, r20
    2a5c:	95 0b       	sbc	r25, r21
    2a5e:	e8 17       	cp	r30, r24
    2a60:	f9 07       	cpc	r31, r25
    2a62:	c8 f4       	brcc	.+50     	; 0x2a96 <realloc+0x186>
    2a64:	f0 93 5c 03 	sts	0x035C, r31	; 0x80035c <__brkval+0x1>
    2a68:	e0 93 5b 03 	sts	0x035B, r30	; 0x80035b <__brkval>
    2a6c:	f9 01       	movw	r30, r18
    2a6e:	71 83       	std	Z+1, r23	; 0x01
    2a70:	60 83       	st	Z, r22
    2a72:	0f c0       	rjmp	.+30     	; 0x2a92 <realloc+0x182>
    2a74:	cb 01       	movw	r24, r22
    2a76:	0e 94 5b 13 	call	0x26b6	; 0x26b6 <malloc>
    2a7a:	7c 01       	movw	r14, r24
    2a7c:	00 97       	sbiw	r24, 0x00	; 0
    2a7e:	59 f0       	breq	.+22     	; 0x2a96 <realloc+0x186>
    2a80:	a8 01       	movw	r20, r16
    2a82:	be 01       	movw	r22, r28
    2a84:	0e 94 89 15 	call	0x2b12	; 0x2b12 <memcpy>
    2a88:	ce 01       	movw	r24, r28
    2a8a:	0e 94 f0 13 	call	0x27e0	; 0x27e0 <free>
    2a8e:	c7 01       	movw	r24, r14
    2a90:	04 c0       	rjmp	.+8      	; 0x2a9a <realloc+0x18a>
    2a92:	ce 01       	movw	r24, r28
    2a94:	02 c0       	rjmp	.+4      	; 0x2a9a <realloc+0x18a>
    2a96:	80 e0       	ldi	r24, 0x00	; 0
    2a98:	90 e0       	ldi	r25, 0x00	; 0
    2a9a:	cd b7       	in	r28, 0x3d	; 61
    2a9c:	de b7       	in	r29, 0x3e	; 62
    2a9e:	ee e0       	ldi	r30, 0x0E	; 14
    2aa0:	0c 94 fc 15 	jmp	0x2bf8	; 0x2bf8 <__epilogue_restores__+0x8>

00002aa4 <atol>:
    2aa4:	1f 93       	push	r17
    2aa6:	fc 01       	movw	r30, r24
    2aa8:	99 27       	eor	r25, r25
    2aaa:	88 27       	eor	r24, r24
    2aac:	bc 01       	movw	r22, r24
    2aae:	e8 94       	clt
    2ab0:	11 91       	ld	r17, Z+
    2ab2:	10 32       	cpi	r17, 0x20	; 32
    2ab4:	e9 f3       	breq	.-6      	; 0x2ab0 <atol+0xc>
    2ab6:	19 30       	cpi	r17, 0x09	; 9
    2ab8:	10 f0       	brcs	.+4      	; 0x2abe <atol+0x1a>
    2aba:	1e 30       	cpi	r17, 0x0E	; 14
    2abc:	c8 f3       	brcs	.-14     	; 0x2ab0 <atol+0xc>
    2abe:	1b 32       	cpi	r17, 0x2B	; 43
    2ac0:	51 f0       	breq	.+20     	; 0x2ad6 <atol+0x32>
    2ac2:	1d 32       	cpi	r17, 0x2D	; 45
    2ac4:	49 f4       	brne	.+18     	; 0x2ad8 <atol+0x34>
    2ac6:	68 94       	set
    2ac8:	06 c0       	rjmp	.+12     	; 0x2ad6 <atol+0x32>
    2aca:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <__mulsi_const_10>
    2ace:	61 0f       	add	r22, r17
    2ad0:	71 1d       	adc	r23, r1
    2ad2:	81 1d       	adc	r24, r1
    2ad4:	91 1d       	adc	r25, r1
    2ad6:	11 91       	ld	r17, Z+
    2ad8:	10 53       	subi	r17, 0x30	; 48
    2ada:	1a 30       	cpi	r17, 0x0A	; 10
    2adc:	b0 f3       	brcs	.-20     	; 0x2aca <atol+0x26>
    2ade:	3e f4       	brtc	.+14     	; 0x2aee <atol+0x4a>
    2ae0:	90 95       	com	r25
    2ae2:	80 95       	com	r24
    2ae4:	70 95       	com	r23
    2ae6:	61 95       	neg	r22
    2ae8:	7f 4f       	sbci	r23, 0xFF	; 255
    2aea:	8f 4f       	sbci	r24, 0xFF	; 255
    2aec:	9f 4f       	sbci	r25, 0xFF	; 255
    2aee:	1f 91       	pop	r17
    2af0:	08 95       	ret

00002af2 <tolower>:
    2af2:	91 11       	cpse	r25, r1
    2af4:	08 95       	ret
    2af6:	81 54       	subi	r24, 0x41	; 65
    2af8:	8a 51       	subi	r24, 0x1A	; 26
    2afa:	08 f4       	brcc	.+2      	; 0x2afe <tolower+0xc>
    2afc:	80 5e       	subi	r24, 0xE0	; 224
    2afe:	85 5a       	subi	r24, 0xA5	; 165
    2b00:	08 95       	ret

00002b02 <toupper>:
    2b02:	91 11       	cpse	r25, r1
    2b04:	08 95       	ret
    2b06:	81 56       	subi	r24, 0x61	; 97
    2b08:	8a 51       	subi	r24, 0x1A	; 26
    2b0a:	08 f4       	brcc	.+2      	; 0x2b0e <toupper+0xc>
    2b0c:	80 52       	subi	r24, 0x20	; 32
    2b0e:	85 58       	subi	r24, 0x85	; 133
    2b10:	08 95       	ret

00002b12 <memcpy>:
    2b12:	fb 01       	movw	r30, r22
    2b14:	dc 01       	movw	r26, r24
    2b16:	02 c0       	rjmp	.+4      	; 0x2b1c <memcpy+0xa>
    2b18:	01 90       	ld	r0, Z+
    2b1a:	0d 92       	st	X+, r0
    2b1c:	41 50       	subi	r20, 0x01	; 1
    2b1e:	50 40       	sbci	r21, 0x00	; 0
    2b20:	d8 f7       	brcc	.-10     	; 0x2b18 <memcpy+0x6>
    2b22:	08 95       	ret

00002b24 <strchr>:
    2b24:	fc 01       	movw	r30, r24
    2b26:	81 91       	ld	r24, Z+
    2b28:	86 17       	cp	r24, r22
    2b2a:	21 f0       	breq	.+8      	; 0x2b34 <strchr+0x10>
    2b2c:	88 23       	and	r24, r24
    2b2e:	d9 f7       	brne	.-10     	; 0x2b26 <strchr+0x2>
    2b30:	99 27       	eor	r25, r25
    2b32:	08 95       	ret
    2b34:	31 97       	sbiw	r30, 0x01	; 1
    2b36:	cf 01       	movw	r24, r30
    2b38:	08 95       	ret

00002b3a <strcmp>:
    2b3a:	fb 01       	movw	r30, r22
    2b3c:	dc 01       	movw	r26, r24
    2b3e:	8d 91       	ld	r24, X+
    2b40:	01 90       	ld	r0, Z+
    2b42:	80 19       	sub	r24, r0
    2b44:	01 10       	cpse	r0, r1
    2b46:	d9 f3       	breq	.-10     	; 0x2b3e <strcmp+0x4>
    2b48:	99 0b       	sbc	r25, r25
    2b4a:	08 95       	ret

00002b4c <strcpy>:
    2b4c:	fb 01       	movw	r30, r22
    2b4e:	dc 01       	movw	r26, r24
    2b50:	01 90       	ld	r0, Z+
    2b52:	0d 92       	st	X+, r0
    2b54:	00 20       	and	r0, r0
    2b56:	e1 f7       	brne	.-8      	; 0x2b50 <strcpy+0x4>
    2b58:	08 95       	ret

00002b5a <strstr>:
    2b5a:	fb 01       	movw	r30, r22
    2b5c:	51 91       	ld	r21, Z+
    2b5e:	55 23       	and	r21, r21
    2b60:	a9 f0       	breq	.+42     	; 0x2b8c <strstr+0x32>
    2b62:	bf 01       	movw	r22, r30
    2b64:	dc 01       	movw	r26, r24
    2b66:	4d 91       	ld	r20, X+
    2b68:	45 17       	cp	r20, r21
    2b6a:	41 11       	cpse	r20, r1
    2b6c:	e1 f7       	brne	.-8      	; 0x2b66 <strstr+0xc>
    2b6e:	59 f4       	brne	.+22     	; 0x2b86 <strstr+0x2c>
    2b70:	cd 01       	movw	r24, r26
    2b72:	01 90       	ld	r0, Z+
    2b74:	00 20       	and	r0, r0
    2b76:	49 f0       	breq	.+18     	; 0x2b8a <strstr+0x30>
    2b78:	4d 91       	ld	r20, X+
    2b7a:	40 15       	cp	r20, r0
    2b7c:	41 11       	cpse	r20, r1
    2b7e:	c9 f3       	breq	.-14     	; 0x2b72 <strstr+0x18>
    2b80:	fb 01       	movw	r30, r22
    2b82:	41 11       	cpse	r20, r1
    2b84:	ef cf       	rjmp	.-34     	; 0x2b64 <strstr+0xa>
    2b86:	81 e0       	ldi	r24, 0x01	; 1
    2b88:	90 e0       	ldi	r25, 0x00	; 0
    2b8a:	01 97       	sbiw	r24, 0x01	; 1
    2b8c:	08 95       	ret

00002b8e <__mulsi_const_10>:
    2b8e:	59 2f       	mov	r21, r25
    2b90:	48 2f       	mov	r20, r24
    2b92:	37 2f       	mov	r19, r23
    2b94:	26 2f       	mov	r18, r22
    2b96:	66 0f       	add	r22, r22
    2b98:	77 1f       	adc	r23, r23
    2b9a:	88 1f       	adc	r24, r24
    2b9c:	99 1f       	adc	r25, r25
    2b9e:	66 0f       	add	r22, r22
    2ba0:	77 1f       	adc	r23, r23
    2ba2:	88 1f       	adc	r24, r24
    2ba4:	99 1f       	adc	r25, r25
    2ba6:	62 0f       	add	r22, r18
    2ba8:	73 1f       	adc	r23, r19
    2baa:	84 1f       	adc	r24, r20
    2bac:	95 1f       	adc	r25, r21
    2bae:	66 0f       	add	r22, r22
    2bb0:	77 1f       	adc	r23, r23
    2bb2:	88 1f       	adc	r24, r24
    2bb4:	99 1f       	adc	r25, r25
    2bb6:	08 95       	ret

00002bb8 <__prologue_saves__>:
    2bb8:	2f 92       	push	r2
    2bba:	3f 92       	push	r3
    2bbc:	4f 92       	push	r4
    2bbe:	5f 92       	push	r5
    2bc0:	6f 92       	push	r6
    2bc2:	7f 92       	push	r7
    2bc4:	8f 92       	push	r8
    2bc6:	9f 92       	push	r9
    2bc8:	af 92       	push	r10
    2bca:	bf 92       	push	r11
    2bcc:	cf 92       	push	r12
    2bce:	df 92       	push	r13
    2bd0:	ef 92       	push	r14
    2bd2:	ff 92       	push	r15
    2bd4:	0f 93       	push	r16
    2bd6:	1f 93       	push	r17
    2bd8:	cf 93       	push	r28
    2bda:	df 93       	push	r29
    2bdc:	cd b7       	in	r28, 0x3d	; 61
    2bde:	de b7       	in	r29, 0x3e	; 62
    2be0:	ca 1b       	sub	r28, r26
    2be2:	db 0b       	sbc	r29, r27
    2be4:	0f b6       	in	r0, 0x3f	; 63
    2be6:	f8 94       	cli
    2be8:	de bf       	out	0x3e, r29	; 62
    2bea:	0f be       	out	0x3f, r0	; 63
    2bec:	cd bf       	out	0x3d, r28	; 61
    2bee:	09 94       	ijmp

00002bf0 <__epilogue_restores__>:
    2bf0:	2a 88       	ldd	r2, Y+18	; 0x12
    2bf2:	39 88       	ldd	r3, Y+17	; 0x11
    2bf4:	48 88       	ldd	r4, Y+16	; 0x10
    2bf6:	5f 84       	ldd	r5, Y+15	; 0x0f
    2bf8:	6e 84       	ldd	r6, Y+14	; 0x0e
    2bfa:	7d 84       	ldd	r7, Y+13	; 0x0d
    2bfc:	8c 84       	ldd	r8, Y+12	; 0x0c
    2bfe:	9b 84       	ldd	r9, Y+11	; 0x0b
    2c00:	aa 84       	ldd	r10, Y+10	; 0x0a
    2c02:	b9 84       	ldd	r11, Y+9	; 0x09
    2c04:	c8 84       	ldd	r12, Y+8	; 0x08
    2c06:	df 80       	ldd	r13, Y+7	; 0x07
    2c08:	ee 80       	ldd	r14, Y+6	; 0x06
    2c0a:	fd 80       	ldd	r15, Y+5	; 0x05
    2c0c:	0c 81       	ldd	r16, Y+4	; 0x04
    2c0e:	1b 81       	ldd	r17, Y+3	; 0x03
    2c10:	aa 81       	ldd	r26, Y+2	; 0x02
    2c12:	b9 81       	ldd	r27, Y+1	; 0x01
    2c14:	ce 0f       	add	r28, r30
    2c16:	d1 1d       	adc	r29, r1
    2c18:	0f b6       	in	r0, 0x3f	; 63
    2c1a:	f8 94       	cli
    2c1c:	de bf       	out	0x3e, r29	; 62
    2c1e:	0f be       	out	0x3f, r0	; 63
    2c20:	cd bf       	out	0x3d, r28	; 61
    2c22:	ed 01       	movw	r28, r26
    2c24:	08 95       	ret

00002c26 <__do_global_dtors>:
    2c26:	11 e0       	ldi	r17, 0x01	; 1
    2c28:	cf e2       	ldi	r28, 0x2F	; 47
    2c2a:	d1 e0       	ldi	r29, 0x01	; 1
    2c2c:	04 c0       	rjmp	.+8      	; 0x2c36 <__do_global_dtors+0x10>
    2c2e:	fe 01       	movw	r30, r28
    2c30:	0e 94 3c 11 	call	0x2278	; 0x2278 <__tablejump2__>
    2c34:	21 96       	adiw	r28, 0x01	; 1
    2c36:	c0 33       	cpi	r28, 0x30	; 48
    2c38:	d1 07       	cpc	r29, r17
    2c3a:	c9 f7       	brne	.-14     	; 0x2c2e <__do_global_dtors+0x8>
    2c3c:	f8 94       	cli

00002c3e <__stop_program>:
    2c3e:	ff cf       	rjmp	.-2      	; 0x2c3e <__stop_program>
