{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "kernel": "", 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "membus": {
            "point_of_coherency": true, 
            "system": "system", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "point_of_unification": true, 
            "width": 16, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.cpu.interrupts.pio", 
                    "system.cpu.interrupts.int_slave", 
                    "system.mem_ctrls.port"
                ], 
                "role": "MASTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "slave": {
                "peer": [
                    "system.system_port", 
                    "system.l2.mem_side", 
                    "system.cpu.interrupts.int_master", 
                    "system.cam_pipe_datapath.cache.mem_side", 
                    "system.cam_pipe_datapath.spad_port", 
                    "system.smv_datapath.cache.mem_side", 
                    "system.smv_datapath.spad_port", 
                    "system.iocache.mem_side"
                ], 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.membus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 1
            }, 
            "power_model": [], 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "cam_pipe_datapath": {
            "system": "system", 
            "cacheQueueSize": 32, 
            "acceleratorName": "cam_pipe_datapath", 
            "cacheAssoc": 1, 
            "cactiCacheConfig": "", 
            "cacheBandwidth": 4, 
            "numDmaChannels": 1, 
            "invalidateOnDmaStore": true, 
            "cacheHitLatency": 1, 
            "clk_domain": {
                "name": "clk_domain", 
                "clock": [
                    1000
                ], 
                "init_perf_level": 0, 
                "voltage_domain": "system.cpu_voltage_domain", 
                "eventq_index": 0, 
                "cxx_class": "SrcClockDomain", 
                "path": "system.cam_pipe_datapath.clk_domain", 
                "type": "SrcClockDomain", 
                "domain_id": -1
            }, 
            "ignoreCacheFlush": true, 
            "spadPorts": 1, 
            "benchName": "cam_pipe", 
            "configFileName": "./cam-pipe.cfg", 
            "acpCacheMSHRs": 16, 
            "traceFileName": "./dynamic_trace.gz", 
            "tlbCactiConfig": "", 
            "tlbHitLatency": 0, 
            "enableAcp": false, 
            "cycleTime": 1, 
            "dmaSetupOverhead": 234, 
            "tlbBandwidth": 1, 
            "cache": {
                "cpu_side": {
                    "peer": "system.cam_pipe_datapath.cache_port", 
                    "role": "SLAVE"
                }, 
                "clusivity": "mostly_incl", 
                "prefetcher": {
                    "queue_squash": true, 
                    "on_miss": false, 
                    "tag_prefetch": true, 
                    "cache_snoop": false, 
                    "cxx_class": "TaggedPrefetcher", 
                    "latency": 1, 
                    "degree": 8, 
                    "clk_domain": "system.cam_pipe_datapath.clk_domain", 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "on_read": true, 
                    "queue_filter": true, 
                    "type": "TaggedPrefetcher", 
                    "p_state_clk_gate_min": 1000, 
                    "on_data": true, 
                    "on_write": true, 
                    "power_model": [], 
                    "sys": "system", 
                    "queue_size": 32, 
                    "path": "system.cam_pipe_datapath.cache.prefetcher", 
                    "name": "prefetcher", 
                    "p_state_clk_gate_bins": 20, 
                    "on_inst": true
                }, 
                "system": "system", 
                "write_buffers": 8, 
                "response_latency": 1, 
                "cxx_class": "Cache", 
                "size": 16384, 
                "type": "Cache", 
                "clk_domain": "system.cam_pipe_datapath.clk_domain", 
                "max_miss_count": 0, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "mem_side": {
                    "peer": "system.membus.slave[3]", 
                    "role": "MASTER"
                }, 
                "mshrs": 16, 
                "writeback_clean": false, 
                "p_state_clk_gate_min": 1000, 
                "tags": {
                    "size": 16384, 
                    "tag_latency": 1, 
                    "name": "tags", 
                    "p_state_clk_gate_min": 1000, 
                    "eventq_index": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "default_p_state": "UNDEFINED", 
                    "clk_domain": "system.cam_pipe_datapath.clk_domain", 
                    "power_model": [], 
                    "sequential_access": false, 
                    "assoc": 1, 
                    "cxx_class": "LRU", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.cam_pipe_datapath.cache.tags", 
                    "block_size": 64, 
                    "type": "LRU", 
                    "data_latency": 1
                }, 
                "tgts_per_mshr": 20, 
                "demand_mshr_reserve": 1, 
                "power_model": [], 
                "addr_ranges": [
                    "0:18446744073709551615:0:0:0:0"
                ], 
                "is_read_only": false, 
                "prefetch_on_access": true, 
                "path": "system.cam_pipe_datapath.cache", 
                "data_latency": 1, 
                "tag_latency": 1, 
                "name": "cache", 
                "p_state_clk_gate_bins": 20, 
                "sequential_access": false, 
                "assoc": 1
            }, 
            "cacheLineInvalidateLatency": 12, 
            "tlbPageBytes": 4096, 
            "eventq_index": 0, 
            "spad_port": {
                "peer": "system.membus.slave[4]", 
                "role": "MASTER"
            }, 
            "default_p_state": "UNDEFINED", 
            "cacheSize": "16kB", 
            "pipelinedDma": true, 
            "type": "HybridDatapath", 
            "tlbMissLatency": 10, 
            "experimentName": "NULL", 
            "tlbAssoc": 4, 
            "l2cacheSize": "128kB", 
            "numOutStandingWalks": 4, 
            "p_state_clk_gate_min": 1000, 
            "tlbEntries": 0, 
            "cacheLineFlushLatency": 12, 
            "power_model": [], 
            "p_state_clk_gate_max": 1000000000000, 
            "maxDmaRequests": 16, 
            "acpCacheLatency": 1, 
            "path": "system.cam_pipe_datapath", 
            "cactiCacheQueueConfig": "", 
            "cache_port": {
                "peer": "system.cam_pipe_datapath.cache.cpu_side", 
                "role": "MASTER"
            }, 
            "acceleratorId": 4, 
            "name": "cam_pipe_datapath", 
            "outputPrefix": "./outputs/cam_pipe", 
            "p_state_clk_gate_bins": 20, 
            "useDb": false, 
            "acpCacheSize": "128B", 
            "recordMemoryTrace": false, 
            "executeStandalone": false, 
            "cxx_class": "HybridDatapath", 
            "useAladdinDebugger": false, 
            "enableStatsDump": false, 
            "useAcpCache": true, 
            "dmaChunkSize": 64, 
            "cacheLineSize": 64
        }, 
        "symbolfile": "", 
        "kvm_vm": null, 
        "readfile": "", 
        "thermal_model": null, 
        "cxx_class": "System", 
        "work_begin_cpu_id_exit": -1, 
        "load_offset": 0, 
        "work_begin_exit_count": 0, 
        "p_state_clk_gate_min": 1000, 
        "memories": [
            "system.mem_ctrls"
        ], 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                800
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:4294967295:0:0:0:0"
        ], 
        "aladdin_traffic_generator": {
            "system": "system", 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_bins": 20, 
            "name": "aladdin_traffic_generator", 
            "p_state_clk_gate_min": 1000, 
            "maxDmaRequests": 16, 
            "numDmaChannels": 1, 
            "cxx_class": "AladdinTrafficGen", 
            "invalidateOnDmaStore": false, 
            "acpCacheSize": "128B", 
            "power_model": [], 
            "clk_domain": "system.smv_datapath.clk_domain", 
            "eventq_index": 0, 
            "spad_port": {
                "peer": "system.iocache.cpu_side", 
                "role": "MASTER"
            }, 
            "acpCacheLatency": 1, 
            "p_state_clk_gate_max": 1000000000000, 
            "path": "system.aladdin_traffic_generator", 
            "acpCacheMSHRs": 16, 
            "type": "AladdinTrafficGen", 
            "dmaChunkSize": 64
        }, 
        "eventq_index": 0, 
        "default_p_state": "UNDEFINED", 
        "p_state_clk_gate_max": 1000000000000, 
        "iocache": {
            "cpu_side": {
                "peer": "system.aladdin_traffic_generator.spad_port", 
                "role": "SLAVE"
            }, 
            "clusivity": "mostly_incl", 
            "prefetcher": null, 
            "system": "system", 
            "write_buffers": 8, 
            "response_latency": 50, 
            "cxx_class": "Cache", 
            "size": 64, 
            "type": "Cache", 
            "clk_domain": "system.clk_domain", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "mem_side": {
                "peer": "system.membus.slave[7]", 
                "role": "MASTER"
            }, 
            "mshrs": 20, 
            "writeback_clean": false, 
            "p_state_clk_gate_min": 1000, 
            "tags": {
                "size": 64, 
                "tag_latency": 50, 
                "name": "tags", 
                "p_state_clk_gate_min": 1000, 
                "eventq_index": 0, 
                "p_state_clk_gate_bins": 20, 
                "default_p_state": "UNDEFINED", 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "sequential_access": false, 
                "assoc": 1, 
                "cxx_class": "LRU", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.iocache.tags", 
                "block_size": 64, 
                "type": "LRU", 
                "data_latency": 50
            }, 
            "tgts_per_mshr": 12, 
            "demand_mshr_reserve": 1, 
            "power_model": [], 
            "addr_ranges": [
                "0:4294967295:0:0:0:0"
            ], 
            "is_read_only": false, 
            "prefetch_on_access": false, 
            "path": "system.iocache", 
            "data_latency": 50, 
            "tag_latency": 50, 
            "name": "iocache", 
            "p_state_clk_gate_bins": 20, 
            "sequential_access": false, 
            "assoc": 1
        }, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 64, 
        "boot_osflags": "a", 
        "system_port": {
            "peer": "system.membus.slave[0]", 
            "role": "MASTER"
        }, 
        "power_model": [], 
        "work_cpus_ckpt_count": 0, 
        "thermal_components": [], 
        "path": "system", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                400
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "tol2bus": {
            "point_of_coherency": false, 
            "system": "system", 
            "response_latency": 1, 
            "cxx_class": "CoherentXBar", 
            "forward_latency": 0, 
            "clk_domain": "system.clk_domain", 
            "point_of_unification": true, 
            "width": 32, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.l2.cpu_side"
                ], 
                "role": "MASTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 1, 
            "slave": {
                "peer": [
                    "system.cpu.icache.mem_side", 
                    "system.cpu.dcache.mem_side", 
                    "system.cpu.itb_walker_cache.mem_side", 
                    "system.cpu.dtb_walker_cache.mem_side"
                ], 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.tol2bus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 0
            }, 
            "power_model": [], 
            "path": "system.tol2bus", 
            "snoop_response_latency": 1, 
            "name": "tol2bus", 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "work_end_ckpt_count": 0, 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "smv_datapath": {
            "system": "system", 
            "cacheQueueSize": 32, 
            "acceleratorName": "smv_datapath", 
            "cacheAssoc": 1, 
            "cactiCacheConfig": "", 
            "cacheBandwidth": 4, 
            "numDmaChannels": 1, 
            "invalidateOnDmaStore": true, 
            "cacheHitLatency": 1, 
            "clk_domain": {
                "name": "clk_domain", 
                "clock": [
                    1000
                ], 
                "init_perf_level": 0, 
                "voltage_domain": "system.cpu_voltage_domain", 
                "eventq_index": 0, 
                "cxx_class": "SrcClockDomain", 
                "path": "system.smv_datapath.clk_domain", 
                "type": "SrcClockDomain", 
                "domain_id": -1
            }, 
            "ignoreCacheFlush": true, 
            "spadPorts": 1, 
            "benchName": "smv", 
            "configFileName": "./smv-accel.cfg", 
            "acpCacheMSHRs": 16, 
            "traceFileName": "./smv_pooling_layer_hw.gz", 
            "tlbCactiConfig": "", 
            "tlbHitLatency": 0, 
            "enableAcp": false, 
            "cycleTime": 1, 
            "dmaSetupOverhead": 234, 
            "tlbBandwidth": 1, 
            "cache": {
                "cpu_side": {
                    "peer": "system.smv_datapath.cache_port", 
                    "role": "SLAVE"
                }, 
                "clusivity": "mostly_incl", 
                "prefetcher": {
                    "queue_squash": true, 
                    "on_miss": false, 
                    "tag_prefetch": true, 
                    "cache_snoop": false, 
                    "cxx_class": "TaggedPrefetcher", 
                    "latency": 1, 
                    "degree": 8, 
                    "clk_domain": "system.smv_datapath.clk_domain", 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "on_read": true, 
                    "queue_filter": true, 
                    "type": "TaggedPrefetcher", 
                    "p_state_clk_gate_min": 1000, 
                    "on_data": true, 
                    "on_write": true, 
                    "power_model": [], 
                    "sys": "system", 
                    "queue_size": 32, 
                    "path": "system.smv_datapath.cache.prefetcher", 
                    "name": "prefetcher", 
                    "p_state_clk_gate_bins": 20, 
                    "on_inst": true
                }, 
                "system": "system", 
                "write_buffers": 8, 
                "response_latency": 1, 
                "cxx_class": "Cache", 
                "size": 16384, 
                "type": "Cache", 
                "clk_domain": "system.smv_datapath.clk_domain", 
                "max_miss_count": 0, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "mem_side": {
                    "peer": "system.membus.slave[5]", 
                    "role": "MASTER"
                }, 
                "mshrs": 16, 
                "writeback_clean": false, 
                "p_state_clk_gate_min": 1000, 
                "tags": {
                    "size": 16384, 
                    "tag_latency": 1, 
                    "name": "tags", 
                    "p_state_clk_gate_min": 1000, 
                    "eventq_index": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "default_p_state": "UNDEFINED", 
                    "clk_domain": "system.smv_datapath.clk_domain", 
                    "power_model": [], 
                    "sequential_access": false, 
                    "assoc": 1, 
                    "cxx_class": "LRU", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.smv_datapath.cache.tags", 
                    "block_size": 64, 
                    "type": "LRU", 
                    "data_latency": 1
                }, 
                "tgts_per_mshr": 20, 
                "demand_mshr_reserve": 1, 
                "power_model": [], 
                "addr_ranges": [
                    "0:18446744073709551615:0:0:0:0"
                ], 
                "is_read_only": false, 
                "prefetch_on_access": true, 
                "path": "system.smv_datapath.cache", 
                "data_latency": 1, 
                "tag_latency": 1, 
                "name": "cache", 
                "p_state_clk_gate_bins": 20, 
                "sequential_access": false, 
                "assoc": 1
            }, 
            "cacheLineInvalidateLatency": 12, 
            "tlbPageBytes": 4096, 
            "eventq_index": 0, 
            "spad_port": {
                "peer": "system.membus.slave[6]", 
                "role": "MASTER"
            }, 
            "default_p_state": "UNDEFINED", 
            "cacheSize": "16kB", 
            "pipelinedDma": true, 
            "type": "HybridDatapath", 
            "tlbMissLatency": 10, 
            "experimentName": "NULL", 
            "tlbAssoc": 4, 
            "l2cacheSize": "128kB", 
            "numOutStandingWalks": 4, 
            "p_state_clk_gate_min": 1000, 
            "tlbEntries": 0, 
            "cacheLineFlushLatency": 12, 
            "power_model": [], 
            "p_state_clk_gate_max": 1000000000000, 
            "maxDmaRequests": 16, 
            "acpCacheLatency": 1, 
            "path": "system.smv_datapath", 
            "cactiCacheQueueConfig": "", 
            "cache_port": {
                "peer": "system.smv_datapath.cache.cpu_side", 
                "role": "MASTER"
            }, 
            "acceleratorId": 3, 
            "name": "smv_datapath", 
            "outputPrefix": "./outputs/smv", 
            "p_state_clk_gate_bins": 20, 
            "useDb": false, 
            "acpCacheSize": "128B", 
            "recordMemoryTrace": false, 
            "executeStandalone": false, 
            "cxx_class": "HybridDatapath", 
            "useAladdinDebugger": false, 
            "enableStatsDump": false, 
            "useAcpCache": true, 
            "dmaChunkSize": 64, 
            "cacheLineSize": 64
        }, 
        "p_state_clk_gate_bins": 20, 
        "kernel_extras": [], 
        "load_addr_mask": 18446744073709551615, 
        "cpu": [
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu.itb_walker_cache.cpu_side", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 0, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": true, 
                "smtIQThreshold": 100, 
                "workload": [
                    {
                        "uid": 100, 
                        "pid": 100, 
                        "kvmInSE": false, 
                        "cxx_class": "Process", 
                        "executable": "/group/vlsiarch/yuanyao/simulators/cava/build/cam-vision-gem5-accel", 
                        "drivers": [], 
                        "system": "system", 
                        "gid": 100, 
                        "eventq_index": 0, 
                        "env": [
                            "LD_LIBRARY_PATH=/group/brooks/environments/gem5-aladdin/lib", 
                            "CAVA_HOME=/group/vlsiarch/yuanyao/simulators/cava"
                        ], 
                        "maxStackSize": 67108864, 
                        "ppid": 0, 
                        "type": "Process", 
                        "cwd": "/group/vlsiarch/yuanyao/simulators/cava/sim", 
                        "pgid": 100, 
                        "simpoint": 0, 
                        "euid": 100, 
                        "input": "cin", 
                        "path": "system.cpu.workload", 
                        "name": "workload", 
                        "cmd": [
                            "/group/vlsiarch/yuanyao/simulators/cava/build/cam-vision-gem5-accel", 
                            "raw_32x32.bin", 
                            "result.bin", 
                            "test.conf"
                        ], 
                        "errout": "cerr", 
                        "useArchPT": false, 
                        "egid": 100, 
                        "output": "cout"
                    }
                ], 
                "name": "cpu", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "p_state_clk_gate_max": 1000000000000, 
                "p_state_clk_gate_min": 1000, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList6.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList6.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList7.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList7.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.cpu.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.cpu.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.cpu.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "icache": {
                    "cpu_side": {
                        "peer": "system.cpu.icache_port", 
                        "role": "SLAVE"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": {
                        "queue_squash": true, 
                        "on_miss": false, 
                        "tag_prefetch": true, 
                        "cache_snoop": false, 
                        "cxx_class": "TaggedPrefetcher", 
                        "latency": 1, 
                        "degree": 8, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "on_read": true, 
                        "queue_filter": true, 
                        "type": "TaggedPrefetcher", 
                        "p_state_clk_gate_min": 1000, 
                        "on_data": true, 
                        "on_write": true, 
                        "power_model": [], 
                        "sys": "system", 
                        "queue_size": 32, 
                        "path": "system.cpu.icache.prefetcher", 
                        "name": "prefetcher", 
                        "p_state_clk_gate_bins": 20, 
                        "on_inst": true
                    }, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 32768, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 16, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 32768, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetch_on_access": true, 
                    "path": "system.cpu.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 2
                }, 
                "path": "system.cpu", 
                "numRobs": 1, 
                "switched_out": false, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "numThreads": 1, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "indirectPathLength": 3, 
                    "globalCtrBits": 2, 
                    "choicePredictorSize": 8192, 
                    "indirectHashGHR": true, 
                    "eventq_index": 0, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "indirectSets": 256, 
                    "indirectWays": 2, 
                    "choiceCtrBits": 2, 
                    "useIndirect": true, 
                    "localCtrBits": 2, 
                    "path": "system.cpu.branchPred", 
                    "localPredictorSize": 2048, 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192, 
                    "name": "branchPred", 
                    "indirectHashTargets": true, 
                    "instShiftAmt": 2, 
                    "indirectTagSize": 16, 
                    "BTBTagSize": 16
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "dtb_walker_cache": {
                    "cpu_side": {
                        "peer": "system.cpu.dtb.walker.port", 
                        "role": "SLAVE"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 1024, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[3]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 10, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 1024, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.dtb_walker_cache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 12, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.dtb_walker_cache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dtb_walker_cache", 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 2
                }, 
                "dcache": {
                    "cpu_side": {
                        "peer": "system.cpu.dcache_port", 
                        "role": "SLAVE"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": {
                        "queue_squash": true, 
                        "on_miss": false, 
                        "tag_prefetch": true, 
                        "cache_snoop": false, 
                        "cxx_class": "TaggedPrefetcher", 
                        "latency": 1, 
                        "degree": 8, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "on_read": true, 
                        "queue_filter": true, 
                        "type": "TaggedPrefetcher", 
                        "p_state_clk_gate_min": 1000, 
                        "on_data": true, 
                        "on_write": true, 
                        "power_model": [], 
                        "sys": "system", 
                        "queue_size": 32, 
                        "path": "system.cpu.dcache.prefetcher", 
                        "name": "prefetcher", 
                        "p_state_clk_gate_bins": 20, 
                        "on_inst": true
                    }, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 65536, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 16, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 65536, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetch_on_access": true, 
                    "path": "system.cpu.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 2
                }, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "itb_walker_cache": {
                    "cpu_side": {
                        "peer": "system.cpu.itb.walker.port", 
                        "role": "SLAVE"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "size": 1024, 
                    "type": "Cache", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[2]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 10, 
                    "writeback_clean": false, 
                    "p_state_clk_gate_min": 1000, 
                    "tags": {
                        "size": 1024, 
                        "tag_latency": 2, 
                        "name": "tags", 
                        "p_state_clk_gate_min": 1000, 
                        "eventq_index": 0, 
                        "p_state_clk_gate_bins": 20, 
                        "default_p_state": "UNDEFINED", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.itb_walker_cache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "data_latency": 2
                    }, 
                    "tgts_per_mshr": 12, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "addr_ranges": [
                        "0:18446744073709551615:0:0:0:0"
                    ], 
                    "is_read_only": false, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.itb_walker_cache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "itb_walker_cache", 
                    "p_state_clk_gate_bins": 20, 
                    "sequential_access": false, 
                    "assoc": 2
                }, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.membus.slave[2]", 
                            "role": "MASTER"
                        }, 
                        "name": "interrupts", 
                        "p_state_clk_gate_min": 1000, 
                        "pio": {
                            "peer": "system.membus.master[0]", 
                            "role": "SLAVE"
                        }, 
                        "int_slave": {
                            "peer": "system.membus.master[1]", 
                            "role": "SLAVE"
                        }, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "pio_latency": 100000, 
                        "clk_domain": "system.cpu.apic_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.interrupts", 
                        "pio_addr": 2305843009213693952, 
                        "type": "X86LocalApic"
                    }
                ], 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "p_state_clk_gate_min": 1000, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "X86ISA::Walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu.dtb_walker_cache.cpu_side", 
                            "role": "MASTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "dcache_port": {
                    "peer": "system.cpu.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "apic_clk_domain": {
                    "name": "apic_clk_domain", 
                    "clk_domain": "system.cpu_clk_domain", 
                    "eventq_index": 0, 
                    "cxx_class": "DerivedClockDomain", 
                    "path": "system.cpu.apic_clk_domain", 
                    "type": "DerivedClockDomain", 
                    "clk_divider": 16
                }, 
                "p_state_clk_gate_bins": 20, 
                "progress_interval": 0, 
                "LQEntries": 32
            }
        ], 
        "multi_thread": false, 
        "l2": {
            "cpu_side": {
                "peer": "system.tol2bus.master[0]", 
                "role": "SLAVE"
            }, 
            "clusivity": "mostly_incl", 
            "prefetcher": {
                "queue_squash": true, 
                "on_miss": false, 
                "tag_prefetch": true, 
                "cache_snoop": false, 
                "cxx_class": "StridePrefetcher", 
                "latency": 1, 
                "use_master_id": true, 
                "degree": 8, 
                "max_conf": 7, 
                "on_inst": true, 
                "clk_domain": "system.clk_domain", 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "on_read": true, 
                "queue_filter": true, 
                "start_conf": 4, 
                "type": "StridePrefetcher", 
                "p_state_clk_gate_min": 1000, 
                "on_data": true, 
                "on_write": true, 
                "power_model": [], 
                "sys": "system", 
                "queue_size": 32, 
                "path": "system.l2.prefetcher", 
                "table_assoc": 4, 
                "table_sets": 16, 
                "name": "prefetcher", 
                "p_state_clk_gate_bins": 20, 
                "min_conf": 0, 
                "thresh_conf": 4
            }, 
            "system": "system", 
            "write_buffers": 8, 
            "response_latency": 20, 
            "cxx_class": "Cache", 
            "size": 2097152, 
            "type": "Cache", 
            "clk_domain": "system.clk_domain", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "mem_side": {
                "peer": "system.membus.slave[1]", 
                "role": "MASTER"
            }, 
            "mshrs": 20, 
            "writeback_clean": false, 
            "p_state_clk_gate_min": 1000, 
            "tags": {
                "size": 2097152, 
                "tag_latency": 20, 
                "name": "tags", 
                "p_state_clk_gate_min": 1000, 
                "eventq_index": 0, 
                "p_state_clk_gate_bins": 20, 
                "default_p_state": "UNDEFINED", 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "sequential_access": false, 
                "assoc": 8, 
                "cxx_class": "LRU", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.l2.tags", 
                "block_size": 64, 
                "type": "LRU", 
                "data_latency": 20
            }, 
            "tgts_per_mshr": 12, 
            "demand_mshr_reserve": 1, 
            "power_model": [], 
            "addr_ranges": [
                "0:18446744073709551615:0:0:0:0"
            ], 
            "is_read_only": false, 
            "prefetch_on_access": true, 
            "path": "system.l2", 
            "data_latency": 20, 
            "tag_latency": 20, 
            "name": "l2", 
            "p_state_clk_gate_bins": 20, 
            "sequential_access": false, 
            "assoc": 8
        }, 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "mem_ctrls": [
            {
                "static_frontend_latency": 10000, 
                "tRFC": 180000, 
                "activation_limit": 4, 
                "in_addr_map": true, 
                "IDD3N2": 0.038, 
                "tWTR": 10000, 
                "IDD52": 0.17500000000000002, 
                "clk_domain": "system.clk_domain", 
                "channels": 1, 
                "write_buffer_size": 64, 
                "device_bus_width": 16, 
                "VDD": 1.8, 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": 0.036000000000000004, 
                "port": {
                    "peer": "system.membus.master[2]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": 0.0012, 
                "p_state_clk_gate_min": 1000, 
                "null": false, 
                "IDD2P1": 0.0012, 
                "eventq_index": 0, 
                "tRRD": 10000, 
                "tRTW": 1250, 
                "IDD4R": 0.0036000000000000003, 
                "burst_length": 16, 
                "tRTP": 7500, 
                "IDD4W": 0.0036000000000000003, 
                "tWR": 18000, 
                "banks_per_rank": 8, 
                "devices_per_rank": 2, 
                "IDD2P02": 0.0014, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "IDD6": 0.0004, 
                "IDD5": 0.04, 
                "tRCD": 18000, 
                "type": "DRAMCtrl", 
                "IDD3P02": 0.01, 
                "tRRD_L": 0, 
                "IDD0": 0.01, 
                "IDD62": 0.0015, 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": 0.06, 
                "IDD2P0": 0.0012, 
                "ranks_per_channel": 2, 
                "page_policy": "open_adaptive", 
                "IDD4W2": 0.4, 
                "tCS": 1250, 
                "power_model": [], 
                "tCL": 17500, 
                "read_buffer_size": 32, 
                "conf_table_reported": true, 
                "tCK": 625, 
                "tRAS": 42000, 
                "tRP": 18000, 
                "tBURST": 5000, 
                "path": "system.mem_ctrls", 
                "tXP": 7500, 
                "tXS": 0, 
                "addr_mapping": "RoRaBaCoCh", 
                "IDD3P0": 0.0012, 
                "IDD3P1": 0.0012, 
                "IDD3N": 0.0036000000000000003, 
                "name": "mem_ctrls", 
                "tXSDLL": 187500, 
                "device_size": 1073741824, 
                "kvm_map": true, 
                "dll": false, 
                "tXAW": 40000, 
                "write_low_thresh_perc": 50, 
                "range": "0:4294967295:6:19:0:0", 
                "VDD2": 1.1, 
                "IDD2P12": 0.0014, 
                "p_state_clk_gate_bins": 20, 
                "tXPDLL": 0, 
                "IDD4R2": 0.5, 
                "device_rowbuffer_size": 2048, 
                "static_backend_latency": 10000, 
                "max_accesses_per_row": 16, 
                "IDD3P12": 0.01, 
                "tREFI": 3904000
            }
        ], 
        "num_work_ids": 16, 
        "work_item_id": -1, 
        "exit_on_work_items": false
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}