E:/Uni/CA/CA#2/MemoryBlock.v {1 {vlog -work work -stats=none E:/Uni/CA/CA#2/MemoryBlock.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MemoryBlock

Top level modules:
	MemoryBlock

} {} {}} E:/Uni/CA/CA#2/ShiftLeft.v {1 {vlog -work work -stats=none E:/Uni/CA/CA#2/ShiftLeft.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ShiftLeft

Top level modules:
	ShiftLeft

} {} {}} E:/Uni/CA/CA#2/RegisterFile.v {1 {vlog -work work -stats=none E:/Uni/CA/CA#2/RegisterFile.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}} E:/Uni/CA/CA#2/Mux.v {1 {vlog -work work -stats=none E:/Uni/CA/CA#2/Mux.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Mux

Top level modules:
	Mux

} {} {}} E:/Uni/CA/CA#2/ALU.v {1 {vlog -work work -stats=none E:/Uni/CA/CA#2/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU

Top level modules:
	ALU

} {} {}}
