# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_05.srcs/sources_1/new/DEC_2to4.vhd" \
"../../../../project_05.srcs/sim_1/new/DEC_2to4_TB.vhd" \

# Do not sort compile order
nosort
