vendor_name = ModelSim
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/Vhdl1.vhd
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/toplevel.vhd
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/Waveform.vwf
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/Waveform1.vwf
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/Waveform2.vwf
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/Waveform3.vwf
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/Waveform4.vwf
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/Waveform5.vwf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/db/Vhdl1.cbx.xml
design_name = Vhdl1
instance = comp, \aMaiorB~output\, aMaiorB~output, Vhdl1, 1
instance = comp, \aEqualsB~output\, aEqualsB~output, Vhdl1, 1
instance = comp, \aMenorB~output\, aMenorB~output, Vhdl1, 1
instance = comp, \A~input\, A~input, Vhdl1, 1
instance = comp, \B~input\, B~input, Vhdl1, 1
instance = comp, \D~input\, D~input, Vhdl1, 1
instance = comp, \C~input\, C~input, Vhdl1, 1
instance = comp, \aMaiorB~0\, aMaiorB~0, Vhdl1, 1
instance = comp, \aEqualsB~0\, aEqualsB~0, Vhdl1, 1
instance = comp, \aMenorB~0\, aMenorB~0, Vhdl1, 1
