
Heizkoerperthermostat.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000006e  00800100  00001586  0000161a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001586  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001e  0080016e  0080016e  00001688  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001688  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000016b8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000418  00000000  00000000  000016f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002490  00000000  00000000  00001b10  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000f86  00000000  00000000  00003fa0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001d84  00000000  00000000  00004f26  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000d30  00000000  00000000  00006cac  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001039  00000000  00000000  000079dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001934  00000000  00000000  00008a15  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000338  00000000  00000000  0000a349  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	19 c0       	rjmp	.+50     	; 0x34 <__ctors_end>
       2:	33 c0       	rjmp	.+102    	; 0x6a <__bad_interrupt>
       4:	32 c0       	rjmp	.+100    	; 0x6a <__bad_interrupt>
       6:	31 c0       	rjmp	.+98     	; 0x6a <__bad_interrupt>
       8:	30 c0       	rjmp	.+96     	; 0x6a <__bad_interrupt>
       a:	2f c0       	rjmp	.+94     	; 0x6a <__bad_interrupt>
       c:	2e c0       	rjmp	.+92     	; 0x6a <__bad_interrupt>
       e:	12 c8       	rjmp	.-4060   	; 0xfffff034 <__eeprom_end+0xff7ef034>
      10:	2c c0       	rjmp	.+88     	; 0x6a <__bad_interrupt>
      12:	2b c0       	rjmp	.+86     	; 0x6a <__bad_interrupt>
      14:	2a c0       	rjmp	.+84     	; 0x6a <__bad_interrupt>
      16:	ba c7       	rjmp	.+3956   	; 0xf8c <__vector_11>
      18:	28 c0       	rjmp	.+80     	; 0x6a <__bad_interrupt>
      1a:	27 c0       	rjmp	.+78     	; 0x6a <__bad_interrupt>
      1c:	26 c0       	rjmp	.+76     	; 0x6a <__bad_interrupt>
      1e:	25 c0       	rjmp	.+74     	; 0x6a <__bad_interrupt>
      20:	24 c0       	rjmp	.+72     	; 0x6a <__bad_interrupt>
      22:	23 c0       	rjmp	.+70     	; 0x6a <__bad_interrupt>
      24:	22 c0       	rjmp	.+68     	; 0x6a <__bad_interrupt>
      26:	21 c0       	rjmp	.+66     	; 0x6a <__bad_interrupt>
      28:	20 c0       	rjmp	.+64     	; 0x6a <__bad_interrupt>
      2a:	1f c0       	rjmp	.+62     	; 0x6a <__bad_interrupt>
      2c:	1e c0       	rjmp	.+60     	; 0x6a <__bad_interrupt>
      2e:	1d c0       	rjmp	.+58     	; 0x6a <__bad_interrupt>
      30:	7f c9       	rjmp	.-3330   	; 0xfffff330 <__eeprom_end+0xff7ef330>
      32:	1b c0       	rjmp	.+54     	; 0x6a <__bad_interrupt>

00000034 <__ctors_end>:
      34:	11 24       	eor	r1, r1
      36:	1f be       	out	0x3f, r1	; 63
      38:	cf ef       	ldi	r28, 0xFF	; 255
      3a:	d4 e0       	ldi	r29, 0x04	; 4
      3c:	de bf       	out	0x3e, r29	; 62
      3e:	cd bf       	out	0x3d, r28	; 61

00000040 <__do_copy_data>:
      40:	11 e0       	ldi	r17, 0x01	; 1
      42:	a0 e0       	ldi	r26, 0x00	; 0
      44:	b1 e0       	ldi	r27, 0x01	; 1
      46:	e6 e8       	ldi	r30, 0x86	; 134
      48:	f5 e1       	ldi	r31, 0x15	; 21
      4a:	02 c0       	rjmp	.+4      	; 0x50 <__do_copy_data+0x10>
      4c:	05 90       	lpm	r0, Z+
      4e:	0d 92       	st	X+, r0
      50:	ae 36       	cpi	r26, 0x6E	; 110
      52:	b1 07       	cpc	r27, r17
      54:	d9 f7       	brne	.-10     	; 0x4c <__do_copy_data+0xc>

00000056 <__do_clear_bss>:
      56:	21 e0       	ldi	r18, 0x01	; 1
      58:	ae e6       	ldi	r26, 0x6E	; 110
      5a:	b1 e0       	ldi	r27, 0x01	; 1
      5c:	01 c0       	rjmp	.+2      	; 0x60 <.do_clear_bss_start>

0000005e <.do_clear_bss_loop>:
      5e:	1d 92       	st	X+, r1

00000060 <.do_clear_bss_start>:
      60:	ac 38       	cpi	r26, 0x8C	; 140
      62:	b2 07       	cpc	r27, r18
      64:	e1 f7       	brne	.-8      	; 0x5e <.do_clear_bss_loop>
      66:	52 d4       	rcall	.+2212   	; 0x90c <main>
      68:	8c ca       	rjmp	.-2792   	; 0xfffff582 <__eeprom_end+0xff7ef582>

0000006a <__bad_interrupt>:
      6a:	ca cf       	rjmp	.-108    	; 0x0 <__vectors>

0000006c <TempController>:
//Author:			Moritz
//Source:
//Status:			released
//--------------------------------
unsigned char TempController(int actualTemp, int targetTemp, unsigned char stepOld, unsigned char ucHysteresis)
{
      6c:	cf 93       	push	r28
      6e:	df 93       	push	r29
      70:	cd b7       	in	r28, 0x3d	; 61
      72:	de b7       	in	r29, 0x3e	; 62
      74:	28 97       	sbiw	r28, 0x08	; 8
      76:	0f b6       	in	r0, 0x3f	; 63
      78:	f8 94       	cli
      7a:	de bf       	out	0x3e, r29	; 62
      7c:	0f be       	out	0x3f, r0	; 63
      7e:	cd bf       	out	0x3d, r28	; 61
      80:	9c 83       	std	Y+4, r25	; 0x04
      82:	8b 83       	std	Y+3, r24	; 0x03
      84:	7e 83       	std	Y+6, r23	; 0x06
      86:	6d 83       	std	Y+5, r22	; 0x05
      88:	4f 83       	std	Y+7, r20	; 0x07
      8a:	28 87       	std	Y+8, r18	; 0x08
	int iDelta = targetTemp - actualTemp;
      8c:	2d 81       	ldd	r18, Y+5	; 0x05
      8e:	3e 81       	ldd	r19, Y+6	; 0x06
      90:	8b 81       	ldd	r24, Y+3	; 0x03
      92:	9c 81       	ldd	r25, Y+4	; 0x04
      94:	a9 01       	movw	r20, r18
      96:	48 1b       	sub	r20, r24
      98:	59 0b       	sbc	r21, r25
      9a:	ca 01       	movw	r24, r20
      9c:	9a 83       	std	Y+2, r25	; 0x02
      9e:	89 83       	std	Y+1, r24	; 0x01
	// Step 0
	if (iDelta < (0 - ucHysteresis) )
      a0:	88 85       	ldd	r24, Y+8	; 0x08
      a2:	88 2f       	mov	r24, r24
      a4:	90 e0       	ldi	r25, 0x00	; 0
      a6:	22 27       	eor	r18, r18
      a8:	33 27       	eor	r19, r19
      aa:	28 1b       	sub	r18, r24
      ac:	39 0b       	sbc	r19, r25
      ae:	89 81       	ldd	r24, Y+1	; 0x01
      b0:	9a 81       	ldd	r25, Y+2	; 0x02
      b2:	82 17       	cp	r24, r18
      b4:	93 07       	cpc	r25, r19
      b6:	14 f4       	brge	.+4      	; 0xbc <TempController+0x50>
	{
		return 0;
      b8:	80 e0       	ldi	r24, 0x00	; 0
      ba:	6f c0       	rjmp	.+222    	; 0x19a <TempController+0x12e>
	}
	// Step 1
	else if (iDelta >= (0 + ucHysteresis) && iDelta < (20 - ucHysteresis) )
      bc:	88 85       	ldd	r24, Y+8	; 0x08
      be:	28 2f       	mov	r18, r24
      c0:	30 e0       	ldi	r19, 0x00	; 0
      c2:	89 81       	ldd	r24, Y+1	; 0x01
      c4:	9a 81       	ldd	r25, Y+2	; 0x02
      c6:	82 17       	cp	r24, r18
      c8:	93 07       	cpc	r25, r19
      ca:	74 f0       	brlt	.+28     	; 0xe8 <TempController+0x7c>
      cc:	88 85       	ldd	r24, Y+8	; 0x08
      ce:	88 2f       	mov	r24, r24
      d0:	90 e0       	ldi	r25, 0x00	; 0
      d2:	24 e1       	ldi	r18, 0x14	; 20
      d4:	30 e0       	ldi	r19, 0x00	; 0
      d6:	28 1b       	sub	r18, r24
      d8:	39 0b       	sbc	r19, r25
      da:	89 81       	ldd	r24, Y+1	; 0x01
      dc:	9a 81       	ldd	r25, Y+2	; 0x02
      de:	82 17       	cp	r24, r18
      e0:	93 07       	cpc	r25, r19
      e2:	14 f4       	brge	.+4      	; 0xe8 <TempController+0x7c>
	{
		return 1;
      e4:	81 e0       	ldi	r24, 0x01	; 1
      e6:	59 c0       	rjmp	.+178    	; 0x19a <TempController+0x12e>
	}
	// Step 2
	else if (iDelta >= (20 + ucHysteresis) && iDelta < (40 - ucHysteresis))
      e8:	88 85       	ldd	r24, Y+8	; 0x08
      ea:	88 2f       	mov	r24, r24
      ec:	90 e0       	ldi	r25, 0x00	; 0
      ee:	9c 01       	movw	r18, r24
      f0:	2c 5e       	subi	r18, 0xEC	; 236
      f2:	3f 4f       	sbci	r19, 0xFF	; 255
      f4:	89 81       	ldd	r24, Y+1	; 0x01
      f6:	9a 81       	ldd	r25, Y+2	; 0x02
      f8:	82 17       	cp	r24, r18
      fa:	93 07       	cpc	r25, r19
      fc:	74 f0       	brlt	.+28     	; 0x11a <TempController+0xae>
      fe:	88 85       	ldd	r24, Y+8	; 0x08
     100:	88 2f       	mov	r24, r24
     102:	90 e0       	ldi	r25, 0x00	; 0
     104:	28 e2       	ldi	r18, 0x28	; 40
     106:	30 e0       	ldi	r19, 0x00	; 0
     108:	28 1b       	sub	r18, r24
     10a:	39 0b       	sbc	r19, r25
     10c:	89 81       	ldd	r24, Y+1	; 0x01
     10e:	9a 81       	ldd	r25, Y+2	; 0x02
     110:	82 17       	cp	r24, r18
     112:	93 07       	cpc	r25, r19
     114:	14 f4       	brge	.+4      	; 0x11a <TempController+0xae>
	{
		return 2;
     116:	82 e0       	ldi	r24, 0x02	; 2
     118:	40 c0       	rjmp	.+128    	; 0x19a <TempController+0x12e>
	}
	// Step 3
	else if (iDelta >= (40 + ucHysteresis) && iDelta < (60 - ucHysteresis))
     11a:	88 85       	ldd	r24, Y+8	; 0x08
     11c:	88 2f       	mov	r24, r24
     11e:	90 e0       	ldi	r25, 0x00	; 0
     120:	9c 01       	movw	r18, r24
     122:	28 5d       	subi	r18, 0xD8	; 216
     124:	3f 4f       	sbci	r19, 0xFF	; 255
     126:	89 81       	ldd	r24, Y+1	; 0x01
     128:	9a 81       	ldd	r25, Y+2	; 0x02
     12a:	82 17       	cp	r24, r18
     12c:	93 07       	cpc	r25, r19
     12e:	74 f0       	brlt	.+28     	; 0x14c <TempController+0xe0>
     130:	88 85       	ldd	r24, Y+8	; 0x08
     132:	88 2f       	mov	r24, r24
     134:	90 e0       	ldi	r25, 0x00	; 0
     136:	2c e3       	ldi	r18, 0x3C	; 60
     138:	30 e0       	ldi	r19, 0x00	; 0
     13a:	28 1b       	sub	r18, r24
     13c:	39 0b       	sbc	r19, r25
     13e:	89 81       	ldd	r24, Y+1	; 0x01
     140:	9a 81       	ldd	r25, Y+2	; 0x02
     142:	82 17       	cp	r24, r18
     144:	93 07       	cpc	r25, r19
     146:	14 f4       	brge	.+4      	; 0x14c <TempController+0xe0>
	{
		return 3;
     148:	83 e0       	ldi	r24, 0x03	; 3
     14a:	27 c0       	rjmp	.+78     	; 0x19a <TempController+0x12e>
	}
	// Step 4
	else if (iDelta >= (60 + ucHysteresis) && iDelta < (80 - ucHysteresis))
     14c:	88 85       	ldd	r24, Y+8	; 0x08
     14e:	88 2f       	mov	r24, r24
     150:	90 e0       	ldi	r25, 0x00	; 0
     152:	9c 01       	movw	r18, r24
     154:	24 5c       	subi	r18, 0xC4	; 196
     156:	3f 4f       	sbci	r19, 0xFF	; 255
     158:	89 81       	ldd	r24, Y+1	; 0x01
     15a:	9a 81       	ldd	r25, Y+2	; 0x02
     15c:	82 17       	cp	r24, r18
     15e:	93 07       	cpc	r25, r19
     160:	74 f0       	brlt	.+28     	; 0x17e <TempController+0x112>
     162:	88 85       	ldd	r24, Y+8	; 0x08
     164:	88 2f       	mov	r24, r24
     166:	90 e0       	ldi	r25, 0x00	; 0
     168:	20 e5       	ldi	r18, 0x50	; 80
     16a:	30 e0       	ldi	r19, 0x00	; 0
     16c:	28 1b       	sub	r18, r24
     16e:	39 0b       	sbc	r19, r25
     170:	89 81       	ldd	r24, Y+1	; 0x01
     172:	9a 81       	ldd	r25, Y+2	; 0x02
     174:	82 17       	cp	r24, r18
     176:	93 07       	cpc	r25, r19
     178:	14 f4       	brge	.+4      	; 0x17e <TempController+0x112>
	{
		return 4;
     17a:	84 e0       	ldi	r24, 0x04	; 4
     17c:	0e c0       	rjmp	.+28     	; 0x19a <TempController+0x12e>
	}
	// Step 5
	else if (iDelta >= (80 + ucHysteresis))
     17e:	88 85       	ldd	r24, Y+8	; 0x08
     180:	88 2f       	mov	r24, r24
     182:	90 e0       	ldi	r25, 0x00	; 0
     184:	9c 01       	movw	r18, r24
     186:	20 5b       	subi	r18, 0xB0	; 176
     188:	3f 4f       	sbci	r19, 0xFF	; 255
     18a:	89 81       	ldd	r24, Y+1	; 0x01
     18c:	9a 81       	ldd	r25, Y+2	; 0x02
     18e:	82 17       	cp	r24, r18
     190:	93 07       	cpc	r25, r19
     192:	14 f0       	brlt	.+4      	; 0x198 <TempController+0x12c>
	{
		return 5;
     194:	85 e0       	ldi	r24, 0x05	; 5
     196:	01 c0       	rjmp	.+2      	; 0x19a <TempController+0x12e>
	}
	// default	
	return stepOld;	
     198:	8f 81       	ldd	r24, Y+7	; 0x07
     19a:	28 96       	adiw	r28, 0x08	; 8
     19c:	0f b6       	in	r0, 0x3f	; 63
     19e:	f8 94       	cli
     1a0:	de bf       	out	0x3e, r29	; 62
     1a2:	0f be       	out	0x3f, r0	; 63
     1a4:	cd bf       	out	0x3d, r28	; 61
     1a6:	df 91       	pop	r29
     1a8:	cf 91       	pop	r28
     1aa:	08 95       	ret

000001ac <Display_HardwareInit>:
	{
		Display_Write(Pattern_New_Char[i]);	//die i-te Zeile wird abgespeichert
	}
	Display_RS_Low();	//RS-Leitung wird auf low gesetzt
	
}
     1ac:	cf 93       	push	r28
     1ae:	df 93       	push	r29
     1b0:	cd b7       	in	r28, 0x3d	; 61
     1b2:	de b7       	in	r29, 0x3e	; 62
     1b4:	d4 d0       	rcall	.+424    	; 0x35e <Display_DATA_Output>
     1b6:	6d d0       	rcall	.+218    	; 0x292 <Display_RS_Output>
     1b8:	9f d0       	rcall	.+318    	; 0x2f8 <Display_EN_Output>
     1ba:	00 00       	nop
     1bc:	df 91       	pop	r29
     1be:	cf 91       	pop	r28
     1c0:	08 95       	ret

000001c2 <Display_delay>:
     1c2:	cf 93       	push	r28
     1c4:	df 93       	push	r29
     1c6:	cd b7       	in	r28, 0x3d	; 61
     1c8:	de b7       	in	r29, 0x3e	; 62
     1ca:	2c 97       	sbiw	r28, 0x0c	; 12
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	f8 94       	cli
     1d0:	de bf       	out	0x3e, r29	; 62
     1d2:	0f be       	out	0x3f, r0	; 63
     1d4:	cd bf       	out	0x3d, r28	; 61
     1d6:	69 87       	std	Y+9, r22	; 0x09
     1d8:	7a 87       	std	Y+10, r23	; 0x0a
     1da:	8b 87       	std	Y+11, r24	; 0x0b
     1dc:	9c 87       	std	Y+12, r25	; 0x0c
     1de:	89 85       	ldd	r24, Y+9	; 0x09
     1e0:	9a 85       	ldd	r25, Y+10	; 0x0a
     1e2:	ab 85       	ldd	r26, Y+11	; 0x0b
     1e4:	bc 85       	ldd	r27, Y+12	; 0x0c
     1e6:	8d 83       	std	Y+5, r24	; 0x05
     1e8:	9e 83       	std	Y+6, r25	; 0x06
     1ea:	af 83       	std	Y+7, r26	; 0x07
     1ec:	b8 87       	std	Y+8, r27	; 0x08
     1ee:	19 82       	std	Y+1, r1	; 0x01
     1f0:	1a 82       	std	Y+2, r1	; 0x02
     1f2:	1b 82       	std	Y+3, r1	; 0x03
     1f4:	1c 82       	std	Y+4, r1	; 0x04
     1f6:	0b c0       	rjmp	.+22     	; 0x20e <__EEPROM_REGION_LENGTH__+0xe>
     1f8:	89 81       	ldd	r24, Y+1	; 0x01
     1fa:	9a 81       	ldd	r25, Y+2	; 0x02
     1fc:	ab 81       	ldd	r26, Y+3	; 0x03
     1fe:	bc 81       	ldd	r27, Y+4	; 0x04
     200:	01 96       	adiw	r24, 0x01	; 1
     202:	a1 1d       	adc	r26, r1
     204:	b1 1d       	adc	r27, r1
     206:	89 83       	std	Y+1, r24	; 0x01
     208:	9a 83       	std	Y+2, r25	; 0x02
     20a:	ab 83       	std	Y+3, r26	; 0x03
     20c:	bc 83       	std	Y+4, r27	; 0x04
     20e:	29 81       	ldd	r18, Y+1	; 0x01
     210:	3a 81       	ldd	r19, Y+2	; 0x02
     212:	4b 81       	ldd	r20, Y+3	; 0x03
     214:	5c 81       	ldd	r21, Y+4	; 0x04
     216:	8d 81       	ldd	r24, Y+5	; 0x05
     218:	9e 81       	ldd	r25, Y+6	; 0x06
     21a:	af 81       	ldd	r26, Y+7	; 0x07
     21c:	b8 85       	ldd	r27, Y+8	; 0x08
     21e:	28 17       	cp	r18, r24
     220:	39 07       	cpc	r19, r25
     222:	4a 07       	cpc	r20, r26
     224:	5b 07       	cpc	r21, r27
     226:	40 f3       	brcs	.-48     	; 0x1f8 <Display_delay+0x36>
     228:	00 00       	nop
     22a:	2c 96       	adiw	r28, 0x0c	; 12
     22c:	0f b6       	in	r0, 0x3f	; 63
     22e:	f8 94       	cli
     230:	de bf       	out	0x3e, r29	; 62
     232:	0f be       	out	0x3f, r0	; 63
     234:	cd bf       	out	0x3d, r28	; 61
     236:	df 91       	pop	r29
     238:	cf 91       	pop	r28
     23a:	08 95       	ret

0000023c <Display_Aus>:
     23c:	cf 93       	push	r28
     23e:	df 93       	push	r29
     240:	cd b7       	in	r28, 0x3d	; 61
     242:	de b7       	in	r29, 0x3e	; 62
     244:	8a e2       	ldi	r24, 0x2A	; 42
     246:	90 e0       	ldi	r25, 0x00	; 0
     248:	2a e2       	ldi	r18, 0x2A	; 42
     24a:	30 e0       	ldi	r19, 0x00	; 0
     24c:	f9 01       	movw	r30, r18
     24e:	20 81       	ld	r18, Z
     250:	20 68       	ori	r18, 0x80	; 128
     252:	fc 01       	movw	r30, r24
     254:	20 83       	st	Z, r18
     256:	8b e2       	ldi	r24, 0x2B	; 43
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	2b e2       	ldi	r18, 0x2B	; 43
     25c:	30 e0       	ldi	r19, 0x00	; 0
     25e:	f9 01       	movw	r30, r18
     260:	20 81       	ld	r18, Z
     262:	2f 77       	andi	r18, 0x7F	; 127
     264:	fc 01       	movw	r30, r24
     266:	20 83       	st	Z, r18
     268:	00 00       	nop
     26a:	df 91       	pop	r29
     26c:	cf 91       	pop	r28
     26e:	08 95       	ret

00000270 <Display_An>:
     270:	cf 93       	push	r28
     272:	df 93       	push	r29
     274:	cd b7       	in	r28, 0x3d	; 61
     276:	de b7       	in	r29, 0x3e	; 62
     278:	8b e2       	ldi	r24, 0x2B	; 43
     27a:	90 e0       	ldi	r25, 0x00	; 0
     27c:	2b e2       	ldi	r18, 0x2B	; 43
     27e:	30 e0       	ldi	r19, 0x00	; 0
     280:	f9 01       	movw	r30, r18
     282:	20 81       	ld	r18, Z
     284:	20 68       	ori	r18, 0x80	; 128
     286:	fc 01       	movw	r30, r24
     288:	20 83       	st	Z, r18
     28a:	00 00       	nop
     28c:	df 91       	pop	r29
     28e:	cf 91       	pop	r28
     290:	08 95       	ret

00000292 <Display_RS_Output>:
     292:	cf 93       	push	r28
     294:	df 93       	push	r29
     296:	cd b7       	in	r28, 0x3d	; 61
     298:	de b7       	in	r29, 0x3e	; 62
     29a:	84 e2       	ldi	r24, 0x24	; 36
     29c:	90 e0       	ldi	r25, 0x00	; 0
     29e:	24 e2       	ldi	r18, 0x24	; 36
     2a0:	30 e0       	ldi	r19, 0x00	; 0
     2a2:	f9 01       	movw	r30, r18
     2a4:	20 81       	ld	r18, Z
     2a6:	21 60       	ori	r18, 0x01	; 1
     2a8:	fc 01       	movw	r30, r24
     2aa:	20 83       	st	Z, r18
     2ac:	00 00       	nop
     2ae:	df 91       	pop	r29
     2b0:	cf 91       	pop	r28
     2b2:	08 95       	ret

000002b4 <Display_RS_High>:
     2b4:	cf 93       	push	r28
     2b6:	df 93       	push	r29
     2b8:	cd b7       	in	r28, 0x3d	; 61
     2ba:	de b7       	in	r29, 0x3e	; 62
     2bc:	85 e2       	ldi	r24, 0x25	; 37
     2be:	90 e0       	ldi	r25, 0x00	; 0
     2c0:	25 e2       	ldi	r18, 0x25	; 37
     2c2:	30 e0       	ldi	r19, 0x00	; 0
     2c4:	f9 01       	movw	r30, r18
     2c6:	20 81       	ld	r18, Z
     2c8:	21 60       	ori	r18, 0x01	; 1
     2ca:	fc 01       	movw	r30, r24
     2cc:	20 83       	st	Z, r18
     2ce:	00 00       	nop
     2d0:	df 91       	pop	r29
     2d2:	cf 91       	pop	r28
     2d4:	08 95       	ret

000002d6 <Display_RS_Low>:
     2d6:	cf 93       	push	r28
     2d8:	df 93       	push	r29
     2da:	cd b7       	in	r28, 0x3d	; 61
     2dc:	de b7       	in	r29, 0x3e	; 62
     2de:	85 e2       	ldi	r24, 0x25	; 37
     2e0:	90 e0       	ldi	r25, 0x00	; 0
     2e2:	25 e2       	ldi	r18, 0x25	; 37
     2e4:	30 e0       	ldi	r19, 0x00	; 0
     2e6:	f9 01       	movw	r30, r18
     2e8:	20 81       	ld	r18, Z
     2ea:	2e 7f       	andi	r18, 0xFE	; 254
     2ec:	fc 01       	movw	r30, r24
     2ee:	20 83       	st	Z, r18
     2f0:	00 00       	nop
     2f2:	df 91       	pop	r29
     2f4:	cf 91       	pop	r28
     2f6:	08 95       	ret

000002f8 <Display_EN_Output>:
     2f8:	cf 93       	push	r28
     2fa:	df 93       	push	r29
     2fc:	cd b7       	in	r28, 0x3d	; 61
     2fe:	de b7       	in	r29, 0x3e	; 62
     300:	84 e2       	ldi	r24, 0x24	; 36
     302:	90 e0       	ldi	r25, 0x00	; 0
     304:	24 e2       	ldi	r18, 0x24	; 36
     306:	30 e0       	ldi	r19, 0x00	; 0
     308:	f9 01       	movw	r30, r18
     30a:	20 81       	ld	r18, Z
     30c:	22 60       	ori	r18, 0x02	; 2
     30e:	fc 01       	movw	r30, r24
     310:	20 83       	st	Z, r18
     312:	00 00       	nop
     314:	df 91       	pop	r29
     316:	cf 91       	pop	r28
     318:	08 95       	ret

0000031a <Display_EN_High>:
     31a:	cf 93       	push	r28
     31c:	df 93       	push	r29
     31e:	cd b7       	in	r28, 0x3d	; 61
     320:	de b7       	in	r29, 0x3e	; 62
     322:	85 e2       	ldi	r24, 0x25	; 37
     324:	90 e0       	ldi	r25, 0x00	; 0
     326:	25 e2       	ldi	r18, 0x25	; 37
     328:	30 e0       	ldi	r19, 0x00	; 0
     32a:	f9 01       	movw	r30, r18
     32c:	20 81       	ld	r18, Z
     32e:	22 60       	ori	r18, 0x02	; 2
     330:	fc 01       	movw	r30, r24
     332:	20 83       	st	Z, r18
     334:	00 00       	nop
     336:	df 91       	pop	r29
     338:	cf 91       	pop	r28
     33a:	08 95       	ret

0000033c <Display_EN_Low>:
     33c:	cf 93       	push	r28
     33e:	df 93       	push	r29
     340:	cd b7       	in	r28, 0x3d	; 61
     342:	de b7       	in	r29, 0x3e	; 62
     344:	85 e2       	ldi	r24, 0x25	; 37
     346:	90 e0       	ldi	r25, 0x00	; 0
     348:	25 e2       	ldi	r18, 0x25	; 37
     34a:	30 e0       	ldi	r19, 0x00	; 0
     34c:	f9 01       	movw	r30, r18
     34e:	20 81       	ld	r18, Z
     350:	2d 7f       	andi	r18, 0xFD	; 253
     352:	fc 01       	movw	r30, r24
     354:	20 83       	st	Z, r18
     356:	00 00       	nop
     358:	df 91       	pop	r29
     35a:	cf 91       	pop	r28
     35c:	08 95       	ret

0000035e <Display_DATA_Output>:
     35e:	cf 93       	push	r28
     360:	df 93       	push	r29
     362:	cd b7       	in	r28, 0x3d	; 61
     364:	de b7       	in	r29, 0x3e	; 62
     366:	87 e2       	ldi	r24, 0x27	; 39
     368:	90 e0       	ldi	r25, 0x00	; 0
     36a:	27 e2       	ldi	r18, 0x27	; 39
     36c:	30 e0       	ldi	r19, 0x00	; 0
     36e:	f9 01       	movw	r30, r18
     370:	20 81       	ld	r18, Z
     372:	2f 60       	ori	r18, 0x0F	; 15
     374:	fc 01       	movw	r30, r24
     376:	20 83       	st	Z, r18
     378:	00 00       	nop
     37a:	df 91       	pop	r29
     37c:	cf 91       	pop	r28
     37e:	08 95       	ret

00000380 <Display_DATA_BitHigh>:
     380:	cf 93       	push	r28
     382:	df 93       	push	r29
     384:	1f 92       	push	r1
     386:	cd b7       	in	r28, 0x3d	; 61
     388:	de b7       	in	r29, 0x3e	; 62
     38a:	89 83       	std	Y+1, r24	; 0x01
     38c:	88 e2       	ldi	r24, 0x28	; 40
     38e:	90 e0       	ldi	r25, 0x00	; 0
     390:	28 e2       	ldi	r18, 0x28	; 40
     392:	30 e0       	ldi	r19, 0x00	; 0
     394:	f9 01       	movw	r30, r18
     396:	20 81       	ld	r18, Z
     398:	62 2f       	mov	r22, r18
     39a:	29 81       	ldd	r18, Y+1	; 0x01
     39c:	42 2f       	mov	r20, r18
     39e:	50 e0       	ldi	r21, 0x00	; 0
     3a0:	21 e0       	ldi	r18, 0x01	; 1
     3a2:	30 e0       	ldi	r19, 0x00	; 0
     3a4:	02 c0       	rjmp	.+4      	; 0x3aa <Display_DATA_BitHigh+0x2a>
     3a6:	22 0f       	add	r18, r18
     3a8:	33 1f       	adc	r19, r19
     3aa:	4a 95       	dec	r20
     3ac:	e2 f7       	brpl	.-8      	; 0x3a6 <Display_DATA_BitHigh+0x26>
     3ae:	26 2b       	or	r18, r22
     3b0:	fc 01       	movw	r30, r24
     3b2:	20 83       	st	Z, r18
     3b4:	00 00       	nop
     3b6:	0f 90       	pop	r0
     3b8:	df 91       	pop	r29
     3ba:	cf 91       	pop	r28
     3bc:	08 95       	ret

000003be <Display_DATA_BitLow>:
     3be:	cf 93       	push	r28
     3c0:	df 93       	push	r29
     3c2:	1f 92       	push	r1
     3c4:	cd b7       	in	r28, 0x3d	; 61
     3c6:	de b7       	in	r29, 0x3e	; 62
     3c8:	89 83       	std	Y+1, r24	; 0x01
     3ca:	88 e2       	ldi	r24, 0x28	; 40
     3cc:	90 e0       	ldi	r25, 0x00	; 0
     3ce:	28 e2       	ldi	r18, 0x28	; 40
     3d0:	30 e0       	ldi	r19, 0x00	; 0
     3d2:	f9 01       	movw	r30, r18
     3d4:	20 81       	ld	r18, Z
     3d6:	62 2f       	mov	r22, r18
     3d8:	29 81       	ldd	r18, Y+1	; 0x01
     3da:	42 2f       	mov	r20, r18
     3dc:	50 e0       	ldi	r21, 0x00	; 0
     3de:	21 e0       	ldi	r18, 0x01	; 1
     3e0:	30 e0       	ldi	r19, 0x00	; 0
     3e2:	02 c0       	rjmp	.+4      	; 0x3e8 <Display_DATA_BitLow+0x2a>
     3e4:	22 0f       	add	r18, r18
     3e6:	33 1f       	adc	r19, r19
     3e8:	4a 95       	dec	r20
     3ea:	e2 f7       	brpl	.-8      	; 0x3e4 <Display_DATA_BitLow+0x26>
     3ec:	20 95       	com	r18
     3ee:	26 23       	and	r18, r22
     3f0:	fc 01       	movw	r30, r24
     3f2:	20 83       	st	Z, r18
     3f4:	00 00       	nop
     3f6:	0f 90       	pop	r0
     3f8:	df 91       	pop	r29
     3fa:	cf 91       	pop	r28
     3fc:	08 95       	ret

000003fe <Display_Clear>:
     3fe:	cf 93       	push	r28
     400:	df 93       	push	r29
     402:	cd b7       	in	r28, 0x3d	; 61
     404:	de b7       	in	r29, 0x3e	; 62
     406:	d2 de       	rcall	.-604    	; 0x1ac <Display_HardwareInit>
     408:	66 df       	rcall	.-308    	; 0x2d6 <Display_RS_Low>
     40a:	81 e0       	ldi	r24, 0x01	; 1
     40c:	99 d0       	rcall	.+306    	; 0x540 <Display_Transfer4BitData>
     40e:	52 df       	rcall	.-348    	; 0x2b4 <Display_RS_High>
     410:	60 ea       	ldi	r22, 0xA0	; 160
     412:	7f e0       	ldi	r23, 0x0F	; 15
     414:	80 e0       	ldi	r24, 0x00	; 0
     416:	90 e0       	ldi	r25, 0x00	; 0
     418:	d4 de       	rcall	.-600    	; 0x1c2 <Display_delay>
     41a:	00 00       	nop
     41c:	df 91       	pop	r29
     41e:	cf 91       	pop	r28
     420:	08 95       	ret

00000422 <Display_ModeEntry>:
     422:	cf 93       	push	r28
     424:	df 93       	push	r29
     426:	1f 92       	push	r1
     428:	cd b7       	in	r28, 0x3d	; 61
     42a:	de b7       	in	r29, 0x3e	; 62
     42c:	89 83       	std	Y+1, r24	; 0x01
     42e:	be de       	rcall	.-644    	; 0x1ac <Display_HardwareInit>
     430:	52 df       	rcall	.-348    	; 0x2d6 <Display_RS_Low>
     432:	89 81       	ldd	r24, Y+1	; 0x01
     434:	85 d0       	rcall	.+266    	; 0x540 <Display_Transfer4BitData>
     436:	3e df       	rcall	.-388    	; 0x2b4 <Display_RS_High>
     438:	62 e3       	ldi	r22, 0x32	; 50
     43a:	70 e0       	ldi	r23, 0x00	; 0
     43c:	80 e0       	ldi	r24, 0x00	; 0
     43e:	90 e0       	ldi	r25, 0x00	; 0
     440:	c0 de       	rcall	.-640    	; 0x1c2 <Display_delay>
     442:	00 00       	nop
     444:	0f 90       	pop	r0
     446:	df 91       	pop	r29
     448:	cf 91       	pop	r28
     44a:	08 95       	ret

0000044c <Display_Control>:
     44c:	cf 93       	push	r28
     44e:	df 93       	push	r29
     450:	1f 92       	push	r1
     452:	cd b7       	in	r28, 0x3d	; 61
     454:	de b7       	in	r29, 0x3e	; 62
     456:	89 83       	std	Y+1, r24	; 0x01
     458:	a9 de       	rcall	.-686    	; 0x1ac <Display_HardwareInit>
     45a:	3d df       	rcall	.-390    	; 0x2d6 <Display_RS_Low>
     45c:	89 81       	ldd	r24, Y+1	; 0x01
     45e:	70 d0       	rcall	.+224    	; 0x540 <Display_Transfer4BitData>
     460:	29 df       	rcall	.-430    	; 0x2b4 <Display_RS_High>
     462:	62 e3       	ldi	r22, 0x32	; 50
     464:	70 e0       	ldi	r23, 0x00	; 0
     466:	80 e0       	ldi	r24, 0x00	; 0
     468:	90 e0       	ldi	r25, 0x00	; 0
     46a:	ab de       	rcall	.-682    	; 0x1c2 <Display_delay>
     46c:	00 00       	nop
     46e:	0f 90       	pop	r0
     470:	df 91       	pop	r29
     472:	cf 91       	pop	r28
     474:	08 95       	ret

00000476 <Display_SetMPUInterface>:
     476:	cf 93       	push	r28
     478:	df 93       	push	r29
     47a:	00 d0       	rcall	.+0      	; 0x47c <Display_SetMPUInterface+0x6>
     47c:	1f 92       	push	r1
     47e:	cd b7       	in	r28, 0x3d	; 61
     480:	de b7       	in	r29, 0x3e	; 62
     482:	8b 83       	std	Y+3, r24	; 0x03
     484:	80 e8       	ldi	r24, 0x80	; 128
     486:	89 83       	std	Y+1, r24	; 0x01
     488:	91 de       	rcall	.-734    	; 0x1ac <Display_HardwareInit>
     48a:	25 df       	rcall	.-438    	; 0x2d6 <Display_RS_Low>
     48c:	46 df       	rcall	.-372    	; 0x31a <Display_EN_High>
     48e:	1a 82       	std	Y+2, r1	; 0x02
     490:	1c c0       	rjmp	.+56     	; 0x4ca <Display_SetMPUInterface+0x54>
     492:	9b 81       	ldd	r25, Y+3	; 0x03
     494:	89 81       	ldd	r24, Y+1	; 0x01
     496:	89 23       	and	r24, r25
     498:	88 23       	and	r24, r24
     49a:	49 f0       	breq	.+18     	; 0x4ae <Display_SetMPUInterface+0x38>
     49c:	8a 81       	ldd	r24, Y+2	; 0x02
     49e:	88 2f       	mov	r24, r24
     4a0:	90 e0       	ldi	r25, 0x00	; 0
     4a2:	80 50       	subi	r24, 0x00	; 0
     4a4:	9f 4f       	sbci	r25, 0xFF	; 255
     4a6:	fc 01       	movw	r30, r24
     4a8:	80 81       	ld	r24, Z
     4aa:	6a df       	rcall	.-300    	; 0x380 <Display_DATA_BitHigh>
     4ac:	08 c0       	rjmp	.+16     	; 0x4be <Display_SetMPUInterface+0x48>
     4ae:	8a 81       	ldd	r24, Y+2	; 0x02
     4b0:	88 2f       	mov	r24, r24
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	80 50       	subi	r24, 0x00	; 0
     4b6:	9f 4f       	sbci	r25, 0xFF	; 255
     4b8:	fc 01       	movw	r30, r24
     4ba:	80 81       	ld	r24, Z
     4bc:	80 df       	rcall	.-256    	; 0x3be <Display_DATA_BitLow>
     4be:	89 81       	ldd	r24, Y+1	; 0x01
     4c0:	86 95       	lsr	r24
     4c2:	89 83       	std	Y+1, r24	; 0x01
     4c4:	8a 81       	ldd	r24, Y+2	; 0x02
     4c6:	8f 5f       	subi	r24, 0xFF	; 255
     4c8:	8a 83       	std	Y+2, r24	; 0x02
     4ca:	8a 81       	ldd	r24, Y+2	; 0x02
     4cc:	84 30       	cpi	r24, 0x04	; 4
     4ce:	08 f3       	brcs	.-62     	; 0x492 <Display_SetMPUInterface+0x1c>
     4d0:	35 df       	rcall	.-406    	; 0x33c <Display_EN_Low>
     4d2:	23 df       	rcall	.-442    	; 0x31a <Display_EN_High>
     4d4:	8b 81       	ldd	r24, Y+3	; 0x03
     4d6:	34 d0       	rcall	.+104    	; 0x540 <Display_Transfer4BitData>
     4d8:	ed de       	rcall	.-550    	; 0x2b4 <Display_RS_High>
     4da:	62 e3       	ldi	r22, 0x32	; 50
     4dc:	70 e0       	ldi	r23, 0x00	; 0
     4de:	80 e0       	ldi	r24, 0x00	; 0
     4e0:	90 e0       	ldi	r25, 0x00	; 0
     4e2:	6f de       	rcall	.-802    	; 0x1c2 <Display_delay>
     4e4:	00 00       	nop
     4e6:	0f 90       	pop	r0
     4e8:	0f 90       	pop	r0
     4ea:	0f 90       	pop	r0
     4ec:	df 91       	pop	r29
     4ee:	cf 91       	pop	r28
     4f0:	08 95       	ret

000004f2 <Display_SetCursor>:
     4f2:	cf 93       	push	r28
     4f4:	df 93       	push	r29
     4f6:	00 d0       	rcall	.+0      	; 0x4f8 <Display_SetCursor+0x6>
     4f8:	1f 92       	push	r1
     4fa:	cd b7       	in	r28, 0x3d	; 61
     4fc:	de b7       	in	r29, 0x3e	; 62
     4fe:	8a 83       	std	Y+2, r24	; 0x02
     500:	6b 83       	std	Y+3, r22	; 0x03
     502:	80 e8       	ldi	r24, 0x80	; 128
     504:	89 83       	std	Y+1, r24	; 0x01
     506:	8a 81       	ldd	r24, Y+2	; 0x02
     508:	88 2f       	mov	r24, r24
     50a:	90 e0       	ldi	r25, 0x00	; 0
     50c:	88 5f       	subi	r24, 0xF8	; 248
     50e:	9e 4f       	sbci	r25, 0xFE	; 254
     510:	fc 01       	movw	r30, r24
     512:	90 81       	ld	r25, Z
     514:	8b 81       	ldd	r24, Y+3	; 0x03
     516:	89 0f       	add	r24, r25
     518:	99 81       	ldd	r25, Y+1	; 0x01
     51a:	89 0f       	add	r24, r25
     51c:	89 83       	std	Y+1, r24	; 0x01
     51e:	46 de       	rcall	.-884    	; 0x1ac <Display_HardwareInit>
     520:	da de       	rcall	.-588    	; 0x2d6 <Display_RS_Low>
     522:	89 81       	ldd	r24, Y+1	; 0x01
     524:	0d d0       	rcall	.+26     	; 0x540 <Display_Transfer4BitData>
     526:	c6 de       	rcall	.-628    	; 0x2b4 <Display_RS_High>
     528:	62 e3       	ldi	r22, 0x32	; 50
     52a:	70 e0       	ldi	r23, 0x00	; 0
     52c:	80 e0       	ldi	r24, 0x00	; 0
     52e:	90 e0       	ldi	r25, 0x00	; 0
     530:	48 de       	rcall	.-880    	; 0x1c2 <Display_delay>
     532:	00 00       	nop
     534:	0f 90       	pop	r0
     536:	0f 90       	pop	r0
     538:	0f 90       	pop	r0
     53a:	df 91       	pop	r29
     53c:	cf 91       	pop	r28
     53e:	08 95       	ret

00000540 <Display_Transfer4BitData>:
     540:	cf 93       	push	r28
     542:	df 93       	push	r29
     544:	00 d0       	rcall	.+0      	; 0x546 <Display_Transfer4BitData+0x6>
     546:	1f 92       	push	r1
     548:	cd b7       	in	r28, 0x3d	; 61
     54a:	de b7       	in	r29, 0x3e	; 62
     54c:	8b 83       	std	Y+3, r24	; 0x03
     54e:	80 e8       	ldi	r24, 0x80	; 128
     550:	89 83       	std	Y+1, r24	; 0x01
     552:	e3 de       	rcall	.-570    	; 0x31a <Display_EN_High>
     554:	1a 82       	std	Y+2, r1	; 0x02
     556:	21 c0       	rjmp	.+66     	; 0x59a <Display_Transfer4BitData+0x5a>
     558:	9b 81       	ldd	r25, Y+3	; 0x03
     55a:	89 81       	ldd	r24, Y+1	; 0x01
     55c:	89 23       	and	r24, r25
     55e:	88 23       	and	r24, r24
     560:	49 f0       	breq	.+18     	; 0x574 <Display_Transfer4BitData+0x34>
     562:	8a 81       	ldd	r24, Y+2	; 0x02
     564:	88 2f       	mov	r24, r24
     566:	90 e0       	ldi	r25, 0x00	; 0
     568:	80 50       	subi	r24, 0x00	; 0
     56a:	9f 4f       	sbci	r25, 0xFF	; 255
     56c:	fc 01       	movw	r30, r24
     56e:	80 81       	ld	r24, Z
     570:	07 df       	rcall	.-498    	; 0x380 <Display_DATA_BitHigh>
     572:	08 c0       	rjmp	.+16     	; 0x584 <Display_Transfer4BitData+0x44>
     574:	8a 81       	ldd	r24, Y+2	; 0x02
     576:	88 2f       	mov	r24, r24
     578:	90 e0       	ldi	r25, 0x00	; 0
     57a:	80 50       	subi	r24, 0x00	; 0
     57c:	9f 4f       	sbci	r25, 0xFF	; 255
     57e:	fc 01       	movw	r30, r24
     580:	80 81       	ld	r24, Z
     582:	1d df       	rcall	.-454    	; 0x3be <Display_DATA_BitLow>
     584:	89 81       	ldd	r24, Y+1	; 0x01
     586:	86 95       	lsr	r24
     588:	89 83       	std	Y+1, r24	; 0x01
     58a:	8a 81       	ldd	r24, Y+2	; 0x02
     58c:	83 30       	cpi	r24, 0x03	; 3
     58e:	11 f4       	brne	.+4      	; 0x594 <Display_Transfer4BitData+0x54>
     590:	d5 de       	rcall	.-598    	; 0x33c <Display_EN_Low>
     592:	c3 de       	rcall	.-634    	; 0x31a <Display_EN_High>
     594:	8a 81       	ldd	r24, Y+2	; 0x02
     596:	8f 5f       	subi	r24, 0xFF	; 255
     598:	8a 83       	std	Y+2, r24	; 0x02
     59a:	8a 81       	ldd	r24, Y+2	; 0x02
     59c:	88 30       	cpi	r24, 0x08	; 8
     59e:	e0 f2       	brcs	.-72     	; 0x558 <Display_Transfer4BitData+0x18>
     5a0:	cd de       	rcall	.-614    	; 0x33c <Display_EN_Low>
     5a2:	00 00       	nop
     5a4:	0f 90       	pop	r0
     5a6:	0f 90       	pop	r0
     5a8:	0f 90       	pop	r0
     5aa:	df 91       	pop	r29
     5ac:	cf 91       	pop	r28
     5ae:	08 95       	ret

000005b0 <Display_Init>:
     5b0:	cf 93       	push	r28
     5b2:	df 93       	push	r29
     5b4:	cd b7       	in	r28, 0x3d	; 61
     5b6:	de b7       	in	r29, 0x3e	; 62
     5b8:	41 de       	rcall	.-894    	; 0x23c <Display_Aus>
     5ba:	60 e5       	ldi	r22, 0x50	; 80
     5bc:	73 ec       	ldi	r23, 0xC3	; 195
     5be:	80 e0       	ldi	r24, 0x00	; 0
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	ff dd       	rcall	.-1026   	; 0x1c2 <Display_delay>
     5c4:	55 de       	rcall	.-854    	; 0x270 <Display_An>
     5c6:	60 e3       	ldi	r22, 0x30	; 48
     5c8:	75 e7       	ldi	r23, 0x75	; 117
     5ca:	80 e0       	ldi	r24, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	f9 dd       	rcall	.-1038   	; 0x1c2 <Display_delay>
     5d0:	88 e2       	ldi	r24, 0x28	; 40
     5d2:	51 df       	rcall	.-350    	; 0x476 <Display_SetMPUInterface>
     5d4:	14 df       	rcall	.-472    	; 0x3fe <Display_Clear>
     5d6:	86 e0       	ldi	r24, 0x06	; 6
     5d8:	24 df       	rcall	.-440    	; 0x422 <Display_ModeEntry>
     5da:	8e e0       	ldi	r24, 0x0E	; 14
     5dc:	37 df       	rcall	.-402    	; 0x44c <Display_Control>
     5de:	00 00       	nop
     5e0:	df 91       	pop	r29
     5e2:	cf 91       	pop	r28
     5e4:	08 95       	ret

000005e6 <Display_Write>:
     5e6:	cf 93       	push	r28
     5e8:	df 93       	push	r29
     5ea:	1f 92       	push	r1
     5ec:	cd b7       	in	r28, 0x3d	; 61
     5ee:	de b7       	in	r29, 0x3e	; 62
     5f0:	89 83       	std	Y+1, r24	; 0x01
     5f2:	dc dd       	rcall	.-1096   	; 0x1ac <Display_HardwareInit>
     5f4:	5f de       	rcall	.-834    	; 0x2b4 <Display_RS_High>
     5f6:	89 81       	ldd	r24, Y+1	; 0x01
     5f8:	a3 df       	rcall	.-186    	; 0x540 <Display_Transfer4BitData>
     5fa:	6d de       	rcall	.-806    	; 0x2d6 <Display_RS_Low>
     5fc:	62 e3       	ldi	r22, 0x32	; 50
     5fe:	70 e0       	ldi	r23, 0x00	; 0
     600:	80 e0       	ldi	r24, 0x00	; 0
     602:	90 e0       	ldi	r25, 0x00	; 0
     604:	de dd       	rcall	.-1092   	; 0x1c2 <Display_delay>
     606:	00 00       	nop
     608:	0f 90       	pop	r0
     60a:	df 91       	pop	r29
     60c:	cf 91       	pop	r28
     60e:	08 95       	ret

00000610 <Display_Print>:
     610:	cf 93       	push	r28
     612:	df 93       	push	r29
     614:	00 d0       	rcall	.+0      	; 0x616 <Display_Print+0x6>
     616:	00 d0       	rcall	.+0      	; 0x618 <Display_Print+0x8>
     618:	cd b7       	in	r28, 0x3d	; 61
     61a:	de b7       	in	r29, 0x3e	; 62
     61c:	9b 83       	std	Y+3, r25	; 0x03
     61e:	8a 83       	std	Y+2, r24	; 0x02
     620:	6c 83       	std	Y+4, r22	; 0x04
     622:	19 82       	std	Y+1, r1	; 0x01
     624:	c3 dd       	rcall	.-1146   	; 0x1ac <Display_HardwareInit>
     626:	46 de       	rcall	.-884    	; 0x2b4 <Display_RS_High>
     628:	19 82       	std	Y+1, r1	; 0x01
     62a:	0d c0       	rjmp	.+26     	; 0x646 <Display_Print+0x36>
     62c:	89 81       	ldd	r24, Y+1	; 0x01
     62e:	88 2f       	mov	r24, r24
     630:	90 e0       	ldi	r25, 0x00	; 0
     632:	2a 81       	ldd	r18, Y+2	; 0x02
     634:	3b 81       	ldd	r19, Y+3	; 0x03
     636:	82 0f       	add	r24, r18
     638:	93 1f       	adc	r25, r19
     63a:	fc 01       	movw	r30, r24
     63c:	80 81       	ld	r24, Z
     63e:	d3 df       	rcall	.-90     	; 0x5e6 <Display_Write>
     640:	89 81       	ldd	r24, Y+1	; 0x01
     642:	8f 5f       	subi	r24, 0xFF	; 255
     644:	89 83       	std	Y+1, r24	; 0x01
     646:	99 81       	ldd	r25, Y+1	; 0x01
     648:	8c 81       	ldd	r24, Y+4	; 0x04
     64a:	98 17       	cp	r25, r24
     64c:	78 f3       	brcs	.-34     	; 0x62c <Display_Print+0x1c>
     64e:	43 de       	rcall	.-890    	; 0x2d6 <Display_RS_Low>
     650:	00 00       	nop
     652:	0f 90       	pop	r0
     654:	0f 90       	pop	r0
     656:	0f 90       	pop	r0
     658:	0f 90       	pop	r0
     65a:	df 91       	pop	r29
     65c:	cf 91       	pop	r28
     65e:	08 95       	ret

00000660 <Display_Output>:

//======================================================================================
void Display_Output(int iTemp2print, unsigned char ucLine, unsigned char ucCAN)
{
     660:	cf 93       	push	r28
     662:	df 93       	push	r29
     664:	cd b7       	in	r28, 0x3d	; 61
     666:	de b7       	in	r29, 0x3e	; 62
     668:	a6 97       	sbiw	r28, 0x26	; 38
     66a:	0f b6       	in	r0, 0x3f	; 63
     66c:	f8 94       	cli
     66e:	de bf       	out	0x3e, r29	; 62
     670:	0f be       	out	0x3f, r0	; 63
     672:	cd bf       	out	0x3d, r28	; 61
     674:	9c a3       	std	Y+36, r25	; 0x24
     676:	8b a3       	std	Y+35, r24	; 0x23
     678:	6d a3       	std	Y+37, r22	; 0x25
     67a:	4e a3       	std	Y+38, r20	; 0x26
	//Date :			10.11.2022
	//Author:			Mattis Ritter
	//Source:
	//Status:			released
	//--------------------------------
	unsigned char ucDisp[2][16] = {" Actual:   0.0C ", " Target:   0.0C "};
     67c:	80 e2       	ldi	r24, 0x20	; 32
     67e:	ee e4       	ldi	r30, 0x4E	; 78
     680:	f1 e0       	ldi	r31, 0x01	; 1
     682:	de 01       	movw	r26, r28
     684:	13 96       	adiw	r26, 0x03	; 3
     686:	01 90       	ld	r0, Z+
     688:	0d 92       	st	X+, r0
     68a:	8a 95       	dec	r24
     68c:	e1 f7       	brne	.-8      	; 0x686 <Display_Output+0x26>
	unsigned char j = 0;
     68e:	19 82       	std	Y+1, r1	; 0x01
	unsigned char ucNegFlag = 0;	//rememberes if number negative
     690:	1a 82       	std	Y+2, r1	; 0x02
	if (ucCAN == 111)
     692:	8e a1       	ldd	r24, Y+38	; 0x26
     694:	8f 36       	cpi	r24, 0x6F	; 111
     696:	21 f4       	brne	.+8      	; 0x6a0 <Display_Output+0x40>
	{
		ucDisp[2][0] = '[';
     698:	8b e5       	ldi	r24, 0x5B	; 91
     69a:	8b a3       	std	Y+35, r24	; 0x23
		ucDisp[2][15] = ']';
     69c:	8d e5       	ldi	r24, 0x5D	; 93
     69e:	8a ab       	std	Y+50, r24	; 0x32
	}
	if (iTemp2print < 0)
     6a0:	8b a1       	ldd	r24, Y+35	; 0x23
     6a2:	9c a1       	ldd	r25, Y+36	; 0x24
     6a4:	99 23       	and	r25, r25
     6a6:	0c f0       	brlt	.+2      	; 0x6aa <Display_Output+0x4a>
     6a8:	3f c0       	rjmp	.+126    	; 0x728 <Display_Output+0xc8>
	{
		iTemp2print = iTemp2print *(-1);
     6aa:	8b a1       	ldd	r24, Y+35	; 0x23
     6ac:	9c a1       	ldd	r25, Y+36	; 0x24
     6ae:	91 95       	neg	r25
     6b0:	81 95       	neg	r24
     6b2:	91 09       	sbc	r25, r1
     6b4:	9c a3       	std	Y+36, r25	; 0x24
     6b6:	8b a3       	std	Y+35, r24	; 0x23
		ucNegFlag = 1;
     6b8:	81 e0       	ldi	r24, 0x01	; 1
     6ba:	8a 83       	std	Y+2, r24	; 0x02
	}
	while (iTemp2print != 0)
     6bc:	35 c0       	rjmp	.+106    	; 0x728 <Display_Output+0xc8>
	{
		if (j == 1)
     6be:	89 81       	ldd	r24, Y+1	; 0x01
     6c0:	81 30       	cpi	r24, 0x01	; 1
     6c2:	19 f4       	brne	.+6      	; 0x6ca <Display_Output+0x6a>
		{
			j++;
     6c4:	89 81       	ldd	r24, Y+1	; 0x01
     6c6:	8f 5f       	subi	r24, 0xFF	; 255
     6c8:	89 83       	std	Y+1, r24	; 0x01
		}
		//Geht stelle für stelle der int Zahl durch und schreibt sie in array, von hinten beginnend
		ucDisp[ucLine][(13 - j)] = (char)(iTemp2print % 10) + 48;
     6ca:	8d a1       	ldd	r24, Y+37	; 0x25
     6cc:	e8 2f       	mov	r30, r24
     6ce:	f0 e0       	ldi	r31, 0x00	; 0
     6d0:	89 81       	ldd	r24, Y+1	; 0x01
     6d2:	88 2f       	mov	r24, r24
     6d4:	90 e0       	ldi	r25, 0x00	; 0
     6d6:	2d e0       	ldi	r18, 0x0D	; 13
     6d8:	30 e0       	ldi	r19, 0x00	; 0
     6da:	28 1b       	sub	r18, r24
     6dc:	39 0b       	sbc	r19, r25
     6de:	8b a1       	ldd	r24, Y+35	; 0x23
     6e0:	9c a1       	ldd	r25, Y+36	; 0x24
     6e2:	4a e0       	ldi	r20, 0x0A	; 10
     6e4:	50 e0       	ldi	r21, 0x00	; 0
     6e6:	ba 01       	movw	r22, r20
     6e8:	39 d7       	rcall	.+3698   	; 0x155c <__divmodhi4>
     6ea:	60 e3       	ldi	r22, 0x30	; 48
     6ec:	68 0f       	add	r22, r24
     6ee:	cf 01       	movw	r24, r30
     6f0:	82 95       	swap	r24
     6f2:	92 95       	swap	r25
     6f4:	90 7f       	andi	r25, 0xF0	; 240
     6f6:	98 27       	eor	r25, r24
     6f8:	80 7f       	andi	r24, 0xF0	; 240
     6fa:	98 27       	eor	r25, r24
     6fc:	ae 01       	movw	r20, r28
     6fe:	4f 5f       	subi	r20, 0xFF	; 255
     700:	5f 4f       	sbci	r21, 0xFF	; 255
     702:	84 0f       	add	r24, r20
     704:	95 1f       	adc	r25, r21
     706:	82 0f       	add	r24, r18
     708:	93 1f       	adc	r25, r19
     70a:	02 96       	adiw	r24, 0x02	; 2
     70c:	fc 01       	movw	r30, r24
     70e:	60 83       	st	Z, r22
		iTemp2print = iTemp2print / 10;
     710:	8b a1       	ldd	r24, Y+35	; 0x23
     712:	9c a1       	ldd	r25, Y+36	; 0x24
     714:	2a e0       	ldi	r18, 0x0A	; 10
     716:	30 e0       	ldi	r19, 0x00	; 0
     718:	b9 01       	movw	r22, r18
     71a:	20 d7       	rcall	.+3648   	; 0x155c <__divmodhi4>
     71c:	cb 01       	movw	r24, r22
     71e:	9c a3       	std	Y+36, r25	; 0x24
     720:	8b a3       	std	Y+35, r24	; 0x23
		j++;
     722:	89 81       	ldd	r24, Y+1	; 0x01
     724:	8f 5f       	subi	r24, 0xFF	; 255
     726:	89 83       	std	Y+1, r24	; 0x01
	if (iTemp2print < 0)
	{
		iTemp2print = iTemp2print *(-1);
		ucNegFlag = 1;
	}
	while (iTemp2print != 0)
     728:	8b a1       	ldd	r24, Y+35	; 0x23
     72a:	9c a1       	ldd	r25, Y+36	; 0x24
     72c:	89 2b       	or	r24, r25
     72e:	39 f6       	brne	.-114    	; 0x6be <Display_Output+0x5e>
		//Geht stelle für stelle der int Zahl durch und schreibt sie in array, von hinten beginnend
		ucDisp[ucLine][(13 - j)] = (char)(iTemp2print % 10) + 48;
		iTemp2print = iTemp2print / 10;
		j++;
	}
	if (ucNegFlag == 1)
     730:	8a 81       	ldd	r24, Y+2	; 0x02
     732:	81 30       	cpi	r24, 0x01	; 1
     734:	19 f5       	brne	.+70     	; 0x77c <Display_Output+0x11c>
	{
		if (j == 1)
     736:	89 81       	ldd	r24, Y+1	; 0x01
     738:	81 30       	cpi	r24, 0x01	; 1
     73a:	19 f4       	brne	.+6      	; 0x742 <Display_Output+0xe2>
		{
			j += 2;
     73c:	89 81       	ldd	r24, Y+1	; 0x01
     73e:	8e 5f       	subi	r24, 0xFE	; 254
     740:	89 83       	std	Y+1, r24	; 0x01
		}
		ucDisp[ucLine][(13 - j)] = '-';
     742:	8d a1       	ldd	r24, Y+37	; 0x25
     744:	28 2f       	mov	r18, r24
     746:	30 e0       	ldi	r19, 0x00	; 0
     748:	89 81       	ldd	r24, Y+1	; 0x01
     74a:	88 2f       	mov	r24, r24
     74c:	90 e0       	ldi	r25, 0x00	; 0
     74e:	4d e0       	ldi	r20, 0x0D	; 13
     750:	50 e0       	ldi	r21, 0x00	; 0
     752:	ba 01       	movw	r22, r20
     754:	68 1b       	sub	r22, r24
     756:	79 0b       	sbc	r23, r25
     758:	cb 01       	movw	r24, r22
     75a:	22 95       	swap	r18
     75c:	32 95       	swap	r19
     75e:	30 7f       	andi	r19, 0xF0	; 240
     760:	32 27       	eor	r19, r18
     762:	20 7f       	andi	r18, 0xF0	; 240
     764:	32 27       	eor	r19, r18
     766:	ae 01       	movw	r20, r28
     768:	4f 5f       	subi	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	24 0f       	add	r18, r20
     76e:	35 1f       	adc	r19, r21
     770:	82 0f       	add	r24, r18
     772:	93 1f       	adc	r25, r19
     774:	02 96       	adiw	r24, 0x02	; 2
     776:	2d e2       	ldi	r18, 0x2D	; 45
     778:	fc 01       	movw	r30, r24
     77a:	20 83       	st	Z, r18
	}
	//Print to Display-----------------------------------------------
	Display_SetCursor(ucLine,0);
     77c:	60 e0       	ldi	r22, 0x00	; 0
     77e:	8d a1       	ldd	r24, Y+37	; 0x25
     780:	b8 de       	rcall	.-656    	; 0x4f2 <Display_SetCursor>
	Display_Print(ucDisp[ucLine],16);
     782:	8d a1       	ldd	r24, Y+37	; 0x25
     784:	88 2f       	mov	r24, r24
     786:	90 e0       	ldi	r25, 0x00	; 0
     788:	9e 01       	movw	r18, r28
     78a:	2d 5f       	subi	r18, 0xFD	; 253
     78c:	3f 4f       	sbci	r19, 0xFF	; 255
     78e:	82 95       	swap	r24
     790:	92 95       	swap	r25
     792:	90 7f       	andi	r25, 0xF0	; 240
     794:	98 27       	eor	r25, r24
     796:	80 7f       	andi	r24, 0xF0	; 240
     798:	98 27       	eor	r25, r24
     79a:	82 0f       	add	r24, r18
     79c:	93 1f       	adc	r25, r19
     79e:	60 e1       	ldi	r22, 0x10	; 16
     7a0:	37 df       	rcall	.-402    	; 0x610 <Display_Print>
	Display_SetCursor(2,0);		//Platzieren des Cursors auserhalb
     7a2:	60 e0       	ldi	r22, 0x00	; 0
     7a4:	82 e0       	ldi	r24, 0x02	; 2
     7a6:	a5 de       	rcall	.-694    	; 0x4f2 <Display_SetCursor>
	//---------------------------------------------------------------
}
     7a8:	00 00       	nop
     7aa:	a6 96       	adiw	r28, 0x26	; 38
     7ac:	0f b6       	in	r0, 0x3f	; 63
     7ae:	f8 94       	cli
     7b0:	de bf       	out	0x3e, r29	; 62
     7b2:	0f be       	out	0x3f, r0	; 63
     7b4:	cd bf       	out	0x3d, r28	; 61
     7b6:	df 91       	pop	r29
     7b8:	cf 91       	pop	r28
     7ba:	08 95       	ret

000007bc <GerneralInit>:

//Variables

//Definition of funcitons

void GerneralInit(void){
     7bc:	cf 93       	push	r28
     7be:	df 93       	push	r29
     7c0:	cd b7       	in	r28, 0x3d	; 61
     7c2:	de b7       	in	r29, 0x3e	; 62
     7c4:	27 97       	sbiw	r28, 0x07	; 7
     7c6:	0f b6       	in	r0, 0x3f	; 63
     7c8:	f8 94       	cli
     7ca:	de bf       	out	0x3e, r29	; 62
     7cc:	0f be       	out	0x3f, r0	; 63
     7ce:	cd bf       	out	0x3d, r28	; 61
	//Date :			27.10.2022
	//Author:			Moritz
	//Source:			
	//Status:			not testet
	//--------------------------------
	Display_Init();
     7d0:	ef de       	rcall	.-546    	; 0x5b0 <Display_Init>
	LED_Init();
     7d2:	8b d0       	rcall	.+278    	; 0x8ea <LED_Init>
	
	WS2812_Init();
     7d4:	df d5       	rcall	.+3006   	; 0x1394 <WS2812_Init>
	keys_Init();
     7d6:	31 d0       	rcall	.+98     	; 0x83a <keys_Init>
	Timer1_Init();
     7d8:	b0 d3       	rcall	.+1888   	; 0xf3a <Timer1_Init>
	Servo_Init();
     7da:	7f d2       	rcall	.+1278   	; 0xcda <Servo_Init>
	
	//Calculate TWI register clock=========================================================
	unsigned int F_CPU = 20/*[MHz]*/;			//Clock of uC_Board in Hz
     7dc:	84 e1       	ldi	r24, 0x14	; 20
     7de:	90 e0       	ldi	r25, 0x00	; 0
     7e0:	9a 83       	std	Y+2, r25	; 0x02
     7e2:	89 83       	std	Y+1, r24	; 0x01
	unsigned int TWI_SCL_FREQ = 400/*[kHz]*/;	//needed TWI frequency for fast speed TWI
     7e4:	80 e9       	ldi	r24, 0x90	; 144
     7e6:	91 e0       	ldi	r25, 0x01	; 1
     7e8:	9c 83       	std	Y+4, r25	; 0x04
     7ea:	8b 83       	std	Y+3, r24	; 0x03
	unsigned int itwi_clock = (((F_CPU*1000 / TWI_SCL_FREQ)- 16) / 2 + 1);
     7ec:	29 81       	ldd	r18, Y+1	; 0x01
     7ee:	3a 81       	ldd	r19, Y+2	; 0x02
     7f0:	88 ee       	ldi	r24, 0xE8	; 232
     7f2:	93 e0       	ldi	r25, 0x03	; 3
     7f4:	28 9f       	mul	r18, r24
     7f6:	a0 01       	movw	r20, r0
     7f8:	29 9f       	mul	r18, r25
     7fa:	50 0d       	add	r21, r0
     7fc:	38 9f       	mul	r19, r24
     7fe:	50 0d       	add	r21, r0
     800:	11 24       	eor	r1, r1
     802:	2b 81       	ldd	r18, Y+3	; 0x03
     804:	3c 81       	ldd	r19, Y+4	; 0x04
     806:	ca 01       	movw	r24, r20
     808:	b9 01       	movw	r22, r18
     80a:	94 d6       	rcall	.+3368   	; 0x1534 <__udivmodhi4>
     80c:	cb 01       	movw	r24, r22
     80e:	40 97       	sbiw	r24, 0x10	; 16
     810:	96 95       	lsr	r25
     812:	87 95       	ror	r24
     814:	01 96       	adiw	r24, 0x01	; 1
     816:	9e 83       	std	Y+6, r25	; 0x06
     818:	8d 83       	std	Y+5, r24	; 0x05
	unsigned char uctwi_clock = (unsigned char)itwi_clock;
     81a:	8d 81       	ldd	r24, Y+5	; 0x05
     81c:	8f 83       	std	Y+7, r24	; 0x07
	//=====================================================================================	
	TWI_Master_Init(uctwi_clock);
     81e:	8f 81       	ldd	r24, Y+7	; 0x07
     820:	88 2f       	mov	r24, r24
     822:	90 e0       	ldi	r25, 0x00	; 0
     824:	05 d5       	rcall	.+2570   	; 0x1230 <TWI_Master_Init>

	//CAN_Filter_Init();
	//InitTimer2CTC();
	
}
     826:	00 00       	nop
     828:	27 96       	adiw	r28, 0x07	; 7
     82a:	0f b6       	in	r0, 0x3f	; 63
     82c:	f8 94       	cli
     82e:	de bf       	out	0x3e, r29	; 62
     830:	0f be       	out	0x3f, r0	; 63
     832:	cd bf       	out	0x3d, r28	; 61
     834:	df 91       	pop	r29
     836:	cf 91       	pop	r28
     838:	08 95       	ret

0000083a <keys_Init>:
//Version:			1
//Datum:			220408
//Autor:			mh
//Status:			ok
//--------------------------------
void keys_Init(void){
     83a:	cf 93       	push	r28
     83c:	df 93       	push	r29
     83e:	cd b7       	in	r28, 0x3d	; 61
     840:	de b7       	in	r29, 0x3e	; 62

	DDRD &= ~((1<<PD5) | (1<<PD4) | (1<<PD3) /*| (1<<PD2)*/); //Pin 3,2 wird zu eingang
     842:	8a e2       	ldi	r24, 0x2A	; 42
     844:	90 e0       	ldi	r25, 0x00	; 0
     846:	2a e2       	ldi	r18, 0x2A	; 42
     848:	30 e0       	ldi	r19, 0x00	; 0
     84a:	f9 01       	movw	r30, r18
     84c:	20 81       	ld	r18, Z
     84e:	27 7c       	andi	r18, 0xC7	; 199
     850:	fc 01       	movw	r30, r24
     852:	20 83       	st	Z, r18
}
     854:	00 00       	nop
     856:	df 91       	pop	r29
     858:	cf 91       	pop	r28
     85a:	08 95       	ret

0000085c <keys_get_state>:
//Version:			3
//Datum:			220408
//Autor:			mh
//Status:			ok
//----------------------------------------------------
unsigned char keys_get_state(void){
     85c:	cf 93       	push	r28
     85e:	df 93       	push	r29
     860:	cd b7       	in	r28, 0x3d	; 61
     862:	de b7       	in	r29, 0x3e	; 62
	ucS1_old = ucS1_new;
     864:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <ucS1_new>
     868:	80 93 7d 01 	sts	0x017D, r24	; 0x80017d <ucS1_old>
	ucS2_old = ucS2_new;
     86c:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <ucS2_new>
     870:	80 93 7e 01 	sts	0x017E, r24	; 0x80017e <ucS2_old>
	ucS3_old = ucS3_new;
     874:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <ucS3_new>
     878:	80 93 7c 01 	sts	0x017C, r24	; 0x80017c <ucS3_old>
	//ucS4_old = ucS4_new;
	
	ucS1_new = PIND & (1<<PD5);
     87c:	89 e2       	ldi	r24, 0x29	; 41
     87e:	90 e0       	ldi	r25, 0x00	; 0
     880:	fc 01       	movw	r30, r24
     882:	80 81       	ld	r24, Z
     884:	80 72       	andi	r24, 0x20	; 32
     886:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <ucS1_new>
	ucS2_new = PIND & (1<<PD4);
     88a:	89 e2       	ldi	r24, 0x29	; 41
     88c:	90 e0       	ldi	r25, 0x00	; 0
     88e:	fc 01       	movw	r30, r24
     890:	80 81       	ld	r24, Z
     892:	80 71       	andi	r24, 0x10	; 16
     894:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <ucS2_new>
	ucS3_new = PIND & (1<<PD3);
     898:	89 e2       	ldi	r24, 0x29	; 41
     89a:	90 e0       	ldi	r25, 0x00	; 0
     89c:	fc 01       	movw	r30, r24
     89e:	80 81       	ld	r24, Z
     8a0:	88 70       	andi	r24, 0x08	; 8
     8a2:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <ucS3_new>
	//ucS4_new = PIND & (1<<PD2);
	
	if((!ucS1_new && ucS1_old)){
     8a6:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <ucS1_new>
     8aa:	88 23       	and	r24, r24
     8ac:	31 f4       	brne	.+12     	; 0x8ba <keys_get_state+0x5e>
     8ae:	80 91 7d 01 	lds	r24, 0x017D	; 0x80017d <ucS1_old>
     8b2:	88 23       	and	r24, r24
     8b4:	11 f0       	breq	.+4      	; 0x8ba <keys_get_state+0x5e>
		return S1_PRESSED;
     8b6:	81 e0       	ldi	r24, 0x01	; 1
     8b8:	15 c0       	rjmp	.+42     	; 0x8e4 <keys_get_state+0x88>
	}
	
	if((!ucS2_new && ucS2_old)){
     8ba:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <ucS2_new>
     8be:	88 23       	and	r24, r24
     8c0:	31 f4       	brne	.+12     	; 0x8ce <keys_get_state+0x72>
     8c2:	80 91 7e 01 	lds	r24, 0x017E	; 0x80017e <ucS2_old>
     8c6:	88 23       	and	r24, r24
     8c8:	11 f0       	breq	.+4      	; 0x8ce <keys_get_state+0x72>
		 return S2_PRESSED;
     8ca:	82 e0       	ldi	r24, 0x02	; 2
     8cc:	0b c0       	rjmp	.+22     	; 0x8e4 <keys_get_state+0x88>
	}
	
	if((!ucS3_new && ucS3_old)){
     8ce:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <ucS3_new>
     8d2:	88 23       	and	r24, r24
     8d4:	31 f4       	brne	.+12     	; 0x8e2 <keys_get_state+0x86>
     8d6:	80 91 7c 01 	lds	r24, 0x017C	; 0x80017c <ucS3_old>
     8da:	88 23       	and	r24, r24
     8dc:	11 f0       	breq	.+4      	; 0x8e2 <keys_get_state+0x86>
		return S3_PRESSED;
     8de:	83 e0       	ldi	r24, 0x03	; 3
     8e0:	01 c0       	rjmp	.+2      	; 0x8e4 <keys_get_state+0x88>
	
	//if((!ucS4_new && ucS4_old)){
		//return S4_PRESSED;
	//}
	
	return KEYS_NOT_PRESSED;
     8e2:	80 e0       	ldi	r24, 0x00	; 0
     8e4:	df 91       	pop	r29
     8e6:	cf 91       	pop	r28
     8e8:	08 95       	ret

000008ea <LED_Init>:
#include "LED.h"

//Dekalaration der globalen Variablen im Modul LED

//Defintionen der Fnen
void LED_Init(void){
     8ea:	cf 93       	push	r28
     8ec:	df 93       	push	r29
     8ee:	cd b7       	in	r28, 0x3d	; 61
     8f0:	de b7       	in	r29, 0x3e	; 62
	//Datum:			220330
	//Autor:			mh
	//Status:			ok
	//--------------------------------------------
	//DDRD |= 1 << PD6;
	DDRB |= 1 << PB2;
     8f2:	84 e2       	ldi	r24, 0x24	; 36
     8f4:	90 e0       	ldi	r25, 0x00	; 0
     8f6:	24 e2       	ldi	r18, 0x24	; 36
     8f8:	30 e0       	ldi	r19, 0x00	; 0
     8fa:	f9 01       	movw	r30, r18
     8fc:	20 81       	ld	r18, Z
     8fe:	24 60       	ori	r18, 0x04	; 4
     900:	fc 01       	movw	r30, r24
     902:	20 83       	st	Z, r18
}
     904:	00 00       	nop
     906:	df 91       	pop	r29
     908:	cf 91       	pop	r28
     90a:	08 95       	ret

0000090c <main>:
int iTargetTemp = 230;	//Initial set of target to avoid comma value is multiplied with 10
int iActualTemp;

//Main function
int main(void)
{
     90c:	cf 93       	push	r28
     90e:	df 93       	push	r29
     910:	00 d0       	rcall	.+0      	; 0x912 <main+0x6>
     912:	cd b7       	in	r28, 0x3d	; 61
     914:	de b7       	in	r29, 0x3e	; 62
	GerneralInit();
     916:	52 df       	rcall	.-348    	; 0x7bc <GerneralInit>
	unsigned char ucCANStatus = CAN_NOT_RECEIVED;
     918:	85 e6       	ldi	r24, 0x65	; 101
     91a:	89 83       	std	Y+1, r24	; 0x01
	//CAN
	MCP2515_Init(MCP2515_1, BAUDRATE_250_KBPS);
     91c:	25 e0       	ldi	r18, 0x05	; 5
     91e:	40 91 14 01 	lds	r20, 0x0114	; 0x800114 <MCP2515_1>
     922:	50 91 15 01 	lds	r21, 0x0115	; 0x800115 <MCP2515_1+0x1>
     926:	60 91 16 01 	lds	r22, 0x0116	; 0x800116 <MCP2515_1+0x2>
     92a:	70 91 17 01 	lds	r23, 0x0117	; 0x800117 <MCP2515_1+0x3>
     92e:	80 91 18 01 	lds	r24, 0x0118	; 0x800118 <MCP2515_1+0x4>
     932:	90 91 19 01 	lds	r25, 0x0119	; 0x800119 <MCP2515_1+0x5>
     936:	83 d0       	rcall	.+262    	; 0xa3e <MCP2515_Init>
	// short delay for TMP75 to settle --> not allowed
// 	while (Timer1_get_10msState() == TIMER_RUNNING)
// 	{	
// 	}
	// Measurement for initializing first step
	TMP75_Read_Temperature();
     938:	b1 d3       	rcall	.+1890   	; 0x109c <TMP75_Read_Temperature>
	iActualTemp = TMP75_Get_Temperature();	//Asks for temp value;
     93a:	3c d4       	rcall	.+2168   	; 0x11b4 <TMP75_Get_Temperature>
     93c:	90 93 80 01 	sts	0x0180, r25	; 0x800180 <iActualTemp+0x1>
     940:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <iActualTemp>
	ucStep = TempController(iActualTemp,iTargetTemp, ucStepOld, 0);	// without hysteresis
     944:	80 91 6f 01 	lds	r24, 0x016F	; 0x80016f <ucStepOld>
     948:	48 2f       	mov	r20, r24
     94a:	50 e0       	ldi	r21, 0x00	; 0
     94c:	60 91 1b 01 	lds	r22, 0x011B	; 0x80011b <iTargetTemp>
     950:	70 91 1c 01 	lds	r23, 0x011C	; 0x80011c <iTargetTemp+0x1>
     954:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <iActualTemp>
     958:	90 91 80 01 	lds	r25, 0x0180	; 0x800180 <iActualTemp+0x1>
     95c:	20 e0       	ldi	r18, 0x00	; 0
     95e:	30 e0       	ldi	r19, 0x00	; 0
     960:	85 db       	rcall	.-2294   	; 0x6c <TempController>
     962:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <__data_end>
	ucStepOld = ucStep; // save old heating step
     966:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <__data_end>
     96a:	80 93 6f 01 	sts	0x016F, r24	; 0x80016f <ucStepOld>
	while (1)
	{
		// measure actual temperature
		if (Timer1_get_100msState() == TIMER_TRIGGERED)	/*Prevent tmp75 from overheating*/
     96e:	52 d3       	rcall	.+1700   	; 0x1014 <Timer1_get_100msState>
     970:	81 30       	cpi	r24, 0x01	; 1
     972:	51 f5       	brne	.+84     	; 0x9c8 <main+0xbc>
		{
			TMP75_Read_Temperature();
     974:	93 d3       	rcall	.+1830   	; 0x109c <TMP75_Read_Temperature>
			
			
			iActualTemp = TMP75_Get_Temperature();	//Asks for temp value;
     976:	1e d4       	rcall	.+2108   	; 0x11b4 <TMP75_Get_Temperature>
     978:	90 93 80 01 	sts	0x0180, r25	; 0x800180 <iActualTemp+0x1>
     97c:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <iActualTemp>
			Display_Output(iActualTemp, 0, 255);
     980:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <iActualTemp>
     984:	90 91 80 01 	lds	r25, 0x0180	; 0x800180 <iActualTemp+0x1>
     988:	4f ef       	ldi	r20, 0xFF	; 255
     98a:	60 e0       	ldi	r22, 0x00	; 0
     98c:	69 de       	rcall	.-814    	; 0x660 <Display_Output>
			// heating controller
			ucStep = TempController(iActualTemp,iTargetTemp, ucStepOld, ucH);
     98e:	80 91 1a 01 	lds	r24, 0x011A	; 0x80011a <ucH>
     992:	28 2f       	mov	r18, r24
     994:	30 e0       	ldi	r19, 0x00	; 0
     996:	80 91 6f 01 	lds	r24, 0x016F	; 0x80016f <ucStepOld>
     99a:	48 2f       	mov	r20, r24
     99c:	50 e0       	ldi	r21, 0x00	; 0
     99e:	60 91 1b 01 	lds	r22, 0x011B	; 0x80011b <iTargetTemp>
     9a2:	70 91 1c 01 	lds	r23, 0x011C	; 0x80011c <iTargetTemp+0x1>
     9a6:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <iActualTemp>
     9aa:	90 91 80 01 	lds	r25, 0x0180	; 0x800180 <iActualTemp+0x1>
     9ae:	5e db       	rcall	.-2372   	; 0x6c <TempController>
     9b0:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <__data_end>
			WS2812_Step(ucStep); // set LED color
     9b4:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <__data_end>
     9b8:	a5 d5       	rcall	.+2890   	; 0x1504 <WS2812_Step>
			Servo_Step(ucStep); // set servo position
     9ba:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <__data_end>
     9be:	ae d1       	rcall	.+860    	; 0xd1c <Servo_Step>
			ucStepOld = ucStep; // save old heating step
     9c0:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <__data_end>
     9c4:	80 93 6f 01 	sts	0x016F, r24	; 0x80016f <ucStepOld>
		}
		
		// set target temperature		
		if(Timer1_get_10msState() == TIMER_TRIGGERED)
     9c8:	15 d3       	rcall	.+1578   	; 0xff4 <Timer1_get_10msState>
     9ca:	81 30       	cpi	r24, 0x01	; 1
     9cc:	81 f6       	brne	.-96     	; 0x96e <main+0x62>
		{
			unsigned char ucKeyStatus = keys_get_state();	//Asks for key status
     9ce:	46 df       	rcall	.-372    	; 0x85c <keys_get_state>
     9d0:	8a 83       	std	Y+2, r24	; 0x02
			switch(ucCANStatus)
     9d2:	89 81       	ldd	r24, Y+1	; 0x01
     9d4:	88 2f       	mov	r24, r24
     9d6:	90 e0       	ldi	r25, 0x00	; 0
     9d8:	85 36       	cpi	r24, 0x65	; 101
     9da:	91 05       	cpc	r25, r1
     9dc:	21 f0       	breq	.+8      	; 0x9e6 <main+0xda>
     9de:	8f 36       	cpi	r24, 0x6F	; 111
     9e0:	91 05       	cpc	r25, r1
     9e2:	11 f1       	breq	.+68     	; 0xa28 <main+0x11c>
     9e4:	2b c0       	rjmp	.+86     	; 0xa3c <main+0x130>
			{
				case CAN_NOT_RECEIVED:
					Display_Output(iTargetTemp, 1, ucCANStatus);
     9e6:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <iTargetTemp>
     9ea:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <iTargetTemp+0x1>
     9ee:	49 81       	ldd	r20, Y+1	; 0x01
     9f0:	61 e0       	ldi	r22, 0x01	; 1
     9f2:	36 de       	rcall	.-916    	; 0x660 <Display_Output>
					//Test if changes wished--------------
					if (ucKeyStatus == S2_PRESSED)
     9f4:	8a 81       	ldd	r24, Y+2	; 0x02
     9f6:	82 30       	cpi	r24, 0x02	; 2
     9f8:	51 f4       	brne	.+20     	; 0xa0e <main+0x102>
					{
						iTargetTemp += 5;
     9fa:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <iTargetTemp>
     9fe:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <iTargetTemp+0x1>
     a02:	05 96       	adiw	r24, 0x05	; 5
     a04:	90 93 1c 01 	sts	0x011C, r25	; 0x80011c <iTargetTemp+0x1>
     a08:	80 93 1b 01 	sts	0x011B, r24	; 0x80011b <iTargetTemp>
					}
					else if (ucKeyStatus == S1_PRESSED)
					{
						iTargetTemp -= 5;
					}
				break;
     a0c:	16 c0       	rjmp	.+44     	; 0xa3a <main+0x12e>
					//Test if changes wished--------------
					if (ucKeyStatus == S2_PRESSED)
					{
						iTargetTemp += 5;
					}
					else if (ucKeyStatus == S1_PRESSED)
     a0e:	8a 81       	ldd	r24, Y+2	; 0x02
     a10:	81 30       	cpi	r24, 0x01	; 1
     a12:	99 f4       	brne	.+38     	; 0xa3a <main+0x12e>
					{
						iTargetTemp -= 5;
     a14:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <iTargetTemp>
     a18:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <iTargetTemp+0x1>
     a1c:	05 97       	sbiw	r24, 0x05	; 5
     a1e:	90 93 1c 01 	sts	0x011C, r25	; 0x80011c <iTargetTemp+0x1>
     a22:	80 93 1b 01 	sts	0x011B, r24	; 0x80011b <iTargetTemp>
					}
				break;
     a26:	09 c0       	rjmp	.+18     	; 0xa3a <main+0x12e>
				
				case CAN_RECEIVED:
					iTargetTemp = iTargetTemp + 0; //moritz:platzhalter
     a28:	80 91 1b 01 	lds	r24, 0x011B	; 0x80011b <iTargetTemp>
     a2c:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <iTargetTemp+0x1>
     a30:	90 93 1c 01 	sts	0x011C, r25	; 0x80011c <iTargetTemp+0x1>
     a34:	80 93 1b 01 	sts	0x011B, r24	; 0x80011b <iTargetTemp>
				break;
     a38:	01 c0       	rjmp	.+2      	; 0xa3c <main+0x130>
					}
					else if (ucKeyStatus == S1_PRESSED)
					{
						iTargetTemp -= 5;
					}
				break;
     a3a:	00 00       	nop
				//{
					// iTarget = (int)sRecFrame.ucDat*10;
				//
			//}
		//}
	}
     a3c:	98 cf       	rjmp	.-208    	; 0x96e <main+0x62>

00000a3e <MCP2515_Init>:
//Status: freigegeben
//****************************************************************************************
void MCP2515_OneShotMode(MCP2515_pins sdevice_pins, uint8_t ucone_shot)
{
	MCP2515_Change_Reg(sdevice_pins, CANCTRL, ONE_SHOT_MASK, ucone_shot);
}
     a3e:	cf 93       	push	r28
     a40:	df 93       	push	r29
     a42:	cd b7       	in	r28, 0x3d	; 61
     a44:	de b7       	in	r29, 0x3e	; 62
     a46:	27 97       	sbiw	r28, 0x07	; 7
     a48:	0f b6       	in	r0, 0x3f	; 63
     a4a:	f8 94       	cli
     a4c:	de bf       	out	0x3e, r29	; 62
     a4e:	0f be       	out	0x3f, r0	; 63
     a50:	cd bf       	out	0x3d, r28	; 61
     a52:	49 83       	std	Y+1, r20	; 0x01
     a54:	5a 83       	std	Y+2, r21	; 0x02
     a56:	6b 83       	std	Y+3, r22	; 0x03
     a58:	7c 83       	std	Y+4, r23	; 0x04
     a5a:	8d 83       	std	Y+5, r24	; 0x05
     a5c:	9e 83       	std	Y+6, r25	; 0x06
     a5e:	2f 83       	std	Y+7, r18	; 0x07
     a60:	49 81       	ldd	r20, Y+1	; 0x01
     a62:	5a 81       	ldd	r21, Y+2	; 0x02
     a64:	6b 81       	ldd	r22, Y+3	; 0x03
     a66:	7c 81       	ldd	r23, Y+4	; 0x04
     a68:	8d 81       	ldd	r24, Y+5	; 0x05
     a6a:	9e 81       	ldd	r25, Y+6	; 0x06
     a6c:	b6 d1       	rcall	.+876    	; 0xdda <SPI_Master_SlaveSelectInit>
     a6e:	20 e0       	ldi	r18, 0x00	; 0
     a70:	43 e0       	ldi	r20, 0x03	; 3
     a72:	60 e0       	ldi	r22, 0x00	; 0
     a74:	80 e0       	ldi	r24, 0x00	; 0
     a76:	68 d1       	rcall	.+720    	; 0xd48 <SPI_Master_Init>
     a78:	20 e8       	ldi	r18, 0x80	; 128
     a7a:	49 81       	ldd	r20, Y+1	; 0x01
     a7c:	5a 81       	ldd	r21, Y+2	; 0x02
     a7e:	6b 81       	ldd	r22, Y+3	; 0x03
     a80:	7c 81       	ldd	r23, Y+4	; 0x04
     a82:	8d 81       	ldd	r24, Y+5	; 0x05
     a84:	9e 81       	ldd	r25, Y+6	; 0x06
     a86:	a2 d0       	rcall	.+324    	; 0xbcc <MCP2515_Set_OpMode>
     a88:	2f 81       	ldd	r18, Y+7	; 0x07
     a8a:	49 81       	ldd	r20, Y+1	; 0x01
     a8c:	5a 81       	ldd	r21, Y+2	; 0x02
     a8e:	6b 81       	ldd	r22, Y+3	; 0x03
     a90:	7c 81       	ldd	r23, Y+4	; 0x04
     a92:	8d 81       	ldd	r24, Y+5	; 0x05
     a94:	9e 81       	ldd	r25, Y+6	; 0x06
     a96:	ec d0       	rcall	.+472    	; 0xc70 <MCP2515_Set_Baudrate>
     a98:	20 e0       	ldi	r18, 0x00	; 0
     a9a:	49 81       	ldd	r20, Y+1	; 0x01
     a9c:	5a 81       	ldd	r21, Y+2	; 0x02
     a9e:	6b 81       	ldd	r22, Y+3	; 0x03
     aa0:	7c 81       	ldd	r23, Y+4	; 0x04
     aa2:	8d 81       	ldd	r24, Y+5	; 0x05
     aa4:	9e 81       	ldd	r25, Y+6	; 0x06
     aa6:	bb d0       	rcall	.+374    	; 0xc1e <MCP2515_Change_ClkOut>
     aa8:	20 e0       	ldi	r18, 0x00	; 0
     aaa:	49 81       	ldd	r20, Y+1	; 0x01
     aac:	5a 81       	ldd	r21, Y+2	; 0x02
     aae:	6b 81       	ldd	r22, Y+3	; 0x03
     ab0:	7c 81       	ldd	r23, Y+4	; 0x04
     ab2:	8d 81       	ldd	r24, Y+5	; 0x05
     ab4:	9e 81       	ldd	r25, Y+6	; 0x06
     ab6:	8a d0       	rcall	.+276    	; 0xbcc <MCP2515_Set_OpMode>
     ab8:	00 00       	nop
     aba:	27 96       	adiw	r28, 0x07	; 7
     abc:	0f b6       	in	r0, 0x3f	; 63
     abe:	f8 94       	cli
     ac0:	de bf       	out	0x3e, r29	; 62
     ac2:	0f be       	out	0x3f, r0	; 63
     ac4:	cd bf       	out	0x3d, r28	; 61
     ac6:	df 91       	pop	r29
     ac8:	cf 91       	pop	r28
     aca:	08 95       	ret

00000acc <MCP2515_Write_Reg>:
     acc:	ef 92       	push	r14
     ace:	ff 92       	push	r15
     ad0:	0f 93       	push	r16
     ad2:	cf 93       	push	r28
     ad4:	df 93       	push	r29
     ad6:	cd b7       	in	r28, 0x3d	; 61
     ad8:	de b7       	in	r29, 0x3e	; 62
     ada:	2b 97       	sbiw	r28, 0x0b	; 11
     adc:	0f b6       	in	r0, 0x3f	; 63
     ade:	f8 94       	cli
     ae0:	de bf       	out	0x3e, r29	; 62
     ae2:	0f be       	out	0x3f, r0	; 63
     ae4:	cd bf       	out	0x3d, r28	; 61
     ae6:	4a 83       	std	Y+2, r20	; 0x02
     ae8:	5b 83       	std	Y+3, r21	; 0x03
     aea:	6c 83       	std	Y+4, r22	; 0x04
     aec:	7d 83       	std	Y+5, r23	; 0x05
     aee:	8e 83       	std	Y+6, r24	; 0x06
     af0:	9f 83       	std	Y+7, r25	; 0x07
     af2:	28 87       	std	Y+8, r18	; 0x08
     af4:	09 87       	std	Y+9, r16	; 0x09
     af6:	fb 86       	std	Y+11, r15	; 0x0b
     af8:	ea 86       	std	Y+10, r14	; 0x0a
     afa:	4a 81       	ldd	r20, Y+2	; 0x02
     afc:	5b 81       	ldd	r21, Y+3	; 0x03
     afe:	6c 81       	ldd	r22, Y+4	; 0x04
     b00:	7d 81       	ldd	r23, Y+5	; 0x05
     b02:	8e 81       	ldd	r24, Y+6	; 0x06
     b04:	9f 81       	ldd	r25, Y+7	; 0x07
     b06:	a8 d1       	rcall	.+848    	; 0xe58 <SPI_Master_Start>
     b08:	82 e0       	ldi	r24, 0x02	; 2
     b0a:	fd d1       	rcall	.+1018   	; 0xf06 <SPI_Master_Write>
     b0c:	88 85       	ldd	r24, Y+8	; 0x08
     b0e:	fb d1       	rcall	.+1014   	; 0xf06 <SPI_Master_Write>
     b10:	19 82       	std	Y+1, r1	; 0x01
     b12:	0d c0       	rjmp	.+26     	; 0xb2e <MCP2515_Write_Reg+0x62>
     b14:	89 81       	ldd	r24, Y+1	; 0x01
     b16:	88 2f       	mov	r24, r24
     b18:	90 e0       	ldi	r25, 0x00	; 0
     b1a:	2a 85       	ldd	r18, Y+10	; 0x0a
     b1c:	3b 85       	ldd	r19, Y+11	; 0x0b
     b1e:	82 0f       	add	r24, r18
     b20:	93 1f       	adc	r25, r19
     b22:	fc 01       	movw	r30, r24
     b24:	80 81       	ld	r24, Z
     b26:	ef d1       	rcall	.+990    	; 0xf06 <SPI_Master_Write>
     b28:	89 81       	ldd	r24, Y+1	; 0x01
     b2a:	8f 5f       	subi	r24, 0xFF	; 255
     b2c:	89 83       	std	Y+1, r24	; 0x01
     b2e:	99 81       	ldd	r25, Y+1	; 0x01
     b30:	89 85       	ldd	r24, Y+9	; 0x09
     b32:	98 17       	cp	r25, r24
     b34:	78 f3       	brcs	.-34     	; 0xb14 <MCP2515_Write_Reg+0x48>
     b36:	4a 81       	ldd	r20, Y+2	; 0x02
     b38:	5b 81       	ldd	r21, Y+3	; 0x03
     b3a:	6c 81       	ldd	r22, Y+4	; 0x04
     b3c:	7d 81       	ldd	r23, Y+5	; 0x05
     b3e:	8e 81       	ldd	r24, Y+6	; 0x06
     b40:	9f 81       	ldd	r25, Y+7	; 0x07
     b42:	b6 d1       	rcall	.+876    	; 0xeb0 <SPI_Master_Stop>
     b44:	00 00       	nop
     b46:	2b 96       	adiw	r28, 0x0b	; 11
     b48:	0f b6       	in	r0, 0x3f	; 63
     b4a:	f8 94       	cli
     b4c:	de bf       	out	0x3e, r29	; 62
     b4e:	0f be       	out	0x3f, r0	; 63
     b50:	cd bf       	out	0x3d, r28	; 61
     b52:	df 91       	pop	r29
     b54:	cf 91       	pop	r28
     b56:	0f 91       	pop	r16
     b58:	ff 90       	pop	r15
     b5a:	ef 90       	pop	r14
     b5c:	08 95       	ret

00000b5e <MCP2515_Change_Reg>:
     b5e:	ef 92       	push	r14
     b60:	0f 93       	push	r16
     b62:	cf 93       	push	r28
     b64:	df 93       	push	r29
     b66:	cd b7       	in	r28, 0x3d	; 61
     b68:	de b7       	in	r29, 0x3e	; 62
     b6a:	29 97       	sbiw	r28, 0x09	; 9
     b6c:	0f b6       	in	r0, 0x3f	; 63
     b6e:	f8 94       	cli
     b70:	de bf       	out	0x3e, r29	; 62
     b72:	0f be       	out	0x3f, r0	; 63
     b74:	cd bf       	out	0x3d, r28	; 61
     b76:	49 83       	std	Y+1, r20	; 0x01
     b78:	5a 83       	std	Y+2, r21	; 0x02
     b7a:	6b 83       	std	Y+3, r22	; 0x03
     b7c:	7c 83       	std	Y+4, r23	; 0x04
     b7e:	8d 83       	std	Y+5, r24	; 0x05
     b80:	9e 83       	std	Y+6, r25	; 0x06
     b82:	2f 83       	std	Y+7, r18	; 0x07
     b84:	08 87       	std	Y+8, r16	; 0x08
     b86:	e9 86       	std	Y+9, r14	; 0x09
     b88:	49 81       	ldd	r20, Y+1	; 0x01
     b8a:	5a 81       	ldd	r21, Y+2	; 0x02
     b8c:	6b 81       	ldd	r22, Y+3	; 0x03
     b8e:	7c 81       	ldd	r23, Y+4	; 0x04
     b90:	8d 81       	ldd	r24, Y+5	; 0x05
     b92:	9e 81       	ldd	r25, Y+6	; 0x06
     b94:	61 d1       	rcall	.+706    	; 0xe58 <SPI_Master_Start>
     b96:	85 e0       	ldi	r24, 0x05	; 5
     b98:	b6 d1       	rcall	.+876    	; 0xf06 <SPI_Master_Write>
     b9a:	8f 81       	ldd	r24, Y+7	; 0x07
     b9c:	b4 d1       	rcall	.+872    	; 0xf06 <SPI_Master_Write>
     b9e:	88 85       	ldd	r24, Y+8	; 0x08
     ba0:	b2 d1       	rcall	.+868    	; 0xf06 <SPI_Master_Write>
     ba2:	89 85       	ldd	r24, Y+9	; 0x09
     ba4:	b0 d1       	rcall	.+864    	; 0xf06 <SPI_Master_Write>
     ba6:	49 81       	ldd	r20, Y+1	; 0x01
     ba8:	5a 81       	ldd	r21, Y+2	; 0x02
     baa:	6b 81       	ldd	r22, Y+3	; 0x03
     bac:	7c 81       	ldd	r23, Y+4	; 0x04
     bae:	8d 81       	ldd	r24, Y+5	; 0x05
     bb0:	9e 81       	ldd	r25, Y+6	; 0x06
     bb2:	7e d1       	rcall	.+764    	; 0xeb0 <SPI_Master_Stop>
     bb4:	00 00       	nop
     bb6:	29 96       	adiw	r28, 0x09	; 9
     bb8:	0f b6       	in	r0, 0x3f	; 63
     bba:	f8 94       	cli
     bbc:	de bf       	out	0x3e, r29	; 62
     bbe:	0f be       	out	0x3f, r0	; 63
     bc0:	cd bf       	out	0x3d, r28	; 61
     bc2:	df 91       	pop	r29
     bc4:	cf 91       	pop	r28
     bc6:	0f 91       	pop	r16
     bc8:	ef 90       	pop	r14
     bca:	08 95       	ret

00000bcc <MCP2515_Set_OpMode>:
     bcc:	ef 92       	push	r14
     bce:	0f 93       	push	r16
     bd0:	cf 93       	push	r28
     bd2:	df 93       	push	r29
     bd4:	cd b7       	in	r28, 0x3d	; 61
     bd6:	de b7       	in	r29, 0x3e	; 62
     bd8:	27 97       	sbiw	r28, 0x07	; 7
     bda:	0f b6       	in	r0, 0x3f	; 63
     bdc:	f8 94       	cli
     bde:	de bf       	out	0x3e, r29	; 62
     be0:	0f be       	out	0x3f, r0	; 63
     be2:	cd bf       	out	0x3d, r28	; 61
     be4:	49 83       	std	Y+1, r20	; 0x01
     be6:	5a 83       	std	Y+2, r21	; 0x02
     be8:	6b 83       	std	Y+3, r22	; 0x03
     bea:	7c 83       	std	Y+4, r23	; 0x04
     bec:	8d 83       	std	Y+5, r24	; 0x05
     bee:	9e 83       	std	Y+6, r25	; 0x06
     bf0:	2f 83       	std	Y+7, r18	; 0x07
     bf2:	ef 80       	ldd	r14, Y+7	; 0x07
     bf4:	00 ee       	ldi	r16, 0xE0	; 224
     bf6:	2f e0       	ldi	r18, 0x0F	; 15
     bf8:	49 81       	ldd	r20, Y+1	; 0x01
     bfa:	5a 81       	ldd	r21, Y+2	; 0x02
     bfc:	6b 81       	ldd	r22, Y+3	; 0x03
     bfe:	7c 81       	ldd	r23, Y+4	; 0x04
     c00:	8d 81       	ldd	r24, Y+5	; 0x05
     c02:	9e 81       	ldd	r25, Y+6	; 0x06
     c04:	ac df       	rcall	.-168    	; 0xb5e <MCP2515_Change_Reg>
     c06:	00 00       	nop
     c08:	27 96       	adiw	r28, 0x07	; 7
     c0a:	0f b6       	in	r0, 0x3f	; 63
     c0c:	f8 94       	cli
     c0e:	de bf       	out	0x3e, r29	; 62
     c10:	0f be       	out	0x3f, r0	; 63
     c12:	cd bf       	out	0x3d, r28	; 61
     c14:	df 91       	pop	r29
     c16:	cf 91       	pop	r28
     c18:	0f 91       	pop	r16
     c1a:	ef 90       	pop	r14
     c1c:	08 95       	ret

00000c1e <MCP2515_Change_ClkOut>:
     c1e:	ef 92       	push	r14
     c20:	0f 93       	push	r16
     c22:	cf 93       	push	r28
     c24:	df 93       	push	r29
     c26:	cd b7       	in	r28, 0x3d	; 61
     c28:	de b7       	in	r29, 0x3e	; 62
     c2a:	27 97       	sbiw	r28, 0x07	; 7
     c2c:	0f b6       	in	r0, 0x3f	; 63
     c2e:	f8 94       	cli
     c30:	de bf       	out	0x3e, r29	; 62
     c32:	0f be       	out	0x3f, r0	; 63
     c34:	cd bf       	out	0x3d, r28	; 61
     c36:	49 83       	std	Y+1, r20	; 0x01
     c38:	5a 83       	std	Y+2, r21	; 0x02
     c3a:	6b 83       	std	Y+3, r22	; 0x03
     c3c:	7c 83       	std	Y+4, r23	; 0x04
     c3e:	8d 83       	std	Y+5, r24	; 0x05
     c40:	9e 83       	std	Y+6, r25	; 0x06
     c42:	2f 83       	std	Y+7, r18	; 0x07
     c44:	ef 80       	ldd	r14, Y+7	; 0x07
     c46:	07 e0       	ldi	r16, 0x07	; 7
     c48:	2f e0       	ldi	r18, 0x0F	; 15
     c4a:	49 81       	ldd	r20, Y+1	; 0x01
     c4c:	5a 81       	ldd	r21, Y+2	; 0x02
     c4e:	6b 81       	ldd	r22, Y+3	; 0x03
     c50:	7c 81       	ldd	r23, Y+4	; 0x04
     c52:	8d 81       	ldd	r24, Y+5	; 0x05
     c54:	9e 81       	ldd	r25, Y+6	; 0x06
     c56:	83 df       	rcall	.-250    	; 0xb5e <MCP2515_Change_Reg>
     c58:	00 00       	nop
     c5a:	27 96       	adiw	r28, 0x07	; 7
     c5c:	0f b6       	in	r0, 0x3f	; 63
     c5e:	f8 94       	cli
     c60:	de bf       	out	0x3e, r29	; 62
     c62:	0f be       	out	0x3f, r0	; 63
     c64:	cd bf       	out	0x3d, r28	; 61
     c66:	df 91       	pop	r29
     c68:	cf 91       	pop	r28
     c6a:	0f 91       	pop	r16
     c6c:	ef 90       	pop	r14
     c6e:	08 95       	ret

00000c70 <MCP2515_Set_Baudrate>:
//Rückgabeparameter:		kein
//Revision:
//Status: freigegeben
//****************************************************************************************
void MCP2515_Set_Baudrate(MCP2515_pins sdevice_pins, uint8_t ucbaud)
{
     c70:	ef 92       	push	r14
     c72:	ff 92       	push	r15
     c74:	0f 93       	push	r16
     c76:	cf 93       	push	r28
     c78:	df 93       	push	r29
     c7a:	cd b7       	in	r28, 0x3d	; 61
     c7c:	de b7       	in	r29, 0x3e	; 62
     c7e:	27 97       	sbiw	r28, 0x07	; 7
     c80:	0f b6       	in	r0, 0x3f	; 63
     c82:	f8 94       	cli
     c84:	de bf       	out	0x3e, r29	; 62
     c86:	0f be       	out	0x3f, r0	; 63
     c88:	cd bf       	out	0x3d, r28	; 61
     c8a:	49 83       	std	Y+1, r20	; 0x01
     c8c:	5a 83       	std	Y+2, r21	; 0x02
     c8e:	6b 83       	std	Y+3, r22	; 0x03
     c90:	7c 83       	std	Y+4, r23	; 0x04
     c92:	8d 83       	std	Y+5, r24	; 0x05
     c94:	9e 83       	std	Y+6, r25	; 0x06
     c96:	2f 83       	std	Y+7, r18	; 0x07
	MCP2515_Write_Reg(sdevice_pins, CNF3, 3, ucBaudrate[ucbaud]);
     c98:	8f 81       	ldd	r24, Y+7	; 0x07
     c9a:	28 2f       	mov	r18, r24
     c9c:	30 e0       	ldi	r19, 0x00	; 0
     c9e:	c9 01       	movw	r24, r18
     ca0:	88 0f       	add	r24, r24
     ca2:	99 1f       	adc	r25, r25
     ca4:	82 0f       	add	r24, r18
     ca6:	93 1f       	adc	r25, r19
     ca8:	83 5e       	subi	r24, 0xE3	; 227
     caa:	9e 4f       	sbci	r25, 0xFE	; 254
     cac:	7c 01       	movw	r14, r24
     cae:	03 e0       	ldi	r16, 0x03	; 3
     cb0:	28 e2       	ldi	r18, 0x28	; 40
     cb2:	49 81       	ldd	r20, Y+1	; 0x01
     cb4:	5a 81       	ldd	r21, Y+2	; 0x02
     cb6:	6b 81       	ldd	r22, Y+3	; 0x03
     cb8:	7c 81       	ldd	r23, Y+4	; 0x04
     cba:	8d 81       	ldd	r24, Y+5	; 0x05
     cbc:	9e 81       	ldd	r25, Y+6	; 0x06
     cbe:	06 df       	rcall	.-500    	; 0xacc <MCP2515_Write_Reg>
}
     cc0:	00 00       	nop
     cc2:	27 96       	adiw	r28, 0x07	; 7
     cc4:	0f b6       	in	r0, 0x3f	; 63
     cc6:	f8 94       	cli
     cc8:	de bf       	out	0x3e, r29	; 62
     cca:	0f be       	out	0x3f, r0	; 63
     ccc:	cd bf       	out	0x3d, r28	; 61
     cce:	df 91       	pop	r29
     cd0:	cf 91       	pop	r28
     cd2:	0f 91       	pop	r16
     cd4:	ff 90       	pop	r15
     cd6:	ef 90       	pop	r14
     cd8:	08 95       	ret

00000cda <Servo_Init>:

unsigned char ucServoPosition[6] = {44, 38, 30, 23, 16, 10};

void Servo_Init(void)

{
     cda:	cf 93       	push	r28
     cdc:	df 93       	push	r29
     cde:	cd b7       	in	r28, 0x3d	; 61
     ce0:	de b7       	in	r29, 0x3e	; 62
	//Date :			31.10.2022
	//Author:			Mattis Ritter
	//Source:
	//Status:			released
	//--------------------------------
	DDRD |= (1 << DDD6); //Port B Bit 1  PWM-Ausgang
     ce2:	8a e2       	ldi	r24, 0x2A	; 42
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	2a e2       	ldi	r18, 0x2A	; 42
     ce8:	30 e0       	ldi	r19, 0x00	; 0
     cea:	f9 01       	movw	r30, r18
     cec:	20 81       	ld	r18, Z
     cee:	20 64       	ori	r18, 0x40	; 64
     cf0:	fc 01       	movw	r30, r24
     cf2:	20 83       	st	Z, r18
	TCCR0A = (1 << WGM00) | (1 << WGM01) | (1 << COM0A1); //Fast-PWM, Clear OC0A on compare match, set OC0A at BOTTOM, (non-inverting mode)
     cf4:	84 e4       	ldi	r24, 0x44	; 68
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	23 e8       	ldi	r18, 0x83	; 131
     cfa:	fc 01       	movw	r30, r24
     cfc:	20 83       	st	Z, r18
	TCCR0B = ( 1<< CS00) | ( 1<< CS02); //Prescaler 1024, fPWM = 18.432MHz/1024*256 = 79.3125Hz, TPWM = 14.222ms
     cfe:	85 e4       	ldi	r24, 0x45	; 69
     d00:	90 e0       	ldi	r25, 0x00	; 0
     d02:	25 e0       	ldi	r18, 0x05	; 5
     d04:	fc 01       	movw	r30, r24
     d06:	20 83       	st	Z, r18
	OCR0A = ucServoPosition[0]; //Pulsweite auf 2.5ms setzen --> Stellung 0
     d08:	87 e4       	ldi	r24, 0x47	; 71
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	20 91 35 01 	lds	r18, 0x0135	; 0x800135 <ucServoPosition>
     d10:	fc 01       	movw	r30, r24
     d12:	20 83       	st	Z, r18
}
     d14:	00 00       	nop
     d16:	df 91       	pop	r29
     d18:	cf 91       	pop	r28
     d1a:	08 95       	ret

00000d1c <Servo_Step>:

void Servo_Step(unsigned char ucPosition)
{
     d1c:	cf 93       	push	r28
     d1e:	df 93       	push	r29
     d20:	1f 92       	push	r1
     d22:	cd b7       	in	r28, 0x3d	; 61
     d24:	de b7       	in	r29, 0x3e	; 62
     d26:	89 83       	std	Y+1, r24	; 0x01
	//Date :			31.10.2022
	//Author:			Mattis Ritter
	//Source:
	//Status:			released
	//--------------------------------
	OCR0A = ucServoPosition[ucPosition];
     d28:	87 e4       	ldi	r24, 0x47	; 71
     d2a:	90 e0       	ldi	r25, 0x00	; 0
     d2c:	29 81       	ldd	r18, Y+1	; 0x01
     d2e:	22 2f       	mov	r18, r18
     d30:	30 e0       	ldi	r19, 0x00	; 0
     d32:	2b 5c       	subi	r18, 0xCB	; 203
     d34:	3e 4f       	sbci	r19, 0xFE	; 254
     d36:	f9 01       	movw	r30, r18
     d38:	20 81       	ld	r18, Z
     d3a:	fc 01       	movw	r30, r24
     d3c:	20 83       	st	Z, r18
     d3e:	00 00       	nop
     d40:	0f 90       	pop	r0
     d42:	df 91       	pop	r29
     d44:	cf 91       	pop	r28
     d46:	08 95       	ret

00000d48 <SPI_Master_Init>:
//Rückgabeparameter:		keine
//Revision:
//Status: freigegeben
//****************************************************************************************
void SPI_Master_Init(uint8_t ucspi_interrupt, uint8_t ucspi_data_order, uint8_t ucspi_mode, uint8_t ucspi_sck_freq)
{
     d48:	cf 93       	push	r28
     d4a:	df 93       	push	r29
     d4c:	00 d0       	rcall	.+0      	; 0xd4e <SPI_Master_Init+0x6>
     d4e:	00 d0       	rcall	.+0      	; 0xd50 <SPI_Master_Init+0x8>
     d50:	cd b7       	in	r28, 0x3d	; 61
     d52:	de b7       	in	r29, 0x3e	; 62
     d54:	89 83       	std	Y+1, r24	; 0x01
     d56:	6a 83       	std	Y+2, r22	; 0x02
     d58:	4b 83       	std	Y+3, r20	; 0x03
     d5a:	2c 83       	std	Y+4, r18	; 0x04
	SPI_MOSI_DDR_REG |= 1 << SPI_MOSI_BIT;		//MOSI-Pin wird auf Ausgang deklariert
     d5c:	84 e2       	ldi	r24, 0x24	; 36
     d5e:	90 e0       	ldi	r25, 0x00	; 0
     d60:	24 e2       	ldi	r18, 0x24	; 36
     d62:	30 e0       	ldi	r19, 0x00	; 0
     d64:	f9 01       	movw	r30, r18
     d66:	20 81       	ld	r18, Z
     d68:	28 60       	ori	r18, 0x08	; 8
     d6a:	fc 01       	movw	r30, r24
     d6c:	20 83       	st	Z, r18
	SPI_MISO_DDR_REG &= ~(1 << SPI_MISO_BIT);	//MISO-Pin wird auf Eingang deklariert
     d6e:	84 e2       	ldi	r24, 0x24	; 36
     d70:	90 e0       	ldi	r25, 0x00	; 0
     d72:	24 e2       	ldi	r18, 0x24	; 36
     d74:	30 e0       	ldi	r19, 0x00	; 0
     d76:	f9 01       	movw	r30, r18
     d78:	20 81       	ld	r18, Z
     d7a:	2f 7e       	andi	r18, 0xEF	; 239
     d7c:	fc 01       	movw	r30, r24
     d7e:	20 83       	st	Z, r18
	SPI_CLK_DDR_REG |= 1 << SPI_CLK_BIT;		//CLK-Pin wird auf Ausgang deklariert
     d80:	84 e2       	ldi	r24, 0x24	; 36
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	24 e2       	ldi	r18, 0x24	; 36
     d86:	30 e0       	ldi	r19, 0x00	; 0
     d88:	f9 01       	movw	r30, r18
     d8a:	20 81       	ld	r18, Z
     d8c:	20 62       	ori	r18, 0x20	; 32
     d8e:	fc 01       	movw	r30, r24
     d90:	20 83       	st	Z, r18
	
	SPI_CONTROL_REGISTER = SPI_MASTER | SPI_ENABLE | ucspi_interrupt | ucspi_data_order | (ucspi_mode << 2) | (ucspi_sck_freq % 4);
     d92:	8c e4       	ldi	r24, 0x4C	; 76
     d94:	90 e0       	ldi	r25, 0x00	; 0
     d96:	39 81       	ldd	r19, Y+1	; 0x01
     d98:	2a 81       	ldd	r18, Y+2	; 0x02
     d9a:	43 2f       	mov	r20, r19
     d9c:	42 2b       	or	r20, r18
     d9e:	2b 81       	ldd	r18, Y+3	; 0x03
     da0:	22 2f       	mov	r18, r18
     da2:	30 e0       	ldi	r19, 0x00	; 0
     da4:	22 0f       	add	r18, r18
     da6:	33 1f       	adc	r19, r19
     da8:	22 0f       	add	r18, r18
     daa:	33 1f       	adc	r19, r19
     dac:	34 2f       	mov	r19, r20
     dae:	32 2b       	or	r19, r18
     db0:	2c 81       	ldd	r18, Y+4	; 0x04
     db2:	23 70       	andi	r18, 0x03	; 3
     db4:	23 2b       	or	r18, r19
     db6:	20 65       	ori	r18, 0x50	; 80
     db8:	fc 01       	movw	r30, r24
     dba:	20 83       	st	Z, r18
		//µC wird als Master deklariert, die SPI-Schnittstelle wird freigegeben
		//falls gewünscht, es wird das SPI-Interrupt freigegeben und die Bitreihenfolge wird bestimmt
		//der Übertragungsmodus wird bestimmt

	SPI_STATUS_REGISTER = ucspi_sck_freq / 4;
     dbc:	8d e4       	ldi	r24, 0x4D	; 77
     dbe:	90 e0       	ldi	r25, 0x00	; 0
     dc0:	2c 81       	ldd	r18, Y+4	; 0x04
     dc2:	26 95       	lsr	r18
     dc4:	26 95       	lsr	r18
     dc6:	fc 01       	movw	r30, r24
     dc8:	20 83       	st	Z, r18
		//die gewünschte SPI-Taktfrequenz wird gewählt
}
     dca:	00 00       	nop
     dcc:	0f 90       	pop	r0
     dce:	0f 90       	pop	r0
     dd0:	0f 90       	pop	r0
     dd2:	0f 90       	pop	r0
     dd4:	df 91       	pop	r29
     dd6:	cf 91       	pop	r28
     dd8:	08 95       	ret

00000dda <SPI_Master_SlaveSelectInit>:
//Rückgabeparameter:		keine
//Revision:
//Status: freigegeben
//****************************************************************************************
void SPI_Master_SlaveSelectInit(tspiHandle tspi_pins)
{
     dda:	cf 93       	push	r28
     ddc:	df 93       	push	r29
     dde:	00 d0       	rcall	.+0      	; 0xde0 <SPI_Master_SlaveSelectInit+0x6>
     de0:	00 d0       	rcall	.+0      	; 0xde2 <SPI_Master_SlaveSelectInit+0x8>
     de2:	00 d0       	rcall	.+0      	; 0xde4 <SPI_Master_SlaveSelectInit+0xa>
     de4:	cd b7       	in	r28, 0x3d	; 61
     de6:	de b7       	in	r29, 0x3e	; 62
     de8:	49 83       	std	Y+1, r20	; 0x01
     dea:	5a 83       	std	Y+2, r21	; 0x02
     dec:	6b 83       	std	Y+3, r22	; 0x03
     dee:	7c 83       	std	Y+4, r23	; 0x04
     df0:	8d 83       	std	Y+5, r24	; 0x05
     df2:	9e 83       	std	Y+6, r25	; 0x06
	*tspi_pins.CS_DDR |= 1 << tspi_pins.CS_pin;
     df4:	89 81       	ldd	r24, Y+1	; 0x01
     df6:	9a 81       	ldd	r25, Y+2	; 0x02
     df8:	29 81       	ldd	r18, Y+1	; 0x01
     dfa:	3a 81       	ldd	r19, Y+2	; 0x02
     dfc:	f9 01       	movw	r30, r18
     dfe:	20 81       	ld	r18, Z
     e00:	62 2f       	mov	r22, r18
     e02:	2d 81       	ldd	r18, Y+5	; 0x05
     e04:	42 2f       	mov	r20, r18
     e06:	50 e0       	ldi	r21, 0x00	; 0
     e08:	21 e0       	ldi	r18, 0x01	; 1
     e0a:	30 e0       	ldi	r19, 0x00	; 0
     e0c:	02 c0       	rjmp	.+4      	; 0xe12 <SPI_Master_SlaveSelectInit+0x38>
     e0e:	22 0f       	add	r18, r18
     e10:	33 1f       	adc	r19, r19
     e12:	4a 95       	dec	r20
     e14:	e2 f7       	brpl	.-8      	; 0xe0e <SPI_Master_SlaveSelectInit+0x34>
     e16:	26 2b       	or	r18, r22
     e18:	fc 01       	movw	r30, r24
     e1a:	20 83       	st	Z, r18
	*tspi_pins.CS_PORT |= 1 << tspi_pins.CS_pin;
     e1c:	8b 81       	ldd	r24, Y+3	; 0x03
     e1e:	9c 81       	ldd	r25, Y+4	; 0x04
     e20:	2b 81       	ldd	r18, Y+3	; 0x03
     e22:	3c 81       	ldd	r19, Y+4	; 0x04
     e24:	f9 01       	movw	r30, r18
     e26:	20 81       	ld	r18, Z
     e28:	62 2f       	mov	r22, r18
     e2a:	2d 81       	ldd	r18, Y+5	; 0x05
     e2c:	42 2f       	mov	r20, r18
     e2e:	50 e0       	ldi	r21, 0x00	; 0
     e30:	21 e0       	ldi	r18, 0x01	; 1
     e32:	30 e0       	ldi	r19, 0x00	; 0
     e34:	02 c0       	rjmp	.+4      	; 0xe3a <SPI_Master_SlaveSelectInit+0x60>
     e36:	22 0f       	add	r18, r18
     e38:	33 1f       	adc	r19, r19
     e3a:	4a 95       	dec	r20
     e3c:	e2 f7       	brpl	.-8      	; 0xe36 <SPI_Master_SlaveSelectInit+0x5c>
     e3e:	26 2b       	or	r18, r22
     e40:	fc 01       	movw	r30, r24
     e42:	20 83       	st	Z, r18
}
     e44:	00 00       	nop
     e46:	26 96       	adiw	r28, 0x06	; 6
     e48:	0f b6       	in	r0, 0x3f	; 63
     e4a:	f8 94       	cli
     e4c:	de bf       	out	0x3e, r29	; 62
     e4e:	0f be       	out	0x3f, r0	; 63
     e50:	cd bf       	out	0x3d, r28	; 61
     e52:	df 91       	pop	r29
     e54:	cf 91       	pop	r28
     e56:	08 95       	ret

00000e58 <SPI_Master_Start>:
//Rückgabeparameter:		keine
//Revision:
//Status: freigegeben
//****************************************************************************************
void SPI_Master_Start(tspiHandle tspi_pins)
{
     e58:	cf 93       	push	r28
     e5a:	df 93       	push	r29
     e5c:	00 d0       	rcall	.+0      	; 0xe5e <SPI_Master_Start+0x6>
     e5e:	00 d0       	rcall	.+0      	; 0xe60 <SPI_Master_Start+0x8>
     e60:	00 d0       	rcall	.+0      	; 0xe62 <SPI_Master_Start+0xa>
     e62:	cd b7       	in	r28, 0x3d	; 61
     e64:	de b7       	in	r29, 0x3e	; 62
     e66:	49 83       	std	Y+1, r20	; 0x01
     e68:	5a 83       	std	Y+2, r21	; 0x02
     e6a:	6b 83       	std	Y+3, r22	; 0x03
     e6c:	7c 83       	std	Y+4, r23	; 0x04
     e6e:	8d 83       	std	Y+5, r24	; 0x05
     e70:	9e 83       	std	Y+6, r25	; 0x06
	*tspi_pins.CS_PORT &= ~(1 << tspi_pins.CS_pin);
     e72:	8b 81       	ldd	r24, Y+3	; 0x03
     e74:	9c 81       	ldd	r25, Y+4	; 0x04
     e76:	2b 81       	ldd	r18, Y+3	; 0x03
     e78:	3c 81       	ldd	r19, Y+4	; 0x04
     e7a:	f9 01       	movw	r30, r18
     e7c:	20 81       	ld	r18, Z
     e7e:	62 2f       	mov	r22, r18
     e80:	2d 81       	ldd	r18, Y+5	; 0x05
     e82:	42 2f       	mov	r20, r18
     e84:	50 e0       	ldi	r21, 0x00	; 0
     e86:	21 e0       	ldi	r18, 0x01	; 1
     e88:	30 e0       	ldi	r19, 0x00	; 0
     e8a:	02 c0       	rjmp	.+4      	; 0xe90 <SPI_Master_Start+0x38>
     e8c:	22 0f       	add	r18, r18
     e8e:	33 1f       	adc	r19, r19
     e90:	4a 95       	dec	r20
     e92:	e2 f7       	brpl	.-8      	; 0xe8c <SPI_Master_Start+0x34>
     e94:	20 95       	com	r18
     e96:	26 23       	and	r18, r22
     e98:	fc 01       	movw	r30, r24
     e9a:	20 83       	st	Z, r18
}
     e9c:	00 00       	nop
     e9e:	26 96       	adiw	r28, 0x06	; 6
     ea0:	0f b6       	in	r0, 0x3f	; 63
     ea2:	f8 94       	cli
     ea4:	de bf       	out	0x3e, r29	; 62
     ea6:	0f be       	out	0x3f, r0	; 63
     ea8:	cd bf       	out	0x3d, r28	; 61
     eaa:	df 91       	pop	r29
     eac:	cf 91       	pop	r28
     eae:	08 95       	ret

00000eb0 <SPI_Master_Stop>:
//Rückgabeparameter:		keine
//Revision:
//Status: freigegeben
//****************************************************************************************
void SPI_Master_Stop(tspiHandle tspi_pins)
{
     eb0:	cf 93       	push	r28
     eb2:	df 93       	push	r29
     eb4:	00 d0       	rcall	.+0      	; 0xeb6 <SPI_Master_Stop+0x6>
     eb6:	00 d0       	rcall	.+0      	; 0xeb8 <SPI_Master_Stop+0x8>
     eb8:	00 d0       	rcall	.+0      	; 0xeba <SPI_Master_Stop+0xa>
     eba:	cd b7       	in	r28, 0x3d	; 61
     ebc:	de b7       	in	r29, 0x3e	; 62
     ebe:	49 83       	std	Y+1, r20	; 0x01
     ec0:	5a 83       	std	Y+2, r21	; 0x02
     ec2:	6b 83       	std	Y+3, r22	; 0x03
     ec4:	7c 83       	std	Y+4, r23	; 0x04
     ec6:	8d 83       	std	Y+5, r24	; 0x05
     ec8:	9e 83       	std	Y+6, r25	; 0x06
	*tspi_pins.CS_PORT |= (1 << tspi_pins.CS_pin);
     eca:	8b 81       	ldd	r24, Y+3	; 0x03
     ecc:	9c 81       	ldd	r25, Y+4	; 0x04
     ece:	2b 81       	ldd	r18, Y+3	; 0x03
     ed0:	3c 81       	ldd	r19, Y+4	; 0x04
     ed2:	f9 01       	movw	r30, r18
     ed4:	20 81       	ld	r18, Z
     ed6:	62 2f       	mov	r22, r18
     ed8:	2d 81       	ldd	r18, Y+5	; 0x05
     eda:	42 2f       	mov	r20, r18
     edc:	50 e0       	ldi	r21, 0x00	; 0
     ede:	21 e0       	ldi	r18, 0x01	; 1
     ee0:	30 e0       	ldi	r19, 0x00	; 0
     ee2:	02 c0       	rjmp	.+4      	; 0xee8 <SPI_Master_Stop+0x38>
     ee4:	22 0f       	add	r18, r18
     ee6:	33 1f       	adc	r19, r19
     ee8:	4a 95       	dec	r20
     eea:	e2 f7       	brpl	.-8      	; 0xee4 <SPI_Master_Stop+0x34>
     eec:	26 2b       	or	r18, r22
     eee:	fc 01       	movw	r30, r24
     ef0:	20 83       	st	Z, r18
}
     ef2:	00 00       	nop
     ef4:	26 96       	adiw	r28, 0x06	; 6
     ef6:	0f b6       	in	r0, 0x3f	; 63
     ef8:	f8 94       	cli
     efa:	de bf       	out	0x3e, r29	; 62
     efc:	0f be       	out	0x3f, r0	; 63
     efe:	cd bf       	out	0x3d, r28	; 61
     f00:	df 91       	pop	r29
     f02:	cf 91       	pop	r28
     f04:	08 95       	ret

00000f06 <SPI_Master_Write>:
//Rückgabeparameter:		das empfangene Byte
//Revision:
//Status: freigegeben
//****************************************************************************************
uint8_t SPI_Master_Write(uint8_t ucdata)
{
     f06:	cf 93       	push	r28
     f08:	df 93       	push	r29
     f0a:	1f 92       	push	r1
     f0c:	cd b7       	in	r28, 0x3d	; 61
     f0e:	de b7       	in	r29, 0x3e	; 62
     f10:	89 83       	std	Y+1, r24	; 0x01
	SPI_DATA_REGISTER = ucdata;
     f12:	8e e4       	ldi	r24, 0x4E	; 78
     f14:	90 e0       	ldi	r25, 0x00	; 0
     f16:	29 81       	ldd	r18, Y+1	; 0x01
     f18:	fc 01       	movw	r30, r24
     f1a:	20 83       	st	Z, r18
	while(SPI_RUNNING);
     f1c:	00 00       	nop
     f1e:	8d e4       	ldi	r24, 0x4D	; 77
     f20:	90 e0       	ldi	r25, 0x00	; 0
     f22:	fc 01       	movw	r30, r24
     f24:	80 81       	ld	r24, Z
     f26:	88 23       	and	r24, r24
     f28:	d4 f7       	brge	.-12     	; 0xf1e <SPI_Master_Write+0x18>
	return SPI_DATA_REGISTER;
     f2a:	8e e4       	ldi	r24, 0x4E	; 78
     f2c:	90 e0       	ldi	r25, 0x00	; 0
     f2e:	fc 01       	movw	r30, r24
     f30:	80 81       	ld	r24, Z
     f32:	0f 90       	pop	r0
     f34:	df 91       	pop	r29
     f36:	cf 91       	pop	r28
     f38:	08 95       	ret

00000f3a <Timer1_Init>:
	if(ucFlag_1s == 1){
		ucFlag_1s = 0;
		return TIMER_TRIGGERED;
	}
	return TIMER_RUNNING;
}
     f3a:	cf 93       	push	r28
     f3c:	df 93       	push	r29
     f3e:	cd b7       	in	r28, 0x3d	; 61
     f40:	de b7       	in	r29, 0x3e	; 62
     f42:	80 e8       	ldi	r24, 0x80	; 128
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	20 e8       	ldi	r18, 0x80	; 128
     f48:	30 e0       	ldi	r19, 0x00	; 0
     f4a:	f9 01       	movw	r30, r18
     f4c:	20 81       	ld	r18, Z
     f4e:	22 60       	ori	r18, 0x02	; 2
     f50:	fc 01       	movw	r30, r24
     f52:	20 83       	st	Z, r18
     f54:	81 e8       	ldi	r24, 0x81	; 129
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	21 e8       	ldi	r18, 0x81	; 129
     f5a:	30 e0       	ldi	r19, 0x00	; 0
     f5c:	f9 01       	movw	r30, r18
     f5e:	20 81       	ld	r18, Z
     f60:	25 60       	ori	r18, 0x05	; 5
     f62:	fc 01       	movw	r30, r24
     f64:	20 83       	st	Z, r18
     f66:	87 e4       	ldi	r24, 0x47	; 71
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	23 eb       	ldi	r18, 0xB3	; 179
     f6c:	fc 01       	movw	r30, r24
     f6e:	20 83       	st	Z, r18
     f70:	8f e6       	ldi	r24, 0x6F	; 111
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	2f e6       	ldi	r18, 0x6F	; 111
     f76:	30 e0       	ldi	r19, 0x00	; 0
     f78:	f9 01       	movw	r30, r18
     f7a:	20 81       	ld	r18, Z
     f7c:	22 60       	ori	r18, 0x02	; 2
     f7e:	fc 01       	movw	r30, r24
     f80:	20 83       	st	Z, r18
     f82:	78 94       	sei
     f84:	00 00       	nop
     f86:	df 91       	pop	r29
     f88:	cf 91       	pop	r28
     f8a:	08 95       	ret

00000f8c <__vector_11>:
     f8c:	1f 92       	push	r1
     f8e:	0f 92       	push	r0
     f90:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fe05f>
     f94:	0f 92       	push	r0
     f96:	11 24       	eor	r1, r1
     f98:	8f 93       	push	r24
     f9a:	cf 93       	push	r28
     f9c:	df 93       	push	r29
     f9e:	cd b7       	in	r28, 0x3d	; 61
     fa0:	de b7       	in	r29, 0x3e	; 62
     fa2:	81 e0       	ldi	r24, 0x01	; 1
     fa4:	80 93 70 01 	sts	0x0170, r24	; 0x800170 <ucFlag10ms>
     fa8:	80 91 71 01 	lds	r24, 0x0171	; 0x800171 <ucCNt_1s>
     fac:	8f 5f       	subi	r24, 0xFF	; 255
     fae:	80 93 71 01 	sts	0x0171, r24	; 0x800171 <ucCNt_1s>
     fb2:	80 91 73 01 	lds	r24, 0x0173	; 0x800173 <ucCNt_100ms>
     fb6:	8f 5f       	subi	r24, 0xFF	; 255
     fb8:	80 93 73 01 	sts	0x0173, r24	; 0x800173 <ucCNt_100ms>
     fbc:	80 91 71 01 	lds	r24, 0x0171	; 0x800171 <ucCNt_1s>
     fc0:	84 36       	cpi	r24, 0x64	; 100
     fc2:	29 f4       	brne	.+10     	; 0xfce <__vector_11+0x42>
     fc4:	10 92 71 01 	sts	0x0171, r1	; 0x800171 <ucCNt_1s>
     fc8:	81 e0       	ldi	r24, 0x01	; 1
     fca:	80 93 72 01 	sts	0x0172, r24	; 0x800172 <ucFlag_1s>
     fce:	80 91 73 01 	lds	r24, 0x0173	; 0x800173 <ucCNt_100ms>
     fd2:	8a 30       	cpi	r24, 0x0A	; 10
     fd4:	29 f4       	brne	.+10     	; 0xfe0 <__vector_11+0x54>
     fd6:	10 92 73 01 	sts	0x0173, r1	; 0x800173 <ucCNt_100ms>
     fda:	81 e0       	ldi	r24, 0x01	; 1
     fdc:	80 93 74 01 	sts	0x0174, r24	; 0x800174 <ucFlag_100ms>
     fe0:	00 00       	nop
     fe2:	df 91       	pop	r29
     fe4:	cf 91       	pop	r28
     fe6:	8f 91       	pop	r24
     fe8:	0f 90       	pop	r0
     fea:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fe05f>
     fee:	0f 90       	pop	r0
     ff0:	1f 90       	pop	r1
     ff2:	18 95       	reti

00000ff4 <Timer1_get_10msState>:
     ff4:	cf 93       	push	r28
     ff6:	df 93       	push	r29
     ff8:	cd b7       	in	r28, 0x3d	; 61
     ffa:	de b7       	in	r29, 0x3e	; 62
     ffc:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <ucFlag10ms>
    1000:	81 30       	cpi	r24, 0x01	; 1
    1002:	21 f4       	brne	.+8      	; 0x100c <Timer1_get_10msState+0x18>
    1004:	10 92 70 01 	sts	0x0170, r1	; 0x800170 <ucFlag10ms>
    1008:	81 e0       	ldi	r24, 0x01	; 1
    100a:	01 c0       	rjmp	.+2      	; 0x100e <Timer1_get_10msState+0x1a>
    100c:	80 e0       	ldi	r24, 0x00	; 0
    100e:	df 91       	pop	r29
    1010:	cf 91       	pop	r28
    1012:	08 95       	ret

00001014 <Timer1_get_100msState>:
//Version:			1
//Datum:			220427
//Autor:			mh
//Status:			ok
//-------------------------------------------------------------------
unsigned char Timer1_get_100msState(void){
    1014:	cf 93       	push	r28
    1016:	df 93       	push	r29
    1018:	cd b7       	in	r28, 0x3d	; 61
    101a:	de b7       	in	r29, 0x3e	; 62
	if(ucFlag_100ms == 1){
    101c:	80 91 74 01 	lds	r24, 0x0174	; 0x800174 <ucFlag_100ms>
    1020:	81 30       	cpi	r24, 0x01	; 1
    1022:	21 f4       	brne	.+8      	; 0x102c <Timer1_get_100msState+0x18>
		ucFlag_100ms = 0;
    1024:	10 92 74 01 	sts	0x0174, r1	; 0x800174 <ucFlag_100ms>
		return TIMER_TRIGGERED;
    1028:	81 e0       	ldi	r24, 0x01	; 1
    102a:	01 c0       	rjmp	.+2      	; 0x102e <Timer1_get_100msState+0x1a>
	}
	return TIMER_RUNNING;
    102c:	80 e0       	ldi	r24, 0x00	; 0
    102e:	df 91       	pop	r29
    1030:	cf 91       	pop	r28
    1032:	08 95       	ret

00001034 <__vector_7>:
	OCR2A = 179;
	TIMSK2 |= (1 << OCIE2A);
}

ISR(TIMER2_COMPA_vect)
{
    1034:	1f 92       	push	r1
    1036:	0f 92       	push	r0
    1038:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fe05f>
    103c:	0f 92       	push	r0
    103e:	11 24       	eor	r1, r1
    1040:	8f 93       	push	r24
    1042:	cf 93       	push	r28
    1044:	df 93       	push	r29
    1046:	cd b7       	in	r28, 0x3d	; 61
    1048:	de b7       	in	r29, 0x3e	; 62
	uc10MsFlag=1;
    104a:	81 e0       	ldi	r24, 0x01	; 1
    104c:	80 93 75 01 	sts	0x0175, r24	; 0x800175 <uc10MsFlag>
	uc10MsCnt++;
    1050:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <uc10MsCnt>
    1054:	8f 5f       	subi	r24, 0xFF	; 255
    1056:	80 93 77 01 	sts	0x0177, r24	; 0x800177 <uc10MsCnt>

	if (uc10MsCnt==10)
    105a:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <uc10MsCnt>
    105e:	8a 30       	cpi	r24, 0x0A	; 10
    1060:	99 f4       	brne	.+38     	; 0x1088 <__vector_7+0x54>
	{
		uc100MsFlag=1;
    1062:	81 e0       	ldi	r24, 0x01	; 1
    1064:	80 93 76 01 	sts	0x0176, r24	; 0x800176 <uc100MsFlag>
		uc100MsCnt++;
    1068:	80 91 78 01 	lds	r24, 0x0178	; 0x800178 <uc100MsCnt>
    106c:	8f 5f       	subi	r24, 0xFF	; 255
    106e:	80 93 78 01 	sts	0x0178, r24	; 0x800178 <uc100MsCnt>
		uc10MsCnt=0;
    1072:	10 92 77 01 	sts	0x0177, r1	; 0x800177 <uc10MsCnt>
		if (uc100MsCnt==10)
    1076:	80 91 78 01 	lds	r24, 0x0178	; 0x800178 <uc100MsCnt>
    107a:	8a 30       	cpi	r24, 0x0A	; 10
    107c:	29 f4       	brne	.+10     	; 0x1088 <__vector_7+0x54>
		{
			uc1sFlag=1;
    107e:	81 e0       	ldi	r24, 0x01	; 1
    1080:	80 93 79 01 	sts	0x0179, r24	; 0x800179 <uc1sFlag>
			uc100MsCnt=0;
    1084:	10 92 78 01 	sts	0x0178, r1	; 0x800178 <uc100MsCnt>
		}
	}
    1088:	00 00       	nop
    108a:	df 91       	pop	r29
    108c:	cf 91       	pop	r28
    108e:	8f 91       	pop	r24
    1090:	0f 90       	pop	r0
    1092:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fe05f>
    1096:	0f 90       	pop	r0
    1098:	1f 90       	pop	r1
    109a:	18 95       	reti

0000109c <TMP75_Read_Temperature>:
//Autor:			Meroth, Sora
//Source:			Sensornetzwerke In Theorie Und Praxis
//Status:			modified by Moritz
//--------------------------------
uint8_t TMP75_Read_Temperature(void)
{
    109c:	cf 93       	push	r28
    109e:	df 93       	push	r29
    10a0:	00 d0       	rcall	.+0      	; 0x10a2 <TMP75_Read_Temperature+0x6>
    10a2:	1f 92       	push	r1
    10a4:	cd b7       	in	r28, 0x3d	; 61
    10a6:	de b7       	in	r29, 0x3e	; 62
	uint8_t ucDeviceAddress, ucTempHigh, ucTempLow;
	//Adresse des TMP75-Temperatursensors bilden
	ucDeviceAddress = (ucdevice_address << 1) | TMP75_DEVICE_TYPE_ADDRESS;
    10a8:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <ucdevice_address>
    10ac:	88 0f       	add	r24, r24
    10ae:	89 83       	std	Y+1, r24	; 0x01
	ucDeviceAddress |= TWI_WRITE;//Write-Modus
	TWI_Master_Start();//Start
    10b0:	d4 d0       	rcall	.+424    	; 0x125a <TWI_Master_Start>
	if((TWI_STATUS_REGISTER) != TWI_START) return TWI_ERROR;
    10b2:	89 eb       	ldi	r24, 0xB9	; 185
    10b4:	90 e0       	ldi	r25, 0x00	; 0
    10b6:	fc 01       	movw	r30, r24
    10b8:	80 81       	ld	r24, Z
    10ba:	88 2f       	mov	r24, r24
    10bc:	90 e0       	ldi	r25, 0x00	; 0
    10be:	88 7f       	andi	r24, 0xF8	; 248
    10c0:	99 27       	eor	r25, r25
    10c2:	08 97       	sbiw	r24, 0x08	; 8
    10c4:	11 f0       	breq	.+4      	; 0x10ca <TMP75_Read_Temperature+0x2e>
    10c6:	81 e0       	ldi	r24, 0x01	; 1
    10c8:	6f c0       	rjmp	.+222    	; 0x11a8 <TMP75_Read_Temperature+0x10c>
	TWI_Master_Transmit(ucDeviceAddress); //Device-Adresse senden
    10ca:	89 81       	ldd	r24, Y+1	; 0x01
    10cc:	e7 d0       	rcall	.+462    	; 0x129c <TWI_Master_Transmit>
	if((TWI_STATUS_REGISTER) != TWI_MT_SLA_ACK) return TWI_ERROR;
    10ce:	89 eb       	ldi	r24, 0xB9	; 185
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	fc 01       	movw	r30, r24
    10d4:	80 81       	ld	r24, Z
    10d6:	88 2f       	mov	r24, r24
    10d8:	90 e0       	ldi	r25, 0x00	; 0
    10da:	88 7f       	andi	r24, 0xF8	; 248
    10dc:	99 27       	eor	r25, r25
    10de:	48 97       	sbiw	r24, 0x18	; 24
    10e0:	11 f0       	breq	.+4      	; 0x10e6 <TMP75_Read_Temperature+0x4a>
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    10e4:	61 c0       	rjmp	.+194    	; 0x11a8 <TMP75_Read_Temperature+0x10c>
	//die Adresse des gewünschten Temperaturregisters wird gesendet
	TWI_Master_Transmit(uctemp2read);
    10e6:	80 91 7a 01 	lds	r24, 0x017A	; 0x80017a <uctemp2read>
    10ea:	d8 d0       	rcall	.+432    	; 0x129c <TWI_Master_Transmit>
	if((TWI_STATUS_REGISTER) != TWI_MT_DATA_ACK) return TWI_ERROR;
    10ec:	89 eb       	ldi	r24, 0xB9	; 185
    10ee:	90 e0       	ldi	r25, 0x00	; 0
    10f0:	fc 01       	movw	r30, r24
    10f2:	80 81       	ld	r24, Z
    10f4:	88 2f       	mov	r24, r24
    10f6:	90 e0       	ldi	r25, 0x00	; 0
    10f8:	88 7f       	andi	r24, 0xF8	; 248
    10fa:	99 27       	eor	r25, r25
    10fc:	88 97       	sbiw	r24, 0x28	; 40
    10fe:	11 f0       	breq	.+4      	; 0x1104 <TMP75_Read_Temperature+0x68>
    1100:	81 e0       	ldi	r24, 0x01	; 1
    1102:	52 c0       	rjmp	.+164    	; 0x11a8 <TMP75_Read_Temperature+0x10c>
	TWI_Master_Start(); //Restart
    1104:	aa d0       	rcall	.+340    	; 0x125a <TWI_Master_Start>
	if((TWI_STATUS_REGISTER) != TWI_RESTART) return TWI_ERROR;
    1106:	89 eb       	ldi	r24, 0xB9	; 185
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	fc 01       	movw	r30, r24
    110c:	80 81       	ld	r24, Z
    110e:	88 2f       	mov	r24, r24
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	88 7f       	andi	r24, 0xF8	; 248
    1114:	99 27       	eor	r25, r25
    1116:	40 97       	sbiw	r24, 0x10	; 16
    1118:	11 f0       	breq	.+4      	; 0x111e <TMP75_Read_Temperature+0x82>
    111a:	81 e0       	ldi	r24, 0x01	; 1
    111c:	45 c0       	rjmp	.+138    	; 0x11a8 <TMP75_Read_Temperature+0x10c>
	ucDeviceAddress = (ucdevice_address << 1) | TMP75_DEVICE_TYPE_ADDRESS | TWI_READ;
    111e:	80 91 3b 01 	lds	r24, 0x013B	; 0x80013b <ucdevice_address>
    1122:	88 2f       	mov	r24, r24
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	88 0f       	add	r24, r24
    1128:	99 1f       	adc	r25, r25
    112a:	81 60       	ori	r24, 0x01	; 1
    112c:	89 83       	std	Y+1, r24	; 0x01
	TWI_Master_Transmit(ucDeviceAddress); //Device-Adresse im Read-Modus senden
    112e:	89 81       	ldd	r24, Y+1	; 0x01
    1130:	b5 d0       	rcall	.+362    	; 0x129c <TWI_Master_Transmit>
	if((TWI_STATUS_REGISTER) != TWI_MR_SLA_ACK) return TWI_ERROR;
    1132:	89 eb       	ldi	r24, 0xB9	; 185
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	fc 01       	movw	r30, r24
    1138:	80 81       	ld	r24, Z
    113a:	88 2f       	mov	r24, r24
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	88 7f       	andi	r24, 0xF8	; 248
    1140:	99 27       	eor	r25, r25
    1142:	80 34       	cpi	r24, 0x40	; 64
    1144:	91 05       	cpc	r25, r1
    1146:	11 f0       	breq	.+4      	; 0x114c <TMP75_Read_Temperature+0xb0>
    1148:	81 e0       	ldi	r24, 0x01	; 1
    114a:	2e c0       	rjmp	.+92     	; 0x11a8 <TMP75_Read_Temperature+0x10c>
	//Inhalt des adressierten Registers wird eingelesen
	ucTempHigh = TWI_Master_Read_Ack();
    114c:	c3 d0       	rcall	.+390    	; 0x12d4 <TWI_Master_Read_Ack>
    114e:	8a 83       	std	Y+2, r24	; 0x02
	if((TWI_STATUS_REGISTER) != TWI_MR_DATA_ACK) return TWI_ERROR;
    1150:	89 eb       	ldi	r24, 0xB9	; 185
    1152:	90 e0       	ldi	r25, 0x00	; 0
    1154:	fc 01       	movw	r30, r24
    1156:	80 81       	ld	r24, Z
    1158:	88 2f       	mov	r24, r24
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	88 7f       	andi	r24, 0xF8	; 248
    115e:	99 27       	eor	r25, r25
    1160:	80 35       	cpi	r24, 0x50	; 80
    1162:	91 05       	cpc	r25, r1
    1164:	11 f0       	breq	.+4      	; 0x116a <TMP75_Read_Temperature+0xce>
    1166:	81 e0       	ldi	r24, 0x01	; 1
    1168:	1f c0       	rjmp	.+62     	; 0x11a8 <TMP75_Read_Temperature+0x10c>
	ucTempLow = TWI_Master_Read_NAck();
    116a:	cb d0       	rcall	.+406    	; 0x1302 <TWI_Master_Read_NAck>
    116c:	8b 83       	std	Y+3, r24	; 0x03
	if((TWI_STATUS_REGISTER) != TWI_MR_DATA_NACK) return TWI_ERROR;
    116e:	89 eb       	ldi	r24, 0xB9	; 185
    1170:	90 e0       	ldi	r25, 0x00	; 0
    1172:	fc 01       	movw	r30, r24
    1174:	80 81       	ld	r24, Z
    1176:	88 2f       	mov	r24, r24
    1178:	90 e0       	ldi	r25, 0x00	; 0
    117a:	88 7f       	andi	r24, 0xF8	; 248
    117c:	99 27       	eor	r25, r25
    117e:	88 35       	cpi	r24, 0x58	; 88
    1180:	91 05       	cpc	r25, r1
    1182:	11 f0       	breq	.+4      	; 0x1188 <TMP75_Read_Temperature+0xec>
    1184:	81 e0       	ldi	r24, 0x01	; 1
    1186:	10 c0       	rjmp	.+32     	; 0x11a8 <TMP75_Read_Temperature+0x10c>
	TWI_Master_Stop(); //Stopp
    1188:	7c d0       	rcall	.+248    	; 0x1282 <TWI_Master_Stop>
	iTemperature = (ucTempHigh << 8) + ucTempLow;
    118a:	8a 81       	ldd	r24, Y+2	; 0x02
    118c:	88 2f       	mov	r24, r24
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	38 2f       	mov	r19, r24
    1192:	22 27       	eor	r18, r18
    1194:	8b 81       	ldd	r24, Y+3	; 0x03
    1196:	88 2f       	mov	r24, r24
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	82 0f       	add	r24, r18
    119c:	93 1f       	adc	r25, r19
    119e:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <iTemperature+0x1>
    11a2:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <iTemperature>
	return TWI_OK;	
    11a6:	80 e0       	ldi	r24, 0x00	; 0
}
    11a8:	0f 90       	pop	r0
    11aa:	0f 90       	pop	r0
    11ac:	0f 90       	pop	r0
    11ae:	df 91       	pop	r29
    11b0:	cf 91       	pop	r28
    11b2:	08 95       	ret

000011b4 <TMP75_Get_Temperature>:
//Author:			Moritz
//Source:
//Status:			released
//--------------------------------
int TMP75_Get_Temperature(void)
{
    11b4:	cf 93       	push	r28
    11b6:	df 93       	push	r29
    11b8:	cd b7       	in	r28, 0x3d	; 61
    11ba:	de b7       	in	r29, 0x3e	; 62
	if (iTemperature >> 15)
    11bc:	80 91 81 01 	lds	r24, 0x0181	; 0x800181 <iTemperature>
    11c0:	90 91 82 01 	lds	r25, 0x0182	; 0x800182 <iTemperature+0x1>
    11c4:	99 23       	and	r25, r25
    11c6:	44 f4       	brge	.+16     	; 0x11d8 <TMP75_Get_Temperature+0x24>
	{
		iTemperature = (~iTemperature+1) * (-1);
    11c8:	80 91 81 01 	lds	r24, 0x0181	; 0x800181 <iTemperature>
    11cc:	90 91 82 01 	lds	r25, 0x0182	; 0x800182 <iTemperature+0x1>
    11d0:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <iTemperature+0x1>
    11d4:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <iTemperature>
	}
	return (iTemperature >> 8) * 10 + (iTemperature & 0b11110000) * 5/128;
    11d8:	80 91 81 01 	lds	r24, 0x0181	; 0x800181 <iTemperature>
    11dc:	90 91 82 01 	lds	r25, 0x0182	; 0x800182 <iTemperature+0x1>
    11e0:	89 2f       	mov	r24, r25
    11e2:	99 0f       	add	r25, r25
    11e4:	99 0b       	sbc	r25, r25
    11e6:	88 0f       	add	r24, r24
    11e8:	99 1f       	adc	r25, r25
    11ea:	9c 01       	movw	r18, r24
    11ec:	22 0f       	add	r18, r18
    11ee:	33 1f       	adc	r19, r19
    11f0:	22 0f       	add	r18, r18
    11f2:	33 1f       	adc	r19, r19
    11f4:	ac 01       	movw	r20, r24
    11f6:	42 0f       	add	r20, r18
    11f8:	53 1f       	adc	r21, r19
    11fa:	80 91 81 01 	lds	r24, 0x0181	; 0x800181 <iTemperature>
    11fe:	90 91 82 01 	lds	r25, 0x0182	; 0x800182 <iTemperature+0x1>
    1202:	9c 01       	movw	r18, r24
    1204:	20 7f       	andi	r18, 0xF0	; 240
    1206:	33 27       	eor	r19, r19
    1208:	c9 01       	movw	r24, r18
    120a:	88 0f       	add	r24, r24
    120c:	99 1f       	adc	r25, r25
    120e:	88 0f       	add	r24, r24
    1210:	99 1f       	adc	r25, r25
    1212:	82 0f       	add	r24, r18
    1214:	93 1f       	adc	r25, r19
    1216:	99 23       	and	r25, r25
    1218:	14 f4       	brge	.+4      	; 0x121e <TMP75_Get_Temperature+0x6a>
    121a:	81 58       	subi	r24, 0x81	; 129
    121c:	9f 4f       	sbci	r25, 0xFF	; 255
    121e:	88 0f       	add	r24, r24
    1220:	89 2f       	mov	r24, r25
    1222:	88 1f       	adc	r24, r24
    1224:	99 0b       	sbc	r25, r25
    1226:	84 0f       	add	r24, r20
    1228:	95 1f       	adc	r25, r21
}
    122a:	df 91       	pop	r29
    122c:	cf 91       	pop	r28
    122e:	08 95       	ret

00001230 <TWI_Master_Init>:


void TWI_Set_ErrorFlag(void)
{
	ucTWI_ErrorFlag = 1;
}
    1230:	cf 93       	push	r28
    1232:	df 93       	push	r29
    1234:	1f 92       	push	r1
    1236:	cd b7       	in	r28, 0x3d	; 61
    1238:	de b7       	in	r29, 0x3e	; 62
    123a:	89 83       	std	Y+1, r24	; 0x01
    123c:	8c eb       	ldi	r24, 0xBC	; 188
    123e:	90 e0       	ldi	r25, 0x00	; 0
    1240:	24 e4       	ldi	r18, 0x44	; 68
    1242:	fc 01       	movw	r30, r24
    1244:	20 83       	st	Z, r18
    1246:	88 eb       	ldi	r24, 0xB8	; 184
    1248:	90 e0       	ldi	r25, 0x00	; 0
    124a:	29 81       	ldd	r18, Y+1	; 0x01
    124c:	fc 01       	movw	r30, r24
    124e:	20 83       	st	Z, r18
    1250:	00 00       	nop
    1252:	0f 90       	pop	r0
    1254:	df 91       	pop	r29
    1256:	cf 91       	pop	r28
    1258:	08 95       	ret

0000125a <TWI_Master_Start>:
    125a:	cf 93       	push	r28
    125c:	df 93       	push	r29
    125e:	cd b7       	in	r28, 0x3d	; 61
    1260:	de b7       	in	r29, 0x3e	; 62
    1262:	8c eb       	ldi	r24, 0xBC	; 188
    1264:	90 e0       	ldi	r25, 0x00	; 0
    1266:	24 ea       	ldi	r18, 0xA4	; 164
    1268:	fc 01       	movw	r30, r24
    126a:	20 83       	st	Z, r18
    126c:	00 00       	nop
    126e:	8c eb       	ldi	r24, 0xBC	; 188
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	fc 01       	movw	r30, r24
    1274:	80 81       	ld	r24, Z
    1276:	88 23       	and	r24, r24
    1278:	d4 f7       	brge	.-12     	; 0x126e <TWI_Master_Start+0x14>
    127a:	00 00       	nop
    127c:	df 91       	pop	r29
    127e:	cf 91       	pop	r28
    1280:	08 95       	ret

00001282 <TWI_Master_Stop>:
    1282:	cf 93       	push	r28
    1284:	df 93       	push	r29
    1286:	cd b7       	in	r28, 0x3d	; 61
    1288:	de b7       	in	r29, 0x3e	; 62
    128a:	8c eb       	ldi	r24, 0xBC	; 188
    128c:	90 e0       	ldi	r25, 0x00	; 0
    128e:	24 e9       	ldi	r18, 0x94	; 148
    1290:	fc 01       	movw	r30, r24
    1292:	20 83       	st	Z, r18
    1294:	00 00       	nop
    1296:	df 91       	pop	r29
    1298:	cf 91       	pop	r28
    129a:	08 95       	ret

0000129c <TWI_Master_Transmit>:
    129c:	cf 93       	push	r28
    129e:	df 93       	push	r29
    12a0:	1f 92       	push	r1
    12a2:	cd b7       	in	r28, 0x3d	; 61
    12a4:	de b7       	in	r29, 0x3e	; 62
    12a6:	89 83       	std	Y+1, r24	; 0x01
    12a8:	8b eb       	ldi	r24, 0xBB	; 187
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	29 81       	ldd	r18, Y+1	; 0x01
    12ae:	fc 01       	movw	r30, r24
    12b0:	20 83       	st	Z, r18
    12b2:	8c eb       	ldi	r24, 0xBC	; 188
    12b4:	90 e0       	ldi	r25, 0x00	; 0
    12b6:	24 e8       	ldi	r18, 0x84	; 132
    12b8:	fc 01       	movw	r30, r24
    12ba:	20 83       	st	Z, r18
    12bc:	00 00       	nop
    12be:	8c eb       	ldi	r24, 0xBC	; 188
    12c0:	90 e0       	ldi	r25, 0x00	; 0
    12c2:	fc 01       	movw	r30, r24
    12c4:	80 81       	ld	r24, Z
    12c6:	88 23       	and	r24, r24
    12c8:	d4 f7       	brge	.-12     	; 0x12be <TWI_Master_Transmit+0x22>
    12ca:	00 00       	nop
    12cc:	0f 90       	pop	r0
    12ce:	df 91       	pop	r29
    12d0:	cf 91       	pop	r28
    12d2:	08 95       	ret

000012d4 <TWI_Master_Read_Ack>:
    12d4:	cf 93       	push	r28
    12d6:	df 93       	push	r29
    12d8:	cd b7       	in	r28, 0x3d	; 61
    12da:	de b7       	in	r29, 0x3e	; 62
    12dc:	8c eb       	ldi	r24, 0xBC	; 188
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	24 ec       	ldi	r18, 0xC4	; 196
    12e2:	fc 01       	movw	r30, r24
    12e4:	20 83       	st	Z, r18
    12e6:	00 00       	nop
    12e8:	8c eb       	ldi	r24, 0xBC	; 188
    12ea:	90 e0       	ldi	r25, 0x00	; 0
    12ec:	fc 01       	movw	r30, r24
    12ee:	80 81       	ld	r24, Z
    12f0:	88 23       	and	r24, r24
    12f2:	d4 f7       	brge	.-12     	; 0x12e8 <TWI_Master_Read_Ack+0x14>
    12f4:	8b eb       	ldi	r24, 0xBB	; 187
    12f6:	90 e0       	ldi	r25, 0x00	; 0
    12f8:	fc 01       	movw	r30, r24
    12fa:	80 81       	ld	r24, Z
    12fc:	df 91       	pop	r29
    12fe:	cf 91       	pop	r28
    1300:	08 95       	ret

00001302 <TWI_Master_Read_NAck>:
    1302:	cf 93       	push	r28
    1304:	df 93       	push	r29
    1306:	cd b7       	in	r28, 0x3d	; 61
    1308:	de b7       	in	r29, 0x3e	; 62
    130a:	8c eb       	ldi	r24, 0xBC	; 188
    130c:	90 e0       	ldi	r25, 0x00	; 0
    130e:	24 e8       	ldi	r18, 0x84	; 132
    1310:	fc 01       	movw	r30, r24
    1312:	20 83       	st	Z, r18
    1314:	00 00       	nop
    1316:	8c eb       	ldi	r24, 0xBC	; 188
    1318:	90 e0       	ldi	r25, 0x00	; 0
    131a:	fc 01       	movw	r30, r24
    131c:	80 81       	ld	r24, Z
    131e:	88 23       	and	r24, r24
    1320:	d4 f7       	brge	.-12     	; 0x1316 <TWI_Master_Read_NAck+0x14>
    1322:	8b eb       	ldi	r24, 0xBB	; 187
    1324:	90 e0       	ldi	r25, 0x00	; 0
    1326:	fc 01       	movw	r30, r24
    1328:	80 81       	ld	r24, Z
    132a:	df 91       	pop	r29
    132c:	cf 91       	pop	r28
    132e:	08 95       	ret

00001330 <__vector_24>:
//Beschreibung:
//Aufgerufene Funktionen:
//Status:
//----------------------------------------------------------------------------------------
ISR(TWI_vect)
{
    1330:	1f 92       	push	r1
    1332:	0f 92       	push	r0
    1334:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fe05f>
    1338:	0f 92       	push	r0
    133a:	11 24       	eor	r1, r1
    133c:	2f 93       	push	r18
    133e:	3f 93       	push	r19
    1340:	8f 93       	push	r24
    1342:	9f 93       	push	r25
    1344:	ef 93       	push	r30
    1346:	ff 93       	push	r31
    1348:	cf 93       	push	r28
    134a:	df 93       	push	r29
    134c:	cd b7       	in	r28, 0x3d	; 61
    134e:	de b7       	in	r29, 0x3e	; 62
	ucTWI_INT_Flag = 1;
    1350:	81 e0       	ldi	r24, 0x01	; 1
    1352:	80 93 7b 01 	sts	0x017B, r24	; 0x80017b <ucTWI_INT_Flag>
	ucTWSR_Register = TWI_STATUS_REGISTER;
    1356:	89 eb       	ldi	r24, 0xB9	; 185
    1358:	90 e0       	ldi	r25, 0x00	; 0
    135a:	fc 01       	movw	r30, r24
    135c:	80 81       	ld	r24, Z
    135e:	88 7f       	andi	r24, 0xF8	; 248
    1360:	80 93 83 01 	sts	0x0183, r24	; 0x800183 <ucTWSR_Register>
	
	TWCR |= 1 << TWINT;
    1364:	8c eb       	ldi	r24, 0xBC	; 188
    1366:	90 e0       	ldi	r25, 0x00	; 0
    1368:	2c eb       	ldi	r18, 0xBC	; 188
    136a:	30 e0       	ldi	r19, 0x00	; 0
    136c:	f9 01       	movw	r30, r18
    136e:	20 81       	ld	r18, Z
    1370:	20 68       	ori	r18, 0x80	; 128
    1372:	fc 01       	movw	r30, r24
    1374:	20 83       	st	Z, r18
    1376:	00 00       	nop
    1378:	df 91       	pop	r29
    137a:	cf 91       	pop	r28
    137c:	ff 91       	pop	r31
    137e:	ef 91       	pop	r30
    1380:	9f 91       	pop	r25
    1382:	8f 91       	pop	r24
    1384:	3f 91       	pop	r19
    1386:	2f 91       	pop	r18
    1388:	0f 90       	pop	r0
    138a:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7fe05f>
    138e:	0f 90       	pop	r0
    1390:	1f 90       	pop	r1
    1392:	18 95       	reti

00001394 <WS2812_Init>:
//Status: freigegeben
//****************************************************************************************
void WS2812_set_off(void)
{
	*WS2812_1.WS2812_PORTReg &= ~(1 << WS2812_1.WS2812_Pin); //der anzusteuernde Pin wird auf Low gesetzt
}
    1394:	cf 93       	push	r28
    1396:	df 93       	push	r29
    1398:	cd b7       	in	r28, 0x3d	; 61
    139a:	de b7       	in	r29, 0x3e	; 62
    139c:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <WS2812_1>
    13a0:	90 91 10 01 	lds	r25, 0x0110	; 0x800110 <WS2812_1+0x1>
    13a4:	20 91 0f 01 	lds	r18, 0x010F	; 0x80010f <WS2812_1>
    13a8:	30 91 10 01 	lds	r19, 0x0110	; 0x800110 <WS2812_1+0x1>
    13ac:	f9 01       	movw	r30, r18
    13ae:	20 81       	ld	r18, Z
    13b0:	62 2f       	mov	r22, r18
    13b2:	20 91 13 01 	lds	r18, 0x0113	; 0x800113 <WS2812_1+0x4>
    13b6:	42 2f       	mov	r20, r18
    13b8:	50 e0       	ldi	r21, 0x00	; 0
    13ba:	21 e0       	ldi	r18, 0x01	; 1
    13bc:	30 e0       	ldi	r19, 0x00	; 0
    13be:	02 c0       	rjmp	.+4      	; 0x13c4 <WS2812_Init+0x30>
    13c0:	22 0f       	add	r18, r18
    13c2:	33 1f       	adc	r19, r19
    13c4:	4a 95       	dec	r20
    13c6:	e2 f7       	brpl	.-8      	; 0x13c0 <WS2812_Init+0x2c>
    13c8:	26 2b       	or	r18, r22
    13ca:	fc 01       	movw	r30, r24
    13cc:	20 83       	st	Z, r18
    13ce:	00 00       	nop
    13d0:	df 91       	pop	r29
    13d2:	cf 91       	pop	r28
    13d4:	08 95       	ret

000013d6 <WS2812_Set_Colour>:
//Rückgabeparameter:		keine
//Revision:					
//Status: freigegeben
//****************************************************************************************
void WS2812_Set_Colour(uint8_t *uccolour_list, uint16_t uiled_number)
{
    13d6:	cf 93       	push	r28
    13d8:	df 93       	push	r29
    13da:	00 d0       	rcall	.+0      	; 0x13dc <WS2812_Set_Colour+0x6>
    13dc:	00 d0       	rcall	.+0      	; 0x13de <WS2812_Set_Colour+0x8>
    13de:	cd b7       	in	r28, 0x3d	; 61
    13e0:	de b7       	in	r29, 0x3e	; 62
    13e2:	9a 83       	std	Y+2, r25	; 0x02
    13e4:	89 83       	std	Y+1, r24	; 0x01
    13e6:	7c 83       	std	Y+4, r23	; 0x04
    13e8:	6b 83       	std	Y+3, r22	; 0x03
	*WS2812_1.WS2812_PORTReg &= ~(1 << WS2812_1.WS2812_Pin); //der anzusteuernde Pin wird 
    13ea:	80 91 11 01 	lds	r24, 0x0111	; 0x800111 <WS2812_1+0x2>
    13ee:	90 91 12 01 	lds	r25, 0x0112	; 0x800112 <WS2812_1+0x3>
    13f2:	20 91 11 01 	lds	r18, 0x0111	; 0x800111 <WS2812_1+0x2>
    13f6:	30 91 12 01 	lds	r19, 0x0112	; 0x800112 <WS2812_1+0x3>
    13fa:	f9 01       	movw	r30, r18
    13fc:	20 81       	ld	r18, Z
    13fe:	62 2f       	mov	r22, r18
    1400:	20 91 13 01 	lds	r18, 0x0113	; 0x800113 <WS2812_1+0x4>
    1404:	42 2f       	mov	r20, r18
    1406:	50 e0       	ldi	r21, 0x00	; 0
    1408:	21 e0       	ldi	r18, 0x01	; 1
    140a:	30 e0       	ldi	r19, 0x00	; 0
    140c:	02 c0       	rjmp	.+4      	; 0x1412 <WS2812_Set_Colour+0x3c>
    140e:	22 0f       	add	r18, r18
    1410:	33 1f       	adc	r19, r19
    1412:	4a 95       	dec	r20
    1414:	e2 f7       	brpl	.-8      	; 0x140e <WS2812_Set_Colour+0x38>
    1416:	20 95       	com	r18
    1418:	26 23       	and	r18, r22
    141a:	fc 01       	movw	r30, r24
    141c:	20 83       	st	Z, r18
	//zwecks Reset auf Low geschaltet
	
	PtrPort = (uint16_t) WS2812_1.WS2812_PORTReg; //die Adresse des Port Registers wird gespeichert
    141e:	80 91 11 01 	lds	r24, 0x0111	; 0x800111 <WS2812_1+0x2>
    1422:	90 91 12 01 	lds	r25, 0x0112	; 0x800112 <WS2812_1+0x3>
    1426:	90 93 8b 01 	sts	0x018B, r25	; 0x80018b <PtrPort+0x1>
    142a:	80 93 8a 01 	sts	0x018A, r24	; 0x80018a <PtrPort>
	ucPin = WS2812_1.WS2812_Pin; //die Pinnummer wird gespeichert
    142e:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <WS2812_1+0x4>
    1432:	80 93 84 01 	sts	0x0184, r24	; 0x800184 <ucPin>
	PtrColourList = uccolour_list; //die Adresse der Liste der LED-Farben wird gespeichert
    1436:	89 81       	ldd	r24, Y+1	; 0x01
    1438:	9a 81       	ldd	r25, Y+2	; 0x02
    143a:	90 93 89 01 	sts	0x0189, r25	; 0x800189 <PtrColourList+0x1>
    143e:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <PtrColourList>
	PtrLedNumber = &uiled_number; //die Anzahl der LED's wird gespeichert
    1442:	ce 01       	movw	r24, r28
    1444:	03 96       	adiw	r24, 0x03	; 3
    1446:	90 93 86 01 	sts	0x0186, r25	; 0x800186 <PtrLedNumber+0x1>
    144a:	80 93 85 01 	sts	0x0185, r24	; 0x800185 <PtrLedNumber>
	
	__asm__ __volatile__ (
    144e:	f8 94       	cli
    1450:	3f 93       	push	r19
    1452:	4f 93       	push	r20
    1454:	5f 93       	push	r21
    1456:	6f 93       	push	r22
    1458:	7f 93       	push	r23
    145a:	8f 93       	push	r24
    145c:	9f 93       	push	r25
    145e:	af 93       	push	r26
    1460:	bf 93       	push	r27
    1462:	cf 93       	push	r28
    1464:	df 93       	push	r29
    1466:	ef 93       	push	r30
    1468:	ff 93       	push	r31
    146a:	90 91 84 01 	lds	r25, 0x0184	; 0x800184 <ucPin>
    146e:	a0 91 88 01 	lds	r26, 0x0188	; 0x800188 <PtrColourList>
    1472:	b0 91 89 01 	lds	r27, 0x0189	; 0x800189 <PtrColourList+0x1>
    1476:	e0 91 85 01 	lds	r30, 0x0185	; 0x800185 <PtrLedNumber>
    147a:	f0 91 86 01 	lds	r31, 0x0186	; 0x800186 <PtrLedNumber+0x1>
    147e:	c1 91       	ld	r28, Z+
    1480:	d0 81       	ld	r29, Z
    1482:	e0 91 8a 01 	lds	r30, 0x018A	; 0x80018a <PtrPort>
    1486:	f0 e0       	ldi	r31, 0x00	; 0
    1488:	41 e0       	ldi	r20, 0x01	; 1

0000148a <repeat>:
    148a:	90 30       	cpi	r25, 0x00	; 0
    148c:	19 f0       	breq	.+6      	; 0x1494 <label1>
    148e:	9a 95       	dec	r25
    1490:	44 0f       	add	r20, r20
    1492:	fb cf       	rjmp	.-10     	; 0x148a <repeat>

00001494 <label1>:
    1494:	34 2f       	mov	r19, r20
    1496:	30 95       	com	r19

00001498 <loop>:
    1498:	7e ef       	ldi	r23, 0xFE	; 254
    149a:	8d 91       	ld	r24, X+

0000149c <out>:
    149c:	88 0f       	add	r24, r24
    149e:	60 f0       	brcs	.+24     	; 0x14b8 <set1>

000014a0 <set0>:
    14a0:	50 81       	ld	r21, Z
    14a2:	54 2b       	or	r21, r20
    14a4:	50 83       	st	Z, r21
    14a6:	50 81       	ld	r21, Z
    14a8:	53 23       	and	r21, r19
    14aa:	50 83       	st	Z, r21
	...
    14b4:	00 00       	nop
    14b6:	0c c0       	rjmp	.+24     	; 0x14d0 <rot1>

000014b8 <set1>:
    14b8:	50 81       	ld	r21, Z
    14ba:	54 2b       	or	r21, r20
    14bc:	50 83       	st	Z, r21
	...
    14ca:	50 81       	ld	r21, Z
    14cc:	53 23       	and	r21, r19
    14ce:	50 83       	st	Z, r21

000014d0 <rot1>:
    14d0:	77 0f       	add	r23, r23
    14d2:	20 f3       	brcs	.-56     	; 0x149c <out>
    14d4:	21 97       	sbiw	r28, 0x01	; 1
    14d6:	00 f7       	brcc	.-64     	; 0x1498 <loop>
    14d8:	ff 91       	pop	r31
    14da:	ef 91       	pop	r30
    14dc:	df 91       	pop	r29
    14de:	cf 91       	pop	r28
    14e0:	bf 91       	pop	r27
    14e2:	af 91       	pop	r26
    14e4:	9f 91       	pop	r25
    14e6:	8f 91       	pop	r24
    14e8:	7f 91       	pop	r23
    14ea:	6f 91       	pop	r22
    14ec:	5f 91       	pop	r21
    14ee:	4f 91       	pop	r20
    14f0:	3f 91       	pop	r19
    14f2:	78 94       	sei
				"pop	r21"	"\n\t"
				"pop	r20"	"\n\t"
				"pop	r19"	"\n\t"
				"sei" //die Interrupts werden aktiviert
	::);
}
    14f4:	00 00       	nop
    14f6:	0f 90       	pop	r0
    14f8:	0f 90       	pop	r0
    14fa:	0f 90       	pop	r0
    14fc:	0f 90       	pop	r0
    14fe:	df 91       	pop	r29
    1500:	cf 91       	pop	r28
    1502:	08 95       	ret

00001504 <WS2812_Step>:

void WS2812_Step(unsigned char ucStep){
    1504:	cf 93       	push	r28
    1506:	df 93       	push	r29
    1508:	1f 92       	push	r1
    150a:	cd b7       	in	r28, 0x3d	; 61
    150c:	de b7       	in	r29, 0x3e	; 62
    150e:	89 83       	std	Y+1, r24	; 0x01
	//Date :			31.10.2022
	//Author:			Mattis Ritter
	//Source:
	//Status:			released
	//--------------------------------
	WS2812_Set_Colour(uColor[ucStep],2);
    1510:	89 81       	ldd	r24, Y+1	; 0x01
    1512:	28 2f       	mov	r18, r24
    1514:	30 e0       	ldi	r19, 0x00	; 0
    1516:	c9 01       	movw	r24, r18
    1518:	88 0f       	add	r24, r24
    151a:	99 1f       	adc	r25, r25
    151c:	82 0f       	add	r24, r18
    151e:	93 1f       	adc	r25, r19
    1520:	84 5c       	subi	r24, 0xC4	; 196
    1522:	9e 4f       	sbci	r25, 0xFE	; 254
    1524:	62 e0       	ldi	r22, 0x02	; 2
    1526:	70 e0       	ldi	r23, 0x00	; 0
    1528:	56 df       	rcall	.-340    	; 0x13d6 <WS2812_Set_Colour>
    152a:	00 00       	nop
    152c:	0f 90       	pop	r0
    152e:	df 91       	pop	r29
    1530:	cf 91       	pop	r28
    1532:	08 95       	ret

00001534 <__udivmodhi4>:
    1534:	aa 1b       	sub	r26, r26
    1536:	bb 1b       	sub	r27, r27
    1538:	51 e1       	ldi	r21, 0x11	; 17
    153a:	07 c0       	rjmp	.+14     	; 0x154a <__udivmodhi4_ep>

0000153c <__udivmodhi4_loop>:
    153c:	aa 1f       	adc	r26, r26
    153e:	bb 1f       	adc	r27, r27
    1540:	a6 17       	cp	r26, r22
    1542:	b7 07       	cpc	r27, r23
    1544:	10 f0       	brcs	.+4      	; 0x154a <__udivmodhi4_ep>
    1546:	a6 1b       	sub	r26, r22
    1548:	b7 0b       	sbc	r27, r23

0000154a <__udivmodhi4_ep>:
    154a:	88 1f       	adc	r24, r24
    154c:	99 1f       	adc	r25, r25
    154e:	5a 95       	dec	r21
    1550:	a9 f7       	brne	.-22     	; 0x153c <__udivmodhi4_loop>
    1552:	80 95       	com	r24
    1554:	90 95       	com	r25
    1556:	bc 01       	movw	r22, r24
    1558:	cd 01       	movw	r24, r26
    155a:	08 95       	ret

0000155c <__divmodhi4>:
    155c:	97 fb       	bst	r25, 7
    155e:	07 2e       	mov	r0, r23
    1560:	16 f4       	brtc	.+4      	; 0x1566 <__divmodhi4+0xa>
    1562:	00 94       	com	r0
    1564:	06 d0       	rcall	.+12     	; 0x1572 <__divmodhi4_neg1>
    1566:	77 fd       	sbrc	r23, 7
    1568:	08 d0       	rcall	.+16     	; 0x157a <__divmodhi4_neg2>
    156a:	e4 df       	rcall	.-56     	; 0x1534 <__udivmodhi4>
    156c:	07 fc       	sbrc	r0, 7
    156e:	05 d0       	rcall	.+10     	; 0x157a <__divmodhi4_neg2>
    1570:	3e f4       	brtc	.+14     	; 0x1580 <__divmodhi4_exit>

00001572 <__divmodhi4_neg1>:
    1572:	90 95       	com	r25
    1574:	81 95       	neg	r24
    1576:	9f 4f       	sbci	r25, 0xFF	; 255
    1578:	08 95       	ret

0000157a <__divmodhi4_neg2>:
    157a:	70 95       	com	r23
    157c:	61 95       	neg	r22
    157e:	7f 4f       	sbci	r23, 0xFF	; 255

00001580 <__divmodhi4_exit>:
    1580:	08 95       	ret

00001582 <_exit>:
    1582:	f8 94       	cli

00001584 <__stop_program>:
    1584:	ff cf       	rjmp	.-2      	; 0x1584 <__stop_program>
