#!/usr/bin/env python3
"""
Python code generation for KiCad to Python synchronization.

This module handles the generation of Python circuit code from parsed KiCad schematics.
It converts circuit data structures into executable Python code with proper formatting
and hierarchical support.
"""

import logging
import re
from pathlib import Path
from typing import Any, Dict, List, Optional

from circuit_synth.tools.models import Circuit, Component, Net

logger = logging.getLogger(__name__)


class PythonCodeGenerator:
    """Generate Python circuit code from parsed KiCad data"""

    def __init__(self, project_name: Optional[str] = None):
        """Initialize the Python code generator"""
        self.project_name = project_name
        
    def _generate_project_call(self) -> str:
        """Generate the circuit.generate_kicad_project() call with optional project name"""
        if self.project_name:
            return f'    circuit.generate_kicad_project(project_name="{self.project_name}_generated")'
        else:
            return "    circuit.generate_kicad_project()"

    def _sanitize_variable_name(self, name: str) -> str:
        """
        Convert a net or signal name to a valid Python variable name.

        Rules:
        - Remove hierarchical path prefixes (/path/to/NET â†’ NET)
        - Replace invalid characters with underscores
        - Prefix with underscore if starts with a digit
        - Handle common power net naming conventions
        """
        # Remove hierarchical path prefixes
        # Convert "/resistor_divider/GND" to "GND"
        if "/" in name:
            # Take the last part after the final slash
            name = name.split("/")[-1]
            logger.debug(f"Cleaned hierarchical name to: {name}")

        # Handle common power net special cases first
        if name in ["3V3", "3.3V", "+3V3", "+3.3V"]:
            return "_3v3"
        elif name in ["5V", "+5V", "5.0V", "+5.0V"]:
            return "_5v"
        elif name in ["12V", "+12V", "12.0V", "+12.0V"]:
            return "_12v"
        elif name in ["VCC", "VDD", "VDDA", "VIN"]:
            return name.lower()
        elif name in ["GND", "GROUND", "VSS", "VSSA"]:
            return "gnd"
        elif name in ["MID", "MIDDLE", "OUT", "OUTPUT"]:
            return name.lower()

        # Convert to lowercase and replace invalid characters
        var_name = name.lower()
        var_name = var_name.replace("+", "p").replace("-", "n").replace(".", "_")
        var_name = var_name.replace("/", "_").replace("\\", "_").replace(" ", "_")

        # Remove any remaining non-alphanumeric characters except underscore
        var_name = re.sub(r"[^a-zA-Z0-9_]", "_", var_name)

        # Prefix with underscore if starts with a digit
        if var_name and var_name[0].isdigit():
            var_name = "_" + var_name

        # Handle empty names
        if not var_name or var_name == "_":
            var_name = "net"

        return var_name

    def _generate_component_code(self, comp: Component, indent: str = "") -> List[str]:
        """Generate code lines for a single component"""
        lines = []
        
        # Generate the component creation line
        comp_var = self._sanitize_variable_name(comp.reference)
        comp_line = f'{indent}{comp_var} = Component('
        
        # Add parameters
        params = []
        if comp.lib_id:
            params.append(f'symbol="{comp.lib_id}"')
        if comp.reference:
            params.append(f'ref="{comp.reference}"')
        if comp.value:
            params.append(f'value="{comp.value}"')
        if comp.footprint:
            params.append(f'footprint="{comp.footprint}"')
        
        comp_line += ", ".join(params) + ")"
        lines.append(comp_line)
        
        return lines

    def _format_net_summary(self, net: Net) -> str:
        """Format a one-line summary of a net and its connections"""
        if not net.connections:
            return f"{net.name}: No connections"
        
        connection_strs = []
        for ref, pin in net.connections:
            connection_strs.append(f"{ref}[{pin}]")
        
        return f"{net.name}: {' + '.join(connection_strs)}"

    def generate_hierarchical_code(
        self, main_circuit: Circuit, subcircuits: List[Circuit], hierarchical_tree: Optional[Dict] = None
    ) -> str:
        """Generate hierarchical Python code with main circuit and subcircuits"""
        logger.info("ğŸ—ï¸ HIERARCHICAL_CODE: Starting hierarchical code generation")
        
        code_lines = []
        
        # Header
        code_lines.extend([
            '#!/usr/bin/env python3',
            '"""',
            'Hierarchical Circuit Generated from KiCad',
            '"""',
            '',
            'from circuit_synth import *',
            ''
        ])
        
        # Generate subcircuits first
        for circuit in subcircuits:
            code_lines.extend(self._generate_subcircuit_code(circuit))
            code_lines.append("")
        
        # Generate main circuit
        code_lines.extend(self._generate_main_circuit_code(main_circuit, hierarchical_tree))
        
        # Add generation code
        code_lines.extend([
            '',
            '# Generate the circuit',
            'if __name__ == \'__main__\':',
            '    circuit = main()',
            self._generate_project_call()
        ])
        
        result = "\n".join(code_lines)
        logger.info(f"ğŸ—ï¸ HIERARCHICAL_CODE: Generated {len(code_lines)} lines of code")
        return result

    def _generate_subcircuit_code(self, circuit: Circuit) -> List[str]:
        """Generate code for a subcircuit function"""
        logger.info(f"ğŸ”§ SUBCIRCUIT: Generating code for {circuit.name}")
        
        code_lines = []
        
        # Function declaration
        code_lines.append(f"@circuit(name='{circuit.name}')")
        code_lines.append(f"def {circuit.name}():")
        code_lines.append(f'    """')
        code_lines.append(f"    {circuit.name} subcircuit")
        code_lines.append(f'    """')

        # Create nets (filter out unconnected nets)
        if circuit.nets:
            connected_nets = [net for net in circuit.nets if not net.name.startswith('unconnected-')]
            if connected_nets:
                code_lines.append("    # Create nets")
                for net in connected_nets:
                    net_var = self._sanitize_variable_name(net.name)
                    code_lines.append(f"    {net_var} = Net('{net.name}')")

        code_lines.append("")

        # Create components
        if circuit.components:
            code_lines.append("    # Create components")
            for comp in circuit.components:
                comp_code = self._generate_component_code(comp, indent="    ")
                code_lines.extend(comp_code)

        code_lines.append("")

        # Add connections (skip unconnected nets)
        if circuit.nets:
            connected_nets = [net for net in circuit.nets if not net.name.startswith('unconnected-')]
            if any(net.connections for net in connected_nets):
                code_lines.append("    # Connections")
                for net in connected_nets:
                    if net.connections:
                        net_var = self._sanitize_variable_name(net.name)
                        for ref, pin in net.connections:
                            comp_var = self._sanitize_variable_name(ref)
                            if pin.isdigit():
                                code_lines.append(f"    {comp_var}[{pin}] += {net_var}")
                            else:
                                code_lines.append(f"    {comp_var}['{pin}'] += {net_var}")

        logger.info(f"ğŸ”§ SUBCIRCUIT: Generated {len(code_lines)} lines for {circuit.name}")
        return code_lines

    def _generate_main_circuit_code(self, circuit: Circuit, hierarchical_tree: Optional[Dict] = None) -> List[str]:
        """Generate code for the main circuit function"""
        logger.info("ğŸ¯ MAIN_CIRCUIT: Generating main circuit code")
        
        code_lines = []
        
        # Function declaration  
        code_lines.append("@circuit(name='main')")
        code_lines.append("def main():")
        code_lines.append('    """')
        code_lines.append("    Main circuit with hierarchical subcircuits")
        code_lines.append('    """')

        # Create nets for main circuit (filter out unconnected nets)
        if circuit.nets:
            connected_nets = [net for net in circuit.nets if not net.name.startswith('unconnected-')]
            if connected_nets:
                code_lines.append("    # Main circuit nets")
                for net in connected_nets:
                    net_var = self._sanitize_variable_name(net.name)
                    code_lines.append(f"    {net_var} = Net('{net.name}')")

        code_lines.append("")

        # Create main circuit components
        if circuit.components:
            code_lines.append("    # Main circuit components")
            for comp in circuit.components:
                comp_code = self._generate_component_code(comp, indent="    ")
                code_lines.extend(comp_code)

        code_lines.append("")

        # Instantiate subcircuits based on hierarchical tree
        if hierarchical_tree and "main" in hierarchical_tree:
            code_lines.append("    # Instantiate subcircuits")
            for child_circuit in hierarchical_tree["main"]:
                child_var = f"{self._sanitize_variable_name(child_circuit)}_instance"
                child_func = self._sanitize_variable_name(child_circuit)
                code_lines.append(f"    {child_var} = {child_func}()")

        code_lines.append("")

        # Add main circuit connections (skip unconnected nets)
        if circuit.nets:
            connected_nets = [net for net in circuit.nets if not net.name.startswith('unconnected-')]
            if any(net.connections for net in connected_nets):
                code_lines.append("    # Main circuit connections")
                for net in connected_nets:
                    if net.connections:
                        net_var = self._sanitize_variable_name(net.name)
                        for ref, pin in net.connections:
                            comp_var = self._sanitize_variable_name(ref)
                            if pin.isdigit():
                                code_lines.append(f"    {comp_var}[{pin}] += {net_var}")
                            else:
                                code_lines.append(f"    {comp_var}['{pin}'] += {net_var}")

        logger.info(f"ğŸ¯ MAIN_CIRCUIT: Generated {len(code_lines)} lines for main circuit")
        return code_lines

    def _generate_flat_code(self, circuit: Circuit) -> str:
        """Generate flat (non-hierarchical) Python code"""
        logger.info("ğŸ“„ FLAT_CODE: Generating flat circuit code")
        
        code_parts = []

        # Header
        code_parts.extend([
            '#!/usr/bin/env python3',
            '"""',
            'Circuit Generated from KiCad',
            '"""',
            '',
            'from circuit_synth import *',
            ''
        ])

        # Generate main function
        code_parts.append("@circuit")
        code_parts.append("def main():")
        code_parts.append('    """Generated circuit from KiCad"""')

        # Create nets (filter out unconnected nets)
        if circuit.nets:
            connected_nets = [net for net in circuit.nets if not net.name.startswith('unconnected-')]
            if connected_nets:
                code_parts.append("    # Create nets")
                for net in connected_nets:
                    net_var = self._sanitize_variable_name(net.name)
                    code_parts.append(f"    {net_var} = Net('{net.name}')")

        code_parts.append("")

        # Create components
        if circuit.components:
            code_parts.append("    # Create components")
            for comp in circuit.components:
                comp_code = self._generate_component_code(comp, indent="    ")
                code_parts.extend(comp_code)

        code_parts.append("")

        # Add connections (skip unconnected nets)
        if circuit.nets:
            connected_nets = [net for net in circuit.nets if not net.name.startswith('unconnected-')]
            if any(net.connections for net in connected_nets):
                code_parts.append("    # Connections")
                for net in connected_nets:
                    if net.connections:
                        net_var = self._sanitize_variable_name(net.name)
                        for ref, pin in net.connections:
                            comp_var = self._sanitize_variable_name(ref)
                            if pin.isdigit():
                                code_parts.append(f"    {comp_var}[{pin}] += {net_var}")
                            else:
                                code_parts.append(f"    {comp_var}['{pin}'] += {net_var}")

        # Add generation code
        code_parts.extend([
            "",
            "# Generate the circuit",
            "if __name__ == '__main__':",
            "    circuit = main()",
            self._generate_project_call()
        ])

        result = "\n".join(code_parts)
        logger.info(f"ğŸ“„ FLAT_CODE: Generated {len(code_parts)} lines of flat code")
        return result

    def update_or_create_file(
        self,
        target_path: Path,
        main_circuit: Circuit,
        subcircuits: List[Circuit] = None,
        hierarchical_tree: Optional[Dict] = None,
        backup: bool = True,
    ) -> bool:
        """
        Update or create a Python file with circuit code.
        
        Args:
            target_path: Path to the target Python file
            main_circuit: Main circuit data
            subcircuits: List of subcircuit data (for hierarchical circuits)
            hierarchical_tree: Hierarchical structure mapping
            backup: Whether to create backup files
        
        Returns:
            bool: True if successful, False otherwise
        """
        try:
            logger.info(f"ğŸ“ CODE_UPDATE: Updating file {target_path}")
            
            # Create backup if requested and file exists
            if backup and target_path.exists():
                backup_path = target_path.with_suffix(target_path.suffix + ".backup")
                backup_path.write_text(target_path.read_text())
                logger.info(f"ğŸ“‹ BACKUP: Created backup at {backup_path}")

            # Determine if this is hierarchical or flat
            if subcircuits and len(subcircuits) > 0:
                logger.info("ğŸ—ï¸ CODE_UPDATE: Generating hierarchical code")
                content = self.generate_hierarchical_code(main_circuit, subcircuits, hierarchical_tree)
            else:
                logger.info("ğŸ“„ CODE_UPDATE: Generating flat code")
                content = self._generate_flat_code(main_circuit)

            # Write the file
            target_path.parent.mkdir(parents=True, exist_ok=True)
            target_path.write_text(content)
            
            logger.info(f"âœ… CODE_UPDATE: Successfully wrote {len(content)} characters to {target_path}")
            return True
            
        except Exception as e:
            logger.error(f"âŒ CODE_UPDATE: Failed to update {target_path}: {e}")
            return False

    def update_python_file(
        self, python_file: Path, circuits: Dict[str, Circuit], preview_only: bool = True
    ) -> Optional[str]:
        """Update Python file with circuit data (compatibility method)"""
        logger.info(f"ğŸ”„ CODE_UPDATE: Starting update of {python_file}")
        logger.info(f"ğŸ”„ CODE_UPDATE: Preview mode: {preview_only}")
        logger.info(f"ğŸ”„ CODE_UPDATE: Circuits to update: {list(circuits.keys())}")
        
        try:
            # Check if this is a hierarchical design
            is_hierarchical = len(circuits) > 1 or any(
                hasattr(circuit, 'is_hierarchical_sheet') and circuit.is_hierarchical_sheet 
                for circuit in circuits.values()
            )
            logger.info(f"ğŸ“ CODE_UPDATE: Hierarchical design: {is_hierarchical}")
            
            if is_hierarchical:
                logger.info("ğŸ“ CODE_UPDATE: Generating hierarchical circuit code")
                # Find main circuit and subcircuits
                main_circuit = circuits.get('main') or list(circuits.values())[0]
                subcircuits = [c for name, c in circuits.items() if name != 'main']
                
                # Build hierarchical tree - simple version for now
                hierarchical_tree = {"main": [name for name in circuits.keys() if name != 'main']}
                
                updated_code = self.generate_hierarchical_code(main_circuit, subcircuits, hierarchical_tree)
            else:
                logger.info("ğŸ“ CODE_UPDATE: Generating flat circuit code")
                main_circuit = list(circuits.values())[0]
                updated_code = self._generate_flat_code(main_circuit)

            if updated_code:
                logger.info(f"ğŸ”„ CODE_UPDATE: Generated updated code: {len(updated_code)} chars")
                if preview_only:
                    logger.info("ğŸ”„ CODE_UPDATE: Preview mode - not writing to file")
                    return updated_code
                else:
                    logger.info("ğŸ”„ CODE_UPDATE: Writing updated code to file")
                    python_file.parent.mkdir(parents=True, exist_ok=True)
                    python_file.write_text(updated_code)
                    logger.info("ğŸ”„ CODE_UPDATE: âœ… File update completed")
                    return updated_code
            else:
                logger.error("ğŸ”„ CODE_UPDATE: âŒ Failed to generate updated code")
                return None
                
        except Exception as e:
            logger.error(f"ğŸ”„ CODE_UPDATE: Failed to update Python file: {e}")
            return None