From: Richard Kuo <rkuo@codeaurora.org>
Subject: Re: [patch v3 21/36] Hexagon: Add SMP support
Date: Mon, 12 Sep 2011 18:38:27 -0500
Message-ID: <20110912233827.GB6925@codeaurora.org>
References: <20110909010847.294039464@codeaurora.org>
 <20110909010916.709728186@codeaurora.org>
 <1315752712.455.50.camel@pasglop>
Mime-Version: 1.0
Return-path: <linux-arch-owner@vger.kernel.org>
Content-Disposition: inline
In-Reply-To: <1315752712.455.50.camel@pasglop>
Sender: linux-arch-owner@vger.kernel.org
List-ID: <linux-hexagon.vger.kernel.org>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Cc: linux-arch@vger.kernel.org, linux-hexagon@vger.kernel.org, linux-kernel@vger.kernel.org, Linas Vepstas <linas@codeaurora.org>

On Sun, Sep 11, 2011 at 11:51:52AM -0300, Benjamin Herrenschmidt wrote:
> And on the producer side, a spinlock for one or... that looks like wheel
> re-inventing to me :-)
> 
> In fact your bit iteration loop also re-invents find_*_bit interfaces.
> 
> Any reason why you don't simply use bitops or atomics here ?

No particular reason; just the way it turned out when I was getting things
working.  I'll get them cleaned up.


> Also what is your memory model ? ordered or weakly ordered ? Do you need
> some kind of memory barrier between setting ipi->bits and
> __vmintop_post() ?

Our model is ordered, so there's no need for a barrier there yet.


Thanks,
Richard Kuo


-- 

Sent by an employee of the Qualcomm Innovation Center, Inc.
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum.
