         Lattice Mapping Report File for Design Module 'pong_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 1.1.0.165.1
Mapped on: Thu Nov 21 19:07:33 2019

Design Information
------------------

Command line:   map pong_impl_1_syn.udb C:/Users/facun/OneDrive/Desktop/ITBA/5C
     Electronica III/tpf-grupo-1/Pong/impl_1/impl_1.pdc -o pong_impl_1.udb -gui

Design Summary
--------------

   Number of slice registers: 177 out of  5280 (3%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           2773 out of  5280 (53%)
      Number of logic LUT4s:             2341
      Number of inserted feedthru LUT4s:   1
      Number of replicated LUT4s:          1
      Number of ripple logic:            215 (430 LUT4s)
   Number of IO sites used:   11 out of 39 (28%)
      Number of IO sites used for general PIOs: 11
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 11 out of 36 (31%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             4 out of 8 (50%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  5
      Net clk: 22 loads, 22 rising, 0 falling (Driver: Pin inst2/CLKHF)
      Net tick_game: 95 loads, 95 rising, 0 falling (Driver: Pin
     menu.clock_I_0_69_2_lut_3_lut/OUT)
      Net tick: 14 loads, 14 rising, 0 falling (Driver: Pin tick_c/Q)
      Net tick_menu: 3 loads, 3 rising, 0 falling (Driver: Pin
     menu.i1_2_lut_3_lut_adj_179/OUT)
      Net vga_clock: 16 loads, 16 rising, 0 falling (Driver: Pin
     pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
   Number of Clock Enables:  15
      Net VCC_net: 1 loads, 0 SLICEs
      Net n108542: 6 loads, 6 SLICEs
      Net paddle_two/n47_2: 3 loads, 3 SLICEs
      Net n99247: 5 loads, 5 SLICEs
      Net n99917: 10 loads, 10 SLICEs
      Net menu/n10: 1 loads, 1 SLICEs
      Net n99236: 5 loads, 5 SLICEs
      Net n110756: 2 loads, 2 SLICEs
      Net n108494: 3 loads, 3 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net n108512: 6 loads, 6 SLICEs
      Net n99226: 20 loads, 20 SLICEs
      Net game/score_player_1_3__N_1024: 3 loads, 3 SLICEs
      Net game/n119200: 3 loads, 3 SLICEs
      Net paddle_one/n108560: 6 loads, 6 SLICEs
      Net paddle_one/n108986: 3 loads, 3 SLICEs
   Number of LSRs:  14
      Net timer_clock_14__N_58: 3 loads, 3 SLICEs
      Net paddle_two/n113697: 5 loads, 5 SLICEs
      Net reset_N_1071: 46 loads, 46 SLICEs
      Net paddle_two/n108787: 2 loads, 2 SLICEs
      Net bounce_clock_7__N_88: 5 loads, 5 SLICEs
      Net n99917: 6 loads, 6 SLICEs
      Net n108784: 1 loads, 1 SLICEs
      Net menu/n108465: 1 loads, 1 SLICEs
      Net n116437: 5 loads, 5 SLICEs
      Net n108800: 6 loads, 6 SLICEs
      Net n108799: 3 loads, 3 SLICEs
      Net game/n99896: 1 loads, 1 SLICEs
      Net game/n103669: 1 loads, 1 SLICEs
      Net paddle_one/n10_c: 2 loads, 2 SLICEs
   Top 10 highest fanout non-clock nets:
      Net menu_rgb_2__N_749[3]: 330 loads
      Net menu_rgb_2__N_749[4]: 275 loads
      Net menu_rgb_2__N_749[2]: 259 loads
      Net menu_rgb_2__N_749[1]: 241 loads
      Net start_menu/rgb_2__N_713[3]: 214 loads
      Net menu_rgb_2__N_749[0]: 204 loads
      Net menu_rgb_2__N_749[5]: 197 loads
      Net start_menu/rgb_2__N_713[2]: 180 loads
      Net start_menu/rgb_2__N_713[4]: 169 loads
      Net start_menu/rgb_2__N_713[1]: 160 loads




   Number of warnings:  5
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: The clock port [player_one_up] is assigned to a non clock
     dedicated pin [6], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [player_one_down] is assigned to a non clock
     dedicated pin [9], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [player_two_up] is assigned to a non clock
     dedicated pin [10], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [player_two_down] is assigned to a non clock
     dedicated pin [11], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [button_enter] is assigned to a non clock
     dedicated pin [2], which might affect the clock performance. Use dedicated
     clock resources for the port.

                                    Page 2






IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| button_enter        | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buzzer              | OUTPUT    | LVCMOS33  | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| hsync               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vsync               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r                   | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| player_two_down     | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| g                   | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| b                   | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| player_one_up       | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| player_one_down     | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| player_two_up       | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Signal GND_net undriven or does not drive anything - clipped.
Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll.lscc_pll_inst.u_PLL_B
  PLL Type:                                     PLL_B
  Input Reference Clock:               NODE     clk
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     vga_clock
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll/lscc_pll_inst/feedback_w
  Internal Feedback output:            NODE     pll/lscc_pll_inst/feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  12.0000
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0

                                    Page 3





PLL/DLL Summary (cont)
----------------------
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            inst2
  OSC Type:                                     HSOSC_CORE
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  0b10

ASIC Components
---------------

Instance Name: inst2
         Type: HFOSC
Instance Name: paused_menu.mult_1036
         Type: DSP
Instance Name: paused_menu.marker.mult_1039
         Type: DSP
Instance Name: pll.lscc_pll_inst.u_PLL_B
         Type: PLL
Instance Name: start_menu.mult_1033
         Type: DSP
Instance Name: score_one.num0.mult_6
         Type: DSP
Instance Name: buzzer_i0
         Type: IOLOGIC

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 111 MB











                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor
     Corporation,  All rights reserved.
