// Seed: 3310510230
macromodule module_0 (
    input supply1 id_0,
    input wire id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5
);
  wire id_7;
  ;
  logic [7:0] id_8, id_9, id_10, id_11;
  assign module_1.id_1   = 0;
  assign id_9[-1'b0 : 1] = (id_1);
endmodule
module module_1 #(
    parameter id_2 = 32'd49,
    parameter id_3 = 32'd21,
    parameter id_6 = 32'd62
) (
    output wand id_0,
    input supply1 id_1,
    input supply0 _id_2,
    input wor _id_3,
    output supply1 id_4,
    output wire id_5,
    input supply0 _id_6
);
  wire [-1  <->  id_2 : id_6] id_8;
  assign id_4 = 1;
  logic [id_3 : 1] id_9;
  logic id_10;
  wire id_11;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
endmodule
