#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jul 29 15:23:44 2024
# Process ID: 24316
# Current directory: C:/Users/yeshe/Desktop/rep/code/lenet_kv260
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10824 C:\Users\yeshe\Desktop\rep\code\lenet_kv260\lenet_kv260.xpr
# Log file: C:/Users/yeshe/Desktop/rep/code/lenet_kv260/vivado.log
# Journal file: C:/Users/yeshe/Desktop/rep/code/lenet_kv260\vivado.jou
# Running On: shye3, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17024 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/yeshe/Desktop/rep/zcu104/ip_repo C:/Users/yeshe/Desktop/rep/code/lenet_kv260/ip} [current_project]
update_ip_catalog
open_bd_design {C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
set_property  ip_repo_paths  c:/Users/yeshe/Desktop/rep/code/lenet_kv260/ip [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/yeshe/Desktop/rep/code/lenet_kv260/ip_repo [current_project]
update_ip_catalog
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Accelerator:1.0 Accelerator_1
endgroup
set_property location {2 289 -1218} [get_bd_cells Accelerator_1]
connect_bd_net [get_bd_pins Accelerator_1/clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins Accelerator_1/din] [get_bd_pins rst_ps8_0_99M/peripheral_aresetn]
delete_bd_objs [get_bd_nets rst_ps8_0_99M_peripheral_aresetn]
connect_bd_net [get_bd_pins Accelerator_1/din_st] [get_bd_pins DMA_Controller_0/din_st]
connect_bd_net [get_bd_pins Accelerator_1/din] [get_bd_pins DMA_Controller_0/din]
delete_bd_objs [get_bd_nets Accelerator_0_dout] [get_bd_nets Accelerator_0_dout_st] [get_bd_cells Accelerator_0]
connect_bd_net [get_bd_pins Accelerator_1/dout_st] [get_bd_pins DMA_Controller_0/dout_start]
connect_bd_net [get_bd_pins DMA_Controller_0/dout] [get_bd_pins Accelerator_1/dout]
connect_bd_net [get_bd_pins Accelerator_1/rst_n] [get_bd_pins DMA_Controller_0/s00_axi_aresetn]
connect_bd_net [get_bd_pins DMA_Controller_0/M02_AXI_ARESETN] [get_bd_pins Accelerator_1/rst_n]
delete_bd_objs [get_bd_nets Accelerator_1_dout] [get_bd_nets DMA_Controller_0_din_st] [get_bd_nets DMA_Controller_0_din] [get_bd_nets Net] [get_bd_intf_nets DMA_Controller_0_M00_AXI] [get_bd_intf_nets DMA_Controller_0_M02_AXI] [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_nets Accelerator_1_dout_st] [get_bd_cells DMA_Controller_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DMA_Controller:1.0 DMA_Controller_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/DMA_Controller_0/M00_AXI} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins DMA_Controller_0/M00_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/DMA_Controller_0/M02_AXI} Slave {/zynq_ultra_ps_e_0/S_AXI_HP0_FPD} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins DMA_Controller_0/M02_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/DMA_Controller_0/s00_axi} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins DMA_Controller_0/s00_axi]
endgroup
connect_bd_net [get_bd_pins Accelerator_1/din] [get_bd_pins DMA_Controller_0/din]
connect_bd_net [get_bd_pins DMA_Controller_0/din_st] [get_bd_pins Accelerator_1/din_st]
connect_bd_net [get_bd_pins Accelerator_1/dout_st] [get_bd_pins DMA_Controller_0/dout_start]
connect_bd_net [get_bd_pins Accelerator_1/dout] [get_bd_pins DMA_Controller_0/dout]
connect_bd_net [get_bd_pins Accelerator_1/rst_n] [get_bd_pins rst_ps8_0_99M/peripheral_aresetn]
validate_bd_design
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.ip_user_files -ipstatic_source_dir C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.cache/compile_simlib/modelsim} {questa=C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.cache/compile_simlib/questa} {riviera=C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.cache/compile_simlib/riviera} {activehdl=C:/Users/yeshe/Desktop/rep/code/lenet_kv260/lenet_kv260.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
