Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,9
design__inferred_latch__count,0
design__instance__count,2386
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0000801638379925862
power__switching__total,0.000012979433449800126
power__leakage__total,0.0000015685428707001847
power__total,0.00009471181692788377
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2508816836399418
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2507427669800567
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12518239577031662
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.707357525907888
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.125182
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.471399
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2517683355280593
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2519498292421429
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6517002677524945
timing__setup__ws__corner:nom_slow_1p08V_125C,13.261444762128605
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.651700
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.694891
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25113967172258544
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2512127799108247
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30991837751114415
timing__setup__ws__corner:nom_typ_1p20V_25C,14.1760402984324
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.309918
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.836197
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2508816836399418
clock__skew__worst_setup,0.2507427669800567
timing__hold__ws,0.12518239577031662
timing__setup__ws,13.261444762128605
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.125182
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.694891
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,274
design__instance__area__stdcell,4214.85
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.145634
design__instance__utilization__stdcell,0.145634
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,8
design__instance__area__class:inverter,48.9888
design__instance__count__class:sequential_cell,30
design__instance__area__class:sequential_cell,1507.77
design__instance__count__class:multi_input_combinational_cell,184
design__instance__area__class:multi_input_combinational_cell,1761.78
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,43
design__instance__area__class:timing_repair_buffer,752.976
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4791.68
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,117.936
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,34
global_route__vias,1600
global_route__wirelength,8265
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,291
route__net__special,2
route__drc_errors__iter:0,26
route__wirelength__iter:0,5258
route__drc_errors__iter:1,21
route__wirelength__iter:1,5238
route__drc_errors__iter:2,27
route__wirelength__iter:2,5236
route__drc_errors__iter:3,0
route__wirelength__iter:3,5217
route__drc_errors,0
route__wirelength,5217
route__vias,1499
route__vias__singlecut,1499
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,159.65
design__instance__count__class:fill_cell,2112
design__instance__area__class:fill_cell,24726.6
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,19
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,19
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,19
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19987
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000127753
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000837216
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000150423
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000837216
design_powergrid__voltage__worst,0.0000837216
design_powergrid__voltage__worst__net:VPWR,1.19987
design_powergrid__drop__worst,0.000127753
design_powergrid__drop__worst__net:VPWR,0.000127753
design_powergrid__voltage__worst__net:VGND,0.0000837216
design_powergrid__drop__worst__net:VGND,0.0000837216
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001709999999999999890855535700229239637337741442024707794189453125
ir__drop__worst,0.00012799999999999999420775831371344111175858415663242340087890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
