# 
# Synthesis run script generated by Vivado
# 

namespace eval rt {
    variable rc
}
set rt::rc [catch {
  uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    rt::HARTNDb_startJobStats
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg true
    rt::set_parameter enableParallelHelperSpawn true
    set ::env(RT_TMP) "./.Xil/Vivado-75731-ayman-t480/realtime/tmp"
    if { [ info exists ::env(RT_TMP) ] } {
      file mkdir $::env(RT_TMP)
    }

    rt::delete_design

    set rt::partid xc7a100tcsg324-1
     file delete -force synth_hints.os

    set rt::multiChipSynthesisFlow false
    source $::env(SYNTH_COMMON)/common.tcl
    set rt::defaultWorkLibName xil_defaultlib

    # Skipping read_* RTL commands because this is post-elab optimize flow
    set rt::useElabCache true
    if {$rt::useElabCache == false} {
      rt::read_verilog -sv -include {
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/config
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/include
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/include
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/uart16550_1.5.5-r1/rtl/verilog
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/wb_common_1.0.3
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/include
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf-intercon_0.7.5
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf-wb_intercon_0.7.5
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado
  } -define {VERSION_MAJOR=0 VERSION_MINOR=7 VERSION_PATCH=5 VERSION_REV=13 VERSION_DIRTY=0 VERSION_SHA=9a919805} {
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/config/common_defines.vh
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/include/veer_types.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lib/beh_lib.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/mem.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/pic_ctrl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dma_ctrl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_aln_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_compress_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_ifc_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_bp_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_ic_mem.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_mem_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu_iccm_mem.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/ifu/ifu.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_decode_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_gpr_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_ib_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_tlu_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec_trigger.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dec/dec.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu_alu_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu_mul_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu_div_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/exu/exu.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_bus_buffer.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_clkdomain.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_addrcheck.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_lsc_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_stbuf.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_bus_intf.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_ecc.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_dccm_mem.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_dccm_ctl.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lsu/lsu_trigger.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dbg/dbg.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dmi/dmi_wrapper.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dmi/dmi_jtag_to_core_sync.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/dmi/rvjtag_tap.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lib/mem_lib.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lib/ahb_to_axi4.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/lib/axi4_to_ahb.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/veer.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/veer_wrapper.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/binary_to_gray.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/cdc_2phase.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/clk_div.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_tx.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/exp_backoff.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/gray_to_binary.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/isochronous_spill_register.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/lfsr.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/lfsr_16bit.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/lfsr_8bit.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/mv_filter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/onehot_to_bin.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/plru_tree.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/popcount.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/rstgen_bypass.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/serial_deglitch.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/shift_reg.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_demux.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_filter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_fork.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_intf.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_join.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_mux.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/sub_per_hash.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/sync.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/sync_wedge.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/unread.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/cb_filter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_2phase.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/cdc_fifo_gray.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/counter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/ecc_decode.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/ecc_encode.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/edge_detect.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/lzc.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/max_counter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/rstgen.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_delay.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_fifo.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_fork_dynamic.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_xbar.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/fall_through_register.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/id_queue.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_to_mem.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter_flushable.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_omega_net.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_register.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/stream_arbiter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider_counter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/find_first_one.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_LFSR_8bit.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/generic_fifo.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/prioarbiter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/pulp_sync_wedge.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/rrarbiter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/clock_divider.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v2.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/deprecated/fifo_v1.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/src/edge_propagator_rx.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_intf.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_atop_filter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_burst_splitter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_cdc.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_cut.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_delayer.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_demux.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_dw_downsizer.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_dw_upsizer.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_isolate.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_join.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_lite_demux.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_lite_join.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_lite_mailbox.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_lite_mux.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_lite_regs.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_apb.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_lite_to_axi.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_modify_address.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_mux.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_serializer.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_dw_converter.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_multicut.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_to_axi_lite.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_lite_xbar.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf_0.7.5/rtl/veer_eh1_wrapper.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf_0.7.5/rtl/dpram64.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf_0.7.5/rtl/axi2wb.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf_0.7.5/rtl/wb_mem_wrapper.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf_0.7.5/rtl/veerwolf_syscon.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf_0.7.5/rtl/veerwolf_core.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf_0.7.5/rtl/bscan_tap.sv
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf_0.7.5/rtl/veerwolf_nexys.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf-intercon_0.7.5/axi_intercon.v
    }
      rt::read_verilog -include {
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/config
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/chipsalliance.org_cores_VeeR_EH1_1.9/design/include
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__common_cells_1.20.0/include
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/uart16550_1.5.5-r1/rtl/verilog
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/wb_common_1.0.3
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/pulp-platform.org__axi_0.25.0/include
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf-intercon_0.7.5
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf-wb_intercon_0.7.5
    /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado
  } -define {VERSION_MAJOR=0 VERSION_MINOR=7 VERSION_PATCH=5 VERSION_REV=13 VERSION_DIRTY=0 VERSION_SHA=9a919805} {
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/config/common_defines.vh
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/cdc_utils_0.1-r1/rtl/verilog/sync2_pgen.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/cdc_utils_0.1-r1/rtl/verilog/cc561.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_bufreg.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_alu.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_csr.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_ctrl.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_decode.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_immdec.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_mem_if.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_rf_if.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_rf_ram_if.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_rf_ram.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_state.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_top.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/serv_1.1.0/rtl/serv_rf_top.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/simple_spi_1.6.1/rtl/verilog/fifo4.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/simple_spi_1.6.1/rtl/verilog/simple_spi_top.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/verilog-arbiter_0-r3/src/arbiter.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf_litedram_0/litedram_top.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf_litedram_0/litedram_core.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/wb_intercon_1.4.1/rtl/verilog/wb_cdc.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/wb_intercon_1.4.1/rtl/verilog/wb_arbiter.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/wb_intercon_1.4.1/rtl/verilog/wb_data_resize.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/wb_intercon_1.4.1/rtl/verilog/wb_mux.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf_0.7.5/rtl/clk_gen_nexys.v
      /home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/src/veerwolf-wb_intercon_0.7.5/wb_intercon.v
    }
      rt::filesetChecksum
    }
    rt::set_parameter usePostFindUniquification true
    set rt::SDCFileList ./.Xil/Vivado-75731-ayman-t480/realtime/veerwolf_nexys_a7_synth.xdc
    rt::sdcChecksum
    set rt::top veerwolf_nexys_a7
    rt::set_parameter enableIncremental true
    set rt::reportTiming false
    rt::set_parameter elaborateOnly false
    rt::set_parameter elaborateRtl false
    rt::set_parameter eliminateRedundantBitOperator true
    rt::set_parameter elaborateRtlOnlyFlow false
    rt::set_parameter writeBlackboxInterface true
    rt::set_parameter ramStyle auto
    rt::set_parameter merge_flipflops true
# MODE: 
    rt::set_parameter webTalkPath {/home/ayman/ml-rvfpga-soc/Courses/RVfpgaSoC/Labs/LabProjects/SweRVolf/build/veerwolf_0.7.5/nexys_a7-vivado/veerwolf_0.7.5.cache/wt}
    rt::set_parameter enableSplitFlowPath "./.Xil/Vivado-75731-ayman-t480/"
    set ok_to_delete_rt_tmp true 
    if { [rt::get_parameter parallelDebug] } { 
       set ok_to_delete_rt_tmp false 
    } 
    if {$rt::useElabCache == false} {
        set oldMIITMVal [rt::get_parameter maxInputIncreaseToMerge]; rt::set_parameter maxInputIncreaseToMerge 1000
        set oldCDPCRL [rt::get_parameter createDfgPartConstrRecurLimit]; rt::set_parameter createDfgPartConstrRecurLimit 1
        $rt::db readXRFFile
      rt::run_synthesis -module $rt::top
        rt::set_parameter maxInputIncreaseToMerge $oldMIITMVal
        rt::set_parameter createDfgPartConstrRecurLimit $oldCDPCRL
    }

    set rt::flowresult [ source $::env(SYNTH_COMMON)/flow.tcl ]
    rt::HARTNDb_stopJobStats
    rt::HARTNDb_reportJobStats "Synthesis Optimization Runtime"
    rt::HARTNDb_stopSystemStats
    if { $rt::flowresult == 1 } { return -code error }


  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  rt::set_parameter helper_shm_key "" 
    if { [ info exists ::env(RT_TMP) ] } {
      if { [info exists ok_to_delete_rt_tmp] && $ok_to_delete_rt_tmp } { 
        file delete -force $::env(RT_TMP)
      }
    }

    source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  } ; #end uplevel
} rt::result]

if { $rt::rc } {
  $rt::db resetHdlParse
  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  return -code "error" $rt::result
}
