COMMENT_Therm_Gate_Ctrl_are_set_per_engine_so these_are_OK_to_skip_for_all_cases_emu_fmodel_silicon
LW_THERM_GATE_CTRL[1]
LW_THERM_GATE_CTRL[2]
LW_THERM_GATE_CTRL[6]
LW_THERM_GATE_CTRL[8]
LW_THERM_GATE_CTRL[9]
LW_THERM_GATE_CTRL[10]
LW_THERM_GATE_CTRL[11]
LW_THERM_GATE_CTRL[12]
LW_THERM_GATE_CTRL[13]
LW_THERM_GATE_CTRL[14]
LW_THERM_GATE_CTRL[15]
LW_THERM_GATE_CTRL[16]
LW_THERM_GATE_CTRL[17]
LW_THERM_GATE_CTRL[18]
LW_THERM_GATE_CTRL[19]
LW_THERM_GATE_CTRL[20]
LW_THERM_GATE_CTRL[21]
LW_THERM_GATE_CTRL[22]
LW_THERM_GATE_CTRL[23]
#http://lwbugs/1394063/141
LW_PVTRIM_SYS_SPPLL1_SSA
#http://lwbugs/1394063/143
LW_PFB_FBPA_0_GENERIC_MRS14
LW_PFB_FBPA_GENERIC_MRS14
LW_PFB_FBPA_MC_0_GENERIC_MRS14
LW_PFB_FBPA_MC_1_GENERIC_MRS14
LW_PFB_FBPA_MC_2_GENERIC_MRS14
http://lwbugs/1394063/180
LW_PFB_PRI_FB_ISO_CG
#SEC SLCG is not a POR for Maxwell chips(http://lwbugs/1394063/169).
LW_PSEC_MISC_CG1_SLCG
