# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 7
attribute \src "dut.sv:1.1-10.10"
attribute \top 1
module \opt_share_test
  wire width 16 $auto$expression.cpp:1780:import_operation$1
  wire width 16 $auto$expression.cpp:1803:import_operation$3
  attribute \src "dut.sv:2.17-2.18"
  wire width 16 input 1 \a
  attribute \src "dut.sv:3.17-3.18"
  wire width 16 input 2 \b
  attribute \src "dut.sv:5.17-5.20"
  wire width 16 output 4 \res
  attribute \src "dut.sv:4.17-4.20"
  wire input 3 \sel
  cell $add $add$dut.sv:8$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:1780:import_operation$1
  end
  cell $mux $mux$dut.sv:8$5
    parameter \WIDTH 16
    connect \A $auto$expression.cpp:1803:import_operation$3
    connect \B $auto$expression.cpp:1780:import_operation$1
    connect \S \sel
    connect \Y \res
  end
  cell $sub $sub$dut.sv:8$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \a
    connect \B \b
    connect \Y $auto$expression.cpp:1803:import_operation$3
  end
end
