Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 22 13:14:17 2018
| Host         : shlab_32-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   208 |
| Unused register locations in slices containing registers |   653 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             169 |           66 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             333 |          145 |
| Yes          | No                    | No                     |            1414 |          414 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1143 |          390 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                        Enable Signal                                                                                        |                                                                             Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                   |                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                    |                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                       |                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_1                                                                                                     |                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                          |                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__3_n_1                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift         |                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                |                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_fifo/mesg_reg                                                                                                       |                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                             |                                                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                      |                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/load_mesg                                      |                                                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_1                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                             |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset_reg[0]                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/b_cmd_split/E[0]                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_1                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset_reg[0]                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_1                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1066]_i_1_n_1                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_split/split_ongoing_reg[0]                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_1          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__4_n_1                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/write_index0                                                                                                                          | design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/write_index[4]_i_1_n_1                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/read_index0                                                                                                                           | design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/read_index[4]_i_1_n_1                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                 |                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                    |                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/mesg_reg_0                                         |                                                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/load_mesg                                 |                                                                                                                                                                          |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1__1_n_1                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                 | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                  | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0          | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/fifo_node_payld_pop_early | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset                                                                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/m_sc_handshake0          | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset                                                                                                           |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/init_txn_ff_i_1_n_1                                                                                                |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_1                                                                                                                   | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_1                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_1                                                                                                                   | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                   |                                                                                                                                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort[6]_i_1_n_1                                                                                                                       | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_1                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_2_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_1                                                                                                                   | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                  |                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                |                                                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_1                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_1                                                                                               |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_2_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_1                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_1                                                                                                                   | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_1                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg7[31]_i_2_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_1                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_1                                                                                                                   | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_1                                                                                                                   | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_1                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_1                                                                                                                   | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_1                               |                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_1                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_1                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_1                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_1                                                                                                                   | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_1                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[5][8]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[6][8]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[7][8]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[8][8]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_1                                                                                                |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/mesg_reg                                                                             |                                                                                                                                                                          |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][0]                                                            |                                                                                                                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][1]                                                            |                                                                                                                                                                          |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[strb][3][2]                                                            |                                                                                                                                                                          |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_largest[8]_i_1_n_1                                                                                                             | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1_n_1                                                                                                            | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[9][8]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_reg[data][0]_0                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer                                                                                                                                | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[10][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[11][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[12][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[13][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[14][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[15][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[16][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[17][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[18][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[19][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[1][8]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[20][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[21][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[22][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[23][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[24][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[25][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[26][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[27][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[28][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[29][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[2][8]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[30][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[31][8]_i_1_n_1                                                                                                                 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                6 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[3][8]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/buffer[4][8]_i_1_n_1                                                                                                                  | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_beat_cnt_reg[0][7][0]                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                      |                                                                                                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                        | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0] |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                           |                                                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/SR[0]  |                7 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/mesg_reg                                               |                                                                                                                                                                          |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/mesg_reg                                                                  |                                                                                                                                                                          |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                        |                                                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                          |                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                             |                                                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                              |                                                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                   |                                                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/mesg_reg                                                          |                                                                                                                                                                          |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[8]_i_1_n_1                                                                                                                    | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/smallest[8]_i_1_n_1                                                                                                                   | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                                                 |                                                                                                                                                                          |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                 |                                                                                                                                                                          |                9 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                         |                9 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                8 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sum                                                                                                                                   | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_arvalid0                                                                                                                          | design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_1                                                                                                |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                      |                                                                                                                                                                          |                7 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                               |                                                                                                                                                                          |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                              |                                                                                                                                                                          |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                              |                                                                                                                                                                          |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                             |                                                                                                                                                                          |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/r_cmd_split/split_ongoing_reg[0]                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/b_cmd_split/E[0]                                                                                                          | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |                9 |             30 |
|  design_1_i/final_ip_0/n_0_464_BUFG             |                                                                                                                                                                                             | design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_1                                                                                                |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                       | design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/axi_awready_i_1_n_1                                                                                                |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_awaddr[31]_i_1_n_1                                                                                                                |                                                                                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_1                                                                                              |                                                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                          |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                          |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_1                                                                                                |                                                                                                                                                                          |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                             |                                                                                                                                                                          |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                           |               16 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                         |                                                                                                                                                                          |               12 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_1                                                       |                                                                                                                                                                          |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/accum                                                                            |                                                                                                                                                                          |                8 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_1                                    |                                                                                                                                                                          |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                         |                                                                                                                                                                          |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.wbypass_offset_fifo/E[0]                                               |                                                                                                                                                                          |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_1                                                                                                    |                                                                                                                                                                          |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                   |                                                                                                                                                                          |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_1                                                          |                                                                                                                                                                          |               14 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                  |                                                                                                                                                                          |               14 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_1                                                                                           |                                                                                                                                                                          |               10 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_1                                                                                                |                                                                                                                                                                          |               11 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                             |                                                                                                                                                                          |               12 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                         |                                                                                                                                                                          |               13 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_1                                                                                                    |                                                                                                                                                                          |                9 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_1                                                                                                 |                                                                                                                                                                          |               13 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                   |                                                                                                                                                                          |               14 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                   |                                                                                                                                                                          |               15 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                          |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                             |                                                                                                                                                                          |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                     |               18 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                               | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |               11 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                     | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |               12 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                  |               28 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                           |               34 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                    |                                                                                                                                                                          |               21 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_1                                                                                                     |                                                                                                                                                                          |               15 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                          |               10 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                |                                                                                                                                                                          |               11 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r1_0_15_0_5_i_1_n_1                                                                                                        |                                                                                                                                                                          |               12 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/p_0_in                  |                                                                                                                                                                          |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                             |                                                                                                                                                                          |               68 |            171 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     3 |
| 4      |                    15 |
| 5      |                    11 |
| 6      |                    11 |
| 7      |                     7 |
| 8      |                    37 |
| 9      |                    42 |
| 10     |                     2 |
| 12     |                     9 |
| 13     |                     3 |
| 14     |                     2 |
| 16+    |                    59 |
+--------+-----------------------+


