<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p499" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_499{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_499{left:818px;bottom:47px;letter-spacing:0.17px;}
#t3_499{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_499{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_499{left:96px;bottom:1038px;letter-spacing:0.14px;word-spacing:-1px;}
#t6_499{left:96px;bottom:1017px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t7_499{left:96px;bottom:980px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t8_499{left:319px;bottom:980px;letter-spacing:0.11px;word-spacing:-0.47px;}
#t9_499{left:96px;bottom:958px;letter-spacing:0.12px;word-spacing:-0.49px;}
#ta_499{left:96px;bottom:922px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#tb_499{left:292px;bottom:921px;letter-spacing:0.13px;word-spacing:-0.68px;}
#tc_499{left:96px;bottom:900px;letter-spacing:0.11px;word-spacing:-0.83px;}
#td_499{left:96px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.45px;}
#te_499{left:96px;bottom:848px;}
#tf_499{left:124px;bottom:848px;letter-spacing:0.12px;word-spacing:-0.85px;}
#tg_499{left:124px;bottom:826px;letter-spacing:0.1px;}
#th_499{left:96px;bottom:799px;}
#ti_499{left:124px;bottom:799px;letter-spacing:0.11px;word-spacing:0.49px;}
#tj_499{left:124px;bottom:778px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tk_499{left:96px;bottom:742px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_499{left:96px;bottom:721px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_499{left:96px;bottom:686px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tn_499{left:96px;bottom:664px;letter-spacing:0.11px;word-spacing:-0.46px;}
#to_499{left:96px;bottom:643px;letter-spacing:0.14px;}
#tp_499{left:159px;bottom:643px;letter-spacing:0.12px;word-spacing:-1.02px;}
#tq_499{left:510px;bottom:643px;letter-spacing:0.13px;word-spacing:-0.93px;}
#tr_499{left:635px;bottom:643px;letter-spacing:0.14px;word-spacing:-1.01px;}
#ts_499{left:96px;bottom:622px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tt_499{left:96px;bottom:587px;letter-spacing:0.13px;word-spacing:-0.39px;}
#tu_499{left:96px;bottom:550px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tv_499{left:293px;bottom:549px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tw_499{left:96px;bottom:528px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tx_499{left:96px;bottom:507px;letter-spacing:0.13px;word-spacing:-0.77px;}
#ty_499{left:96px;bottom:485px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_499{left:96px;bottom:450px;letter-spacing:0.11px;word-spacing:-0.37px;}
#t10_499{left:96px;bottom:429px;letter-spacing:0.15px;}
#t11_499{left:96px;bottom:392px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t12_499{left:222px;bottom:392px;letter-spacing:0.12px;word-spacing:-0.48px;}
#t13_499{left:96px;bottom:370px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_499{left:96px;bottom:349px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t15_499{left:96px;bottom:327px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t16_499{left:96px;bottom:288px;letter-spacing:0.11px;}
#t17_499{left:147px;bottom:288px;letter-spacing:0.17px;word-spacing:0.02px;}
#t18_499{left:96px;bottom:252px;letter-spacing:0.11px;word-spacing:-0.38px;}
#t19_499{left:557px;bottom:252px;}
#t1a_499{left:563px;bottom:252px;letter-spacing:0.13px;word-spacing:-0.28px;}
#t1b_499{left:753px;bottom:252px;}
#t1c_499{left:759px;bottom:252px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t1d_499{left:96px;bottom:231px;letter-spacing:0.12px;word-spacing:-0.37px;}
#t1e_499{left:724px;bottom:231px;}
#t1f_499{left:730px;bottom:231px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t1g_499{left:96px;bottom:210px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1h_499{left:158px;bottom:210px;}
#t1i_499{left:164px;bottom:210px;letter-spacing:0.13px;word-spacing:-0.32px;}
#t1j_499{left:358px;bottom:210px;}
#t1k_499{left:364px;bottom:210px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t1l_499{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_499{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_499{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_499{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_499{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_499{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s6_499{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_499{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_499{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s9_499{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts499" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg499Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg499" style="-webkit-user-select: none;"><object width="935" height="1210" data="499/499.svg" type="image/svg+xml" id="pdf499" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_499" class="t s1_499">System Resources </span><span id="t2_499" class="t s2_499">44 </span>
<span id="t3_499" class="t s3_499">24593—Rev. 3.41—June 2023 </span><span id="t4_499" class="t s3_499">AMD64 Technology </span>
<span id="t5_499" class="t s4_499">RFLAGS.AC to 0. When automatic alignment checking is enabled and CPL=3, a memory reference to </span>
<span id="t6_499" class="t s4_499">an unaligned operand causes an alignment-check exception (#AC). </span>
<span id="t7_499" class="t s5_499">Not Writethrough (NW) Bit. </span><span id="t8_499" class="t s4_499">Bit 29. Ignored. This bit can be set to 1 or cleared to 0, but its value is </span>
<span id="t9_499" class="t s4_499">ignored. The NW bit exists only for legacy purposes. </span>
<span id="ta_499" class="t s5_499">Cache Disable (CD) Bit. </span><span id="tb_499" class="t s4_499">Bit 30. When CD is cleared to 0, the internal caches are enabled. When CD </span>
<span id="tc_499" class="t s4_499">is set to 1, no new data or instructions are brought into the internal caches. However, the processor still </span>
<span id="td_499" class="t s4_499">accesses the internal caches when CD = 1 under the following situations: </span>
<span id="te_499" class="t s6_499">• </span><span id="tf_499" class="t s4_499">Reads that hit in an internal cache cause the data to be read from the internal cache that reported the </span>
<span id="tg_499" class="t s4_499">hit. </span>
<span id="th_499" class="t s6_499">• </span><span id="ti_499" class="t s4_499">Writes that hit in an internal cache cause the cache line that reported the hit to be written back to </span>
<span id="tj_499" class="t s4_499">memory and invalidated in the cache. </span>
<span id="tk_499" class="t s4_499">Cache misses do not affect the internal caches when CD = 1. Software can prevent cache access by </span>
<span id="tl_499" class="t s4_499">setting CD to 1 and invalidating the caches. </span>
<span id="tm_499" class="t s4_499">Setting CD to 1 also causes the processor to ignore the page-level cache-control bits (PWT and PCD) </span>
<span id="tn_499" class="t s4_499">when paging is enabled. These bits are located in the page-translation tables and CR3 register. See </span>
<span id="to_499" class="t s4_499">Section </span><span id="tp_499" class="t s4_499">“Page-Level Writethrough (PWT) Bit,” on page </span><span id="tq_499" class="t s4_499">155 and Section </span><span id="tr_499" class="t s4_499">“Page-Level Cache Disable </span>
<span id="ts_499" class="t s4_499">(PCD) Bit,” on page 155 for information on page-level cache control. </span>
<span id="tt_499" class="t s4_499">See Section 7.6 “Memory Caches,” on page 203 for information on the internal caches. </span>
<span id="tu_499" class="t s5_499">Paging Enable (PG) Bit. </span><span id="tv_499" class="t s4_499">Bit 31. Software enables page translation by setting PG to 1, and disables </span>
<span id="tw_499" class="t s4_499">page translation by clearing PG to 0. Page translation cannot be enabled unless the processor is in </span>
<span id="tx_499" class="t s4_499">protected mode (CR0.PE=1). If software attempts to set PG to 1 when PE is cleared to 0, the processor </span>
<span id="ty_499" class="t s4_499">causes a general-protection exception (#GP). </span>
<span id="tz_499" class="t s4_499">See Section 5.1 “Page Translation Overview,” on page 127 for information on the page-translation </span>
<span id="t10_499" class="t s4_499">mechanism. </span>
<span id="t11_499" class="t s5_499">Reserved Bits. </span><span id="t12_499" class="t s4_499">Bits 28:19, 17, 15:6, and 63:32. When writing the CR0 register, software should set </span>
<span id="t13_499" class="t s4_499">the values of reserved bits to the values found during the previous CR0 read. No attempt should be </span>
<span id="t14_499" class="t s4_499">made to change reserved bits, and software should never rely on the values of reserved bits. In long </span>
<span id="t15_499" class="t s4_499">mode, bits 63:32 are reserved and must be written with zero, otherwise a #GP occurs. </span>
<span id="t16_499" class="t s7_499">3.1.2 </span><span id="t17_499" class="t s7_499">CR2 and CR3 Registers </span>
<span id="t18_499" class="t s4_499">The CR2 (page-fault linear address) register, shown in Figure 3</span><span id="t19_499" class="t s8_499">-</span><span id="t1a_499" class="t s4_499">2 on page 45 and Figure 3</span><span id="t1b_499" class="t s8_499">-</span><span id="t1c_499" class="t s4_499">3 on </span>
<span id="t1d_499" class="t s4_499">page 45, and the CR3 (page-translation-table base address) register, shown in Figure 3</span><span id="t1e_499" class="t s8_499">-</span><span id="t1f_499" class="t s4_499">4 and </span>
<span id="t1g_499" class="t s4_499">Figure 3</span><span id="t1h_499" class="t s8_499">-</span><span id="t1i_499" class="t s4_499">5 on page 45, and Figure 3</span><span id="t1j_499" class="t s8_499">-</span><span id="t1k_499" class="t s4_499">6 on page 46, are used only by the page-translation mechanism. </span>
<span id="t1l_499" class="t s9_499">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
