<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="bke1472476304668" xml:lang="en-us">
	<title class="- topic/title ">ERR0MISC0, Error Record Miscellaneous Register 0</title>
	<abstract class="- topic/abstract "> <shortdesc class="- topic/shortdesc ">The ERR0MISC0 is an error syndrome register. It contains corrected error counters, information to identify where the error was detected, and other state information not present in the corresponding status and address error record registers.</shortdesc>
		 </abstract>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">ERR0MISC0 is a 64-bit register, and is part of the <term class="- topic/term ">Reliability, Availability, Serviceability</term> (RAS) registers functional
				group.</p>
			<fig class="- topic/fig ">
				<title class="- topic/title ">ERR0MISC0 bit assignments</title>
				
				<image class="- topic/image " href="trh1478710696838.svg" placement="inline">
					<alt class="- topic/alt ">ERR0MISC0 bit assignments</alt>
				</image>
			</fig>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">[63:48]</dt>
					<dd class="- topic/dd "><dl class="- topic/dl " compact="yes">
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt "/>
							<dd class="- topic/dd ">Reserved, <term class="- topic/term " outputclass="archterm">RES0</term>.</dd>
						</dlentry>
						</dl></dd>
				</dlentry>
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">OFO, [47]</dt>
					<dd class="- topic/dd "> <p class="- topic/p ">Sticky overflow bit, other. The possible values of this bit are:</p> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
							<dd class="- topic/dd ">Other counter has not overflowed.</dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
							<dd class="- topic/dd "> Other counter has overflowed.</dd>
						</dlentry>
						</dl> <p class="- topic/p ">The <term keyref="fault">fault</term> handling interrupt is generated when the corrected  handling interrupt is enabled and either overflow bit is set to 1.</p> </dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">CECO, [46:40]</dt>
					<dd class="- topic/dd "> <p class="- topic/p ">Corrected error count, other. Incremented for each Corrected error that does not match the recorded syndrome.</p> <p class="- topic/p ">This field resets to an <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> which might be <term class="- topic/term " outputclass="archterm">UNKNOWN</term> on a <term keyref="coldreset">Cold reset</term>. If the reset value is <term class="- topic/term " outputclass="archterm">UNKNOWN</term>, then the value of this field remains <term class="- topic/term " outputclass="archterm">UNKNOWN</term> until software initializes it.</p> </dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">OFR, [39]</dt>
					<dd class="- topic/dd "> <p class="- topic/p ">Sticky overflow bit, repeat. The possible values of this bit are:</p> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">0</codeph></dt>
							<dd class="- topic/dd ">Repeat counter has not overflowed.</dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt "><codeph class="+ topic/ph pr-d/codeph ">1</codeph></dt>
							<dd class="- topic/dd "> Repeat counter has overflowed.</dd>
						</dlentry>
						</dl> <p class="- topic/p ">The  handling interrupt is generated when the corrected  handling interrupt is enabled and either overflow bit is set to 1.</p> </dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">CECR, [38:32]</dt>
					<dd class="- topic/dd "> <p class="- topic/p ">Corrected error count, repeat. Incremented for the first recorded error, which also records other syndromes, and then again for each Corrected error that matches the recorded syndrome.</p>
						<p class="- topic/p ">This field resets to an <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> which might be <term class="- topic/term " outputclass="archterm">UNKNOWN</term> on a . If the reset value is <term class="- topic/term " outputclass="archterm">UNKNOWN</term>, then the value of this field remains <term class="- topic/term " outputclass="archterm">UNKNOWN</term> until software initializes it.</p> </dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">WAY, [31:28]</dt>
					<dd class="- topic/dd "> <p class="- topic/p ">The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p>  <dl class="- topic/dl " compact="yes" outputclass="termwidthpc16">
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L1 Data Cache</dt>
							<dd class="- topic/dd ">Indicates which Tag RAM way or data RAM way detected the error. Upper 2 bits are unused.</dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L2 <term keyref="tlb">TLB</term></dt>
							<dd class="- topic/dd ">Indicates which RAM has an error. The possible values are 0 (RAM 1) to 9 (RAM 10). </dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L1 Instruction Cache</dt>
							<dd class="- topic/dd ">Indicates which way has the error. Upper 2 bits are unused.</dd>
						</dlentry>
						</dl></dd>
				</dlentry>
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">[27:26]</dt>
					<dd class="- topic/dd "> <dl class="- topic/dl " compact="yes">
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt "/>
							<dd class="- topic/dd ">Reserved, <term class="- topic/term " outputclass="archterm">RES0</term>.</dd>
						</dlentry>
						</dl> </dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">SUBBANK, [25]</dt>
					<dd class="- topic/dd "> <p class="- topic/p ">The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc16">
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L1 Instruction Cache</dt>
							<dd class="- topic/dd ">Indicates which subbank has the error, valid for Instruction Data Cache. For Tag errors this field is zero.</dd>
						</dlentry>
						</dl> </dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">BANK, [24:23]</dt>
					<dd class="- topic/dd "> <p class="- topic/p ">The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc16">
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L2 Cache</dt>
							<dd class="- topic/dd ">Indicates which L2 bank detected the error. Upper 1 bit is unused.</dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L1 Instruction Cache</dt>
							<dd class="- topic/dd ">Indicates which bank has the error, valid for Instruction Data Cache. For Tag errors this field is zero.</dd>
						</dlentry>
						</dl> </dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">SUBARRAY, [22:19]</dt>
					<dd class="- topic/dd "> <p class="- topic/p ">The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc16">
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L2 Cache</dt>
							<dd class="- topic/dd ">Indicates which L2 Tag way or data <term keyref="double&lt;term keyref=" word="">word</term>"&gt;double detected the error. Upper 1 bit is unused.</dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L1 Data Cache</dt>
							<dd class="- topic/dd ">Indicates for L1 Data RAM which  had the error detected. For L1 Tag RAMs which bank had the error (<ph class="- topic/ph " otherprops="g.number.bin">0000</ph>: bank0 , <ph class="- topic/ph " otherprops="g.number.bin">0001</ph>: bank1)</dd>
						</dlentry>
						</dl> </dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">INDEX, [18:6]</dt>
					<dd class="- topic/dd "> <p class="- topic/p ">The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc16">
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L2 Cache</dt>
							<dd class="- topic/dd ">Indicates which index detected the error. Upper bits of the index are unused depending on the cache size.</dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L1 Data Cache</dt>
							<dd class="- topic/dd ">Indicates which index detected the error. Upper bits of the index are unused depending on the cache size.</dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L2 </dt>
							<dd class="- topic/dd ">Index of  RAM. Upper 4 bits are unused.</dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L1 Instruction Cache</dt>
							<dd class="- topic/dd ">Indicates which index has the error. Upper bits of the index are unused depending on the cache size.</dd>
						</dlentry>
						</dl> </dd>
				</dlentry>
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">ARRAY, [5:4]</dt>
					<dd class="- topic/dd "> <p class="- topic/p ">The encoding is dependent on the unit from which the error being recorded was detected. The possible values are:</p> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc16">
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L2 Cache</dt>
							<dd class="- topic/dd "> <p class="- topic/p ">Indicates which array has the error. The possible values are:</p> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
								<dlentry class="- topic/dlentry ">
									<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">00</ph></dt>
									<dd class="- topic/dd ">L2 Tag RAM.</dd>
								</dlentry>
								<dlentry class="- topic/dlentry ">
									<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">01</ph></dt>
									<dd class="- topic/dd ">L2 Data RAM.</dd>
								</dlentry>
								<dlentry class="- topic/dlentry ">
									<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">10</ph></dt>
									<dd class="- topic/dd ">TQ Data RAM.</dd>
								</dlentry>
								<dlentry class="- topic/dlentry ">
									<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">11</ph></dt>
									<dd class="- topic/dd ">CHI Slave Error.</dd>
								</dlentry>
								</dl> </dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L1 Data Cache</dt>
							<dd class="- topic/dd "> <p class="- topic/p ">Indicates which array detected the error. The possible values are:</p> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
								<dlentry class="- topic/dlentry ">
									<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">00</ph></dt>
									<dd class="- topic/dd ">LS0 copy of Tag RAM.</dd>
								</dlentry>
								<dlentry class="- topic/dlentry ">
									<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">01</ph></dt>
									<dd class="- topic/dd ">LS1 copy of Tag RAM.</dd>
								</dlentry>
								<dlentry class="- topic/dlentry ">
									<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">10</ph></dt>
									<dd class="- topic/dd ">LS Data RAM.</dd>
								</dlentry>
								</dl> </dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt ">L1 Instruction Cache</dt>
							<dd class="- topic/dd "> <p class="- topic/p ">Indicates which array that detected the error, Data Array has higher priority. The possible values are:</p> <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
								<dlentry class="- topic/dlentry ">
									<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">0</ph></dt>
									<dd class="- topic/dd ">Tag.</dd>
								</dlentry>
								<dlentry class="- topic/dlentry ">
									<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">1</ph></dt>
									<dd class="- topic/dd ">Data.</dd>
								</dlentry>
								</dl> </dd>
						</dlentry>
						</dl> </dd>
				</dlentry>
				
				
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">UNIT, [3:0]</dt>
					<dd class="- topic/dd ">Indicates the unit which detected the error. The possible values are: <dl class="- topic/dl " compact="yes" outputclass="termwidthpc=8">
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">1000</ph></dt>
							<dd class="- topic/dd ">L2 Cache.</dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">0100</ph></dt>
							<dd class="- topic/dd ">L1 Data Cache.</dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">0010</ph></dt>
							<dd class="- topic/dd ">L2 .</dd>
						</dlentry>
						<dlentry class="- topic/dlentry ">
							<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.bin">0001</ph></dt>
							<dd class="- topic/dd ">L1 Instruction Cache.</dd>
						</dlentry>
						</dl></dd>
				</dlentry>
				
				
			</dl>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Configurations</dt>
					<dd class="- topic/dd ">ERR0MISC0 resets to <ph class="- topic/ph ">[63:32] is <codeph class="+ topic/ph pr-d/codeph ">0x00000000</codeph>, [31:0] is <term class="- topic/term " outputclass="archterm">UNKNOWN</term></ph>.</dd>
					<dd class="- topic/dd ">This register is accessible from the following registers when
						ERRSELR.SEL==0:
					<ul class="- topic/ul ">
						
						
						<li class="- topic/li "><xref class="- topic/xref " href="lau1456920606253.xml" keyref="Erxmisc0El1SelectedErrorRecordMiscellaneousRegister0El1" type="reference">ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1<desc class="- topic/desc ">Register ERXMISC0_EL1 accesses the ERR&lt;n&gt;MISC0 register for the 		error record selected by ERRSELR_EL1.SEL.</desc></xref>.</li>
						</ul></dd>
				</dlentry>
			</dl>
		</section>
	</refbody>
</reference>
