$version Generated by VerilatedVcd $end
$date Fri Nov 17 12:32:00 2023
 $end
$timescale  10ps $end

 $scope module TOP $end
  $var wire  1 c clk [0:0] $end
  $var wire  1 k eoc [0:0] $end
  $var wire  1 s input_hold_digital [0:0] $end
  $var wire 10 { input_voltage_real [9:0] $end
  $var wire 10 %! output_result_digital [9:0] $end
  $var wire  1 -! reset [0:0] $end
  $var wire  1 5! sys_clk [0:0] $end
  $scope module sar_adc__N_BITS_10 $end
   $var wire  1 c clk [0:0] $end
   $var wire  1 k eoc [0:0] $end
   $var wire  1 s input_hold_digital [0:0] $end
   $var wire 10 { input_voltage_real [9:0] $end
   $var wire 10 %! output_result_digital [9:0] $end
   $var wire  1 -! reset [0:0] $end
   $var wire  1 5! sys_clk [0:0] $end
   $scope module v $end
    $var wire 32 g" N_BITS [31:0] $end
    $var wire  1 c clk $end
    $var wire  1 S comparator_output_digital $end
    $var wire  1 k eoc $end
    $var wire  1 s input_hold_digital $end
    $var wire 10 { input_voltage_real [9:0] $end
    $var wire 10 =! n_voltage_real [9:0] $end
    $var wire 10 %! output_result_digital [9:0] $end
    $var wire 10 # p_voltage_real [9:0] $end
    $var wire  1 -! reset $end
    $var wire  1 5! sys_clk $end
    $scope module DAC_instance $end
     $var wire  1 c clk $end
     $var wire 13 Y# const_18 [12:0] $end
     $var wire 15 3$ const_30 [14:0] $end
     $var wire 10 %! input_voltage_digital [9:0] $end
     $var wire 10 =! output_voltage_real [9:0] $end
     $var wire 42 A# padl_14 [41:0] $end
     $var wire 21 Q# padl_16 [20:0] $end
     $var wire  9 E! padl_2 [8:0] $end
     $var wire 42 O" padl_21 [41:0] $end
     $var wire 52 y# padl_26 [51:0] $end
     $var wire 26 +$ padl_28 [25:0] $end
     $var wire 52 m! padl_6 [51:0] $end
     $var wire 21 Q# padl_bits_15 [20:0] $end
     $var wire 13 Y# padl_bits_17 [12:0] $end
     $var wire 21 _" padl_bits_22 [20:0] $end
     $var wire 26 +$ padl_bits_27 [25:0] $end
     $var wire 15 3$ padl_bits_29 [14:0] $end
     $var wire  8 M! padl_bits_3 [7:0] $end
     $var wire 26 }! padl_bits_7 [25:0] $end
     $var wire  8 a# padl_bits_zero_19 [7:0] $end
     $var wire 21 i# padl_bits_zero_20 [20:0] $end
     $var wire 21 i# padl_bits_zero_25 [20:0] $end
     $var wire  1 1# padl_bits_zero_31 [0:0] $end
     $var wire 10 =! padr_0 [9:0] $end
     $var wire 21 _" padr_23 [20:0] $end
     $var wire 26 }! padr_8 [25:0] $end
     $var wire  1 1# padr_bits_1 [0:0] $end
     $var wire 11 q# padr_bits_24 [10:0] $end
     $var wire 13 9# padr_bits_9 [12:0] $end
     $var wire  1 -! reset $end
     $var wire  1 1# toSInt_10 [0:0] $end
     $var wire 13 '" toSInt_imm_11 [12:0] $end
     $var wire 34 /" truncR_12 [33:0] $end
     $var wire 28 U! truncR_4 [27:0] $end
     $var wire 42 ?" truncval_13 [41:0] $end
     $var wire 52 ]! truncval_5 [51:0] $end
    $upscope $end
    $scope module SAR_instance $end
     $var wire 32 g" N_BITS [31:0] $end
     $var wire  1 5! clk $end
     $var wire  1 s conduct_comparison $end
     $var wire  4 C counter [3:0] $end
     $var wire  1 k eoc $end
     $var wire  1 S feedback_value $end
     $var wire 10 %! quantized_voltage [9:0] $end
     $var wire 10 K quantized_voltage_register [9:0] $end
     $var wire  1 -! reset $end
     $scope module unnamedblk1 $end
      $var wire 32 )# i [31:0] $end
     $upscope $end
    $upscope $end
    $scope module comparator_instance $end
     $var wire  1 c clk $end
     $var wire 13 C$ const_1 [12:0] $end
     $var wire 15 S$ const_4 [14:0] $end
     $var wire 32 [ fsm [31:0] $end
     $var wire 32 !# fsm_1 [31:0] $end
     $var wire 32 w" fsm_init [31:0] $end
     $var wire 10 =! n_voltage_real [9:0] $end
     $var wire  1 S out_digital [0:0] $end
     $var wire 10 # p_voltage_real [9:0] $end
     $var wire  1 ; prev_sys_clk [0:0] $end
     $var wire  1 -! reset $end
     $var wire  4 ;$ state_cycle_counter [3:0] $end
     $var wire  1 5! sys_clk $end
     $var wire 15 S$ toUsInt_3 [14:0] $end
     $var wire 13 C$ truncR_0 [12:0] $end
     $var wire 14 K$ truncR_2 [13:0] $end
    $upscope $end
    $scope module sah $end
     $var wire  1 c clk $end
     $var wire 32 3 fsm [31:0] $end
     $var wire 32 !# fsm_1 [31:0] $end
     $var wire 32 w" fsm_init [31:0] $end
     $var wire  1 s input_control_digital [0:0] $end
     $var wire 10 { input_voltage_real [9:0] $end
     $var wire 10 # output_voltage_real [9:0] $end
     $var wire  1 + prev_sys_clk [0:0] $end
     $var wire  1 -! reset $end
     $var wire 10 # state_cap [9:0] $end
     $var wire  4 o" state_cycle_counter [3:0] $end
     $var wire  1 5! sys_clk $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#50
b0000000000 #
0+
b00000000000000000000000000000000 3
0;
b0000 C
b0000000000 K
1S
b00000000000000000000000000000000 [
0c
0k
0s
b0000000000 {
b1000000000 %!
1-!
05!
b0011010010 =!
b001101001 E!
b01101001 M!
b0110100110010000000000000000 U!
b0000000000000000000000000110100110010000000000000000 ]!
b0000000000000000000000000000110100110010000000000000 m!
b00110100110010000000000000 }!
b0011010011001 '"
b0110100110011000000000000000000000 /"
b000000000110100110011000000000000000000000 ?"
b000000000000000000000100000000000000000000 O"
b100000000000000000000 _"
b00000000000000000000000000001010 g"
b0000 o"
b00000000000000000000000000000000 w"
b00000000000000000000000000000001 !#
b00000000000000000000000000001010 )#
01#
b0000000000000 9#
b000000000000000000000000000001101001100110 A#
b000000001101001100110 Q#
b1101001100110 Y#
b00000000 a#
b000000000000000000000 i#
b00000000000 q#
b0000000000000000000000000000000000000000000000001000 y#
b00000000000000000000001000 +$
b000000000001000 3$
b0000 ;$
b1000000000000 C$
b00000000000000 K$
b000000000000000 S$
#100
1c
#150
0c
#200
1c
#250
0c
#300
1c
#350
0c
b0010000010 {
0-!
15!
#400
b0010000010 #
1+
1;
1c
#450
0c
b0010110001 {
#500
b0010110001 #
0S
b00000000000000000000000000000001 [
1c
#550
0c
b0000010110 {
05!
#600
b0000010110 #
0+
0;
1c
#650
0c
b0001111001 {
15!
#700
b0001111001 #
1+
1;
1c
#750
0c
b0001000000 {
05!
#800
b0001000000 #
0+
0;
1c
#850
0c
1s
#900
b00000000000000000000000000000001 3
1c
#950
b0001 C
0c
b0010010010 {
b0100000000 %!
15!
b0001101000 =!
b000110100 E!
b00110100 M!
b0011010011000000000000000000 U!
b0000000000000000000000000011010011000000000000000000 ]!
b0000000000000000000000000000011010011000000000000000 m!
b00011010011000000000000000 }!
b0001101001100 '"
b0011010011001100000000000000000000 /"
b000000000011010011001100000000000000000000 ?"
b000000000000000000000010000000000000000000 O"
b010000000000000000000 _"
#1000
1+
1;
1c
#1050
0c
b0001100010 {
05!
#1100
0+
0;
1c
#1150
b0010 C
0c
b0101011001 {
b0010000000 %!
15!
b0000110100 =!
b000011010 E!
b00011010 M!
b0001101001100000000000000000 U!
b0000000000000000000000000001101001100000000000000000 ]!
b0000000000000000000000000000001101001100000000000000 m!
b00001101001100000000000000 }!
b0000110100110 '"
b0001101001100110000000000000000000 /"
b000000000001101001100110000000000000000000 ?"
b000000000000000000000001000000000000000000 O"
b001000000000000000000 _"
#1200
1+
1;
1S
b00000000000000000000000000000000 [
1c
#1250
0c
b0000011011 {
05!
#1300
0+
0;
1c
#1350
b0011 C
b0010000000 K
0c
b0010000010 {
b0011000000 %!
15!
b0001001110 =!
b000100111 E!
b00100111 M!
b0010011110010000000000000000 U!
b0000000000000000000000000010011110010000000000000000 ]!
b0000000000000000000000000000010011110010000000000000 m!
b00010011110010000000000000 }!
b0001001111001 '"
b0010011110011001000000000000000000 /"
b000000000010011110011001000000000000000000 ?"
b000000000000000000000001100000000000000000 O"
b001100000000000000000 _"
#1400
1+
1;
0S
b00000000000000000000000000000001 [
1c
#1450
0c
b0000011010 {
05!
#1500
0+
0;
1c
#1550
b0100 C
0c
b0001100001 {
b0010100000 %!
15!
b0001000000 =!
b000100000 E!
b00100000 M!
b0010000011110000000000000000 U!
b0000000000000000000000000010000011110000000000000000 ]!
b0000000000000000000000000000010000011110000000000000 m!
b00010000011110000000000000 }!
b0001000001111 '"
b0010000011111111100000000000000000 /"
b000000000010000011111111100000000000000000 ?"
b000000000000000000000001010000000000000000 O"
b001010000000000000000 _"
#1600
1+
1;
1c
#1650
0c
b0101100010 {
05!
#1700
0+
0;
1c
#1750
b0101 C
0c
b0001010011 {
b0010010000 %!
15!
b0000111010 =!
b000011101 E!
b00011101 M!
b0001110110110000000000000000 U!
b0000000000000000000000000001110110110000000000000000 ]!
b0000000000000000000000000000001110110110000000000000 m!
b00001110110110000000000000 }!
b0000111011011 '"
b0001110110110010110000000000000000 /"
b000000000001110110110010110000000000000000 ?"
b000000000000000000000001001000000000000000 O"
b001001000000000000000 _"
#1800
1+
1;
1S
b00000000000000000000000000000000 [
1c
#1850
0c
b0001101100 {
05!
#1900
0+
0;
1c
#1950
b0110 C
b0010010000 K
0c
b0010101100 {
b0010011000 %!
15!
b0000111110 =!
b000011111 E!
b00011111 M!
b0001111101010000000000000000 U!
b0000000000000000000000000001111101010000000000000000 ]!
b0000000000000000000000000000001111101010000000000000 m!
b00001111101010000000000000 }!
b0000111110101 '"
b0001111101011001001000000000000000 /"
b000000000001111101011001001000000000000000 ?"
b000000000000000000000001001100000000000000 O"
b001001100000000000000 _"
#2000
1+
1;
1c
#2050
0c
b0101001100 {
05!
#2100
0+
0;
1c
#2150
b0111 C
b0010011000 K
0c
b0010111101 {
b0010011100 %!
15!
b0001000000 =!
b000100000 E!
b00100000 M!
b0010000000100000000000000000 U!
b0000000000000000000000000010000000100000000000000000 ]!
b0000000000000000000000000000010000000100000000000000 m!
b00010000000100000000000000 }!
b0001000000010 '"
b0010000000101100010100000000000000 /"
b000000000010000000101100010100000000000000 ?"
b000000000000000000000001001110000000000000 O"
b001001110000000000000 _"
#2200
1+
1;
0S
b00000000000000000000000000000001 [
1c
#2250
0c
b0010011100 {
05!
#2300
0+
0;
1c
#2350
b1000 C
0c
b0011011011 {
b0010011010 %!
15!
b0000111110 =!
b000011111 E!
b00011111 M!
b0001111111000000000000000000 U!
b0000000000000000000000000001111111000000000000000000 ]!
b0000000000000000000000000000001111111000000000000000 m!
b00001111111000000000000000 }!
b0000111111100 '"
b0001111111000010101110000000000000 /"
b000000000001111111000010101110000000000000 ?"
b000000000000000000000001001101000000000000 O"
b001001101000000000000 _"
#2400
1+
1;
1S
b00000000000000000000000000000000 [
1c
#2450
0c
b0000001010 {
05!
#2500
0+
0;
1c
#2550
b1001 C
b0010011010 K
0c
1k
b0011011111 {
b0010011011 %!
15!
b0001111111110000000000000000 U!
b0000000000000000000000000001111111110000000000000000 ]!
b0000000000000000000000000000001111111110000000000000 m!
b00001111111110000000000000 }!
b0000111111111 '"
b0001111111110111100001000000000000 /"
b000000000001111111110111100001000000000000 ?"
b000000000000000000000001001101100000000000 O"
b001001101100000000000 _"
#2600
1+
1;
1c
#2650
0c
b0011110111 {
05!
#2700
0+
0;
1c
