$date
	Sun Dec 12 01:25:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 ! \bank[0] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 " \bank[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 # \bank[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 $ \bank[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 % \bank[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 & \bank[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 ' \bank[6] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 ( \bank[7] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 ) \bank[8] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 * \bank[9] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 + \bank[10] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 , \bank[11] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 - \bank[12] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 . \bank[13] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 / \bank[14] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 0 \bank[15] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 1 \bank[16] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 2 \bank[17] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 3 \bank[18] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 4 \bank[19] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 5 \bank[20] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 6 \bank[21] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 7 \bank[22] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 8 \bank[23] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 9 \bank[24] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 : \bank[25] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 ; \bank[26] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 < \bank[27] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 = \bank[28] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 > \bank[29] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 ? \bank[30] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module RegisterFilePPC $end
$var reg 32 @ \bank[31] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram0 $end
$var reg 8 A \mem[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram0 $end
$var reg 8 B \mem[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram0 $end
$var reg 8 C \mem[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram0 $end
$var reg 8 D \mem[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram0 $end
$var reg 8 E \mem[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram0 $end
$var reg 8 F \mem[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram0 $end
$var reg 8 G \mem[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram0 $end
$var reg 8 H \mem[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram0 $end
$var reg 8 I \mem[8] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram0 $end
$var reg 8 J \mem[9] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram1 $end
$var reg 8 K \mem[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram1 $end
$var reg 8 L \mem[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram1 $end
$var reg 8 M \mem[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram1 $end
$var reg 8 N \mem[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram1 $end
$var reg 8 O \mem[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram1 $end
$var reg 8 P \mem[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram1 $end
$var reg 8 Q \mem[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram1 $end
$var reg 8 R \mem[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram1 $end
$var reg 8 S \mem[8] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram1 $end
$var reg 8 T \mem[9] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram2 $end
$var reg 8 U \mem[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram2 $end
$var reg 8 V \mem[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram2 $end
$var reg 8 W \mem[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram2 $end
$var reg 8 X \mem[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram2 $end
$var reg 8 Y \mem[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram2 $end
$var reg 8 Z \mem[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram2 $end
$var reg 8 [ \mem[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram2 $end
$var reg 8 \ \mem[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram2 $end
$var reg 8 ] \mem[8] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram2 $end
$var reg 8 ^ \mem[9] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram3 $end
$var reg 8 _ \mem[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram3 $end
$var reg 8 ` \mem[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram3 $end
$var reg 8 a \mem[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram3 $end
$var reg 8 b \mem[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram3 $end
$var reg 8 c \mem[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram3 $end
$var reg 8 d \mem[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram3 $end
$var reg 8 e \mem[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram3 $end
$var reg 8 f \mem[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram3 $end
$var reg 8 g \mem[8] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$scope module PPCTB $end
$scope module DataMemoryPPC $end
$scope module ram3 $end
$var reg 8 h \mem[9] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module PipelinedCore_tb $end
$var wire 8 i leds [7:0] $end
$var reg 1 j original_clk $end
$var reg 1 k rst $end
$scope module PPCTB $end
$var wire 1 l IFIDRst $end
$var wire 32 m MEMWriteData [31:0] $end
$var wire 1 n PCSrc $end
$var wire 1 o PCSrcBranch $end
$var wire 1 p clk $end
$var wire 1 j original_clk $end
$var wire 1 k rst $end
$var wire 8 q leds [7:0] $end
$var wire 2 r WriteDataSrcMEM [1:0] $end
$var wire 2 s WriteDataSrcID [1:0] $end
$var wire 2 t WriteDataSrcEX [1:0] $end
$var wire 2 u WriteDataSrc [1:0] $end
$var wire 32 v WriteData [31:0] $end
$var wire 5 w WBRd [4:0] $end
$var wire 32 x WBPC [31:0] $end
$var wire 32 y WBInstruction [31:0] $end
$var wire 32 z WBDataOutput [31:0] $end
$var wire 32 { WBALUOutput [31:0] $end
$var wire 3 | StoreLoadSelID [2:0] $end
$var wire 3 } StoreLoadSelEX [2:0] $end
$var wire 3 ~ StoreLoadSel [2:0] $end
$var wire 32 !" StoreFixed [31:0] $end
$var wire 1 "" Stall $end
$var wire 5 #" Rs2 [4:0] $end
$var wire 5 $" Rs1 [4:0] $end
$var wire 1 %" RegWriteMEM $end
$var wire 1 &" RegWriteIDtoStall $end
$var wire 1 '" RegWriteID $end
$var wire 1 (" RegWriteEX $end
$var wire 1 )" RegWrite $end
$var wire 32 *" ReadData2Forw [31:0] $end
$var wire 32 +" ReadData2 [31:0] $end
$var wire 32 ," ReadData1Forw [31:0] $end
$var wire 32 -" ReadData1 [31:0] $end
$var wire 5 ." Rd [4:0] $end
$var wire 1 /" PCWrite $end
$var wire 32 0" PCTargetAddress [31:0] $end
$var wire 32 1" PCPlus4 [31:0] $end
$var wire 32 2" PCNext [31:0] $end
$var wire 1 3" PCJumpSrc $end
$var wire 32 4" PC [31:0] $end
$var wire 4 5" MemoryByteSel [3:0] $end
$var wire 1 6" MemWriteIDtoStall $end
$var wire 1 7" MemWriteID $end
$var wire 1 8" MemWriteEX $end
$var wire 1 9" MemWrite $end
$var wire 1 :" MemReadID $end
$var wire 1 ;" MemReadEX $end
$var wire 1 <" MemRead $end
$var wire 32 =" MEMReadData2Forw [31:0] $end
$var wire 5 >" MEMRd [4:0] $end
$var wire 32 ?" MEMPC [31:0] $end
$var wire 32 @" MEMInstruction [31:0] $end
$var wire 32 A" MEMALUOutput [31:0] $end
$var wire 2 B" LuiAuipcSelID [1:0] $end
$var wire 2 C" LuiAuipcSel [1:0] $end
$var wire 32 D" LoadToFix [31:0] $end
$var wire 32 E" Instruction [31:0] $end
$var wire 32 F" Immediate [31:0] $end
$var wire 1 G" IFIDWrite $end
$var wire 1 H" IFIDFlushtoStall $end
$var wire 1 I" IFIDFlush $end
$var wire 32 J" IDPC [31:0] $end
$var wire 32 K" IDInstruction [31:0] $end
$var wire 2 L" ForwardBranchB [1:0] $end
$var wire 2 M" ForwardBranchA [1:0] $end
$var wire 2 N" ForwardALUB [1:0] $end
$var wire 2 O" ForwardALUA [1:0] $end
$var wire 5 P" EXRs2 [4:0] $end
$var wire 5 Q" EXRs1 [4:0] $end
$var wire 32 R" EXReadData2 [31:0] $end
$var wire 32 S" EXReadData1 [31:0] $end
$var wire 5 T" EXRd [4:0] $end
$var wire 32 U" EXPC [31:0] $end
$var wire 32 V" EXInstruction [31:0] $end
$var wire 32 W" EXImmediate [31:0] $end
$var wire 1 X" DoBranch $end
$var wire 32 Y" DataOutput [31:0] $end
$var wire 32 Z" BranchB [31:0] $end
$var wire 1 [" BranchALUOutput $end
$var wire 32 \" BranchA [31:0] $end
$var wire 1 ]" ALUSrcID $end
$var wire 1 ^" ALUSrc $end
$var wire 32 _" ALUOutput [31:0] $end
$var wire 5 `" ALUCtrlID [4:0] $end
$var wire 5 a" ALUCtrl [4:0] $end
$var wire 32 b" ALUB [31:0] $end
$var wire 32 c" ALUA [31:0] $end
$var reg 32 d" PCtemp [31:0] $end
$scope module ALUPPC $end
$var wire 32 e" a [31:0] $end
$var wire 32 f" b [31:0] $end
$var wire 5 g" ALUCtrl [4:0] $end
$var reg 32 h" ALUOutput [31:0] $end
$scope begin AluOperation $end
$upscope $end
$upscope $end
$scope module BranchALUPPC $end
$var wire 32 i" a [31:0] $end
$var wire 32 j" b [31:0] $end
$var wire 5 k" ALUCtrl [4:0] $end
$var reg 1 [" BranchALUOutput $end
$scope begin BranchAluOperation $end
$upscope $end
$upscope $end
$scope module DataMemoryPPC $end
$var wire 12 l" addr [11:0] $end
$var wire 1 p clk $end
$var wire 1 9" we $end
$var wire 1 <" re $end
$var wire 32 m" data_out [31:0] $end
$var wire 32 n" data_in [31:0] $end
$var wire 4 o" MemoryByteSel [3:0] $end
$scope module ram0 $end
$var wire 1 p CLK $end
$var wire 8 p" DIN [7:0] $end
$var wire 1 q" READ_EN $end
$var wire 12 r" R_ADDR [11:0] $end
$var wire 1 s" WRITE_EN $end
$var wire 12 t" W_ADDR [11:0] $end
$var reg 8 u" DOUT [7:0] $end
$var integer 32 v" idx [31:0] $end
$upscope $end
$scope module ram1 $end
$var wire 1 p CLK $end
$var wire 8 w" DIN [7:0] $end
$var wire 1 x" READ_EN $end
$var wire 12 y" R_ADDR [11:0] $end
$var wire 1 z" WRITE_EN $end
$var wire 12 {" W_ADDR [11:0] $end
$var reg 8 |" DOUT [7:0] $end
$var integer 32 }" idx [31:0] $end
$upscope $end
$scope module ram2 $end
$var wire 1 p CLK $end
$var wire 8 ~" DIN [7:0] $end
$var wire 1 !# READ_EN $end
$var wire 12 "# R_ADDR [11:0] $end
$var wire 1 ## WRITE_EN $end
$var wire 12 $# W_ADDR [11:0] $end
$var reg 8 %# DOUT [7:0] $end
$var integer 32 &# idx [31:0] $end
$upscope $end
$scope module ram3 $end
$var wire 1 p CLK $end
$var wire 8 '# DIN [7:0] $end
$var wire 1 (# READ_EN $end
$var wire 12 )# R_ADDR [11:0] $end
$var wire 1 *# WRITE_EN $end
$var wire 12 +# W_ADDR [11:0] $end
$var reg 8 ,# DOUT [7:0] $end
$var integer 32 -# idx [31:0] $end
$upscope $end
$upscope $end
$scope module EXMEMRegsPPC $end
$var wire 1 p clk $end
$var wire 1 .# en $end
$var wire 32 /# readInstruction [31:0] $end
$var wire 32 0# readPC [31:0] $end
$var wire 5 1# readRd [4:0] $end
$var wire 32 2# readReadData2Forw [31:0] $end
$var wire 1 %" readRegWrite $end
$var wire 2 3# readWriteDataSrc [1:0] $end
$var wire 1 k rst $end
$var wire 32 4# writeALUOutput [31:0] $end
$var wire 32 5# writeReadData2Forw [31:0] $end
$var wire 2 6# writeWriteDataSrc [1:0] $end
$var wire 3 7# writeStoreLoadSel [2:0] $end
$var wire 1 (" writeRegWrite $end
$var wire 5 8# writeRd [4:0] $end
$var wire 32 9# writePC [31:0] $end
$var wire 1 8" writeMemWrite $end
$var wire 1 ;" writeMemRead $end
$var wire 32 :# writeInstruction [31:0] $end
$var wire 3 ;# readStoreLoadSel [2:0] $end
$var wire 1 9" readMemWrite $end
$var wire 1 <" readMemRead $end
$var wire 32 <# readALUOutput [31:0] $end
$var reg 32 =# regALUOutput [31:0] $end
$var reg 32 ># regInstruction [31:0] $end
$var reg 1 <" regMemRead $end
$var reg 1 9" regMemWrite $end
$var reg 32 ?# regPC [31:0] $end
$var reg 5 @# regRd [4:0] $end
$var reg 32 A# regReadData2Forw [31:0] $end
$var reg 1 B# regRegWrite $end
$var reg 3 C# regStoreLoadSel [2:0] $end
$var reg 2 D# regWriteDataSrc [1:0] $end
$scope begin WriteRegs $end
$upscope $end
$upscope $end
$scope module ForwardingToALUPPC $end
$var wire 5 E# MEMRd [4:0] $end
$var wire 1 %" RegWriteMEM $end
$var wire 5 F# WBRd [4:0] $end
$var wire 5 G# Rs2 [4:0] $end
$var wire 5 H# Rs1 [4:0] $end
$var wire 1 )" RegWrite $end
$var reg 2 I# ForwardA [1:0] $end
$var reg 2 J# ForwardB [1:0] $end
$scope begin ForwardingComb $end
$upscope $end
$upscope $end
$scope module ForwardingToBranchALUPPC $end
$var wire 5 K# MEMRd [4:0] $end
$var wire 1 %" RegWriteMEM $end
$var wire 5 L# Rs1 [4:0] $end
$var wire 5 M# Rs2 [4:0] $end
$var wire 5 N# WBRd [4:0] $end
$var wire 1 )" RegWrite $end
$var reg 2 O# ForwardA [1:0] $end
$var reg 2 P# ForwardB [1:0] $end
$scope begin ForwardingComb $end
$upscope $end
$upscope $end
$scope module HazardDetectionPPC $end
$var wire 5 Q# MEMRd [4:0] $end
$var wire 1 <" MemRead $end
$var wire 1 n PCSrc $end
$var wire 5 R# Rs2 [4:0] $end
$var wire 5 S# Rs1 [4:0] $end
$var wire 1 (" RegWriteEX $end
$var wire 1 ;" MemReadEX $end
$var wire 32 T# Instruction [31:0] $end
$var wire 5 U# EXRd [4:0] $end
$var wire 1 X" DoBranch $end
$var reg 1 H" IFIDFlush $end
$var reg 1 G" IFIDWrite $end
$var reg 1 /" PCWrite $end
$var reg 1 "" Stall $end
$scope begin FlusingUnit $end
$upscope $end
$scope begin StallingUnit $end
$upscope $end
$upscope $end
$scope module IDEXRegsPPC $end
$var wire 1 p clk $end
$var wire 1 V# en $end
$var wire 5 W# readALUCtrl [4:0] $end
$var wire 32 X# readInstruction [31:0] $end
$var wire 1 ;" readMemRead $end
$var wire 1 8" readMemWrite $end
$var wire 5 Y# readRd [4:0] $end
$var wire 1 (" readRegWrite $end
$var wire 5 Z# readRs1 [4:0] $end
$var wire 5 [# readRs2 [4:0] $end
$var wire 3 \# readStoreLoadSel [2:0] $end
$var wire 2 ]# readWriteDataSrc [1:0] $end
$var wire 1 k rst $end
$var wire 1 7" writeMemWrite $end
$var wire 5 ^# writeRd [4:0] $end
$var wire 1 '" writeRegWrite $end
$var wire 5 _# writeRs1 [4:0] $end
$var wire 5 `# writeRs2 [4:0] $end
$var wire 2 a# writeWriteDataSrc [1:0] $end
$var wire 3 b# writeStoreLoadSel [2:0] $end
$var wire 32 c# writeReadData2 [31:0] $end
$var wire 32 d# writeReadData1 [31:0] $end
$var wire 32 e# writePC [31:0] $end
$var wire 1 :" writeMemRead $end
$var wire 2 f# writeLuiAuipcSel [1:0] $end
$var wire 32 g# writeInstruction [31:0] $end
$var wire 32 h# writeImmediate [31:0] $end
$var wire 1 ]" writeALUSrc $end
$var wire 5 i# writeALUCtrl [4:0] $end
$var wire 32 j# readReadData2 [31:0] $end
$var wire 32 k# readReadData1 [31:0] $end
$var wire 32 l# readPC [31:0] $end
$var wire 2 m# readLuiAuipcSel [1:0] $end
$var wire 32 n# readImmediate [31:0] $end
$var wire 1 ^" readALUSrc $end
$var reg 5 o# regALUCtrl [4:0] $end
$var reg 1 ^" regALUSrc $end
$var reg 32 p# regImmediate [31:0] $end
$var reg 32 q# regInstruction [31:0] $end
$var reg 2 r# regLuiAuipcSel [1:0] $end
$var reg 1 s# regMemRead $end
$var reg 1 t# regMemWrite $end
$var reg 32 u# regPC [31:0] $end
$var reg 5 v# regRd [4:0] $end
$var reg 32 w# regReadData1 [31:0] $end
$var reg 32 x# regReadData2 [31:0] $end
$var reg 1 y# regRegWrite $end
$var reg 5 z# regRs1 [4:0] $end
$var reg 5 {# regRs2 [4:0] $end
$var reg 3 |# regStoreLoadSel [2:0] $end
$var reg 2 }# regWriteDataSrc [1:0] $end
$scope begin WriteRegs $end
$upscope $end
$upscope $end
$scope module IFIDRegsPPC $end
$var wire 1 p clk $end
$var wire 1 G" en $end
$var wire 1 l rst $end
$var wire 32 ~# writePC [31:0] $end
$var wire 32 !$ writeInstruction [31:0] $end
$var wire 32 "$ readPC [31:0] $end
$var wire 32 #$ readInstruction [31:0] $end
$var reg 32 $$ regInstruction [31:0] $end
$var reg 32 %$ regPC [31:0] $end
$scope begin WriteRegs $end
$upscope $end
$upscope $end
$scope module ImmGenPPC $end
$var wire 32 &$ Instruction [31:0] $end
$var reg 32 '$ Bimm [31:0] $end
$var reg 32 ($ Iimm [31:0] $end
$var reg 32 )$ Immediate [31:0] $end
$var reg 32 *$ Jimm [31:0] $end
$var reg 5 +$ Opcode [6:2] $end
$var reg 32 ,$ Simm [31:0] $end
$var reg 32 -$ Uimm [31:0] $end
$scope begin FormatSelect $end
$upscope $end
$upscope $end
$scope module LoadLogicPPC $end
$var wire 2 .$ ALUOutput [1:0] $end
$var wire 32 /$ Data [31:0] $end
$var wire 2 0$ DataType [1:0] $end
$var wire 1 1$ Unsigned $end
$var reg 8 2$ Byte [7:0] $end
$var reg 8 3$ Byte0 [7:0] $end
$var reg 8 4$ Byte1 [7:0] $end
$var reg 8 5$ Byte2 [7:0] $end
$var reg 8 6$ Byte3 [7:0] $end
$var reg 32 7$ FixedData [31:0] $end
$var reg 16 8$ Half [15:0] $end
$var reg 16 9$ Half0 [15:0] $end
$var reg 16 :$ Half1 [15:0] $end
$var reg 32 ;$ Word [31:0] $end
$upscope $end
$scope module MEMWBRegsPPC $end
$var wire 1 p clk $end
$var wire 1 <$ en $end
$var wire 32 =$ readInstruction [31:0] $end
$var wire 5 >$ readRd [4:0] $end
$var wire 1 )" readRegWrite $end
$var wire 1 k rst $end
$var wire 32 ?$ writeALUOutput [31:0] $end
$var wire 32 @$ writeDataOutput [31:0] $end
$var wire 32 A$ writeInstruction [31:0] $end
$var wire 32 B$ writePC [31:0] $end
$var wire 5 C$ writeRd [4:0] $end
$var wire 1 %" writeRegWrite $end
$var wire 2 D$ writeWriteDataSrc [1:0] $end
$var wire 2 E$ readWriteDataSrc [1:0] $end
$var wire 32 F$ readPC [31:0] $end
$var wire 32 G$ readDataOutput [31:0] $end
$var wire 32 H$ readALUOutput [31:0] $end
$var reg 32 I$ regALUOutput [31:0] $end
$var reg 32 J$ regDataOutput [31:0] $end
$var reg 32 K$ regInstruction [31:0] $end
$var reg 32 L$ regPC [31:0] $end
$var reg 5 M$ regRd [4:0] $end
$var reg 1 N$ regRegWrite $end
$var reg 2 O$ regWriteDataSrc [1:0] $end
$scope begin WriteRegs $end
$upscope $end
$upscope $end
$scope module MainControlPPC $end
$var wire 32 P$ Instruction [31:0] $end
$var wire 7 Q$ Opcode [6:0] $end
$var wire 1 R$ Func7 $end
$var wire 3 S$ Func3 [2:0] $end
$var reg 5 T$ ALUCtrl [4:0] $end
$var reg 1 ]" ALUSrc $end
$var reg 1 X" DoBranch $end
$var reg 2 U$ LuiAuipcSel [1:0] $end
$var reg 1 :" MemRead $end
$var reg 1 6" MemWrite $end
$var reg 1 3" PCJumpSrc $end
$var reg 1 &" RegWrite $end
$var reg 3 V$ StoreLoadSel [2:0] $end
$var reg 2 W$ WriteDataSrc [1:0] $end
$scope begin OpcodeDecode $end
$upscope $end
$upscope $end
$scope module RegisterFilePPC $end
$var wire 5 X$ Rd [4:0] $end
$var wire 32 Y$ ReadData1 [31:0] $end
$var wire 32 Z$ ReadData2 [31:0] $end
$var wire 5 [$ Rs1 [4:0] $end
$var wire 5 \$ Rs2 [4:0] $end
$var wire 32 ]$ WriteData [31:0] $end
$var wire 1 )" WriteEn $end
$var wire 1 p clk $end
$var wire 1 k rst $end
$var integer 32 ^$ i [31:0] $end
$var integer 32 _$ idx [31:0] $end
$scope begin WriteBank $end
$upscope $end
$upscope $end
$scope module StoreLogicPPC $end
$var wire 2 `$ ALUOutput [1:0] $end
$var wire 32 a$ Data [31:0] $end
$var wire 2 b$ DataType [1:0] $end
$var reg 32 c$ Byte [31:0] $end
$var reg 32 d$ Byte0 [31:0] $end
$var reg 32 e$ Byte1 [31:0] $end
$var reg 32 f$ Byte2 [31:0] $end
$var reg 32 g$ Byte3 [31:0] $end
$var reg 32 h$ FixedData [31:0] $end
$var reg 32 i$ Half [31:0] $end
$var reg 32 j$ Half0 [31:0] $end
$var reg 32 k$ Half1 [31:0] $end
$var reg 4 l$ MemoryByteSel [3:0] $end
$var reg 32 m$ Word [31:0] $end
$upscope $end
$scope module TextMemoryPPC $end
$var wire 12 n$ R_ADDR [11:0] $end
$var reg 32 o$ DOUT [31:0] $end
$upscope $end
$scope begin ProgramCounter $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx o$
bx n$
bx m$
bx l$
bx k$
bx j$
bx i$
bx h$
bx g$
bx f$
bx e$
bx d$
bx c$
bx b$
bx a$
bx `$
b100000 _$
bx ^$
bx ]$
bx \$
bx [$
bx Z$
bx Y$
bx X$
bx W$
bx V$
bx U$
bx T$
bx S$
xR$
bx Q$
bx P$
bx O$
xN$
bx M$
bx L$
bx K$
bx J$
bx I$
bx H$
bx G$
bx F$
bx E$
bx D$
bx C$
bx B$
bx A$
bx @$
bx ?$
bx >$
bx =$
1<$
bx ;$
bx :$
bx 9$
bx 8$
bx 7$
bx 6$
bx 5$
bx 4$
bx 3$
bx 2$
x1$
bx 0$
bx /$
bx .$
bx -$
bx ,$
bx +$
bx *$
bx )$
bx ($
bx '$
bx &$
bx %$
bx $$
bx #$
bx "$
bx !$
bx ~#
bx }#
bx |#
bx {#
bx z#
xy#
bx x#
bx w#
bx v#
bx u#
xt#
xs#
bx r#
bx q#
bx p#
bx o#
bx n#
bx m#
bx l#
bx k#
bx j#
bx i#
bx h#
bx g#
bx f#
bx e#
bx d#
bx c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
1V#
bx U#
bx T#
bx S#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
bx J#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
bx C#
xB#
bx A#
bx @#
bx ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
1.#
b1010 -#
bx ,#
bx +#
x*#
bx )#
x(#
bx '#
b1010 &#
bx %#
bx $#
x##
bx "#
x!#
bx ~"
b1010 }"
bx |"
bx {"
xz"
bx y"
xx"
bx w"
b1010 v"
bx u"
bx t"
xs"
bx r"
xq"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
x^"
x]"
bx \"
x["
bx Z"
bx Y"
xX"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
xI"
xH"
xG"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
bx 5"
bx 4"
x3"
bx 2"
bx 1"
bx 0"
x/"
bx ."
bx -"
bx ,"
bx +"
bx *"
x)"
x("
x'"
x&"
x%"
bx $"
bx #"
x""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
0p
xo
xn
bx m
xl
0k
0j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
0l
0I"
0H"
0n
0["
0o
b0 0"
07"
0'"
b0 `"
b0 k"
b0 i#
b0 T$
0X"
b0 B"
b0 f#
b0 U$
03"
0]"
0:"
06"
b0 |
b0 b#
b0 V$
b0 s
b0 a#
b0 W$
0&"
0""
1G"
1/"
b0 L"
b0 P#
b0 M"
b0 O#
b0 Q$
0R$
b0 S$
b0 R#
b0 S#
b0 ."
b0 ^#
b0 #"
b0 M#
b0 `#
b0 \$
b0 $"
b0 L#
b0 _#
b0 [$
b0 F"
b0 h#
b0 )$
b0 ($
b0 +$
b0 K"
b0 T#
b0 g#
b0 #$
b0 $$
b0 &$
b0 P$
b0 J"
b0 e#
b0 "$
b0 %$
1p
1j
#2
0p
0j
#3
b0 N"
b0 J#
b0 O"
b0 I#
bx Q$
xR$
bx S$
bx R#
bx S#
bx ."
bx ^#
bx #"
bx M#
bx `#
bx \$
bx $"
bx L#
bx _#
bx [$
bx +$
bx 0"
b0 V"
b0 :#
b0 X#
b0 q#
b0 P"
b0 G#
b0 [#
b0 {#
b0 Q"
b0 H#
b0 Z#
b0 z#
b0 a"
b0 g"
b0 W#
b0 o#
b0 C"
b0 m#
b0 r#
0^"
0;"
0s#
08"
0t#
b0 }
b0 7#
b0 \#
b0 |#
b0 t
b0 6#
b0 ]#
b0 }#
0("
0y#
b0 T"
b0 8#
b0 U#
b0 Y#
b0 v#
b0 W"
b0 n#
b0 p#
b0 U"
b0 9#
b0 l#
b0 u#
bx K"
bx T#
bx g#
bx #$
bx $$
bx &$
bx P$
bx J"
bx e#
bx "$
bx %$
1p
1j
#4
0p
0j
#5
b0 '#
b0 ~"
b0 w"
b0 p"
b0 Y"
b0 7$
b0 @$
b0 2$
b0 !"
b0 n"
b0 h$
b0 5"
b0 o"
b0 l$
b0 c$
bx0000000000000000 k$
b0xxxxxxxxxxxxxxxx j$
bx000000000000000000000000 g$
b0xxxxxxxx0000000000000000 f$
b0xxxxxxxx00000000 e$
b0xxxxxxxx d$
0(#
0!#
0x"
0q"
0*#
0##
0z"
0s"
01$
b0 0$
b0 b$
b0 @"
b0 /#
b0 A$
b0 >#
0<"
09"
b0 ~
b0 ;#
b0 C#
b0 r
b0 3#
b0 D$
b0 D#
0%"
0B#
b0 >"
b0 1#
b0 E#
b0 K#
b0 Q#
b0 C$
b0 @#
b0 ?"
b0 0#
b0 B$
b0 ?#
bx V"
bx :#
bx X#
bx q#
bx P"
bx G#
bx [#
bx {#
bx Q"
bx H#
bx Z#
bx z#
bx T"
bx 8#
bx U#
bx Y#
bx v#
bx U"
bx 9#
bx l#
bx u#
1p
1j
#6
0p
0j
#7
b0 y
b0 =$
b0 K$
b0 u
b0 E$
b0 O$
0)"
0N$
b0 w
b0 F#
b0 N#
b0 >$
b0 X$
b0 M$
b0 z
b0 G$
b0 J$
b0 x
b0 F$
b0 L$
bx @"
bx /#
bx A$
bx >#
bx >"
bx 1#
bx E#
bx K#
bx Q#
bx C$
bx @#
bx ?"
bx 0#
bx B$
bx ?#
1p
1j
#8
0p
0j
#9
bx y
bx =$
bx K$
bx w
bx F#
bx N#
bx >$
bx X$
bx M$
bx x
bx F$
bx L$
1p
1j
#10
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b100000 ^$
1l
0p
0j
1k
#11
b0 i
b0 q
b0 _"
b0 h"
b0 4#
b0 c"
b0 e"
b0 b"
b0 f"
b0 Z"
b0 j"
b0 \"
b0 i"
b0 v
b0 ]$
bx Y"
bx 7$
bx @$
bx 2$
b0 *"
b0 5#
b0 ,"
b100 2"
b0 n$
b1 5"
b1 o"
b1 l$
b0 m$
b0 k$
b0 j$
b0 g$
b0 f$
b0 e$
b0 d$
b0 .$
b0 l"
b0 r"
b0 t"
b0 y"
b0 {"
b0 "#
b0 $#
b0 )#
b0 +#
b0 `$
b0 Q$
0R$
b0 S$
b0 R#
b0 S#
b0 ."
b0 ^#
b0 +"
b0 c#
b0 Z$
b0 #"
b0 M#
b0 `#
b0 \$
b0 -"
b0 d#
b0 Y$
b0 $"
b0 L#
b0 _#
b0 [$
b0 +$
b0 0"
b100 1"
b0 4"
b0 d"
b0 ~#
b0 y
b0 =$
b0 K$
b0 w
b0 F#
b0 N#
b0 >$
b0 X$
b0 M$
b0 {
b0 H$
b0 I$
b0 x
b0 F$
b0 L$
b0 @"
b0 /#
b0 A$
b0 >#
b0 >"
b0 1#
b0 E#
b0 K#
b0 Q#
b0 C$
b0 @#
b0 ="
b0 2#
b0 a$
b0 A#
b0 m
b0 A"
b0 <#
b0 =#
b0 ?$
b0 ?"
b0 0#
b0 B$
b0 ?#
b0 V"
b0 :#
b0 X#
b0 q#
b0 P"
b0 G#
b0 [#
b0 {#
b0 Q"
b0 H#
b0 Z#
b0 z#
b0 T"
b0 8#
b0 U#
b0 Y#
b0 v#
b0 R"
b0 j#
b0 x#
b0 S"
b0 k#
b0 w#
b0 U"
b0 9#
b0 l#
b0 u#
b0 K"
b0 T#
b0 g#
b0 #$
b0 $$
b0 &$
b0 P$
b0 J"
b0 e#
b0 "$
b0 %$
1p
1j
#12
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b100000 ^$
0p
0j
#13
1p
1j
#14
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b100000 ^$
0p
0j
#15
1p
1j
#16
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b100000 ^$
0p
0j
#17
1p
1j
#18
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
b100000 ^$
0p
0j
#19
1p
1j
#20
0l
0p
0j
0k
#21
bx Z"
bx j"
bx \"
bx i"
b1000 2"
b1 n$
bx Q$
xR$
bx S$
bx R#
bx S#
bx ."
bx ^#
bx +"
bx c#
bx Z$
bx #"
bx M#
bx `#
bx \$
bx -"
bx d#
bx Y$
bx $"
bx L#
bx _#
bx [$
bx +$
b1000 1"
b100 4"
b100 d"
b100 ~#
bx z
bx G$
bx J$
bx K"
bx T#
bx g#
bx #$
bx $$
bx &$
bx P$
1p
1j
#22
0p
0j
#23
bx _"
bx h"
bx 4#
bx c"
bx e"
bx b"
bx f"
bx *"
bx 5#
bx ,"
b1100 2"
b10 n$
b100 0"
b1100 1"
b1000 4"
b1000 d"
b1000 ~#
bx V"
bx :#
bx X#
bx q#
bx P"
bx G#
bx [#
bx {#
bx Q"
bx H#
bx Z#
bx z#
bx T"
bx 8#
bx U#
bx Y#
bx v#
bx R"
bx j#
bx x#
bx S"
bx k#
bx w#
b100 J"
b100 e#
b100 "$
b100 %$
1p
1j
#24
0p
0j
#25
b0 Y"
b0 7$
b0 @$
b0 2$
b10000 2"
b11 n$
b0 5"
b0 o"
b0 l$
bx m$
bx0000000000000000 k$
b0xxxxxxxxxxxxxxxx j$
bx000000000000000000000000 g$
b0xxxxxxxx0000000000000000 f$
b0xxxxxxxx00000000 e$
b0xxxxxxxx d$
bx .$
bx l"
bx r"
bx t"
bx y"
bx {"
bx "#
bx $#
bx )#
bx +#
bx `$
b1000 0"
b10000 1"
b1100 4"
b1100 d"
b1100 ~#
bx @"
bx /#
bx A$
bx >#
bx >"
bx 1#
bx E#
bx K#
bx Q#
bx C$
bx @#
bx ="
bx 2#
bx a$
bx A#
bx m
bx A"
bx <#
bx =#
bx ?$
b100 U"
b100 9#
b100 l#
b100 u#
b1000 J"
b1000 e#
b1000 "$
b1000 %$
1p
1j
#26
0p
0j
#27
bx i
bx q
bx v
bx ]$
b10100 2"
b100 n$
b1100 0"
b10100 1"
b10000 4"
b10000 d"
b10000 ~#
bx y
bx =$
bx K$
bx w
bx F#
bx N#
bx >$
bx X$
bx M$
b0 z
b0 G$
b0 J$
bx {
bx H$
bx I$
b100 ?"
b100 0#
b100 B$
b100 ?#
b1000 U"
b1000 9#
b1000 l#
b1000 u#
b1100 J"
b1100 e#
b1100 "$
b1100 %$
1p
1j
#28
0p
0j
#29
b11000 2"
b101 n$
b10000 0"
b11000 1"
b10100 4"
b10100 d"
b10100 ~#
b100 x
b100 F$
b100 L$
b1000 ?"
b1000 0#
b1000 B$
b1000 ?#
b1100 U"
b1100 9#
b1100 l#
b1100 u#
b10000 J"
b10000 e#
b10000 "$
b10000 %$
1p
1j
#30
0p
0j
#31
b11100 2"
b110 n$
b10100 0"
b11100 1"
b11000 4"
b11000 d"
b11000 ~#
b1000 x
b1000 F$
b1000 L$
b1100 ?"
b1100 0#
b1100 B$
b1100 ?#
b10000 U"
b10000 9#
b10000 l#
b10000 u#
b10100 J"
b10100 e#
b10100 "$
b10100 %$
1p
1j
#32
0p
0j
#33
b100000 2"
b111 n$
b11000 0"
b100000 1"
b11100 4"
b11100 d"
b11100 ~#
b1100 x
b1100 F$
b1100 L$
b10000 ?"
b10000 0#
b10000 B$
b10000 ?#
b10100 U"
b10100 9#
b10100 l#
b10100 u#
b11000 J"
b11000 e#
b11000 "$
b11000 %$
1p
1j
#34
0p
0j
#35
b100100 2"
b1000 n$
b11100 0"
b100100 1"
b100000 4"
b100000 d"
b100000 ~#
b10000 x
b10000 F$
b10000 L$
b10100 ?"
b10100 0#
b10100 B$
b10100 ?#
b11000 U"
b11000 9#
b11000 l#
b11000 u#
b11100 J"
b11100 e#
b11100 "$
b11100 %$
1p
1j
#36
0p
0j
#37
b101000 2"
b1001 n$
b100000 0"
b101000 1"
b100100 4"
b100100 d"
b100100 ~#
b10100 x
b10100 F$
b10100 L$
b11000 ?"
b11000 0#
b11000 B$
b11000 ?#
b11100 U"
b11100 9#
b11100 l#
b11100 u#
b100000 J"
b100000 e#
b100000 "$
b100000 %$
1p
1j
#38
0p
0j
#39
b101100 2"
b1010 n$
b100100 0"
b101100 1"
b101000 4"
b101000 d"
b101000 ~#
b11000 x
b11000 F$
b11000 L$
b11100 ?"
b11100 0#
b11100 B$
b11100 ?#
b100000 U"
b100000 9#
b100000 l#
b100000 u#
b100100 J"
b100100 e#
b100100 "$
b100100 %$
1p
1j
#40
0p
0j
#41
b110000 2"
b1011 n$
b101000 0"
b110000 1"
b101100 4"
b101100 d"
b101100 ~#
b11100 x
b11100 F$
b11100 L$
b100000 ?"
b100000 0#
b100000 B$
b100000 ?#
b100100 U"
b100100 9#
b100100 l#
b100100 u#
b101000 J"
b101000 e#
b101000 "$
b101000 %$
1p
1j
#42
0p
0j
#43
b110100 2"
b1100 n$
b101100 0"
b110100 1"
b110000 4"
b110000 d"
b110000 ~#
b100000 x
b100000 F$
b100000 L$
b100100 ?"
b100100 0#
b100100 B$
b100100 ?#
b101000 U"
b101000 9#
b101000 l#
b101000 u#
b101100 J"
b101100 e#
b101100 "$
b101100 %$
1p
1j
#44
0p
0j
#45
b111000 2"
b1101 n$
b110000 0"
b111000 1"
b110100 4"
b110100 d"
b110100 ~#
b100100 x
b100100 F$
b100100 L$
b101000 ?"
b101000 0#
b101000 B$
b101000 ?#
b101100 U"
b101100 9#
b101100 l#
b101100 u#
b110000 J"
b110000 e#
b110000 "$
b110000 %$
1p
1j
#46
0p
0j
#47
b111100 2"
b1110 n$
b110100 0"
b111100 1"
b111000 4"
b111000 d"
b111000 ~#
b101000 x
b101000 F$
b101000 L$
b101100 ?"
b101100 0#
b101100 B$
b101100 ?#
b110000 U"
b110000 9#
b110000 l#
b110000 u#
b110100 J"
b110100 e#
b110100 "$
b110100 %$
1p
1j
#48
0p
0j
#49
b1000000 2"
b1111 n$
b111000 0"
b1000000 1"
b111100 4"
b111100 d"
b111100 ~#
b101100 x
b101100 F$
b101100 L$
b110000 ?"
b110000 0#
b110000 B$
b110000 ?#
b110100 U"
b110100 9#
b110100 l#
b110100 u#
b111000 J"
b111000 e#
b111000 "$
b111000 %$
1p
1j
#50
0p
0j
#51
b1000100 2"
b10000 n$
b111100 0"
b1000100 1"
b1000000 4"
b1000000 d"
b1000000 ~#
b110000 x
b110000 F$
b110000 L$
b110100 ?"
b110100 0#
b110100 B$
b110100 ?#
b111000 U"
b111000 9#
b111000 l#
b111000 u#
b111100 J"
b111100 e#
b111100 "$
b111100 %$
1p
1j
#52
0p
0j
#53
b1001000 2"
b10001 n$
b1000000 0"
b1001000 1"
b1000100 4"
b1000100 d"
b1000100 ~#
b110100 x
b110100 F$
b110100 L$
b111000 ?"
b111000 0#
b111000 B$
b111000 ?#
b111100 U"
b111100 9#
b111100 l#
b111100 u#
b1000000 J"
b1000000 e#
b1000000 "$
b1000000 %$
1p
1j
#54
0p
0j
#55
b1001100 2"
b10010 n$
b1000100 0"
b1001100 1"
b1001000 4"
b1001000 d"
b1001000 ~#
b111000 x
b111000 F$
b111000 L$
b111100 ?"
b111100 0#
b111100 B$
b111100 ?#
b1000000 U"
b1000000 9#
b1000000 l#
b1000000 u#
b1000100 J"
b1000100 e#
b1000100 "$
b1000100 %$
1p
1j
#56
0p
0j
#57
b1010000 2"
b10011 n$
b1001000 0"
b1010000 1"
b1001100 4"
b1001100 d"
b1001100 ~#
b111100 x
b111100 F$
b111100 L$
b1000000 ?"
b1000000 0#
b1000000 B$
b1000000 ?#
b1000100 U"
b1000100 9#
b1000100 l#
b1000100 u#
b1001000 J"
b1001000 e#
b1001000 "$
b1001000 %$
1p
1j
#58
0p
0j
#59
b1010100 2"
b10100 n$
b1001100 0"
b1010100 1"
b1010000 4"
b1010000 d"
b1010000 ~#
b1000000 x
b1000000 F$
b1000000 L$
b1000100 ?"
b1000100 0#
b1000100 B$
b1000100 ?#
b1001000 U"
b1001000 9#
b1001000 l#
b1001000 u#
b1001100 J"
b1001100 e#
b1001100 "$
b1001100 %$
1p
1j
#60
0p
0j
#61
b1011000 2"
b10101 n$
b1010000 0"
b1011000 1"
b1010100 4"
b1010100 d"
b1010100 ~#
b1000100 x
b1000100 F$
b1000100 L$
b1001000 ?"
b1001000 0#
b1001000 B$
b1001000 ?#
b1001100 U"
b1001100 9#
b1001100 l#
b1001100 u#
b1010000 J"
b1010000 e#
b1010000 "$
b1010000 %$
1p
1j
#62
0p
0j
#63
b1011100 2"
b10110 n$
b1010100 0"
b1011100 1"
b1011000 4"
b1011000 d"
b1011000 ~#
b1001000 x
b1001000 F$
b1001000 L$
b1001100 ?"
b1001100 0#
b1001100 B$
b1001100 ?#
b1010000 U"
b1010000 9#
b1010000 l#
b1010000 u#
b1010100 J"
b1010100 e#
b1010100 "$
b1010100 %$
1p
1j
#64
0p
0j
#65
b1100000 2"
b10111 n$
b1011000 0"
b1100000 1"
b1011100 4"
b1011100 d"
b1011100 ~#
b1001100 x
b1001100 F$
b1001100 L$
b1010000 ?"
b1010000 0#
b1010000 B$
b1010000 ?#
b1010100 U"
b1010100 9#
b1010100 l#
b1010100 u#
b1011000 J"
b1011000 e#
b1011000 "$
b1011000 %$
1p
1j
#66
0p
0j
#67
b1100100 2"
b11000 n$
b1011100 0"
b1100100 1"
b1100000 4"
b1100000 d"
b1100000 ~#
b1010000 x
b1010000 F$
b1010000 L$
b1010100 ?"
b1010100 0#
b1010100 B$
b1010100 ?#
b1011000 U"
b1011000 9#
b1011000 l#
b1011000 u#
b1011100 J"
b1011100 e#
b1011100 "$
b1011100 %$
1p
1j
#68
0p
0j
#69
b1101000 2"
b11001 n$
b1100000 0"
b1101000 1"
b1100100 4"
b1100100 d"
b1100100 ~#
b1010100 x
b1010100 F$
b1010100 L$
b1011000 ?"
b1011000 0#
b1011000 B$
b1011000 ?#
b1011100 U"
b1011100 9#
b1011100 l#
b1011100 u#
b1100000 J"
b1100000 e#
b1100000 "$
b1100000 %$
1p
1j
#70
0p
0j
#71
b1101100 2"
b11010 n$
b1100100 0"
b1101100 1"
b1101000 4"
b1101000 d"
b1101000 ~#
b1011000 x
b1011000 F$
b1011000 L$
b1011100 ?"
b1011100 0#
b1011100 B$
b1011100 ?#
b1100000 U"
b1100000 9#
b1100000 l#
b1100000 u#
b1100100 J"
b1100100 e#
b1100100 "$
b1100100 %$
1p
1j
#72
0p
0j
#73
b1110000 2"
b11011 n$
b1101000 0"
b1110000 1"
b1101100 4"
b1101100 d"
b1101100 ~#
b1011100 x
b1011100 F$
b1011100 L$
b1100000 ?"
b1100000 0#
b1100000 B$
b1100000 ?#
b1100100 U"
b1100100 9#
b1100100 l#
b1100100 u#
b1101000 J"
b1101000 e#
b1101000 "$
b1101000 %$
1p
1j
#74
0p
0j
#75
b1110100 2"
b11100 n$
b1101100 0"
b1110100 1"
b1110000 4"
b1110000 d"
b1110000 ~#
b1100000 x
b1100000 F$
b1100000 L$
b1100100 ?"
b1100100 0#
b1100100 B$
b1100100 ?#
b1101000 U"
b1101000 9#
b1101000 l#
b1101000 u#
b1101100 J"
b1101100 e#
b1101100 "$
b1101100 %$
1p
1j
#76
0p
0j
#77
b1111000 2"
b11101 n$
b1110000 0"
b1111000 1"
b1110100 4"
b1110100 d"
b1110100 ~#
b1100100 x
b1100100 F$
b1100100 L$
b1101000 ?"
b1101000 0#
b1101000 B$
b1101000 ?#
b1101100 U"
b1101100 9#
b1101100 l#
b1101100 u#
b1110000 J"
b1110000 e#
b1110000 "$
b1110000 %$
1p
1j
#78
0p
0j
#79
b1111100 2"
b11110 n$
b1110100 0"
b1111100 1"
b1111000 4"
b1111000 d"
b1111000 ~#
b1101000 x
b1101000 F$
b1101000 L$
b1101100 ?"
b1101100 0#
b1101100 B$
b1101100 ?#
b1110000 U"
b1110000 9#
b1110000 l#
b1110000 u#
b1110100 J"
b1110100 e#
b1110100 "$
b1110100 %$
1p
1j
#80
0p
0j
#81
b10000000 2"
b11111 n$
b1111000 0"
b10000000 1"
b1111100 4"
b1111100 d"
b1111100 ~#
b1101100 x
b1101100 F$
b1101100 L$
b1110000 ?"
b1110000 0#
b1110000 B$
b1110000 ?#
b1110100 U"
b1110100 9#
b1110100 l#
b1110100 u#
b1111000 J"
b1111000 e#
b1111000 "$
b1111000 %$
1p
1j
#82
0p
0j
#83
b10000100 2"
b100000 n$
b1111100 0"
b10000100 1"
b10000000 4"
b10000000 d"
b10000000 ~#
b1110000 x
b1110000 F$
b1110000 L$
b1110100 ?"
b1110100 0#
b1110100 B$
b1110100 ?#
b1111000 U"
b1111000 9#
b1111000 l#
b1111000 u#
b1111100 J"
b1111100 e#
b1111100 "$
b1111100 %$
1p
1j
#84
0p
0j
#85
b10001000 2"
b100001 n$
b10000000 0"
b10001000 1"
b10000100 4"
b10000100 d"
b10000100 ~#
b1110100 x
b1110100 F$
b1110100 L$
b1111000 ?"
b1111000 0#
b1111000 B$
b1111000 ?#
b1111100 U"
b1111100 9#
b1111100 l#
b1111100 u#
b10000000 J"
b10000000 e#
b10000000 "$
b10000000 %$
1p
1j
#86
0p
0j
#87
b10001100 2"
b100010 n$
b10000100 0"
b10001100 1"
b10001000 4"
b10001000 d"
b10001000 ~#
b1111000 x
b1111000 F$
b1111000 L$
b1111100 ?"
b1111100 0#
b1111100 B$
b1111100 ?#
b10000000 U"
b10000000 9#
b10000000 l#
b10000000 u#
b10000100 J"
b10000100 e#
b10000100 "$
b10000100 %$
1p
1j
#88
0p
0j
#89
b10010000 2"
b100011 n$
b10001000 0"
b10010000 1"
b10001100 4"
b10001100 d"
b10001100 ~#
b1111100 x
b1111100 F$
b1111100 L$
b10000000 ?"
b10000000 0#
b10000000 B$
b10000000 ?#
b10000100 U"
b10000100 9#
b10000100 l#
b10000100 u#
b10001000 J"
b10001000 e#
b10001000 "$
b10001000 %$
1p
1j
#90
0p
0j
#91
b10010100 2"
b100100 n$
b10001100 0"
b10010100 1"
b10010000 4"
b10010000 d"
b10010000 ~#
b10000000 x
b10000000 F$
b10000000 L$
b10000100 ?"
b10000100 0#
b10000100 B$
b10000100 ?#
b10001000 U"
b10001000 9#
b10001000 l#
b10001000 u#
b10001100 J"
b10001100 e#
b10001100 "$
b10001100 %$
1p
1j
#92
0p
0j
#93
b10011000 2"
b100101 n$
b10010000 0"
b10011000 1"
b10010100 4"
b10010100 d"
b10010100 ~#
b10000100 x
b10000100 F$
b10000100 L$
b10001000 ?"
b10001000 0#
b10001000 B$
b10001000 ?#
b10001100 U"
b10001100 9#
b10001100 l#
b10001100 u#
b10010000 J"
b10010000 e#
b10010000 "$
b10010000 %$
1p
1j
#94
0p
0j
#95
b10011100 2"
b100110 n$
b10010100 0"
b10011100 1"
b10011000 4"
b10011000 d"
b10011000 ~#
b10001000 x
b10001000 F$
b10001000 L$
b10001100 ?"
b10001100 0#
b10001100 B$
b10001100 ?#
b10010000 U"
b10010000 9#
b10010000 l#
b10010000 u#
b10010100 J"
b10010100 e#
b10010100 "$
b10010100 %$
1p
1j
#96
0p
0j
#97
b10100000 2"
b100111 n$
b10011000 0"
b10100000 1"
b10011100 4"
b10011100 d"
b10011100 ~#
b10001100 x
b10001100 F$
b10001100 L$
b10010000 ?"
b10010000 0#
b10010000 B$
b10010000 ?#
b10010100 U"
b10010100 9#
b10010100 l#
b10010100 u#
b10011000 J"
b10011000 e#
b10011000 "$
b10011000 %$
1p
1j
#98
0p
0j
#99
b10100100 2"
b101000 n$
b10011100 0"
b10100100 1"
b10100000 4"
b10100000 d"
b10100000 ~#
b10010000 x
b10010000 F$
b10010000 L$
b10010100 ?"
b10010100 0#
b10010100 B$
b10010100 ?#
b10011000 U"
b10011000 9#
b10011000 l#
b10011000 u#
b10011100 J"
b10011100 e#
b10011100 "$
b10011100 %$
1p
1j
#100
0p
0j
#101
b10101000 2"
b101001 n$
b10100000 0"
b10101000 1"
b10100100 4"
b10100100 d"
b10100100 ~#
b10010100 x
b10010100 F$
b10010100 L$
b10011000 ?"
b10011000 0#
b10011000 B$
b10011000 ?#
b10011100 U"
b10011100 9#
b10011100 l#
b10011100 u#
b10100000 J"
b10100000 e#
b10100000 "$
b10100000 %$
1p
1j
#102
0p
0j
#103
b10101100 2"
b101010 n$
b10100100 0"
b10101100 1"
b10101000 4"
b10101000 d"
b10101000 ~#
b10011000 x
b10011000 F$
b10011000 L$
b10011100 ?"
b10011100 0#
b10011100 B$
b10011100 ?#
b10100000 U"
b10100000 9#
b10100000 l#
b10100000 u#
b10100100 J"
b10100100 e#
b10100100 "$
b10100100 %$
1p
1j
#104
0p
0j
#105
b10110000 2"
b101011 n$
b10101000 0"
b10110000 1"
b10101100 4"
b10101100 d"
b10101100 ~#
b10011100 x
b10011100 F$
b10011100 L$
b10100000 ?"
b10100000 0#
b10100000 B$
b10100000 ?#
b10100100 U"
b10100100 9#
b10100100 l#
b10100100 u#
b10101000 J"
b10101000 e#
b10101000 "$
b10101000 %$
1p
1j
#106
0p
0j
#107
b10110100 2"
b101100 n$
b10101100 0"
b10110100 1"
b10110000 4"
b10110000 d"
b10110000 ~#
b10100000 x
b10100000 F$
b10100000 L$
b10100100 ?"
b10100100 0#
b10100100 B$
b10100100 ?#
b10101000 U"
b10101000 9#
b10101000 l#
b10101000 u#
b10101100 J"
b10101100 e#
b10101100 "$
b10101100 %$
1p
1j
#108
0p
0j
#109
b10111000 2"
b101101 n$
b10110000 0"
b10111000 1"
b10110100 4"
b10110100 d"
b10110100 ~#
b10100100 x
b10100100 F$
b10100100 L$
b10101000 ?"
b10101000 0#
b10101000 B$
b10101000 ?#
b10101100 U"
b10101100 9#
b10101100 l#
b10101100 u#
b10110000 J"
b10110000 e#
b10110000 "$
b10110000 %$
1p
1j
#110
0p
0j
#111
b10111100 2"
b101110 n$
b10110100 0"
b10111100 1"
b10111000 4"
b10111000 d"
b10111000 ~#
b10101000 x
b10101000 F$
b10101000 L$
b10101100 ?"
b10101100 0#
b10101100 B$
b10101100 ?#
b10110000 U"
b10110000 9#
b10110000 l#
b10110000 u#
b10110100 J"
b10110100 e#
b10110100 "$
b10110100 %$
1p
1j
#112
0p
0j
#113
b11000000 2"
b101111 n$
b10111000 0"
b11000000 1"
b10111100 4"
b10111100 d"
b10111100 ~#
b10101100 x
b10101100 F$
b10101100 L$
b10110000 ?"
b10110000 0#
b10110000 B$
b10110000 ?#
b10110100 U"
b10110100 9#
b10110100 l#
b10110100 u#
b10111000 J"
b10111000 e#
b10111000 "$
b10111000 %$
1p
1j
#114
0p
0j
#115
b11000100 2"
b110000 n$
b10111100 0"
b11000100 1"
b11000000 4"
b11000000 d"
b11000000 ~#
b10110000 x
b10110000 F$
b10110000 L$
b10110100 ?"
b10110100 0#
b10110100 B$
b10110100 ?#
b10111000 U"
b10111000 9#
b10111000 l#
b10111000 u#
b10111100 J"
b10111100 e#
b10111100 "$
b10111100 %$
1p
1j
#116
0p
0j
#117
b11001000 2"
b110001 n$
b11000000 0"
b11001000 1"
b11000100 4"
b11000100 d"
b11000100 ~#
b10110100 x
b10110100 F$
b10110100 L$
b10111000 ?"
b10111000 0#
b10111000 B$
b10111000 ?#
b10111100 U"
b10111100 9#
b10111100 l#
b10111100 u#
b11000000 J"
b11000000 e#
b11000000 "$
b11000000 %$
1p
1j
#118
0p
0j
#119
b11001100 2"
b110010 n$
b11000100 0"
b11001100 1"
b11001000 4"
b11001000 d"
b11001000 ~#
b10111000 x
b10111000 F$
b10111000 L$
b10111100 ?"
b10111100 0#
b10111100 B$
b10111100 ?#
b11000000 U"
b11000000 9#
b11000000 l#
b11000000 u#
b11000100 J"
b11000100 e#
b11000100 "$
b11000100 %$
1p
1j
#120
0p
0j
#121
b11010000 2"
b110011 n$
b11001000 0"
b11010000 1"
b11001100 4"
b11001100 d"
b11001100 ~#
b10111100 x
b10111100 F$
b10111100 L$
b11000000 ?"
b11000000 0#
b11000000 B$
b11000000 ?#
b11000100 U"
b11000100 9#
b11000100 l#
b11000100 u#
b11001000 J"
b11001000 e#
b11001000 "$
b11001000 %$
1p
1j
#122
0p
0j
#123
b11010100 2"
b110100 n$
b11001100 0"
b11010100 1"
b11010000 4"
b11010000 d"
b11010000 ~#
b11000000 x
b11000000 F$
b11000000 L$
b11000100 ?"
b11000100 0#
b11000100 B$
b11000100 ?#
b11001000 U"
b11001000 9#
b11001000 l#
b11001000 u#
b11001100 J"
b11001100 e#
b11001100 "$
b11001100 %$
1p
1j
#124
0p
0j
#125
b11011000 2"
b110101 n$
b11010000 0"
b11011000 1"
b11010100 4"
b11010100 d"
b11010100 ~#
b11000100 x
b11000100 F$
b11000100 L$
b11001000 ?"
b11001000 0#
b11001000 B$
b11001000 ?#
b11001100 U"
b11001100 9#
b11001100 l#
b11001100 u#
b11010000 J"
b11010000 e#
b11010000 "$
b11010000 %$
1p
1j
#126
0p
0j
#127
b11011100 2"
b110110 n$
b11010100 0"
b11011100 1"
b11011000 4"
b11011000 d"
b11011000 ~#
b11001000 x
b11001000 F$
b11001000 L$
b11001100 ?"
b11001100 0#
b11001100 B$
b11001100 ?#
b11010000 U"
b11010000 9#
b11010000 l#
b11010000 u#
b11010100 J"
b11010100 e#
b11010100 "$
b11010100 %$
1p
1j
#128
0p
0j
#129
b11100000 2"
b110111 n$
b11011000 0"
b11100000 1"
b11011100 4"
b11011100 d"
b11011100 ~#
b11001100 x
b11001100 F$
b11001100 L$
b11010000 ?"
b11010000 0#
b11010000 B$
b11010000 ?#
b11010100 U"
b11010100 9#
b11010100 l#
b11010100 u#
b11011000 J"
b11011000 e#
b11011000 "$
b11011000 %$
1p
1j
#130
0p
0j
#131
b11100100 2"
b111000 n$
b11011100 0"
b11100100 1"
b11100000 4"
b11100000 d"
b11100000 ~#
b11010000 x
b11010000 F$
b11010000 L$
b11010100 ?"
b11010100 0#
b11010100 B$
b11010100 ?#
b11011000 U"
b11011000 9#
b11011000 l#
b11011000 u#
b11011100 J"
b11011100 e#
b11011100 "$
b11011100 %$
1p
1j
#132
0p
0j
#133
b11101000 2"
b111001 n$
b11100000 0"
b11101000 1"
b11100100 4"
b11100100 d"
b11100100 ~#
b11010100 x
b11010100 F$
b11010100 L$
b11011000 ?"
b11011000 0#
b11011000 B$
b11011000 ?#
b11011100 U"
b11011100 9#
b11011100 l#
b11011100 u#
b11100000 J"
b11100000 e#
b11100000 "$
b11100000 %$
1p
1j
#134
0p
0j
#135
b11101100 2"
b111010 n$
b11100100 0"
b11101100 1"
b11101000 4"
b11101000 d"
b11101000 ~#
b11011000 x
b11011000 F$
b11011000 L$
b11011100 ?"
b11011100 0#
b11011100 B$
b11011100 ?#
b11100000 U"
b11100000 9#
b11100000 l#
b11100000 u#
b11100100 J"
b11100100 e#
b11100100 "$
b11100100 %$
1p
1j
#136
0p
0j
#137
b11110000 2"
b111011 n$
b11101000 0"
b11110000 1"
b11101100 4"
b11101100 d"
b11101100 ~#
b11011100 x
b11011100 F$
b11011100 L$
b11100000 ?"
b11100000 0#
b11100000 B$
b11100000 ?#
b11100100 U"
b11100100 9#
b11100100 l#
b11100100 u#
b11101000 J"
b11101000 e#
b11101000 "$
b11101000 %$
1p
1j
#138
0p
0j
#139
b11110100 2"
b111100 n$
b11101100 0"
b11110100 1"
b11110000 4"
b11110000 d"
b11110000 ~#
b11100000 x
b11100000 F$
b11100000 L$
b11100100 ?"
b11100100 0#
b11100100 B$
b11100100 ?#
b11101000 U"
b11101000 9#
b11101000 l#
b11101000 u#
b11101100 J"
b11101100 e#
b11101100 "$
b11101100 %$
1p
1j
#140
0p
0j
#141
b11111000 2"
b111101 n$
b11110000 0"
b11111000 1"
b11110100 4"
b11110100 d"
b11110100 ~#
b11100100 x
b11100100 F$
b11100100 L$
b11101000 ?"
b11101000 0#
b11101000 B$
b11101000 ?#
b11101100 U"
b11101100 9#
b11101100 l#
b11101100 u#
b11110000 J"
b11110000 e#
b11110000 "$
b11110000 %$
1p
1j
#142
0p
0j
#143
b11111100 2"
b111110 n$
b11110100 0"
b11111100 1"
b11111000 4"
b11111000 d"
b11111000 ~#
b11101000 x
b11101000 F$
b11101000 L$
b11101100 ?"
b11101100 0#
b11101100 B$
b11101100 ?#
b11110000 U"
b11110000 9#
b11110000 l#
b11110000 u#
b11110100 J"
b11110100 e#
b11110100 "$
b11110100 %$
1p
1j
#144
0p
0j
#145
b100000000 2"
b111111 n$
b11111000 0"
b100000000 1"
b11111100 4"
b11111100 d"
b11111100 ~#
b11101100 x
b11101100 F$
b11101100 L$
b11110000 ?"
b11110000 0#
b11110000 B$
b11110000 ?#
b11110100 U"
b11110100 9#
b11110100 l#
b11110100 u#
b11111000 J"
b11111000 e#
b11111000 "$
b11111000 %$
1p
1j
#146
0p
0j
#147
b100000100 2"
b1000000 n$
b11111100 0"
b100000100 1"
b100000000 4"
b100000000 d"
b100000000 ~#
b11110000 x
b11110000 F$
b11110000 L$
b11110100 ?"
b11110100 0#
b11110100 B$
b11110100 ?#
b11111000 U"
b11111000 9#
b11111000 l#
b11111000 u#
b11111100 J"
b11111100 e#
b11111100 "$
b11111100 %$
1p
1j
#148
0p
0j
#149
b100001000 2"
b1000001 n$
b100000000 0"
b100001000 1"
b100000100 4"
b100000100 d"
b100000100 ~#
b11110100 x
b11110100 F$
b11110100 L$
b11111000 ?"
b11111000 0#
b11111000 B$
b11111000 ?#
b11111100 U"
b11111100 9#
b11111100 l#
b11111100 u#
b100000000 J"
b100000000 e#
b100000000 "$
b100000000 %$
1p
1j
#150
0p
0j
#151
b100001100 2"
b1000010 n$
b100000100 0"
b100001100 1"
b100001000 4"
b100001000 d"
b100001000 ~#
b11111000 x
b11111000 F$
b11111000 L$
b11111100 ?"
b11111100 0#
b11111100 B$
b11111100 ?#
b100000000 U"
b100000000 9#
b100000000 l#
b100000000 u#
b100000100 J"
b100000100 e#
b100000100 "$
b100000100 %$
1p
1j
#152
0p
0j
#153
b100010000 2"
b1000011 n$
b100001000 0"
b100010000 1"
b100001100 4"
b100001100 d"
b100001100 ~#
b11111100 x
b11111100 F$
b11111100 L$
b100000000 ?"
b100000000 0#
b100000000 B$
b100000000 ?#
b100000100 U"
b100000100 9#
b100000100 l#
b100000100 u#
b100001000 J"
b100001000 e#
b100001000 "$
b100001000 %$
1p
1j
#154
0p
0j
#155
b100010100 2"
b1000100 n$
b100001100 0"
b100010100 1"
b100010000 4"
b100010000 d"
b100010000 ~#
b100000000 x
b100000000 F$
b100000000 L$
b100000100 ?"
b100000100 0#
b100000100 B$
b100000100 ?#
b100001000 U"
b100001000 9#
b100001000 l#
b100001000 u#
b100001100 J"
b100001100 e#
b100001100 "$
b100001100 %$
1p
1j
#156
0p
0j
#157
b100011000 2"
b1000101 n$
b100010000 0"
b100011000 1"
b100010100 4"
b100010100 d"
b100010100 ~#
b100000100 x
b100000100 F$
b100000100 L$
b100001000 ?"
b100001000 0#
b100001000 B$
b100001000 ?#
b100001100 U"
b100001100 9#
b100001100 l#
b100001100 u#
b100010000 J"
b100010000 e#
b100010000 "$
b100010000 %$
1p
1j
#158
0p
0j
#159
b100011100 2"
b1000110 n$
b100010100 0"
b100011100 1"
b100011000 4"
b100011000 d"
b100011000 ~#
b100001000 x
b100001000 F$
b100001000 L$
b100001100 ?"
b100001100 0#
b100001100 B$
b100001100 ?#
b100010000 U"
b100010000 9#
b100010000 l#
b100010000 u#
b100010100 J"
b100010100 e#
b100010100 "$
b100010100 %$
1p
1j
#160
0p
0j
#161
b100100000 2"
b1000111 n$
b100011000 0"
b100100000 1"
b100011100 4"
b100011100 d"
b100011100 ~#
b100001100 x
b100001100 F$
b100001100 L$
b100010000 ?"
b100010000 0#
b100010000 B$
b100010000 ?#
b100010100 U"
b100010100 9#
b100010100 l#
b100010100 u#
b100011000 J"
b100011000 e#
b100011000 "$
b100011000 %$
1p
1j
#162
0p
0j
#163
b100100100 2"
b1001000 n$
b100011100 0"
b100100100 1"
b100100000 4"
b100100000 d"
b100100000 ~#
b100010000 x
b100010000 F$
b100010000 L$
b100010100 ?"
b100010100 0#
b100010100 B$
b100010100 ?#
b100011000 U"
b100011000 9#
b100011000 l#
b100011000 u#
b100011100 J"
b100011100 e#
b100011100 "$
b100011100 %$
1p
1j
#164
0p
0j
#165
b100101000 2"
b1001001 n$
b100100000 0"
b100101000 1"
b100100100 4"
b100100100 d"
b100100100 ~#
b100010100 x
b100010100 F$
b100010100 L$
b100011000 ?"
b100011000 0#
b100011000 B$
b100011000 ?#
b100011100 U"
b100011100 9#
b100011100 l#
b100011100 u#
b100100000 J"
b100100000 e#
b100100000 "$
b100100000 %$
1p
1j
#166
0p
0j
#167
b100101100 2"
b1001010 n$
b100100100 0"
b100101100 1"
b100101000 4"
b100101000 d"
b100101000 ~#
b100011000 x
b100011000 F$
b100011000 L$
b100011100 ?"
b100011100 0#
b100011100 B$
b100011100 ?#
b100100000 U"
b100100000 9#
b100100000 l#
b100100000 u#
b100100100 J"
b100100100 e#
b100100100 "$
b100100100 %$
1p
1j
#168
0p
0j
#169
b100110000 2"
b1001011 n$
b100101000 0"
b100110000 1"
b100101100 4"
b100101100 d"
b100101100 ~#
b100011100 x
b100011100 F$
b100011100 L$
b100100000 ?"
b100100000 0#
b100100000 B$
b100100000 ?#
b100100100 U"
b100100100 9#
b100100100 l#
b100100100 u#
b100101000 J"
b100101000 e#
b100101000 "$
b100101000 %$
1p
1j
#170
0p
0j
#171
b100110100 2"
b1001100 n$
b100101100 0"
b100110100 1"
b100110000 4"
b100110000 d"
b100110000 ~#
b100100000 x
b100100000 F$
b100100000 L$
b100100100 ?"
b100100100 0#
b100100100 B$
b100100100 ?#
b100101000 U"
b100101000 9#
b100101000 l#
b100101000 u#
b100101100 J"
b100101100 e#
b100101100 "$
b100101100 %$
1p
1j
#172
0p
0j
#173
b100111000 2"
b1001101 n$
b100110000 0"
b100111000 1"
b100110100 4"
b100110100 d"
b100110100 ~#
b100100100 x
b100100100 F$
b100100100 L$
b100101000 ?"
b100101000 0#
b100101000 B$
b100101000 ?#
b100101100 U"
b100101100 9#
b100101100 l#
b100101100 u#
b100110000 J"
b100110000 e#
b100110000 "$
b100110000 %$
1p
1j
#174
0p
0j
#175
b100111100 2"
b1001110 n$
b100110100 0"
b100111100 1"
b100111000 4"
b100111000 d"
b100111000 ~#
b100101000 x
b100101000 F$
b100101000 L$
b100101100 ?"
b100101100 0#
b100101100 B$
b100101100 ?#
b100110000 U"
b100110000 9#
b100110000 l#
b100110000 u#
b100110100 J"
b100110100 e#
b100110100 "$
b100110100 %$
1p
1j
#176
0p
0j
#177
b101000000 2"
b1001111 n$
b100111000 0"
b101000000 1"
b100111100 4"
b100111100 d"
b100111100 ~#
b100101100 x
b100101100 F$
b100101100 L$
b100110000 ?"
b100110000 0#
b100110000 B$
b100110000 ?#
b100110100 U"
b100110100 9#
b100110100 l#
b100110100 u#
b100111000 J"
b100111000 e#
b100111000 "$
b100111000 %$
1p
1j
#178
0p
0j
#179
b101000100 2"
b1010000 n$
b100111100 0"
b101000100 1"
b101000000 4"
b101000000 d"
b101000000 ~#
b100110000 x
b100110000 F$
b100110000 L$
b100110100 ?"
b100110100 0#
b100110100 B$
b100110100 ?#
b100111000 U"
b100111000 9#
b100111000 l#
b100111000 u#
b100111100 J"
b100111100 e#
b100111100 "$
b100111100 %$
1p
1j
#180
0p
0j
#181
b101001000 2"
b1010001 n$
b101000000 0"
b101001000 1"
b101000100 4"
b101000100 d"
b101000100 ~#
b100110100 x
b100110100 F$
b100110100 L$
b100111000 ?"
b100111000 0#
b100111000 B$
b100111000 ?#
b100111100 U"
b100111100 9#
b100111100 l#
b100111100 u#
b101000000 J"
b101000000 e#
b101000000 "$
b101000000 %$
1p
1j
#182
0p
0j
#183
b101001100 2"
b1010010 n$
b101000100 0"
b101001100 1"
b101001000 4"
b101001000 d"
b101001000 ~#
b100111000 x
b100111000 F$
b100111000 L$
b100111100 ?"
b100111100 0#
b100111100 B$
b100111100 ?#
b101000000 U"
b101000000 9#
b101000000 l#
b101000000 u#
b101000100 J"
b101000100 e#
b101000100 "$
b101000100 %$
1p
1j
#184
0p
0j
#185
b101010000 2"
b1010011 n$
b101001000 0"
b101010000 1"
b101001100 4"
b101001100 d"
b101001100 ~#
b100111100 x
b100111100 F$
b100111100 L$
b101000000 ?"
b101000000 0#
b101000000 B$
b101000000 ?#
b101000100 U"
b101000100 9#
b101000100 l#
b101000100 u#
b101001000 J"
b101001000 e#
b101001000 "$
b101001000 %$
1p
1j
#186
0p
0j
#187
b101010100 2"
b1010100 n$
b101001100 0"
b101010100 1"
b101010000 4"
b101010000 d"
b101010000 ~#
b101000000 x
b101000000 F$
b101000000 L$
b101000100 ?"
b101000100 0#
b101000100 B$
b101000100 ?#
b101001000 U"
b101001000 9#
b101001000 l#
b101001000 u#
b101001100 J"
b101001100 e#
b101001100 "$
b101001100 %$
1p
1j
#188
0p
0j
#189
b101011000 2"
b1010101 n$
b101010000 0"
b101011000 1"
b101010100 4"
b101010100 d"
b101010100 ~#
b101000100 x
b101000100 F$
b101000100 L$
b101001000 ?"
b101001000 0#
b101001000 B$
b101001000 ?#
b101001100 U"
b101001100 9#
b101001100 l#
b101001100 u#
b101010000 J"
b101010000 e#
b101010000 "$
b101010000 %$
1p
1j
#190
0p
0j
#191
b101011100 2"
b1010110 n$
b101010100 0"
b101011100 1"
b101011000 4"
b101011000 d"
b101011000 ~#
b101001000 x
b101001000 F$
b101001000 L$
b101001100 ?"
b101001100 0#
b101001100 B$
b101001100 ?#
b101010000 U"
b101010000 9#
b101010000 l#
b101010000 u#
b101010100 J"
b101010100 e#
b101010100 "$
b101010100 %$
1p
1j
#192
0p
0j
#193
b101100000 2"
b1010111 n$
b101011000 0"
b101100000 1"
b101011100 4"
b101011100 d"
b101011100 ~#
b101001100 x
b101001100 F$
b101001100 L$
b101010000 ?"
b101010000 0#
b101010000 B$
b101010000 ?#
b101010100 U"
b101010100 9#
b101010100 l#
b101010100 u#
b101011000 J"
b101011000 e#
b101011000 "$
b101011000 %$
1p
1j
#194
0p
0j
#195
b101100100 2"
b1011000 n$
b101011100 0"
b101100100 1"
b101100000 4"
b101100000 d"
b101100000 ~#
b101010000 x
b101010000 F$
b101010000 L$
b101010100 ?"
b101010100 0#
b101010100 B$
b101010100 ?#
b101011000 U"
b101011000 9#
b101011000 l#
b101011000 u#
b101011100 J"
b101011100 e#
b101011100 "$
b101011100 %$
1p
1j
#196
0p
0j
#197
b101101000 2"
b1011001 n$
b101100000 0"
b101101000 1"
b101100100 4"
b101100100 d"
b101100100 ~#
b101010100 x
b101010100 F$
b101010100 L$
b101011000 ?"
b101011000 0#
b101011000 B$
b101011000 ?#
b101011100 U"
b101011100 9#
b101011100 l#
b101011100 u#
b101100000 J"
b101100000 e#
b101100000 "$
b101100000 %$
1p
1j
#198
0p
0j
#199
b101101100 2"
b1011010 n$
b101100100 0"
b101101100 1"
b101101000 4"
b101101000 d"
b101101000 ~#
b101011000 x
b101011000 F$
b101011000 L$
b101011100 ?"
b101011100 0#
b101011100 B$
b101011100 ?#
b101100000 U"
b101100000 9#
b101100000 l#
b101100000 u#
b101100100 J"
b101100100 e#
b101100100 "$
b101100100 %$
1p
1j
#200
0p
0j
#201
b101110000 2"
b1011011 n$
b101101000 0"
b101110000 1"
b101101100 4"
b101101100 d"
b101101100 ~#
b101011100 x
b101011100 F$
b101011100 L$
b101100000 ?"
b101100000 0#
b101100000 B$
b101100000 ?#
b101100100 U"
b101100100 9#
b101100100 l#
b101100100 u#
b101101000 J"
b101101000 e#
b101101000 "$
b101101000 %$
1p
1j
#202
0p
0j
#203
b101110100 2"
b1011100 n$
b101101100 0"
b101110100 1"
b101110000 4"
b101110000 d"
b101110000 ~#
b101100000 x
b101100000 F$
b101100000 L$
b101100100 ?"
b101100100 0#
b101100100 B$
b101100100 ?#
b101101000 U"
b101101000 9#
b101101000 l#
b101101000 u#
b101101100 J"
b101101100 e#
b101101100 "$
b101101100 %$
1p
1j
#204
0p
0j
#205
b101111000 2"
b1011101 n$
b101110000 0"
b101111000 1"
b101110100 4"
b101110100 d"
b101110100 ~#
b101100100 x
b101100100 F$
b101100100 L$
b101101000 ?"
b101101000 0#
b101101000 B$
b101101000 ?#
b101101100 U"
b101101100 9#
b101101100 l#
b101101100 u#
b101110000 J"
b101110000 e#
b101110000 "$
b101110000 %$
1p
1j
#206
0p
0j
#207
b101111100 2"
b1011110 n$
b101110100 0"
b101111100 1"
b101111000 4"
b101111000 d"
b101111000 ~#
b101101000 x
b101101000 F$
b101101000 L$
b101101100 ?"
b101101100 0#
b101101100 B$
b101101100 ?#
b101110000 U"
b101110000 9#
b101110000 l#
b101110000 u#
b101110100 J"
b101110100 e#
b101110100 "$
b101110100 %$
1p
1j
#208
0p
0j
#209
b110000000 2"
b1011111 n$
b101111000 0"
b110000000 1"
b101111100 4"
b101111100 d"
b101111100 ~#
b101101100 x
b101101100 F$
b101101100 L$
b101110000 ?"
b101110000 0#
b101110000 B$
b101110000 ?#
b101110100 U"
b101110100 9#
b101110100 l#
b101110100 u#
b101111000 J"
b101111000 e#
b101111000 "$
b101111000 %$
1p
1j
#210
0p
0j
#211
b110000100 2"
b1100000 n$
b101111100 0"
b110000100 1"
b110000000 4"
b110000000 d"
b110000000 ~#
b101110000 x
b101110000 F$
b101110000 L$
b101110100 ?"
b101110100 0#
b101110100 B$
b101110100 ?#
b101111000 U"
b101111000 9#
b101111000 l#
b101111000 u#
b101111100 J"
b101111100 e#
b101111100 "$
b101111100 %$
1p
1j
#212
0p
0j
#213
b110001000 2"
b1100001 n$
b110000000 0"
b110001000 1"
b110000100 4"
b110000100 d"
b110000100 ~#
b101110100 x
b101110100 F$
b101110100 L$
b101111000 ?"
b101111000 0#
b101111000 B$
b101111000 ?#
b101111100 U"
b101111100 9#
b101111100 l#
b101111100 u#
b110000000 J"
b110000000 e#
b110000000 "$
b110000000 %$
1p
1j
#214
0p
0j
#215
b110001100 2"
b1100010 n$
b110000100 0"
b110001100 1"
b110001000 4"
b110001000 d"
b110001000 ~#
b101111000 x
b101111000 F$
b101111000 L$
b101111100 ?"
b101111100 0#
b101111100 B$
b101111100 ?#
b110000000 U"
b110000000 9#
b110000000 l#
b110000000 u#
b110000100 J"
b110000100 e#
b110000100 "$
b110000100 %$
1p
1j
#216
0p
0j
#217
b110010000 2"
b1100011 n$
b110001000 0"
b110010000 1"
b110001100 4"
b110001100 d"
b110001100 ~#
b101111100 x
b101111100 F$
b101111100 L$
b110000000 ?"
b110000000 0#
b110000000 B$
b110000000 ?#
b110000100 U"
b110000100 9#
b110000100 l#
b110000100 u#
b110001000 J"
b110001000 e#
b110001000 "$
b110001000 %$
1p
1j
#218
0p
0j
#219
b110010100 2"
b1100100 n$
b110001100 0"
b110010100 1"
b110010000 4"
b110010000 d"
b110010000 ~#
b110000000 x
b110000000 F$
b110000000 L$
b110000100 ?"
b110000100 0#
b110000100 B$
b110000100 ?#
b110001000 U"
b110001000 9#
b110001000 l#
b110001000 u#
b110001100 J"
b110001100 e#
b110001100 "$
b110001100 %$
1p
1j
#220
0p
0j
