<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch/rft] arm_nandwrite()
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-August/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch/rft%5D%20arm_nandwrite%28%29&In-Reply-To=%3C200908310006.22950.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="010253.html">
   <LINK REL="Next"  HREF="010250.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch/rft] arm_nandwrite()</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch/rft%5D%20arm_nandwrite%28%29&In-Reply-To=%3C200908310006.22950.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch/rft] arm_nandwrite()">david-b at pacbell.net
       </A><BR>
    <I>Mon Aug 31 09:06:22 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="010253.html">[Openocd-development] [Fwd: tcl questions.]
</A></li>
        <LI>Next message: <A HREF="010250.html">[Openocd-development] AT91SAM9G20-EK.cfg
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10248">[ date ]</a>
              <a href="thread.html#10248">[ thread ]</a>
              <a href="subject.html#10248">[ subject ]</a>
              <a href="author.html#10248">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Abstract the orion_nand_fast_block_write() routine into a separate
routine -- arm_nandwrite() -- so that other ARM cores can reuse it.

Have davinci_nand do so.  This is faster than byte-at-a-time ops by
a factor of three (!), even with the slowish interactions to support
hardware ECC (1-bit flavor in that test); they could be done more
efficiently by on-chip code.  There are also ways the overhead for
the block write code itself can be shrunk too.

NOTE that until there's a generic &quot;ARM algorithm&quot; structure, this
can't be made to work on ARMv6 (like ARM1136: OMAP24xx, i.MX31, c100)
or ARMv7 (like Cortex-A8: OMAP3, i.MX51) cores ... the downloaded code
itself would work just fine there.

NOT FOR MERGE yet.  Needs more testing, including verification of
the written data.
---
 src/flash/Makefile.am    |    2 
 src/flash/arm_nandio.c   |  130 +++++++++++++++++++++++++++++++++++++++++++++
 src/flash/arm_nandio.h   |   25 ++++++++
 src/flash/davinci_nand.c |   23 +++++++
 src/flash/nand.h         |    1 
 src/flash/orion_nand.c   |   81 +++-------------------------
 6 files changed, 189 insertions(+), 73 deletions(-)

--- a/src/flash/Makefile.am
+++ b/src/flash/Makefile.am
@@ -6,6 +6,7 @@ AM_CPPFLAGS = \
 METASOURCES = AUTO
 noinst_LTLIBRARIES = libflash.la
 libflash_la_SOURCES = \
+	arm_nandio.c \
 	flash.c \
 	lpc2000.c \
 	cfi.c \
@@ -38,6 +39,7 @@ libflash_la_SOURCES = \
 	avrf.c
 
 noinst_HEADERS = \
+	arm_nandio.h \
 	flash.h \
 	lpc2000.h \
 	cfi.h \
--- /dev/null
+++ b/src/flash/arm_nandio.c
@@ -0,0 +1,130 @@
+/*
+ * Copyright (C) 2009 by Marvell Semiconductors, Inc.
+ * Written by Nicolas Pitre &lt;nico at marvell.com&gt;
+ *
+ * Copyright (C) 2009 by David Brownell
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the
+ * Free Software Foundation, Inc.,
+ * 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.
+ */
+
+#ifdef HAVE_CONFIG_H
+#include &quot;config.h&quot;
+#endif
+
+#include &quot;arm_nandio.h&quot;
+#include &quot;armv4_5.h&quot;
+
+
+/*
+ * ARM-specific bulk write from buffer to address of 8-bit wide NAND.
+ * For now this only supports ARMv4 and ARMv5 cores.
+ *
+ * Enhancements to target_run_algorithm() could enable:
+ *   - ARMv6 and ARMv7 cores in ARM mode
+ *   - shrink overhead: use ARMv5+ BKPT to exit, not HW breakpoints
+ *
+ * Different code fragments could handle:
+ *   - shrink overhead: r0 hard-wired (literal in the code)
+ *   - shrink overhead: r1 computed at runtime (pc + offset)
+ *   - Thumb2 cores like Cortex-M (needs different byteswapping)
+ *   - 16-bit wide data (needs different setup too)
+ *
+ * REVISIT can also do the same for bulk *read*
+ */
+int arm_nandwrite(struct arm_nand_data *nand, uint8_t *data, int size)
+{
+	target_t		*target = nand-&gt;target;
+	armv4_5_algorithm_t	algo;
+	reg_param_t		reg_params[3];
+	uint32_t		target_buf;
+	int			retval;
+
+	/* Inputs:
+	 *  r0	NAND data address (byte wide)
+	 *  r1	buffer address
+	 *  r2	buffer length
+	 */
+	static const uint32_t code[] = {
+		0xe4d13001,	/* s: ldrb  r3, [r1], #1 */
+		0xe5c03000,	/*    strb  r3, [r0]     */
+		0xe2522001,	/*    subs  r2, r2, #1   */
+		0x1afffffb,	/*    bne   s            */
+
+		/* exit: HW breakpoint goes here; v5+ could use SW (BKPT) */
+		0xeafffffe,	/* e: b	    e            */
+	};
+
+	if (!nand-&gt;copy_area) {
+		uint8_t		code_buf[sizeof(code)];
+		unsigned	i;
+
+		/* make sure we have a working area */
+		if (target_alloc_working_area(target,
+				sizeof(code) + nand-&gt;chunk_size,
+				&amp;nand-&gt;copy_area) != ERROR_OK) {
+			LOG_DEBUG(&quot;%s: no %lu byte buffer&quot;,
+					__FUNCTION__,
+					sizeof(code) + nand-&gt;chunk_size);
+			return ERROR_NAND_NO_BUFFER;
+		}
+
+		/* copy target instructions to target endianness */
+		for (i = 0; i &lt; sizeof(code) / 4; i++)
+			target_buffer_set_u32(target, code_buf + i * 4, code[i]);
+
+		/* write code to working area */
+                retval = target_write_memory(target,
+					nand-&gt;copy_area-&gt;address,
+					4, sizeof(code) / 4, code_buf);
+		if (retval != ERROR_OK)
+			return retval;
+	}
+
+	/* copy data to work area */
+	target_buf = nand-&gt;copy_area-&gt;address + sizeof(code);
+	retval = target_bulk_write_memory(target, target_buf, size / 4, data);
+	if (retval == ERROR_OK &amp;&amp; (size &amp; 3) != 0)
+		retval = target_write_memory(target,
+				target_buf + (size &amp; ~3),
+				1, size &amp; 3, data + (size &amp; ~3));
+	if (retval != ERROR_OK)
+		return retval;
+
+	algo.common_magic = ARMV4_5_COMMON_MAGIC;
+	algo.core_mode = ARMV4_5_MODE_SVC;
+	algo.core_state = ARMV4_5_STATE_ARM;
+
+	init_reg_param(&amp;reg_params[0], &quot;r0&quot;, 32, PARAM_IN);
+	init_reg_param(&amp;reg_params[1], &quot;r1&quot;, 32, PARAM_IN);
+	init_reg_param(&amp;reg_params[2], &quot;r2&quot;, 32, PARAM_IN);
+
+	buf_set_u32(reg_params[0].value, 0, 32, nand-&gt;data);
+	buf_set_u32(reg_params[1].value, 0, 32, target_buf);
+	buf_set_u32(reg_params[2].value, 0, 32, size);
+
+	/* write data from work area to NAND chip */
+	retval = target_run_algorithm(target, 0, NULL, 3, reg_params,
+			nand-&gt;copy_area-&gt;address,
+			nand-&gt;copy_area-&gt;address + sizeof(code) - 4,
+			1000, &amp;algo);
+	if (retval != ERROR_OK)
+		LOG_ERROR(&quot;error executing hosted NAND write&quot;);
+
+	destroy_reg_param(&amp;reg_params[0]);
+	destroy_reg_param(&amp;reg_params[1]);
+	destroy_reg_param(&amp;reg_params[2]);
+	return retval;
+}
--- /dev/null
+++ b/src/flash/arm_nandio.h
@@ -0,0 +1,25 @@
+#ifndef __ARM_NANDIO_H
+#define  __ARM_NANDIO_H
+
+#include &quot;nand.h&quot;
+#include &quot;binarybuffer.h&quot;
+
+struct arm_nand_data {
+	/* target is proxy for some ARM core */
+	struct target_s		*target;
+
+	/* copy_area holds write-to-NAND loop and data to write */
+	struct working_area_s	*copy_area;
+
+	/* chunk_size == page or ECC unit */
+	unsigned		chunk_size;
+
+	/* data == where to write the data */
+	uint32_t		data;
+
+	/* currently implicit:  data width == 8 bits (not 16) */
+};
+
+int arm_nandwrite(struct arm_nand_data *nand, uint8_t *data, int size);
+
+#endif  /* __ARM_NANDIO_H */
--- a/src/flash/davinci_nand.c
+++ b/src/flash/davinci_nand.c
@@ -28,7 +28,7 @@
 #include &quot;config.h&quot;
 #endif
 
-#include &quot;nand.h&quot;
+#include &quot;arm_nandio.h&quot;
 
 
 enum ecc {
@@ -51,6 +51,9 @@ struct davinci_nand {
 	uint32_t		cmd;		/* with CLE */
 	uint32_t		addr;		/* with ALE */
 
+	/* write acceleration */
+	struct arm_nand_data	io;
+
 	/* page i/o for the relevant flavor of hardware ECC */
 	int (*read_page)(struct nand_device_s *nand, uint32_t page,
 			uint8_t *data, uint32_t data_size, uint8_t *oob, uint32_t oob_size);
@@ -181,7 +184,7 @@ static int davinci_read_data(struct nand
 	return ERROR_OK;
 }
 
-/* REVISIT a bit of native code should let block I/O be MUCH faster */
+/* REVISIT a bit of native code should let block reads be MUCH faster */
 
 static int davinci_read_block_data(struct nand_device_s *nand,
 		uint8_t *data, int data_size)
@@ -223,10 +226,17 @@ static int davinci_write_block_data(stru
 	target_t *target = info-&gt;target;
 	uint32_t nfdata = info-&gt;data;
 	uint32_t tmp;
+	int status;
 
 	if (!halted(target, &quot;write_block&quot;))
 		return ERROR_NAND_OPERATION_FAILED;
 
+	/* try the fast way first */
+	status = arm_nandwrite(&amp;info-&gt;io, data, data_size);
+	if (status != ERROR_NAND_NO_BUFFER)
+		return status;
+
+	/* else do it slowly */
 	while (data_size &gt;= 4) {
 		tmp = le_to_h_u32(data);
 		target_write_u32(target, nfdata, tmp);
@@ -285,6 +295,12 @@ static int davinci_write_page(struct nan
 		memset(oob, 0x0ff, oob_size);
 	}
 
+	/* REVISIT avoid wasting SRAM:  unless nand-&gt;use_raw is set,
+	 * use 512 byte chunks.  Read side support will often want
+	 * to include oob_size ...
+	 */
+	info-&gt;io.chunk_size = nand-&gt;page_size;
+
 	status = info-&gt;write_page(nand, page, data, data_size, oob, oob_size);
 	free(ooballoc);
 	return status;
@@ -700,6 +716,9 @@ static int davinci_nand_device_command(s
 
 	nand-&gt;controller_priv = info;
 
+	info-&gt;io.target = target;
+	info-&gt;io.data = info-&gt;data;
+
 	/* NOTE:  for now we don't do any error correction on read.
 	 * Nothing else in OpenOCD currently corrects read errors,
 	 * and in any case it's *writing* that we care most about.
--- a/src/flash/nand.h
+++ b/src/flash/nand.h
@@ -223,5 +223,6 @@ extern int nand_init(struct command_cont
 #define		ERROR_NAND_OPERATION_NOT_SUPPORTED	(-1103)
 #define		ERROR_NAND_DEVICE_NOT_PROBED	(-1104)
 #define		ERROR_NAND_ERROR_CORRECTION_FAILED	(-1105)
+#define		ERROR_NAND_NO_BUFFER			(-1106)
 
 #endif /* NAND_H */
--- a/src/flash/orion_nand.c
+++ b/src/flash/orion_nand.c
@@ -26,15 +26,15 @@
 #include &quot;config.h&quot;
 #endif
 
-#include &quot;nand.h&quot;
+#include &quot;arm_nandio.h&quot;
 #include &quot;armv4_5.h&quot;
-#include &quot;binarybuffer.h&quot;
 
 
 typedef struct orion_nand_controller_s
 {
 	struct target_s	*target;
-	working_area_t *copy_area;
+
+	struct arm_nand_data	io;
 
 	uint32_t		cmd;
 	uint32_t		addr;
@@ -99,78 +99,14 @@ static int orion_nand_slow_block_write(s
 static int orion_nand_fast_block_write(struct nand_device_s *device, uint8_t *data, int size)
 {
 	orion_nand_controller_t *hw = device-&gt;controller_priv;
-	target_t *target = hw-&gt;target;
-	armv4_5_algorithm_t algo;
-	reg_param_t reg_params[3];
-	uint32_t target_buf;
 	int retval;
 
-	static const uint32_t code[] = {
-		0xe4d13001,	/* ldrb	r3, [r1], #1	*/
-		0xe5c03000,	/* strb	r3, [r0]	*/
-		0xe2522001,	/* subs	r2, r2, #1	*/
-		0x1afffffb,	/* bne	0		*/
-		0xeafffffe,	/* b	.		*/
-	};
-	int code_size = sizeof(code);
-
-	if (!hw-&gt;copy_area) {
-		uint8_t code_buf[code_size];
-		int i;
-
-		/* make sure we have a working area */
-		if (target_alloc_working_area(target,
-					      code_size + device-&gt;page_size,
-					      &amp;hw-&gt;copy_area) != ERROR_OK)
-		{
-			return orion_nand_slow_block_write(device, data, size);
-		}
-
-		/* copy target instructions to target endianness */
-		for (i = 0; i &lt; code_size/4; i++)
-			target_buffer_set_u32(target, code_buf + i*4, code[i]);
-
-		/* write code to working area */
-                retval = target_write_memory(target,
-					hw-&gt;copy_area-&gt;address,
-					4, code_size/4, code_buf);
-		if (retval != ERROR_OK)
-			return retval;
-	}
-
-	/* copy data to target's memory */
-	target_buf = hw-&gt;copy_area-&gt;address + code_size;
-	retval = target_bulk_write_memory(target, target_buf, size/4, data);
-	if (retval == ERROR_OK &amp;&amp; size &amp; 3) {
-		retval = target_write_memory(target,
-					target_buf + (size &amp; ~3),
-					1, size &amp; 3, data + (size &amp; ~3));
-	}
-	if (retval != ERROR_OK)
-		return retval;
-
-	algo.common_magic = ARMV4_5_COMMON_MAGIC;
-	algo.core_mode = ARMV4_5_MODE_SVC;
-	algo.core_state = ARMV4_5_STATE_ARM;
-
-	init_reg_param(&amp;reg_params[0], &quot;r0&quot;, 32, PARAM_IN);
-	init_reg_param(&amp;reg_params[1], &quot;r1&quot;, 32, PARAM_IN);
-	init_reg_param(&amp;reg_params[2], &quot;r2&quot;, 32, PARAM_IN);
-
-	buf_set_u32(reg_params[0].value, 0, 32, hw-&gt;data);
-	buf_set_u32(reg_params[1].value, 0, 32, target_buf);
-	buf_set_u32(reg_params[2].value, 0, 32, size);
+	hw-&gt;io.chunk_size = device-&gt;page_size;
 
-	retval = target_run_algorithm(target, 0, NULL, 3, reg_params,
-					hw-&gt;copy_area-&gt;address,
-					hw-&gt;copy_area-&gt;address + code_size - 4,
-					1000, &amp;algo);
-	if (retval != ERROR_OK)
-		LOG_ERROR(&quot;error executing hosted NAND write&quot;);
+	retval = arm_nandwrite(&amp;hw-&gt;io, data, size);
+	if (retval == ERROR_NAND_NO_BUFFER)
+		retval = orion_nand_slow_block_write(device, data, size);
 
-	destroy_reg_param(&amp;reg_params[0]);
-	destroy_reg_param(&amp;reg_params[1]);
-	destroy_reg_param(&amp;reg_params[2]);
 	return retval;
 }
 
@@ -224,6 +160,9 @@ int orion_nand_device_command(struct com
 	hw-&gt;cmd = base + (1 &lt;&lt; cle);
 	hw-&gt;addr = base + (1 &lt;&lt; ale);
 
+	hw-&gt;io.target = hw-&gt;target;
+	hw-&gt;io.data = hw-&gt;data;
+
 	return ERROR_OK;
 }
 


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="010253.html">[Openocd-development] [Fwd: tcl questions.]
</A></li>
	<LI>Next message: <A HREF="010250.html">[Openocd-development] AT91SAM9G20-EK.cfg
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10248">[ date ]</a>
              <a href="thread.html#10248">[ thread ]</a>
              <a href="subject.html#10248">[ subject ]</a>
              <a href="author.html#10248">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
