HDL language for the peripheral (top level) design unit user_logic is vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores/MyPits.prj
Compiling vhdl file
"C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/vh
dl/user_logic.vhd" in Library MyPits_v1_00_a.
ERROR:HDLParsers:3317 -
   "C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl
   /vhdl/user_logic.vhd" Line 57.  Library proc_common_v3_00_a cannot be found.
ERROR:HDLParsers:3013 -
   "C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl
   /vhdl/user_logic.vhd" Line 58. Library proc_common_v3_00_a is not declared.
WARNING:HDLParsers:3481 - Library MyPits_v1_00_a has no units. Did not save
   reference file "xst/mypits_v1_00_a/hdllib.ref" for it.
ERROR:EDK:2121 - Parse Errors encountered in HDL source
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores\MyPits.prj : 13
Parsing XST project file successfully ...
Analyzing HDL source files ...
WARNING:EDK:1302 - Failed to infer sub library pit_v1_00_a HDL file
   C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/
   vhdl/user_logic.vhd from reference repositories!
   Either add more reference repositories or import this sub library file along
   with the peripheral ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
WARNING:EDK:1302 - Failed to infer sub library pit_v1_00_a HDL file
   C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/
   vhdl/user_logic.vhd from reference repositories!
   Either add more reference repositories or import this sub library file along
   with the peripheral ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
WARNING:EDK:1302 - Failed to infer sub library pit_v1_00_a HDL file
   C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/
   vhdl/user_logic.vhd from reference repositories!
   Either add more reference repositories or import this sub library file along
   with the peripheral ...
INFO:EDK:834 - Copy sub library pit_v1_00_a vhdl file user_logic.vhd along with
   peripheral importing ...
WARNING:EDK:1302 - Failed to infer sub library pit_v1_00_a HDL file
   C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/
   vhdl/pit.vhd from reference repositories!
   Either add more reference repositories or import this sub library file along
   with the peripheral ...
INFO:EDK:834 - Copy sub library pit_v1_00_a vhdl file pit.vhd along with
   peripheral importing ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit pit is vhdl ...
WARNING:EDK:2221 - Project file
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores/MyPits.prj already exists, will be overwrite and removed
   afterward ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores/MyPits.prj
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/vh
dl/user_logic.vhd" in Library pit_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/vh
dl/pit.vhd" in Library pit_v1_00_a.
Entity <pit> compiled.
Entity <pit> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
ERROR:EDK - Could not find top level entity MyPits
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores\MyPits.prj : 13
HDL language for the peripheral (top level) design unit pit is vhdl ...
WARNING:EDK:2221 - Project file
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores/MyPits.prj already exists, will be overwrite and removed
   afterward ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores/MyPits.prj
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/vh
dl/user_logic.vhd" in Library pit_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/vh
dl/pit.vhd" in Library pit_v1_00_a.
Entity <pit> compiled.
Entity <pit> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
ERROR:EDK - Could not find top level entity MyPits
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores\MyPits.prj : 13
Parsing XST project file successfully ...
Analyzing HDL source files ...
WARNING:EDK:1302 - Failed to infer sub library pit_v1_00_a HDL file
   C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/
   vhdl/user_logic.vhd from reference repositories!
   Either add more reference repositories or import this sub library file along
   with the peripheral ...
Parsing XST project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit pit is vhdl ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores/pit.prj
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/vh
dl/user_logic.vhd" in Library pit_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/vh
dl/pit.vhd" in Library pit_v1_00_a.
Entity <pit> compiled.
Entity <pit> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = pit
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores\pit.prj : 13
ERROR:EDK:2091 - PORT:_ARREADY - MASTER AXI input port is not defined in the HDL
   source
ERROR:EDK:2091 - PORT:_AWREADY - MASTER AXI input port is not defined in the HDL
   source
ERROR:EDK:2091 - PORT:_BVALID - MASTER AXI input port is not defined in the HDL
   source
ERROR:EDK:2091 - PORT:_RDATA - MASTER AXI input port is not defined in the HDL
   source
ERROR:EDK:2091 - PORT:_RVALID - MASTER AXI input port is not defined in the HDL
   source
ERROR:EDK:2091 - PORT:_WREADY - MASTER AXI input port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_ARADDR - MASTER AXI output port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_ARPROT - MASTER AXI output port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_ARVALID - MASTER AXI output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:_AWADDR - MASTER AXI output port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_AWPROT - MASTER AXI output port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_AWVALID - MASTER AXI output port is not defined in the
   HDL source
ERROR:EDK:2092 - PORT:_BREADY - MASTER AXI output port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_RREADY - MASTER AXI output port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_WDATA - MASTER AXI output port is not defined in the HDL
   source
ERROR:EDK:2092 - PORT:_WVALID - MASTER AXI output port is not defined in the HDL
   source
WARNING:EDK:3735 - No reset port named M_AXI_ARESETN or global ARESETN port
   found; the user may either associate some ARESETN port (only if active-low)
   using 'BUS=M_AXI' in the MPD or manually connect the reset port(s) when
   instantiating the core   
WARNING:EDK:3734 - No clock port named M_AXI_ACLK or global ACLK port found; the
   user may either associate some ACLK port using 'BUS=M_AXI' in the MPD or
   manually connect the clock port(s) when instantiating the core   
INFO:EDK:1470 - Get attribute value INTERRUPT from previous MPD file.
INFO:EDK:1470 - Get attribute value LEVEL_HIGH from previous MPD file.
INFO:EDK:1631 - Infer bus clock [S_AXI_ACLK] for bus interface M_AXI ...
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
INFO:EDK:1470 - Get attribute value S_AXI from previous MPD file.
ERROR:EDK:1987 - No port was associated to bus connector _AWADDR!
ERROR:EDK:1987 - No port was associated to bus connector _AWPROT!
ERROR:EDK:1987 - No port was associated to bus connector _AWVALID!
ERROR:EDK:1987 - No port was associated to bus connector _AWADDR!
ERROR:EDK:1987 - No port was associated to bus connector _AWADDR!
ERROR:EDK:1987 - No port was associated to bus connector _AWPROT!
ERROR:EDK:1987 - No port was associated to bus connector _AWPROT!
ERROR:EDK:4009 - BUS-INTF check invalid subtype:
WARNING:EDK:3735 - No reset port named M_AXI_ARESETN or global ARESETN port
   found; the user may either associate some ARESETN port (only if active-low)
   using 'BUS=M_AXI' in the MPD or manually connect the reset port(s) when
   instantiating the core   
WARNING:EDK:3734 - No clock port named M_AXI_ACLK or global ACLK port found; the
   user may either associate some ACLK port using 'BUS=M_AXI' in the MPD or
   manually connect the clock port(s) when instantiating the core   
INFO:EDK:1470 - Get attribute value INTERRUPT from previous MPD file.
INFO:EDK:1470 - Get attribute value LEVEL_HIGH from previous MPD file.
INFO:EDK:1631 - Infer bus clock [S_AXI_ACLK] for bus interface S_AXI ...
INFO:EDK:1470 - Get attribute value INTERRUPT from previous MPD file.
INFO:EDK:1470 - Get attribute value LEVEL_HIGH from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value 0x100 from previous MPD file.
INFO:EDK:1470 - Get attribute value INTERRUPT from previous MPD file.
INFO:EDK:1470 - Get attribute value LEVEL_HIGH from previous MPD file.
ERROR:EDK:4009 - BUS-INTF check invalid subtype:
ERROR:EDK:3745 - UNKNOWN Bus Subtype found 
WARNING:EDK:3735 - No reset port named M_AXI_ARESETN or global ARESETN port
   found; the user may either associate some ARESETN port (only if active-low)
   using 'BUS=M_AXI' in the MPD or manually connect the reset port(s) when
   instantiating the core   
WARNING:EDK:3734 - No clock port named M_AXI_ACLK or global ACLK port found; the
   user may either associate some ACLK port using 'BUS=M_AXI' in the MPD or
   manually connect the clock port(s) when instantiating the core   
HDL language for the peripheral (top level) design unit pit is vhdl ...
WARNING:EDK:2221 - Project file
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores/pit.prj already exists, will be overwrite and removed
   afterward ...
INFO:EDK:3391 - Create temporary xst project file:
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores/pit.prj
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/address_decoder.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/slave_attachment.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <slave_attachment> compiled.
Entity <slave_attachment> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_lite_ipif_v1_01_a/
hdl/vhdl/axi_lite_ipif.vhd" in Library axi_lite_ipif_v1_01_a.
Entity <axi_lite_ipif> compiled.
Entity <axi_lite_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/vh
dl/user_logic.vhd" in Library pit_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Users/superman/Desktop/lab2RDWkSp/L2DR_hw_platform/pcores/pit_v1_00_a/hdl/vh
dl/pit.vhd" in Library pit_v1_00_a.
Entity <pit> compiled.
Entity <pit> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = pit
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3590 - Unable to delete temporary project file
   C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyPr
   ocessorIPLib\pcores\pit.prj : 13
INFO:EDK:1470 - Get attribute value INTERRUPT from previous MPD file.
INFO:EDK:1470 - Get attribute value LEVEL_HIGH from previous MPD file.
INFO:EDK:1631 - Infer bus clock [S_AXI_ACLK] for bus interface S_AXI ...
INFO:EDK:1470 - Get attribute value INTERRUPT from previous MPD file.
INFO:EDK:1470 - Get attribute value LEVEL_HIGH from previous MPD file.
INFO:EDK:1470 - Get attribute value INTERRUPT from previous MPD file.
INFO:EDK:1470 - Get attribute value LEVEL_HIGH from previous MPD file.
INFO:EDK:1470 - Get attribute value INTERRUPT from previous MPD file.
INFO:EDK:1470 - Get attribute value LEVEL_HIGH from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value CONSTANT from previous MPD file.
INFO:EDK:1470 - Get attribute value 0x100 from previous MPD file.
Copying file user_logic.vhd to
C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyProce
ssorIPLib\pcores/pit_v1_00_a/hdl/vhdl/ ...
Copying file pit.vhd to
C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyProce
ssorIPLib\pcores/pit_v1_00_a/hdl/vhdl/ ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under
C:\Users\superman\Desktop\lab2RDWkSp\L2DR_hw_platform\pcores\pit_v1_00_a\MyProce
ssorIPLib\pcores\pit_v1_00_a.

Summary:

  Logical library     : pit_v1_00_a
  Version             : 1.00.a
  Bus interface(s)    : S_AXI4LITE 

The following sub-directories will be created:

  - pit_v1_00_a\data
  - pit_v1_00_a\hdl
  - pit_v1_00_a\hdl\verilog
  - pit_v1_00_a\hdl\vhdl


The following HDL source files will be copied into the pit_v1_00_a\hdl\vhdl
directory:

  - user_logic.vhd
  - pit.vhd

The following files will be created under the pit_v1_00_a\data directory:

  - pit_v2_1_0.mpd
  - pit_v2_1_0.pao


