INFO: [VRFC 10-2263] Analyzing Verilog file "F:/shudian/adder/selector/selector.srcs/sim_1/new/selector_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector_tb
