Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 13 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1


WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 13 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: otg_reset, CONNECTOR: _otg_reset - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 33 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TID - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TID - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "zynqconfig_do" line 34
processing_system7_0 (processing_system7) - MHS file editing for Zynq related parameters is not allowed. Please use Zynq tab in XPS for PS configuration.
 Value of parameter C_FCLK_CLK0_FREQ (100000000) in MHS conflicts with the setting in Zynq tab. Value of C_FCLK_CLK0_FREQ should be 102000000  

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 13 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1


WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 13 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: otg_reset, CONNECTOR: _otg_reset - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 33 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TID - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TID - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "zynqconfig_do" line 34
processing_system7_0 (processing_system7) - MHS file editing for Zynq related parameters is not allowed. Please use Zynq tab in XPS for PS configuration.
 Value of parameter C_FCLK_CLK0_FREQ (100000000) in MHS conflicts with the setting in Zynq tab. Value of C_FCLK_CLK0_FREQ should be 102000000  
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x75c20000-0x75c2ffff) axi_perf_mon_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 13 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x75c20000-0x75c2ffff) axi_perf_mon_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1


WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 14 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TID - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TID - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "zynqconfig_do" line 34
processing_system7_0 (processing_system7) - MHS file editing for Zynq related parameters is not allowed. Please use Zynq tab in XPS for PS configuration.
 Value of parameter C_FCLK_CLK0_FREQ (100000000) in MHS conflicts with the setting in Zynq tab. Value of C_FCLK_CLK0_FREQ should be 102000000  

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 13 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x75c20000-0x75c2ffff) axi_perf_mon_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1


WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 14 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TID - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TID - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "zynqconfig_do" line 34
processing_system7_0 (processing_system7) - MHS file editing for Zynq related parameters is not allowed. Please use Zynq tab in XPS for PS configuration.
 Value of parameter C_FCLK_CLK0_FREQ (100000000) in MHS conflicts with the setting in Zynq tab. Value of C_FCLK_CLK0_FREQ should be 102000000  
Writing filter settings....
Done writing filter settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/etc/system.filters
Done writing Tab View settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 290 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 13 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43010000-0x43010fff) cam_mem_0	axi_interconnect_1
  (0x43011000-0x43011fff) cam_mem_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) sobel_filter_top_0	axi_interconnect_1

Checking platform address map ...
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 13 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: otg_reset, CONNECTOR: _otg_reset - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 33 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TID - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TID - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "zynqconfig_do" line 34
processing_system7_0 (processing_system7) - MHS file editing for Zynq related parameters is not allowed. Please use Zynq tab in XPS for PS configuration.
 Value of parameter C_FCLK_CLK0_FREQ (100000000) in MHS conflicts with the setting in Zynq tab. Value of C_FCLK_CLK0_FREQ should be 102000000  
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
Generated Addresses Successfully

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 13 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 13 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: otg_reset, CONNECTOR: _otg_reset - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 33 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TID - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TID - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "zynqconfig_do" line 34
processing_system7_0 (processing_system7) - MHS file editing for Zynq related parameters is not allowed. Please use Zynq tab in XPS for PS configuration.
 Value of parameter C_FCLK_CLK0_FREQ (100000000) in MHS conflicts with the setting in Zynq tab. Value of C_FCLK_CLK0_FREQ should be 102000000  

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 13 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 13 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 4 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: otg_reset, CONNECTOR: _otg_reset - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 33 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TID - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 71 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TID - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_0_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_0_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...
ERROR:EDK:4061 - INSTANCE: axi_iic_0, PARAMETER: C_S_AXI_ACLK_FREQ_HZ - Given value (100000000) is incorrect. The expected value is 102000000. Please update the value in MHS - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 208 
Writing filter settings....
Done writing filter settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/etc/system.filters
Done writing Tab View settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x75c20000-0x75c2ffff) axi_perf_mon_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x75c20000-0x75c2ffff) axi_perf_mon_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x75c20000-0x75c2ffff) axi_perf_mon_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 236 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 304 
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x75c20000-0x75c2ffff) axi_perf_mon_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Generated Addresses Successfully
WARNING:EDK:2137 - Peripheral axi_i2s_adi_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 290 
ERROR:EDK:4056 - INST:axi_perf_mon_0_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff and INST:axi_perf_mon_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff - address space overlap!
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_perf_mon_0_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff and INST:axi_perf_mon_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff - address space overlap!
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1_0	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_1	axi_interconnect_1
  (0x43040000-0x4304ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x72800000-0x7280ffff) axi_perf_mon_0_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x75c20000-0x75c2ffff) axi_perf_mon_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/etc/system.filters
Done writing Tab View settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/etc/system.filters
Done writing Tab View settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/system.mhs line 290 
ERROR:EDK:4056 - INST:axi_perf_mon_0_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff and INST:axi_perf_mon_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff - address space overlap!
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_perf_mon_0_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff and INST:axi_perf_mon_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff - address space overlap!
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
Writing filter settings....
Done writing filter settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/etc/system.filters
Done writing Tab View settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v5.080715_SMACD15/zynq_workspace/3IP_BB/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

ERROR:EDK:4056 - INST:axi_perf_mon_0_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff and INST:axi_perf_mon_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff - address space overlap!
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_perf_mon_0_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff and INST:axi_perf_mon_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff - address space overlap!
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_perf_mon_0_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff and INST:axi_perf_mon_0 BASEADDR-HIGHADDR:0x75c20000-0x75c2ffff - address space overlap!
ERROR:EDK:4056 - INST:sobel_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff and INST:image_filter_top_0 BASEADDR-HIGHADDR:0x7c800000-0x7c80ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43010000-0x43010fff) cam_mem_0	axi_interconnect_1
  (0x43011000-0x43011fff) cam_mem_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) sobel_filter_top_0	axi_interconnect_1

Checking platform address map ...
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: otg_reset, CONNECTOR: _otg_reset - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 33 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: RST, CONNECTOR: clock_generator_0_RST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 227 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "zynqconfig_do" line 34
processing_system7_0 (processing_system7) - MHS file editing for Zynq related parameters is not allowed. Please use Zynq tab in XPS for PS configuration.
 Value of parameter C_FCLK_CLK0_FREQ (100000000) in MHS conflicts with the setting in Zynq tab. Value of C_FCLK_CLK0_FREQ should be 102000000  
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
Generated Addresses Successfully

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: otg_reset, CONNECTOR: _otg_reset - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 33 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: RST, CONNECTOR: clock_generator_0_RST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 227 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "zynqconfig_do" line 34
processing_system7_0 (processing_system7) - MHS file editing for Zynq related parameters is not allowed. Please use Zynq tab in XPS for PS configuration.
 Value of parameter C_FCLK_CLK0_FREQ (100000000) in MHS conflicts with the setting in Zynq tab. Value of C_FCLK_CLK0_FREQ should be 102000000  

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: otg_reset, CONNECTOR: _otg_reset - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 33 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: RST, CONNECTOR: clock_generator_0_RST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 227 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "zynqconfig_do" line 34
processing_system7_0 (processing_system7) - MHS file editing for Zynq related parameters is not allowed. Please use Zynq tab in XPS for PS configuration.
 Value of parameter C_FCLK_CLK0_FREQ (100000000) in MHS conflicts with the setting in Zynq tab. Value of C_FCLK_CLK0_FREQ should be 102000000  
Writing filter settings....
Done writing filter settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.filters
Done writing Tab View settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 8 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43010000-0x43010fff) cam_mem_0	axi_interconnect_1
  (0x43011000-0x43011fff) cam_mem_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: FCLK_CLK3, CONNECTOR: processing_system7_0_FCLK_CLK3 - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 386 
WARNING:EDK:4181 - PORT: FCLK_RESET3_N, CONNECTOR: processing_system7_0_FCLK_RESET3_N - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 358 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "zynqconfig_do" line 34
processing_system7_0 (processing_system7) - MHS file editing for Zynq related parameters is not allowed. Please use Zynq tab in XPS for PS configuration.
 Value of parameter C_FCLK_CLK0_FREQ (100000000) in MHS conflicts with the setting in Zynq tab. Value of C_FCLK_CLK0_FREQ should be 102000000  
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43010000-0x43010fff) cam_mem_0	axi_interconnect_1
  (0x43011000-0x43011fff) cam_mem_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) sobel_filter_top_0	axi_interconnect_1

Checking platform address map ...
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "zynqconfig_do" line 34
processing_system7_0 (processing_system7) - MHS file editing for Zynq related parameters is not allowed. Please use Zynq tab in XPS for PS configuration.
 Value of parameter C_FCLK_CLK0_FREQ (100000000) in MHS conflicts with the setting in Zynq tab. Value of C_FCLK_CLK0_FREQ should be 102000000  
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
  (0x7c810000-0x7c810fff) cam_mem_0	axi_interconnect_1
  (0x7c811000-0x7c811fff) cam_mem_0	axi_interconnect_1
Generated Addresses Successfully

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
  (0x7c810000-0x7c810fff) cam_mem_0	axi_interconnect_1
  (0x7c811000-0x7c811fff) cam_mem_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TID - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TID - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "zynqconfig_do" line 34
processing_system7_0 (processing_system7) - MHS file editing for Zynq related parameters is not allowed. Please use Zynq tab in XPS for PS configuration.
 Value of parameter C_FCLK_CLK0_FREQ (100000000) in MHS conflicts with the setting in Zynq tab. Value of C_FCLK_CLK0_FREQ should be 102000000  
Writing filter settings....
Done writing filter settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.filters
Done writing Tab View settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 8 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43010000-0x43010fff) cam_mem_0	axi_interconnect_1
  (0x43011000-0x43011fff) cam_mem_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: FCLK_CLK3, CONNECTOR: processing_system7_0_FCLK_CLK3 - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 386 
WARNING:EDK:4181 - PORT: FCLK_RESET3_N, CONNECTOR: processing_system7_0_FCLK_RESET3_N - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 358 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43010000-0x43010fff) cam_mem_0	axi_interconnect_1
  (0x43011000-0x43011fff) cam_mem_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) sobel_filter_top_0	axi_interconnect_1

Checking platform address map ...
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
Generated Addresses Successfully

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
  (0x7c810000-0x7c810fff) cam_mem_0	axi_interconnect_1
  (0x7c811000-0x7c811fff) cam_mem_0	axi_interconnect_1
Generated Addresses Successfully

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: image_filter_top, INSTANCE: image_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
  (0x7c800000-0x7c80ffff) image_filter_top_0	axi_interconnect_1
  (0x7c810000-0x7c810fff) cam_mem_0	axi_interconnect_1
  (0x7c811000-0x7c811fff) cam_mem_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 67 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TID, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TID - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 70 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__image_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 71 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 85 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TID, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TID - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: image_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/image_filter_top_v1_00_a/data/image_filter_top_v2_1_0.mpd line 89 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.filters
Done writing Tab View settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 8 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_0	axi_interconnect_1
  (0x43010000-0x43010fff) cam_mem_0	axi_interconnect_1
  (0x43011000-0x43011fff) cam_mem_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 9 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: FCLK_CLK3, CONNECTOR: processing_system7_0_FCLK_CLK3 - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 386 
WARNING:EDK:4181 - PORT: FCLK_RESET3_N, CONNECTOR: processing_system7_0_FCLK_RESET3_N - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 358 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
The project's MHS file has changed on disk.
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Superseded core for architecture 'zynq' - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 290 
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
ERROR:EDK:4056 - INST:axi_vdma_1 BASEADDR-HIGHADDR:0x43000000-0x4300ffff and INST:axi_vdma_0 BASEADDR-HIGHADDR:0x43000000-0x4300ffff - address space overlap!
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1
Generated Addresses Successfully

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.filters
Done writing Tab View settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...
ERROR:EDK:4061 - INSTANCE: axi_iic_0, PARAMETER: C_S_AXI_ACLK_FREQ_HZ - Given value (100000000) is incorrect. The expected value is 102000000. Please update the value in MHS - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 208 
Writing filter settings....
Done writing filter settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.filters
Done writing Tab View settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: axi_iic, INSTANCE: axi_iic_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...
ERROR:EDK:4061 - INSTANCE: axi_iic_0, PARAMETER: C_S_AXI_ACLK_FREQ_HZ - Given value (100000000) is incorrect. The expected value is 102000000. Please update the value in MHS - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 208 
Writing filter settings....
Done writing filter settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.filters
Done writing Tab View settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools are updating the value of the parameter C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd line 59 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TKEEP - No driver found. Port will be driven to VCC - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver found. Port will be driven to GND - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR: _util_vector_logic_0_Op1_pin - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/_xps_tempmhsfilename.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR: axi_spdif_tx_0_spdif_tx_int_o - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR: axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/data/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating connection - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR: sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating connection - /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Aug 22 00:08:15 2016
 make -f system.make netlist started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp cf_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
cf_lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:67 - XILINXD_LICENSE_FILE is set to
   '/home/munish/.Xilinx' in /home/munish/.flexlmrc.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:9b - No 'XPS' feature version 2013.10 was available for part
   'xc7z020'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.

   No such feature exists.
   Feature:       XPS
   License path: 
   /home/munish/.Xilinx/Xilinx_ISE_pack_Webpack.lic:/home/munish/.Xilinx/Xilinx_
   ise.lic:/home/munish/.Xilinx/Xilinx_sdsoc.lic:/home/munish/.Xilinx/Xilinx_web
   pack.lic:/opt/Xilinx/14.7/ISE_DS/EDK/data/*.lic:/opt/Xilinx/14.7/ISE_DS/ISE/d
   ata/*.lic:/opt/Xilinx/14.7/ISE_DS/ISE/coregen/core_licenses/Xilinx.lic:/opt/X
   ilinx/14.7/ISE_DS/ISE/coregen/core_licenses/XilinxFree.lic:/opt/Xilinx/14.7/I
   SE_DS/EDK/data/core_licenses/Xilinx.lic:
   FLEXnet Licensing error:-5,357
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.flexerasoftware.com".
Parse
/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/
3IP_BB/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core
   for architecture 'zynq' -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/system.mhs line 290 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_spdif - Superseded core
   for architecture 'zynq' -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/system.mhs line 71 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_i2s - Superseded core for
   architecture 'zynq' -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/system.mhs line 137 
WARNING:EDK:4092 - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/system.mhs line 222 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/system.mhs line 290 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 11 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7
   _v3_00_a/data/processing_system7_v2_1_0.mpd line 254 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'cam_mem_0_clk100' is not
   specified. Clock DRCs will not be performed for IPs connected to that clock
   port, unless they are connected through the clock generator IP. 

INFO:EDK:3716 - IPNAME: sobel_filter_top, INSTANCE: sobel_filter_top_0 - Tools
   are updating the value of the parameter
   C_INTERCONNECT_S_AXI_CONTROL_BUS_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_spdif	axi_interconnect_1
  (0x40420000-0x4042ffff) axi_dma_i2s	axi_interconnect_1
  (0x41600000-0x4160ffff) axi_iic_0	axi_interconnect_1
  (0x43000000-0x4300ffff) axi_vdma_1	axi_interconnect_1
  (0x43020000-0x4302ffff) axi_vdma_0	axi_interconnect_1
  (0x70e00000-0x70e0ffff) axi_hdmi_tx_16b_0	axi_interconnect_1
  (0x71800000-0x7180ffff) sobel_filter_top_0	axi_interconnect_1
  (0x71810000-0x71810fff) cam_mem_0	axi_interconnect_1
  (0x71811000-0x71811fff) cam_mem_0	axi_interconnect_1
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	axi_interconnect_1
  (0x77600000-0x7760ffff) axi_i2s_adi_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_clkgen_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 11
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 5 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_3 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR:
   axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_ARESETN - No driver
   found. Port will be driven to GND -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/cf_lib/edk/pcores/axi_spdif_tx_v1_00_a/data/axi_spdif_tx_v2_1_0.mpd
   line 63 
WARNING:EDK:4180 - PORT: ARESETN, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_ARESETN - No driver
   found. Port will be driven to GND -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/cf_lib/edk/pcores/axi_i2s_adi_v1_00_a/data/axi_i2s_adi_v2_1_0.mpd
   line 59 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TKEEP - No
   driver found. Port will be driven to VCC -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/d
   ata/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TSTRB, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TSTRB - No driver
   found. Port will be driven to GND -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd
   line 66 
WARNING:EDK:4180 - PORT: INPUT_STREAM_TDEST, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TDEST - No driver
   found. Port will be driven to GND -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd
   line 69 
WARNING:EDK:4181 - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   _util_vector_logic_0_Op1_pin - floating connection -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/system.mhs line 35 
WARNING:EDK:4181 - PORT: spdif_tx_int_o, CONNECTOR:
   axi_spdif_tx_0_spdif_tx_int_o - floating connection -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/system.mhs line 64 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_spdif_M_AXIS_MM2S__To__axi_spdif_tx_0_S_AXIS_MM2S_TKEEP - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: debug_data, CONNECTOR: axi_hdmi_tx_16b_0_debug_data -
   floating connection -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/system.mhs line 97 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S__To__axi_hdmi_tx_16b_0_M_AXIS_MM2S_TUSER - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/d
   ata/axi_vdma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: s2mm_fsync_out, CONNECTOR: axi_vdma_0_s2mm_fsync_out -
   floating connection -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/system.mhs line 129 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_i2s_M_AXIS_MM2S__To__axi_i2s_adi_0_S_AXIS_MM2S_TKEEP - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 214 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_vdma_1_M_AXIS_MM2S__To__sobel_filter_top_0_INPUT_STREAM_TKEEP - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/d
   ata/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TSTRB, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TSTRB - floating
   connection -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd
   line 82 
WARNING:EDK:4181 - PORT: OUTPUT_STREAM_TDEST, CONNECTOR:
   sobel_filter_top_0_OUTPUT_STREAM__To__axi_vdma_1_S_AXIS_S2MM_TDEST - floating
   connection -
   /home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspa
   ce/3IP_BB/pcores/sobel_filter_top_v1_00_a/data/sobel_filter_top_v2_1_0.mpd
   line 85 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_3; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_3 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_3.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/
3IP_BB/system.mhs line 222 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi_spdif_tx_0 -
/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/
3IP_BB/system.mhs line 57 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_spdif -
/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/
3IP_BB/system.mhs line 71 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_hdmi_tx_16b_0 -
/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/
3IP_BB/system.mhs line 90 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/zynq/data/zynq.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/zynq/data/zynq.acd>
Trying to terminate Process...
Writing filter settings....
Done writing filter settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.filters
Done writing Tab View settings to:
	/home/munish/Development/GRIP_work/emf_workspace_v4.240415_DAC15/zynq_workspace/3IP_BB/etc/system.gui
