// Seed: 569698852
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wand id_3;
  wire id_4;
  assign id_3 = 1 == -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd99,
    parameter id_10 = 32'd32
) (
    output tri   _id_0,
    input  wand  id_1,
    input  wire  id_2,
    input  tri1  id_3,
    output tri   id_4,
    input  tri0  id_5,
    input  wire  id_6,
    output uwire id_7,
    output wor   id_8
);
  logic _id_10;
  ;
  logic [-1 : id_0] id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  wire id_12;
  wire [1 'b0 : id_10] id_13, id_14;
  initial assume (-1);
endmodule
