<h1 align="center">OpenSiliconHub</h1>


<p align="center">
  <!-- Verilog Lint Badge -->
  <a href="https://github.com/MrAbhi19/Verilog_Library/actions/workflows/linting.yml">
    <img src="https://github.com/MrAbhi19/Verilog_Library/actions/workflows/linting.yml/badge.svg" alt="Verilog Lint (Strict Mode)">
  </a>
  <!-- Verilog Simulation Badge -->
  <a href="https://github.com/MrAbhi19/Verilog_Library/actions/workflows/verilog-test.yml">
    <img src="https://github.com/MrAbhi19/Verilog_Library/actions/workflows/verilog-test.yml/badge.svg" alt="Verilog Simulation">
  </a>
</p>


<p align="center"><i>Reusable Verilog cores focused on cryptography, DSP, and neural acceleration</i></p>


A growing collection of reusable, parameterized hardware cores for learning, prototyping, and integration into advanced digital design projects. Our primary focus is on cryptographic cores, DSP cores, neural accelerators, and other highâ€‘performance building blocks for modern systems.


Whether youâ€™re a beginner exploring Verilog or an experienced designer, your contributions are welcome!

---

## âš¡ Core Examples

We focus on building **powerful hardware cores** that can serve as reusable building blocks.  
Hereâ€™s a snapshot of what we have right now and what we might consider building later:

### ğŸ” Cryptographic Cores
- **ChaCha20** stream cipher   [â¡ï¸](./SRC/Chacha20/)
- **AES** block cipher   [â¡ï¸](./SRC/AES/)
- **PRNGs** â€” Multiple modules including PCG64-DXSM, SplitMix64, philox-4*32-10, and 5 other PRNG variants [â¡ï¸](./SRC/)
- SHAâ€‘1 / SHAâ€‘256 hash cores
- RSA / ECC accelerators
- Grainâ€‘128 / Grainâ€‘128a

---

### ğŸµ DSP Cores
**What we have right now:**
- FIR, IIR filter modules
- FFT (Fast Fourier Transform) prototype
- convolution engines for signal/image processing

---

### ğŸ§  Neural Acceleration
**What we have right now:**
- Basic matrix multiplication core
- Convolutional layer accelerators
- Activation function modules (ReLU, Sigmoid, Tanh)
- RNN/LSTM building blocks
- Quantized neural network primitives

---

## ğŸ¤ Contribution Guidelines

Read the contribution guide here:  
ğŸ‘‰ [Contribution Guidelines](./Contribution.md)

If you run into any issues or want help contributing, feel free to open a Discussion:  
ğŸ‘‰ [Discussions](../../discussions)

---

## ğŸ§° Tools Used

### Software
- [Icarus Verilog](http://iverilog.icarus.com/) â€” Simulation  
- [Verilator](https://www.veripool.org/verilator/) â€” Linting & static checks  
- [GTKWave](http://gtkwave.sourceforge.net/) â€” Waveform viewing  
- [EDA Playground](https://www.edaplayground.com/) â€” Quick online testing


### Hardware Targets for Benchmarks  
- **Lattice iCE40 UP5K**  
- **Xilinx Artix-7 XC7A35T**

---

## ğŸ“¬ Contact / Discussions

For module requests, ideas, improvements, or collaboration, use the **GitHub Discussions** section of the repository.

---

## ğŸ“œ License
This project is licensed under the MIT License â€” see [LICENSE](./LICENSE) for details.
---
