Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/" --output-directory="D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador/" --report-file="bsf:D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador.bsf" --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file="D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador.qsys"
Progress: Loading Projeto/processador.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding pio_saida [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_saida
Progress: Adding pio_entrada [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_entrada
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processador.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: processador.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: processador.pio_entrada: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/" --output-directory="D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador/synthesis/" --file-set=QUARTUS_SYNTH --report-file="html:D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador.html" --report-file="sopcinfo:D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador.sopcinfo" --report-file="cmp:D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador.cmp" --report-file="qip:D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador/synthesis/processador.qip" --report-file=svd --report-file="regmap:D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador/synthesis/processador.regmap" --report-file="debuginfo:D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador/synthesis/processador.debuginfo" --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=Unknown --system-info=DEVICE_SPEEDGRADE=Unknown --component-file="D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador.qsys" --language=VERILOG
Progress: Loading Projeto/processador.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding pio_saida [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_saida
Progress: Adding pio_entrada [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_entrada
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processador.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: processador.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: processador.pio_entrada: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: processador: Generating processador "processador" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 28 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 26 connections
Info: merlin_translator_transform: After transform: 15 modules, 58 connections
Info: merlin_domain_transform: After transform: 30 modules, 158 connections
Info: merlin_router_transform: After transform: 38 modules, 190 connections
Info: merlin_network_to_switch_transform: After transform: 53 modules, 230 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 55 modules, 284 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 31 connections
Info: merlin_mm_transform: After transform: 8 modules, 31 connections
Info: merlin_interrupt_mapper_transform: After transform: 9 modules, 35 connections
Info: reset_adaptation_transform: After transform: 11 modules, 37 connections
Info: nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/Emerson/AppData/Local/Temp/alt7793_3159619981871441808.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Emerson/AppData/Local/Temp/alt7793_3159619981871441808.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2018.09.19 10:17:24 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.09.19 10:17:24 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.09.19 10:17:27 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2018.09.19 10:17:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2018.09.19 10:17:27 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2018.09.19 10:17:27 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.09.19 10:17:27 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2018.09.19 10:17:27 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.09.19 10:17:27 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.09.19 10:17:29 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.09.19 10:17:29 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2018.09.19 10:17:32 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0'
Info: nios2_qsys_0: "processador" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/Emerson/AppData/Local/Temp/alt7793_3159619981871441808.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Emerson/AppData/Local/Temp/alt7793_3159619981871441808.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0'
Info: onchip_memory2_0: "processador" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/Emerson/AppData/Local/Temp/alt7793_3159619981871441808.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Emerson/AppData/Local/Temp/alt7793_3159619981871441808.dir/0003_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0'
Info: jtag_uart_0: "processador" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sysid_qsys_0: "processador" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: pio_saida: Starting RTL generation for module 'processador_pio_saida'
Info: pio_saida:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_pio_saida --dir=C:/Users/Emerson/AppData/Local/Temp/alt7793_3159619981871441808.dir/0005_pio_saida_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Emerson/AppData/Local/Temp/alt7793_3159619981871441808.dir/0005_pio_saida_gen//processador_pio_saida_component_configuration.pl  --do_build_sim=0  ]
Info: pio_saida: Done RTL generation for module 'processador_pio_saida'
Info: pio_saida: "processador" instantiated altera_avalon_pio "pio_saida"
Info: pio_entrada: Starting RTL generation for module 'processador_pio_entrada'
Info: pio_entrada:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_pio_entrada --dir=C:/Users/Emerson/AppData/Local/Temp/alt7793_3159619981871441808.dir/0006_pio_entrada_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/Emerson/AppData/Local/Temp/alt7793_3159619981871441808.dir/0006_pio_entrada_gen//processador_pio_entrada_component_configuration.pl  --do_build_sim=0  ]
Info: pio_entrada: Done RTL generation for module 'processador_pio_entrada'
Info: pio_entrada: "processador" instantiated altera_avalon_pio "pio_entrada"
Info: pipeline_bridge_swap_transform: After transform: 48 modules, 159 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 48 modules, 159 connections
Info: mm_interconnect_0: "processador" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "processador" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "processador" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/Google Drive/UEFS/7º Semestre/MI - Sistemas Digitais/Problema 1/Projeto/processador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: processador: Done "processador" with 26 modules, 40 files, 926189 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
