dd	,	V_11
last_rounded_lpmode	,	V_19
last_rounded_rate	,	V_32
modes	,	V_38
clksel_reg	,	V_5
__clk_get_rate	,	F_6
to_clk_hw_omap	,	F_8
omap2_dpll_round_rate	,	F_11
max_rate	,	V_34
last_rounded_m4xen	,	V_30
omap4_dpllmx_allow_gatectrl	,	F_1
hw	,	V_21
omap2_get_dpll_rate	,	F_9
omap2_clk_writel	,	F_3
omap4_dpllmx_deny_gatectrl	,	F_4
clk_ref	,	V_14
__clk_get_hw	,	F_13
omap4_dpll_lpmode_recalc	,	F_5
u32	,	T_1
fout	,	V_13
omap2_clk_readl	,	F_2
clk	,	V_2
best_parent_rate	,	V_35
omap4_dpll_regm4xen_determine_rate	,	F_12
OMAP4430_DPLL_CLKOUTX2_GATE_CTRL_MASK	,	V_8
CLOCK_CLKOUTX2	,	V_7
OMAP4_DPLL_LP_FOUT_MAX	,	V_18
clk_hw_omap	,	V_1
OMAP4430_DPLL_CLKOUT_GATE_CTRL_MASK	,	V_9
omap4_dpll_regm4xen_round_rate	,	F_10
flags	,	V_6
clk_bypass	,	V_37
out	,	V_31
last_rounded_m	,	V_16
last_rounded_n	,	V_15
parent_rate	,	V_22
rate	,	V_23
OMAP4430_DPLL_REGM4XEN_MASK	,	V_25
min_rate	,	V_33
DPLL_LOW_POWER_BYPASS	,	V_39
mask	,	V_4
clk_hw	,	V_20
omap4_dpll_regm4xen_recalc	,	F_7
fint	,	V_12
OMAP4430_REGM4XEN_MULT	,	V_26
dpll_data	,	V_10
best_parent_clk	,	V_36
OMAP4_DPLL_LP_FINT_MAX	,	V_17
target_rate	,	V_27
EINVAL	,	V_29
r	,	V_28
v	,	V_3
control_reg	,	V_24
