// Seed: 1596963809
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2 == 1;
  wire id_4;
  module_3(
      id_3, id_3, id_4, id_3
  );
  wire id_5;
endmodule
module module_1 ();
  wire id_1;
  assign id_1 = 1'h0;
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri id_3,
    output wand id_4,
    input wor id_5,
    output supply0 id_6
);
  wire id_8;
  module_0(
      id_8, id_8
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
