read_verilog ../top_mem.v
proc
memory
write_smv smv.smv
write_verilog synth.v
