;redcode
;assert 1
	SPL 0, #2
	SPL 100, 90
	MOV -617, <-20
	SPL 100, 90
	SPL 271, 60
	SPL 271, 60
	MOV -617, <-20
	SPL 241, 60
	MOV -617, <-20
	DJN -1, @-20
	SPL 241, 60
	SPL 241, 60
	SPL 1, <9
	SUB #70, 60
	SUB 271, 60
	SPL 0, #2
	SUB @127, @106
	ADD @1, @2
	SUB @127, @106
	SUB @0, @90
	DJN -1, @-20
	SPL 0, #2
	SUB @127, @106
	SUB @127, @106
	MOV -617, <-20
	MOV -617, <-20
	ADD @1, @9
	SUB #70, 60
	DJN 271, 60
	SUB @0, @2
	ADD 1, 20
	SUB #70, 60
	SUB @1, @9
	SPL 1, <9
	SUB 12, @-10
	ADD @121, 103
	SPL 0, 40
	DJN -1, @-20
	SPL 271, 60
	JMZ 271, 60
	JMZ 271, 60
	SPL @0, 9
	SUB 271, 60
	ADD 12, @-10
	SUB 0, @2
	SPL 100, 90
	SPL 0, #2
	SPL 271, 60
	SPL 271, 60
	ADD 710, 600
	SUB 270, 60
