# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab-1_DSD_ManuelSandoz.srcs/sources_1/new/Ex-1.a" \
"../../../../Lab-1_DSD_ManuelSandoz.srcs/sim_1/new/cir_1a_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
