{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1676173557803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1676173557804 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SingleCycleProcessor2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SingleCycleProcessor2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676173557824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676173557908 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676173557908 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a0 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558483 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a1 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558485 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a2 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558485 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a3 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558486 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a4 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558486 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a5 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558486 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a6 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558487 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a7 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558487 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a8 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558487 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a9 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558487 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a10 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558487 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a11 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558488 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a12 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558488 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a13 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558488 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a14 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558488 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a15 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558489 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a16 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558489 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a17 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558489 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a18 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558490 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a19 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558490 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a20 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558490 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a21 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558491 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a22 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558491 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a23 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558492 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a24 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558492 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a25 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558492 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a26 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558492 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a27 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558492 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a28 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558493 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a29 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558493 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a30 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558493 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a31 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558493 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a32 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a32\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558493 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a32"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a33 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a33\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558494 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a33"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a34 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a34\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558494 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a34"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a35 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a35\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558494 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a35"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a36 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a36\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558494 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a36"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a37 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a37\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558494 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a37"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a38 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a38\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558495 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a38"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a39 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a39\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558495 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a39"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a40 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a40\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558495 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a40"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a41 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a41\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558495 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a41"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a42 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a42\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558495 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a42"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a43 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a43\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558495 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a43"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a44 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a44\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558497 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a44"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a45 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a45\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558497 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a45"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a46 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a46\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558497 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a46"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a47 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a47\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558497 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a47"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a48 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a48\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558497 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a48"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a49 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a49\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558497 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a49"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a50 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a50\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558498 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a50"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a51 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a51\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558498 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a51"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a52 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a52\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558498 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a52"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a53 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a53\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558498 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a53"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a54 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a54\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558498 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a54"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a55 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a55\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558498 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a55"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a56 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a56\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558499 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a56"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a57 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a57\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558499 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a57"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a58 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a58\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558499 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a58"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a59 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a59\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558499 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a59"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a60 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a60\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558499 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a60"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a61 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a61\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558499 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a61"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a62 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a62\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558500 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a62"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a63 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a63\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558500 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a63"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a64 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a64\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558500 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a64"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a65 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a65\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558500 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a65"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a66 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a66\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558500 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a66"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a67 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a67\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558500 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a67"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a68 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a68\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558501 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a68"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a69 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a69\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558501 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a69"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a70 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a70\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558501 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a70"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a71 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a71\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558501 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a71"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a72 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a72\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558501 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a72"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a73 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a73\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558501 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a73"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a74 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a74\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558502 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a74"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a75 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a75\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558502 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a75"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a76 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a76\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558502 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a76"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a77 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a77\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558502 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a77"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a78 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a78\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558503 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a78"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a79 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a79\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558503 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a79"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a80 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a80\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558503 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a80"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a81 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a81\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558504 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a81"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a82 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a82\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558504 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a82"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a83 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a83\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558504 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a83"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a84 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a84\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558505 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a84"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a85 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a85\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558505 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a85"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a86 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a86\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558505 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a86"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a87 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a87\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558506 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a87"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a88 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a88\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558506 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a88"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a89 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a89\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558506 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a89"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a90 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a90\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558507 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a90"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a91 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a91\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558507 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a91"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a92 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a92\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558507 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a92"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a93 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a93\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558508 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a93"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a94 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a94\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558508 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a94"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a95 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a95\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558508 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a95"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a96 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a96\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558509 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a96"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a97 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a97\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558509 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a97"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a98 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a98\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558509 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a98"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a99 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a99\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558510 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a99"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a100 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a100\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558510 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a100"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a101 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a101\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558510 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a101"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a102 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a102\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558511 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a102"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a103 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a103\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558512 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a103"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a104 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a104\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558512 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a104"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a105 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a105\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558513 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a105"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a106 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a106\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558513 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a106"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a107 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a107\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558514 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a107"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a108 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a108\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558514 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a108"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a109 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a109\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558514 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a109"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a110 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a110\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558515 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a110"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a111 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a111\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558515 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a111"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a112 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a112\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558515 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a112"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a113 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a113\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558515 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a113"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a114 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a114\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558515 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a114"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a115 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a115\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558516 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a115"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a116 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a116\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558516 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a116"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a117 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a117\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558516 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a117"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a118 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a118\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558516 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a118"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a119 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a119\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558516 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a119"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a120 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a120\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558517 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a120"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a121 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a121\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558517 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a121"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a122 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a122\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558517 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a122"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a123 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a123\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558517 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a123"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a124 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a124\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558517 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a124"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a125 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a125\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558518 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a125"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a126 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a126\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558518 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a126"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a127 clk0 GND " "WYSIWYG primitive \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\|ram_block3a127\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 37 2 0 } } { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 0 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } } { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } } { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 163 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1676173558518 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component|altsyncram_gfk1:auto_generated|altsyncram_dra2:altsyncram1|ram_block3a127"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676173558522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676173558530 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676173558679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676173558679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676173558679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676173558679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676173558679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676173558679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676173558679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676173558679 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676173558679 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676173558679 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 4271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676173558683 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 4273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676173558683 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 4275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676173558683 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 4277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676173558683 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 4279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676173558683 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676173558683 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676173558686 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1676173558886 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "160 161 " "No exact pin location assignment(s) for 160 pins of 161 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1676173559811 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676173560317 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676173560317 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1676173560317 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1676173560317 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SingleCycleProcessor2.sdc " "Synopsys Design Constraints File file not found: 'SingleCycleProcessor2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676173560325 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676173560345 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1676173560345 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1676173560345 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1676173560345 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676173560345 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676173560345 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676173560345 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1676173560345 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676173560452 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 0 { 0 ""} 0 3732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676173560452 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676173560968 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676173560970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676173560971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676173560973 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676173560979 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676173560981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676173560981 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676173560982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676173560983 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1676173560984 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676173560984 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "160 unused 2.5V 32 128 0 " "Number of I/O pins in group: 160 (unused VREF, 2.5V VCCIO, 32 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1676173560994 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1676173560994 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1676173560994 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676173560996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676173560996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676173560996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676173560996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676173560996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676173560996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676173560996 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676173560996 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1676173560996 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1676173560996 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676173561407 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1676173561437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676173564393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676173564665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676173564739 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676173566389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676173566389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676173566956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1676173571655 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676173571655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1676173572024 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1676173572024 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676173572024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676173572027 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1676173572216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676173572250 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676173572705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676173572705 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676173573069 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676173573781 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/output_files/SingleCycleProcessor2.fit.smsg " "Generated suppressed messages file C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/output_files/SingleCycleProcessor2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676173574686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 136 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5724 " "Peak virtual memory: 5724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676173575362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 09:16:15 2023 " "Processing ended: Sun Feb 12 09:16:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676173575362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676173575362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676173575362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676173575362 ""}
