INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:59:16 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.161ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.840ns period=7.680ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.840ns period=7.680ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.680ns  (clk rise@7.680ns - clk rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 2.448ns (34.173%)  route 4.715ns (65.827%))
  Logic Levels:           24  (CARRY4=13 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.163 - 7.680 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2485, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X50Y133        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q_reg/Q
                         net (fo=20, routed)          0.533     1.295    lsq1/handshake_lsq_lsq1_core/ldq_alloc_4_q
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.043     1.338 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_8/O
                         net (fo=1, routed)           0.000     1.338    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_8_n_0
    SLICE_X53Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.589 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.589    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X53Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.638 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.638    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.687 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.687    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.736 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.736    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.785 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.785    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X53Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     1.889 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[0]
                         net (fo=37, routed)          0.419     2.307    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_7
    SLICE_X48Y137        LUT4 (Prop_lut4_I2_O)        0.128     2.435 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_10/O
                         net (fo=1, routed)           0.389     2.825    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_10_n_0
    SLICE_X48Y136        LUT6 (Prop_lut6_I4_O)        0.129     2.954 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_6/O
                         net (fo=1, routed)           0.409     3.363    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_6_n_0
    SLICE_X49Y137        LUT6 (Prop_lut6_I4_O)        0.043     3.406 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_1/O
                         net (fo=5, routed)           0.200     3.606    load2/data_tehb/control/D[23]
    SLICE_X48Y137        LUT3 (Prop_lut3_I2_O)        0.043     3.649 f  load2/data_tehb/control/ltOp_carry__1_i_10/O
                         net (fo=4, routed)           0.468     4.117    load2/data_tehb/control/load2_dataOut[0]
    SLICE_X51Y140        LUT6 (Prop_lut6_I2_O)        0.043     4.160 r  load2/data_tehb/control/ltOp_carry_i_10/O
                         net (fo=17, routed)          0.335     4.494    load2/data_tehb/control/ltOp_carry_i_10_n_0
    SLICE_X54Y140        LUT6 (Prop_lut6_I0_O)        0.043     4.537 f  load2/data_tehb/control/level4_c1[8]_i_3/O
                         net (fo=5, routed)           0.189     4.727    load2/data_tehb/control/dataReg_reg[5]_0
    SLICE_X50Y140        LUT6 (Prop_lut6_I5_O)        0.043     4.770 r  load2/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.367     5.137    addf0/operator/DI[3]
    SLICE_X52Y140        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.321 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.321    addf0/operator/ltOp_carry_n_0
    SLICE_X52Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.370 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.370    addf0/operator/ltOp_carry__0_n_0
    SLICE_X52Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.419 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.419    addf0/operator/ltOp_carry__1_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.468 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.468    addf0/operator/ltOp_carry__2_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.595 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.570     6.165    load2/data_tehb/control/CO[0]
    SLICE_X51Y141        LUT4 (Prop_lut4_I3_O)        0.135     6.300 r  load2/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.300    addf0/operator/ps_c1_reg[3][0]
    SLICE_X51Y141        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     6.527 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.527    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     6.672 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=8, routed)           0.461     7.133    load2/data_tehb/control/ps_c1_reg[3]_0[3]
    SLICE_X50Y142        LUT5 (Prop_lut5_I3_O)        0.120     7.253 f  load2/data_tehb/control/level4_c1[9]_i_4/O
                         net (fo=11, routed)          0.180     7.433    load2/data_tehb/control/level4_c1[9]_i_4_n_0
    SLICE_X50Y143        LUT3 (Prop_lut3_I1_O)        0.043     7.476 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.196     7.671    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X52Y143        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.680     7.680 r  
                                                      0.000     7.680 r  clk (IN)
                         net (fo=2485, unset)         0.483     8.163    addf0/operator/RightShifterComponent/clk
    SLICE_X52Y143        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[20]/C
                         clock pessimism              0.000     8.163    
                         clock uncertainty           -0.035     8.127    
    SLICE_X52Y143        FDRE (Setup_fdre_C_R)       -0.295     7.832    addf0/operator/RightShifterComponent/level4_c1_reg[20]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  0.161    




