// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "03/19/2022 17:28:05"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module chipmunks (
	CLOCK_50,
	CLOCK2_50,
	KEY,
	SW,
	AUD_DACLRCK,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_ADCDAT,
	FPGA_I2C_SDAT,
	FPGA_I2C_SCLK,
	AUD_DACDAT,
	AUD_XCK,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	CLOCK2_50;
input 	[3:0] KEY;
input 	[9:0] SW;
input 	AUD_DACLRCK;
input 	AUD_ADCLRCK;
input 	AUD_BCLK;
input 	AUD_ADCDAT;
inout 	FPGA_I2C_SDAT;
output 	FPGA_I2C_SCLK;
output 	AUD_DACDAT;
output 	AUD_XCK;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \FPGA_I2C_SDAT~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[3]~input_o ;
wire \cfg|Clock_Generator_400KHz|Add0~37_sumout ;
wire \cfg|Auto_Initialize|rom_address_counter~1_combout ;
wire \cfg|Auto_Initialize|rom_address_counter~0_combout ;
wire \cfg|Auto_Initialize|Add0~3_combout ;
wire \cfg|Auto_Initialize|Add0~2_combout ;
wire \cfg|Auto_Initialize|Add0~1_combout ;
wire \cfg|Auto_Initialize|Add0~0_combout ;
wire \cfg|Auto_Initialize|Equal0~0_combout ;
wire \cfg|Auto_Initialize|Ram0~0_combout ;
wire \cfg|Auto_Initialize|transfer_data~0_combout ;
wire \cfg|Auto_Initialize|transfer_data~q ;
wire \cfg|Auto_Initialize|Selector0~0_combout ;
wire \cfg|Auto_Initialize|Selector0~1_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ;
wire \cfg|Auto_Initialize|Selector1~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ;
wire \cfg|Auto_Initialize|Selector2~0_combout ;
wire \cfg|Auto_Initialize|Selector2~1_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ;
wire \cfg|Auto_Initialize|Selector3~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~13_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q ;
wire \cfg|Auto_Initialize|send_stop_bit~0_combout ;
wire \cfg|Auto_Initialize|send_stop_bit~q ;
wire \cfg|Auto_Initialize|send_start_bit~0_combout ;
wire \cfg|Auto_Initialize|send_start_bit~q ;
wire \cfg|I2C_Controller|s_i2c_transceiver~12_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ;
wire \cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ;
wire \cfg|Clock_Generator_400KHz|Add0~38 ;
wire \cfg|Clock_Generator_400KHz|Add0~29_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~30 ;
wire \cfg|Clock_Generator_400KHz|Add0~25_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~26 ;
wire \cfg|Clock_Generator_400KHz|Add0~21_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~22 ;
wire \cfg|Clock_Generator_400KHz|Add0~17_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~18 ;
wire \cfg|Clock_Generator_400KHz|Add0~33_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~34 ;
wire \cfg|Clock_Generator_400KHz|Add0~13_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~14 ;
wire \cfg|Clock_Generator_400KHz|Add0~9_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~10 ;
wire \cfg|Clock_Generator_400KHz|Add0~5_sumout ;
wire \cfg|Clock_Generator_400KHz|Add0~6 ;
wire \cfg|Clock_Generator_400KHz|Add0~1_sumout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_high_level~q ;
wire \cfg|I2C_Controller|Selector5~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ;
wire \cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ;
wire \cfg|Clock_Generator_400KHz|middle_of_low_level~q ;
wire \cfg|Clock_Generator_400KHz|new_clk~q ;
wire \cfg|I2C_Controller|Selector1~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q ;
wire \cfg|I2C_Controller|Selector2~0_combout ;
wire \cfg|I2C_Controller|Selector2~1_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ;
wire \cfg|I2C_Controller|Selector3~1_combout ;
wire \cfg|I2C_Controller|current_bit~2_combout ;
wire \cfg|I2C_Controller|current_bit[1]~1_combout ;
wire \cfg|I2C_Controller|Selector3~0_combout ;
wire \cfg|I2C_Controller|Selector3~2_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ;
wire \cfg|I2C_Controller|current_bit~3_combout ;
wire \cfg|I2C_Controller|Selector4~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q ;
wire \cfg|I2C_Controller|Selector6~0_combout ;
wire \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~15_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q ;
wire \cfg|Auto_Initialize|s_i2c_auto_init~14_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ;
wire \cfg|Auto_Initialize|Selector6~0_combout ;
wire \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ;
wire \cfg|num_bits_to_transfer~0_combout ;
wire \cfg|I2C_Controller|current_bit~0_combout ;
wire \cfg|Auto_Initialize|data_out~4_combout ;
wire \cfg|Auto_Initialize|Ram0~25_combout ;
wire \cfg|Auto_Initialize|Ram0~24_combout ;
wire \cfg|Auto_Initialize|Ram0~26_combout ;
wire \cfg|Auto_Initialize|data_out~5_combout ;
wire \cfg|Auto_Initialize|data_out[0]~3_combout ;
wire \cfg|data_to_transfer[6]~0_combout ;
wire \cfg|I2C_Controller|current_byte[0]~0_combout ;
wire \cfg|Auto_Initialize|data_out~7_combout ;
wire \cfg|Auto_Initialize|Ram0~6_combout ;
wire \cfg|Auto_Initialize|data_out~13_combout ;
wire \cfg|Auto_Initialize|data_out~8_combout ;
wire \cfg|Auto_Initialize|data_out[4]~0_combout ;
wire \cfg|Auto_Initialize|Ram0~3_combout ;
wire \cfg|Auto_Initialize|data_out[4]~1_combout ;
wire \cfg|Auto_Initialize|Ram0~2_combout ;
wire \cfg|Auto_Initialize|Ram0~1_combout ;
wire \cfg|Auto_Initialize|data_out~2_combout ;
wire \cfg|Auto_Initialize|Ram0~10_combout ;
wire \cfg|Auto_Initialize|Ram0~9_combout ;
wire \cfg|Auto_Initialize|Ram0~8_combout ;
wire \cfg|Auto_Initialize|Ram0~7_combout ;
wire \cfg|Auto_Initialize|Ram0~11_combout ;
wire \cfg|Auto_Initialize|data_out~9_combout ;
wire \cfg|Auto_Initialize|Ram0~23_combout ;
wire \cfg|Auto_Initialize|Ram0~22_combout ;
wire \cfg|Auto_Initialize|data_out~12_combout ;
wire \cfg|Auto_Initialize|Ram0~12_combout ;
wire \cfg|Auto_Initialize|Ram0~13_combout ;
wire \cfg|Auto_Initialize|Ram0~14_combout ;
wire \cfg|Auto_Initialize|Ram0~15_combout ;
wire \cfg|Auto_Initialize|Ram0~16_combout ;
wire \cfg|Auto_Initialize|data_out~10_combout ;
wire \cfg|Auto_Initialize|Ram0~19_combout ;
wire \cfg|Auto_Initialize|Ram0~20_combout ;
wire \cfg|Auto_Initialize|Ram0~18_combout ;
wire \cfg|Auto_Initialize|Ram0~17_combout ;
wire \cfg|Auto_Initialize|Ram0~21_combout ;
wire \cfg|Auto_Initialize|data_out~11_combout ;
wire \cfg|I2C_Controller|Mux0~5_combout ;
wire \cfg|Auto_Initialize|Ram0~5_combout ;
wire \cfg|Auto_Initialize|Ram0~4_combout ;
wire \cfg|Auto_Initialize|data_out~6_combout ;
wire \cfg|I2C_Controller|Mux0~0_combout ;
wire \cfg|I2C_Controller|Mux0~4_combout ;
wire \cfg|I2C_Controller|i2c_sdata~1_combout ;
wire \AUD_DACLRCK~input_o ;
wire \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ;
wire \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ;
wire \codec|Audio_Out_Serializer|left_channel_was_read~0_combout ;
wire \codec|Audio_Out_Serializer|left_channel_was_read~q ;
wire \codec|done_dac_channel_sync~0_combout ;
wire \codec|done_dac_channel_sync~q ;
wire \codec|Audio_Out_Serializer|read_right_channel~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Add1~18 ;
wire \codec|Audio_Out_Serializer|Add1~6 ;
wire \codec|Audio_Out_Serializer|Add1~29_sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Add1~30 ;
wire \codec|Audio_Out_Serializer|Add1~25_sumout ;
wire \codec|Equal3~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Add1~26 ;
wire \codec|Audio_Out_Serializer|Add1~22 ;
wire \codec|Audio_Out_Serializer|Add1~14 ;
wire \codec|Audio_Out_Serializer|Add1~9_sumout ;
wire \codec|Audio_Out_Serializer|Add1~21_sumout ;
wire \codec|Audio_Out_Serializer|Add1~17_sumout ;
wire \codec|Audio_Out_Serializer|Add1~13_sumout ;
wire \codec|Audio_Out_Serializer|Add1~5_sumout ;
wire \codec|Audio_Out_Serializer|Add1~10 ;
wire \codec|Audio_Out_Serializer|Add1~1_sumout ;
wire \codec|Equal3~0_combout ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \codec|Audio_Out_Serializer|Add0~6 ;
wire \codec|Audio_Out_Serializer|Add0~10 ;
wire \codec|Audio_Out_Serializer|Add0~2 ;
wire \codec|Audio_Out_Serializer|Add0~14 ;
wire \codec|Audio_Out_Serializer|Add0~18 ;
wire \codec|Audio_Out_Serializer|Add0~22 ;
wire \codec|Audio_Out_Serializer|Add0~26 ;
wire \codec|Audio_Out_Serializer|Add0~29_sumout ;
wire \codec|Audio_Out_Serializer|Add0~25_sumout ;
wire \codec|Equal2~1_combout ;
wire \codec|Audio_Out_Serializer|comb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Add0~9_sumout ;
wire \codec|Audio_Out_Serializer|Add0~21_sumout ;
wire \codec|Audio_Out_Serializer|Add0~13_sumout ;
wire \codec|Audio_Out_Serializer|Add0~17_sumout ;
wire \codec|Audio_Out_Serializer|Add0~5_sumout ;
wire \codec|Audio_Out_Serializer|Add0~1_sumout ;
wire \codec|Equal2~0_combout ;
wire \Selector10~0_combout ;
wire \state~49_combout ;
wire \state.010011~q ;
wire \Selector16~0_combout ;
wire \state.010100~q ;
wire \state~46_combout ;
wire \state~47_combout ;
wire \state.010101~q ;
wire \state~51_combout ;
wire \state.010110~q ;
wire \Selector18~0_combout ;
wire \state.010111~q ;
wire \state~36_combout ;
wire \state~37_combout ;
wire \state.011000~q ;
wire \state~35_combout ;
wire \state.011001~q ;
wire \Selector134~0_combout ;
wire \Selector13~0_combout ;
wire \Selector10~1_combout ;
wire \state.001101~q ;
wire \Selector11~0_combout ;
wire \state.001110~q ;
wire \state~44_combout ;
wire \state~45_combout ;
wire \state.001111~q ;
wire \Selector135~0_combout ;
wire \Selector133~0_combout ;
wire \Selector13~1_combout ;
wire \Selector13~2_combout ;
wire \state.010000~q ;
wire \Selector14~0_combout ;
wire \state.010001~q ;
wire \state~40_combout ;
wire \state~41_combout ;
wire \state.010010~q ;
wire \Selector132~0_combout ;
wire \Selector5~0_combout ;
wire \state.000111~q ;
wire \state~42_combout ;
wire \state~43_combout ;
wire \state.001000~q ;
wire \state~50_combout ;
wire \state.001001~q ;
wire \Selector7~0_combout ;
wire \state.001010~q ;
wire \state~38_combout ;
wire \state~39_combout ;
wire \state.001011~q ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \state.001100~q ;
wire \WideOr23~0_combout ;
wire \WideOr28~0_combout ;
wire \Add0~1_sumout ;
wire \Selector99~0_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \Add3~1_sumout ;
wire \Selector98~0_combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add3~2 ;
wire \Add3~5_sumout ;
wire \Selector97~0_combout ;
wire \Add3~6 ;
wire \Add3~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Selector96~0_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add3~10 ;
wire \Add3~13_sumout ;
wire \Selector95~0_combout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add3~14 ;
wire \Add3~17_sumout ;
wire \Selector94~0_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add3~18 ;
wire \Add3~21_sumout ;
wire \Selector93~0_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add3~22 ;
wire \Add3~25_sumout ;
wire \Selector92~0_combout ;
wire \Add3~26 ;
wire \Add3~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \Selector91~0_combout ;
wire \Add3~30 ;
wire \Add3~33_sumout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \Selector90~0_combout ;
wire \Add3~34 ;
wire \Add3~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Selector89~0_combout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add3~38 ;
wire \Add3~41_sumout ;
wire \Selector88~0_combout ;
wire \Counter[11]~DUPLICATE_q ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add3~42 ;
wire \Add3~45_sumout ;
wire \Selector87~0_combout ;
wire \Add3~46 ;
wire \Add3~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Selector86~0_combout ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \Add3~50 ;
wire \Add3~53_sumout ;
wire \Selector85~0_combout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add3~54 ;
wire \Add3~57_sumout ;
wire \Selector84~0_combout ;
wire \Add3~58 ;
wire \Add3~61_sumout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Selector83~0_combout ;
wire \Counter[16]~DUPLICATE_q ;
wire \Add0~66 ;
wire \Add0~69_sumout ;
wire \Add3~62 ;
wire \Add3~65_sumout ;
wire \Selector82~0_combout ;
wire \Add3~66 ;
wire \Add3~69_sumout ;
wire \Add0~70 ;
wire \Add0~73_sumout ;
wire \Selector81~0_combout ;
wire \Add0~74 ;
wire \Add0~77_sumout ;
wire \Add3~70 ;
wire \Add3~73_sumout ;
wire \Selector80~0_combout ;
wire \Add3~74 ;
wire \Add3~77_sumout ;
wire \Counter[20]~DUPLICATE_q ;
wire \Add0~78 ;
wire \Add0~81_sumout ;
wire \Selector79~0_combout ;
wire \Add3~78 ;
wire \Add3~81_sumout ;
wire \Add0~82 ;
wire \Add0~85_sumout ;
wire \Selector78~0_combout ;
wire \Counter[21]~DUPLICATE_q ;
wire \Add0~86 ;
wire \Add0~89_sumout ;
wire \Add3~82 ;
wire \Add3~85_sumout ;
wire \Selector77~0_combout ;
wire \state~34_combout ;
wire \state.000001~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ;
wire \flash_inst|flash_csr_write~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ;
wire \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ;
wire \~GND~combout ;
wire \flash_inst|flash_csr_read~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout ;
wire \~VCC~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ;
wire \Selector1~0_combout ;
wire \state.000010~q ;
wire \Selector22~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4_combout ;
wire \Selector23~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5_combout ;
wire \Selector24~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6_combout ;
wire \Selector27~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9_combout ;
wire \Selector28~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10_combout ;
wire \Selector31~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ;
wire \Selector32~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15_combout ;
wire \Selector33~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16_combout ;
wire \Selector34~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17_combout ;
wire \Selector35~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18_combout ;
wire \Selector36~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19_combout ;
wire \Selector38~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21_combout ;
wire \Selector42~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25_combout ;
wire \Selector43~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20_combout ;
wire \Selector41~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4]~DUPLICATE_q ;
wire \Selector40~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5]~DUPLICATE_q ;
wire \Selector39~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16_combout ;
wire \Selector37~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9_combout ;
wire \Selector30~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8_combout ;
wire \Selector29~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5_combout ;
wire \Selector26~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19]~DUPLICATE_q ;
wire \Selector25~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_sd3_data1in ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30 ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi~combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status~q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ;
wire \flash_inst|flash_mem_waitrequest~combout ;
wire \Selector2~0_combout ;
wire \state.000011~q ;
wire \Selector3~0_combout ;
wire \state.000100~q ;
wire \Selector20~0_combout ;
wire \Selector20~1_combout ;
wire \flash_mem_read~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \state.000101~q ;
wire \state~48_combout ;
wire \state.000110~q ;
wire \WideOr27~0_combout ;
wire \writedata_left[7]~0_combout ;
wire \Selector44~1_combout ;
wire \WideOr23~2_combout ;
wire \WideOr23~1_combout ;
wire \Selector44~0_combout ;
wire \Selector44~2_combout ;
wire \write_s~q ;
wire \codec|Audio_Out_Serializer|comb~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ;
wire \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ;
wire \codec|Audio_Out_Serializer|read_left_channel~combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q ;
wire \Selector115~0_combout ;
wire \writedata_left[0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q ;
wire \Selector131~0_combout ;
wire \WideOr25~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q ;
wire \Selector114~0_combout ;
wire \writedata_left[1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE_q ;
wire \Selector130~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q ;
wire \Selector113~0_combout ;
wire \writedata_left[2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q ;
wire \Selector129~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q ;
wire \Selector112~0_combout ;
wire \writedata_left[3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q ;
wire \Selector128~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q ;
wire \Selector111~0_combout ;
wire \writedata_left[4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q ;
wire \Selector127~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q ;
wire \Selector110~0_combout ;
wire \writedata_left[5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q ;
wire \Selector126~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q ;
wire \Selector109~0_combout ;
wire \writedata_left[6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q ;
wire \Selector125~0_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q ;
wire \Selector108~0_combout ;
wire \writedata_left[7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q ;
wire \Selector124~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q ;
wire \Selector107~0_combout ;
wire \writedata_left[8]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ;
wire \Selector123~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ;
wire \Selector106~0_combout ;
wire \writedata_left[9]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ;
wire \Selector122~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q ;
wire \Selector105~0_combout ;
wire \writedata_left[10]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ;
wire \Selector121~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ;
wire \Selector104~0_combout ;
wire \writedata_left[11]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ;
wire \Selector120~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q ;
wire \Selector103~0_combout ;
wire \writedata_left[12]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ;
wire \Selector119~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q ;
wire \Selector102~0_combout ;
wire \writedata_left[13]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ;
wire \Selector118~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE_q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q ;
wire \Selector101~0_combout ;
wire \writedata_left[14]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~DUPLICATE_q ;
wire \Selector117~0_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q ;
wire \Selector100~0_combout ;
wire \writedata_left[15]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder_combout ;
wire \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ;
wire \Selector116~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \codec|Audio_Out_Serializer|read_left_channel~0_combout ;
wire \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ;
wire \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ;
wire \AUD_BCLK~input_o ;
wire \codec|Bit_Clock_Edges|cur_test_clk~q ;
wire \codec|Bit_Clock_Edges|last_test_clk~q ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~5_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ;
wire \codec|Audio_Out_Serializer|data_out_shift_reg~0_combout ;
wire \codec|Audio_Out_Serializer|serial_audio_out_data~q ;
wire \CLOCK2_50~input_o ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit ;
wire [2:0] \cfg|num_bits_to_transfer ;
wire [16:1] \codec|Audio_Out_Serializer|data_out_shift_reg ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit ;
wire [6:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount ;
wire [7:0] \cfg|I2C_Controller|current_byte ;
wire [10:1] \cfg|Clock_Generator_400KHz|clk_counter ;
wire [22:0] Counter;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d ;
wire [23:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr ;
wire [7:0] \codec|Audio_Out_Serializer|left_channel_fifo_write_space ;
wire [15:0] writedata_left;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [15:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg ;
wire [5:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena ;
wire [7:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain ;
wire [15:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b ;
wire [5:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit ;
wire [7:0] \codec|Audio_Out_Serializer|right_channel_fifo_write_space ;
wire [21:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr ;
wire [2:0] \cfg|I2C_Controller|current_bit ;
wire [1:0] Iterate_Counter_Upper;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit ;
wire [7:0] \cfg|data_to_transfer ;
wire [5:0] \cfg|Auto_Initialize|rom_address_counter ;
wire [22:0] flash_mem_address;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [6:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [31:0] Temp;
wire [1:0] Iterate_Counter_Lower;
wire [23:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr ;
wire [7:0] \cfg|Auto_Initialize|data_out ;
wire [8:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [1:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg ;
wire [8:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [1:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a ;
wire [2:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a ;
wire [1:0] \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [23:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg ;
wire [3:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable ;
wire [31:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b ;
wire [1:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a ;
wire [3:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full ;
wire [1:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt ;
wire [8:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt ;
wire [1:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt ;
wire [6:0] \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount ;
wire [2:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int ;
wire [31:0] \flash_inst|flash_mem_writedata ;
wire [0:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout ;
wire [0:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire ;
wire [7:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena ;
wire [31:0] \flash_inst|flash_csr_readdata ;
wire [31:0] \flash_inst|flash_csr_writedata ;
wire [2:0] \flash_inst|flash_csr_address ;
wire [5:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk ;

wire [39:0] \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [19:0] \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ;
wire [7:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];

assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [8];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [9];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [10];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [11];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [12];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [13];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [14];
assign \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] = \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [15];

assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [0];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [1];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [2];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [3];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [4];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [5];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [6];
assign \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7] = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus [7];

assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2  = \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [2];

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(\cfg|Clock_Generator_400KHz|new_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(\codec|Audio_Out_Serializer|serial_audio_out_data~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(\cfg|I2C_Controller|Mux0~4_combout ),
	.oe(\cfg|I2C_Controller|i2c_sdata~1_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "false";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N0
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~37 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~37_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [1] ) + ( VCC ) + ( !VCC ))
// \cfg|Clock_Generator_400KHz|Add0~38  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~37_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~37 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|rom_address_counter~1 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter~1_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|rom_address_counter~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cfg|Auto_Initialize|rom_address_counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y24_N26
dffeas \cfg|Auto_Initialize|rom_address_counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|rom_address_counter~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cfg|Auto_Initialize|s_i2c_auto_init~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[0] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y24_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|rom_address_counter~0 (
// Equation(s):
// \cfg|Auto_Initialize|rom_address_counter~0_combout  = ( \KEY[3]~input_o  & ( !\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|rom_address_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|rom_address_counter~0 .lut_mask = 64'h000000000FF00FF0;
defparam \cfg|Auto_Initialize|rom_address_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y24_N50
dffeas \cfg|Auto_Initialize|rom_address_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|rom_address_counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|s_i2c_auto_init~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[1] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y24_N51
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~3 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~3_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [2]) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// \cfg|Auto_Initialize|rom_address_counter [2] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~3 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~3 .lut_mask = 64'h00FF00FF55AA55AA;
defparam \cfg|Auto_Initialize|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y24_N53
dffeas \cfg|Auto_Initialize|rom_address_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|s_i2c_auto_init~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[2] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N3
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~2 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~2_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [3] $ (((!\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [3] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~2 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \cfg|Auto_Initialize|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y24_N56
dffeas \cfg|Auto_Initialize|rom_address_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|Auto_Initialize|s_i2c_auto_init~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[3] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N33
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~1 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~1_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [4] $ (((!\cfg|Auto_Initialize|rom_address_counter [2]) # ((!\cfg|Auto_Initialize|rom_address_counter [1]) # 
// (!\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [4] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~1 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \cfg|Auto_Initialize|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y25_N35
dffeas \cfg|Auto_Initialize|rom_address_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|s_i2c_auto_init~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[4] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|Add0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Add0~0_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [3]) # ((!\cfg|Auto_Initialize|rom_address_counter [4]) # 
// ((!\cfg|Auto_Initialize|rom_address_counter [1]) # (!\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (\cfg|Auto_Initialize|rom_address_counter [3] 
// & (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [2] ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Add0~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Add0~0 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \cfg|Auto_Initialize|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y24_N8
dffeas \cfg|Auto_Initialize|rom_address_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|s_i2c_auto_init~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|rom_address_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|rom_address_counter[5] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|rom_address_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|Equal0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Equal0~0_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [4] & 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [3]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Equal0~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Equal0~0 .lut_mask = 64'h0000000000002000;
defparam \cfg|Auto_Initialize|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y24_N57
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~0_combout  = ( \cfg|Auto_Initialize|rom_address_counter [4] & ( ((\cfg|Auto_Initialize|rom_address_counter [3]) # (\cfg|Auto_Initialize|rom_address_counter [1])) # (\cfg|Auto_Initialize|rom_address_counter [2]) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \cfg|Auto_Initialize|Ram0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|transfer_data~0 (
// Equation(s):
// \cfg|Auto_Initialize|transfer_data~0_combout  = ( \cfg|Auto_Initialize|transfer_data~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  ) ) # ( !\cfg|Auto_Initialize|transfer_data~q  & ( 
// !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ( ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q )) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ) ) ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ),
	.datae(!\cfg|Auto_Initialize|transfer_data~q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|transfer_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|transfer_data~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|transfer_data~0 .lut_mask = 64'h3FFFFFFF00000000;
defparam \cfg|Auto_Initialize|transfer_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y25_N26
dffeas \cfg|Auto_Initialize|transfer_data (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|transfer_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|transfer_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|transfer_data .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|transfer_data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N21
cyclonev_lcell_comb \cfg|Auto_Initialize|Selector0~0 (
// Equation(s):
// \cfg|Auto_Initialize|Selector0~0_combout  = ( \cfg|Auto_Initialize|transfer_data~q  & ( (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  & !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ) ) ) # ( 
// !\cfg|Auto_Initialize|transfer_data~q  & ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector0~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Selector0~0 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \cfg|Auto_Initialize|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N9
cyclonev_lcell_comb \cfg|Auto_Initialize|Selector0~1 (
// Equation(s):
// \cfg|Auto_Initialize|Selector0~1_combout  = ( \cfg|Auto_Initialize|Ram0~0_combout  & ( \cfg|Auto_Initialize|Selector0~0_combout  ) ) # ( !\cfg|Auto_Initialize|Ram0~0_combout  & ( \cfg|Auto_Initialize|Selector0~0_combout  ) ) # ( 
// \cfg|Auto_Initialize|Ram0~0_combout  & ( !\cfg|Auto_Initialize|Selector0~0_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|Equal0~0_combout  & !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q )) ) ) ) 
// # ( !\cfg|Auto_Initialize|Ram0~0_combout  & ( !\cfg|Auto_Initialize|Selector0~0_combout  & ( (!\cfg|Auto_Initialize|Equal0~0_combout  & !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|Equal0~0_combout ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datae(!\cfg|Auto_Initialize|Ram0~0_combout ),
	.dataf(!\cfg|Auto_Initialize|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector0~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Selector0~1 .lut_mask = 64'hF000A000FFFFFFFF;
defparam \cfg|Auto_Initialize|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y25_N11
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N33
cyclonev_lcell_comb \cfg|Auto_Initialize|Selector1~0 (
// Equation(s):
// \cfg|Auto_Initialize|Selector1~0_combout  = ( \cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ))) # 
// (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q )) ) ) # ( !\cfg|Auto_Initialize|transfer_data~q  & ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  
// ) )

	.dataa(gnd),
	.datab(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector1~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Selector1~0 .lut_mask = 64'h00FF00FF03CF03CF;
defparam \cfg|Auto_Initialize|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y24_N35
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|Selector2~0 (
// Equation(s):
// \cfg|Auto_Initialize|Selector2~0_combout  = ( \cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q )) # 
// (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ))) ) ) # ( !\cfg|Auto_Initialize|transfer_data~q  & ( 
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q  ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector2~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Selector2~0 .lut_mask = 64'h33333333330F330F;
defparam \cfg|Auto_Initialize|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|Selector2~1 (
// Equation(s):
// \cfg|Auto_Initialize|Selector2~1_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( ((!\cfg|Auto_Initialize|Equal0~0_combout  & (\cfg|Auto_Initialize|Ram0~0_combout  & !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ))) # 
// (\cfg|Auto_Initialize|Selector2~0_combout ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|Selector2~0_combout  ) )

	.dataa(!\cfg|Auto_Initialize|Equal0~0_combout ),
	.datab(!\cfg|Auto_Initialize|Ram0~0_combout ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datad(!\cfg|Auto_Initialize|Selector2~0_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector2~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Selector2~1 .lut_mask = 64'h00FF00FF20FF20FF;
defparam \cfg|Auto_Initialize|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y24_N20
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|Selector3~0 (
// Equation(s):
// \cfg|Auto_Initialize|Selector3~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ( ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q  & \cfg|Auto_Initialize|transfer_data~q )) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q ) ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ),
	.datac(!\cfg|Auto_Initialize|transfer_data~q ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector3~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Selector3~0 .lut_mask = 64'h0000000003FF03FF;
defparam \cfg|Auto_Initialize|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y26_N37
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N39
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~13 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~13_combout  = ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ( (\KEY[3]~input_o  & ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q ) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q ))) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT~q ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~13 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~13 .lut_mask = 64'h0555055500000000;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y26_N41
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N3
cyclonev_lcell_comb \cfg|Auto_Initialize|send_stop_bit~0 (
// Equation(s):
// \cfg|Auto_Initialize|send_stop_bit~0_combout  = ( \cfg|Auto_Initialize|send_stop_bit~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  ) ) # ( !\cfg|Auto_Initialize|send_stop_bit~q  & ( 
// !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q ),
	.datad(gnd),
	.datae(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|send_stop_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_stop_bit~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|send_stop_bit~0 .lut_mask = 64'h0F0FFFFF00000000;
defparam \cfg|Auto_Initialize|send_stop_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y26_N5
dffeas \cfg|Auto_Initialize|send_stop_bit (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|send_stop_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|send_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_stop_bit .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|send_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N27
cyclonev_lcell_comb \cfg|Auto_Initialize|send_start_bit~0 (
// Equation(s):
// \cfg|Auto_Initialize|send_start_bit~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  ) ) # ( 
// !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & \cfg|Auto_Initialize|send_start_bit~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datad(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|send_start_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_start_bit~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|send_start_bit~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \cfg|Auto_Initialize|send_start_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y25_N29
dffeas \cfg|Auto_Initialize|send_start_bit (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|send_start_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|send_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|send_start_bit .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|send_start_bit .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N48
cyclonev_lcell_comb \cfg|I2C_Controller|s_i2c_transceiver~12 (
// Equation(s):
// \cfg|I2C_Controller|s_i2c_transceiver~12_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & ( \cfg|Auto_Initialize|transfer_data~q  & ( \KEY[3]~input_o  ) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & ( 
// \cfg|Auto_Initialize|transfer_data~q  & ( \KEY[3]~input_o  ) ) ) # ( \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & ( !\cfg|Auto_Initialize|transfer_data~q  & ( (\KEY[3]~input_o  & !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q 
// ) ) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & ( !\cfg|Auto_Initialize|transfer_data~q  & ( (\KEY[3]~input_o  & (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q  & ((\cfg|Auto_Initialize|send_start_bit~q ) # 
// (\cfg|Auto_Initialize|send_stop_bit~q )))) ) ) )

	.dataa(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.dataf(!\cfg|Auto_Initialize|transfer_data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|s_i2c_transceiver~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver~12 .extended_lut = "off";
defparam \cfg|I2C_Controller|s_i2c_transceiver~12 .lut_mask = 64'h1300330033333333;
defparam \cfg|I2C_Controller|s_i2c_transceiver~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y25_N50
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|s_i2c_transceiver~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N57
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|clk_counter[7]~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & ( (!\KEY[3]~input_o ) # (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ) ) ) # ( 
// !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & ( !\KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[7]~0 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|clk_counter[7]~0 .lut_mask = 64'hF0F0F0F0FFF0FFF0;
defparam \cfg|Clock_Generator_400KHz|clk_counter[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N2
dffeas \cfg|Clock_Generator_400KHz|clk_counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[1] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N3
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~29 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~29_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [2] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~38  ))
// \cfg|Clock_Generator_400KHz|Add0~30  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [2] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~29_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~29 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N5
dffeas \cfg|Clock_Generator_400KHz|clk_counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[2] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N6
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~25 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~25_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [3] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~30  ))
// \cfg|Clock_Generator_400KHz|Add0~26  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [3] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~25_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~25 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N8
dffeas \cfg|Clock_Generator_400KHz|clk_counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[3] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N9
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~21 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~21_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [4] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~26  ))
// \cfg|Clock_Generator_400KHz|Add0~22  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [4] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~21_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~21 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N11
dffeas \cfg|Clock_Generator_400KHz|clk_counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[4] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N12
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~17 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~17_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [5] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~22  ))
// \cfg|Clock_Generator_400KHz|Add0~18  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [5] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~17_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~17 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N14
dffeas \cfg|Clock_Generator_400KHz|clk_counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[5] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N15
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~33 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~33_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [6] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~18  ))
// \cfg|Clock_Generator_400KHz|Add0~34  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [6] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~33_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~33 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N17
dffeas \cfg|Clock_Generator_400KHz|clk_counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[6] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N18
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~13 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~13_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [7] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~34  ))
// \cfg|Clock_Generator_400KHz|Add0~14  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [7] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~13_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~13 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N20
dffeas \cfg|Clock_Generator_400KHz|clk_counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[7] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N21
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~9 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~9_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [8] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~14  ))
// \cfg|Clock_Generator_400KHz|Add0~10  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [8] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~9_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~9 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N23
dffeas \cfg|Clock_Generator_400KHz|clk_counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[8] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N24
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~5 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~5_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [9] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~10  ))
// \cfg|Clock_Generator_400KHz|Add0~6  = CARRY(( \cfg|Clock_Generator_400KHz|clk_counter [9] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~5_sumout ),
	.cout(\cfg|Clock_Generator_400KHz|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~5 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N26
dffeas \cfg|Clock_Generator_400KHz|clk_counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[9] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N27
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|Add0~1 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|Add0~1_sumout  = SUM(( \cfg|Clock_Generator_400KHz|clk_counter [10] ) + ( GND ) + ( \cfg|Clock_Generator_400KHz|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cfg|Clock_Generator_400KHz|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cfg|Clock_Generator_400KHz|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|Add0~1 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \cfg|Clock_Generator_400KHz|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N29
dffeas \cfg|Clock_Generator_400KHz|clk_counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|Clock_Generator_400KHz|clk_counter[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|clk_counter[10] .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|clk_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N54
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_high_level~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  = ( !\cfg|Clock_Generator_400KHz|clk_counter [9] & ( (\cfg|Clock_Generator_400KHz|clk_counter [8] & (\cfg|Clock_Generator_400KHz|clk_counter [6] & (\cfg|Clock_Generator_400KHz|clk_counter [7] & 
// \cfg|Clock_Generator_400KHz|clk_counter [1]))) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|clk_counter [8]),
	.datab(!\cfg|Clock_Generator_400KHz|clk_counter [6]),
	.datac(!\cfg|Clock_Generator_400KHz|clk_counter [7]),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [1]),
	.datae(gnd),
	.dataf(!\cfg|Clock_Generator_400KHz|clk_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .lut_mask = 64'h0001000100000000;
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N36
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_high_level~1 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout  = ( \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  & ( \cfg|Clock_Generator_400KHz|clk_counter [5] & ( (\cfg|Clock_Generator_400KHz|clk_counter [2] & 
// (\cfg|Clock_Generator_400KHz|clk_counter [3] & (\cfg|Clock_Generator_400KHz|clk_counter [10] & \cfg|Clock_Generator_400KHz|clk_counter [4]))) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.datab(!\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.datac(!\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.datae(!\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.dataf(!\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .lut_mask = 64'h0000000000000001;
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N38
dffeas \cfg|Clock_Generator_400KHz|middle_of_high_level (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|middle_of_high_level~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|middle_of_high_level .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N18
cyclonev_lcell_comb \cfg|I2C_Controller|Selector5~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector5~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & ( (!\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ) ) ) # ( 
// !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & ( (!\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & (((\cfg|Auto_Initialize|send_stop_bit~q  & !\cfg|Auto_Initialize|send_start_bit~q )) # 
// (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ))) # (\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & (\cfg|Auto_Initialize|send_stop_bit~q  & (!\cfg|Auto_Initialize|send_start_bit~q ))) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datab(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datac(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector5~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector5~0 .lut_mask = 64'h30BA30BA00AA00AA;
defparam \cfg|I2C_Controller|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y25_N20
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N42
cyclonev_lcell_comb \cfg|Clock_Generator_400KHz|middle_of_low_level~0 (
// Equation(s):
// \cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout  = ( \cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout  & ( \cfg|Clock_Generator_400KHz|clk_counter [5] & ( (!\cfg|Clock_Generator_400KHz|clk_counter [10] & 
// (\cfg|Clock_Generator_400KHz|clk_counter [3] & (\cfg|Clock_Generator_400KHz|clk_counter [2] & \cfg|Clock_Generator_400KHz|clk_counter [4]))) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.datab(!\cfg|Clock_Generator_400KHz|clk_counter [3]),
	.datac(!\cfg|Clock_Generator_400KHz|clk_counter [2]),
	.datad(!\cfg|Clock_Generator_400KHz|clk_counter [4]),
	.datae(!\cfg|Clock_Generator_400KHz|middle_of_high_level~0_combout ),
	.dataf(!\cfg|Clock_Generator_400KHz|clk_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .extended_lut = "off";
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .lut_mask = 64'h0000000000000002;
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N44
dffeas \cfg|Clock_Generator_400KHz|middle_of_low_level (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Clock_Generator_400KHz|middle_of_low_level~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|middle_of_low_level .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y26_N35
dffeas \cfg|Clock_Generator_400KHz|new_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Clock_Generator_400KHz|clk_counter [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Clock_Generator_400KHz|new_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Clock_Generator_400KHz|new_clk .is_wysiwyg = "true";
defparam \cfg|Clock_Generator_400KHz|new_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N24
cyclonev_lcell_comb \cfg|I2C_Controller|Selector1~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector1~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & ( (!\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q ) ) ) # ( 
// !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & ( (!\cfg|Clock_Generator_400KHz|new_clk~q  & (((!\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q )) # 
// (\cfg|Auto_Initialize|send_start_bit~q ))) # (\cfg|Clock_Generator_400KHz|new_clk~q  & (!\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & ((\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q )))) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|new_clk~q ),
	.datab(!\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datac(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector1~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector1~0 .lut_mask = 64'h0ACE0ACE00CC00CC;
defparam \cfg|I2C_Controller|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y25_N26
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N57
cyclonev_lcell_comb \cfg|I2C_Controller|Selector2~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector2~0_combout  = ( \cfg|Clock_Generator_400KHz|middle_of_high_level~q  & ( ((!\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q )) # 
// (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q ) ) ) # ( !\cfg|Clock_Generator_400KHz|middle_of_high_level~q  & ( (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ) ) )

	.dataa(gnd),
	.datab(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.datae(gnd),
	.dataf(!\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector2~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector2~0 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \cfg|I2C_Controller|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N54
cyclonev_lcell_comb \cfg|I2C_Controller|Selector2~1 (
// Equation(s):
// \cfg|I2C_Controller|Selector2~1_combout  = ( \cfg|I2C_Controller|Selector2~0_combout  ) # ( !\cfg|I2C_Controller|Selector2~0_combout  & ( (\cfg|Clock_Generator_400KHz|new_clk~q  & (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & 
// \cfg|Auto_Initialize|send_start_bit~q )) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|new_clk~q ),
	.datab(gnd),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.datad(!\cfg|Auto_Initialize|send_start_bit~q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector2~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector2~1 .lut_mask = 64'h00500050FFFFFFFF;
defparam \cfg|I2C_Controller|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y25_N56
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N3
cyclonev_lcell_comb \cfg|I2C_Controller|Selector3~1 (
// Equation(s):
// \cfg|I2C_Controller|Selector3~1_combout  = ( \cfg|Auto_Initialize|send_start_bit~q  & ( \cfg|Auto_Initialize|send_stop_bit~q  & ( (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ) ) ) ) # 
// ( !\cfg|Auto_Initialize|send_start_bit~q  & ( \cfg|Auto_Initialize|send_stop_bit~q  & ( (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ) ) ) ) # ( \cfg|Auto_Initialize|send_start_bit~q  
// & ( !\cfg|Auto_Initialize|send_stop_bit~q  & ( (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ) ) ) ) # ( !\cfg|Auto_Initialize|send_start_bit~q  & ( 
// !\cfg|Auto_Initialize|send_stop_bit~q  & ( (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ) # ((\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q )) ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.datab(gnd),
	.datac(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.datae(!\cfg|Auto_Initialize|send_start_bit~q ),
	.dataf(!\cfg|Auto_Initialize|send_stop_bit~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector3~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector3~1 .lut_mask = 64'hAAAF000F000F000F;
defparam \cfg|I2C_Controller|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N18
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit~2 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~2_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & ( (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (\cfg|num_bits_to_transfer [0])) # 
// (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ((!\cfg|I2C_Controller|current_bit [0] $ (\cfg|I2C_Controller|current_bit [1])))) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & ( \cfg|num_bits_to_transfer [0] ) )

	.dataa(!\cfg|num_bits_to_transfer [0]),
	.datab(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(!\cfg|I2C_Controller|current_bit [0]),
	.datad(!\cfg|I2C_Controller|current_bit [1]),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~2 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit~2 .lut_mask = 64'h5555555574477447;
defparam \cfg|I2C_Controller|current_bit~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N27
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit[1]~1 (
// Equation(s):
// \cfg|I2C_Controller|current_bit[1]~1_combout  = ( \cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ( \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  ) ) # ( !\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ( 
// \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & ( !\KEY[3]~input_o  ) ) ) # ( \cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  ) ) # ( 
// !\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[1]~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit[1]~1 .lut_mask = 64'hFFFFFFFFF0F0FFFF;
defparam \cfg|I2C_Controller|current_bit[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y26_N20
dffeas \cfg|I2C_Controller|current_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[1] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N30
cyclonev_lcell_comb \cfg|I2C_Controller|Selector3~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector3~0_combout  = ( !\cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|current_bit [2] & (!\cfg|I2C_Controller|current_bit [0] & \cfg|Clock_Generator_400KHz|middle_of_low_level~q )) ) )

	.dataa(gnd),
	.datab(!\cfg|I2C_Controller|current_bit [2]),
	.datac(!\cfg|I2C_Controller|current_bit [0]),
	.datad(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|current_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector3~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector3~0 .lut_mask = 64'h00C000C000000000;
defparam \cfg|I2C_Controller|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N6
cyclonev_lcell_comb \cfg|I2C_Controller|Selector3~2 (
// Equation(s):
// \cfg|I2C_Controller|Selector3~2_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & ( \cfg|I2C_Controller|Selector3~0_combout  & ( (\cfg|I2C_Controller|Selector3~1_combout  & \cfg|Auto_Initialize|transfer_data~q ) ) ) ) # ( 
// !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & ( \cfg|I2C_Controller|Selector3~0_combout  & ( (\cfg|I2C_Controller|Selector3~1_combout  & \cfg|Auto_Initialize|transfer_data~q ) ) ) ) # ( 
// \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & ( !\cfg|I2C_Controller|Selector3~0_combout  ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & ( !\cfg|I2C_Controller|Selector3~0_combout  & ( 
// (\cfg|I2C_Controller|Selector3~1_combout  & \cfg|Auto_Initialize|transfer_data~q ) ) ) )

	.dataa(gnd),
	.datab(!\cfg|I2C_Controller|Selector3~1_combout ),
	.datac(!\cfg|Auto_Initialize|transfer_data~q ),
	.datad(gnd),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.dataf(!\cfg|I2C_Controller|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector3~2 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector3~2 .lut_mask = 64'h0303FFFF03030303;
defparam \cfg|I2C_Controller|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y26_N8
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N21
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit~3 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~3_combout  = (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (\cfg|num_bits_to_transfer [0])) # (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & 
// ((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & (\cfg|num_bits_to_transfer [0])) # (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & ((!\cfg|I2C_Controller|current_bit [0])))))

	.dataa(!\cfg|num_bits_to_transfer [0]),
	.datab(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.datad(!\cfg|I2C_Controller|current_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~3 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit~3 .lut_mask = 64'h5754575457545754;
defparam \cfg|I2C_Controller|current_bit~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y26_N23
dffeas \cfg|I2C_Controller|current_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_bit~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[0] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N54
cyclonev_lcell_comb \cfg|I2C_Controller|Selector4~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector4~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q  & ( \cfg|I2C_Controller|current_bit [1] & ( !\cfg|Clock_Generator_400KHz|middle_of_low_level~q  ) ) ) # ( 
// \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q  & ( !\cfg|I2C_Controller|current_bit [1] & ( (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ) # ((!\cfg|I2C_Controller|current_bit [2] & (!\cfg|I2C_Controller|current_bit [0] & 
// \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ))) ) ) ) # ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q  & ( !\cfg|I2C_Controller|current_bit [1] & ( (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & 
// (!\cfg|I2C_Controller|current_bit [2] & (!\cfg|I2C_Controller|current_bit [0] & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ))) ) ) )

	.dataa(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datab(!\cfg|I2C_Controller|current_bit [2]),
	.datac(!\cfg|I2C_Controller|current_bit [0]),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q ),
	.dataf(!\cfg|I2C_Controller|current_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector4~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|Selector4~0 .lut_mask = 64'h0040AAEA0000AAAA;
defparam \cfg|I2C_Controller|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y26_N55
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N48
cyclonev_lcell_comb \cfg|I2C_Controller|Selector6~0 (
// Equation(s):
// \cfg|I2C_Controller|Selector6~0_combout  = ( !\cfg|Auto_Initialize|transfer_data~q  & ( (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q  & 
// (((\cfg|Clock_Generator_400KHz|middle_of_high_level~q ))))) # (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ((((\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q  & \cfg|Clock_Generator_400KHz|middle_of_high_level~q )) # 
// (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q )) # (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ))) ) ) # ( \cfg|Auto_Initialize|transfer_data~q  & ( ((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q  & 
// (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ((\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q )))) # (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q  & (((\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & 
// \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q )) # (\cfg|Clock_Generator_400KHz|middle_of_high_level~q )))) # (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ) ) )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ),
	.datab(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datad(!\cfg|Clock_Generator_400KHz|middle_of_high_level~q ),
	.datae(!\cfg|Auto_Initialize|transfer_data~q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK~q ),
	.datag(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Selector6~0 .extended_lut = "on";
defparam \cfg|I2C_Controller|Selector6~0 .lut_mask = 64'h03570F5F33773F7F;
defparam \cfg|I2C_Controller|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y26_N50
dffeas \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~15 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~15_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q  & ( (\KEY[3]~input_o  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~15 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~15 .lut_mask = 64'h0000000005050505;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y26_N44
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N45
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init~14 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init~14_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q  ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q  & ( !\KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init~14 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init~14 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \cfg|Auto_Initialize|s_i2c_auto_init~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N21
cyclonev_lcell_comb \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 (
// Equation(s):
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout  = ( !\cfg|Auto_Initialize|s_i2c_auto_init~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y24_N23
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N15
cyclonev_lcell_comb \cfg|Auto_Initialize|Selector6~0 (
// Equation(s):
// \cfg|Auto_Initialize|Selector6~0_combout  = ( \cfg|Auto_Initialize|Equal0~0_combout  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ) ) ) # ( 
// !\cfg|Auto_Initialize|Equal0~0_combout  & ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q  ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Selector6~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Selector6~0 .lut_mask = 64'h00FF00FFAAFFAAFF;
defparam \cfg|Auto_Initialize|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y25_N17
dffeas \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y26_N48
cyclonev_lcell_comb \cfg|num_bits_to_transfer~0 (
// Equation(s):
// \cfg|num_bits_to_transfer~0_combout  = ( \cfg|num_bits_to_transfer [0] & ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q  ) ) # ( \cfg|num_bits_to_transfer [0] & ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q  ) ) # ( 
// !\cfg|num_bits_to_transfer [0] & ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cfg|num_bits_to_transfer [0]),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|num_bits_to_transfer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|num_bits_to_transfer~0 .extended_lut = "off";
defparam \cfg|num_bits_to_transfer~0 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \cfg|num_bits_to_transfer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y26_N50
dffeas \cfg|num_bits_to_transfer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|num_bits_to_transfer~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|num_bits_to_transfer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|num_bits_to_transfer[0] .is_wysiwyg = "true";
defparam \cfg|num_bits_to_transfer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N12
cyclonev_lcell_comb \cfg|I2C_Controller|current_bit~0 (
// Equation(s):
// \cfg|I2C_Controller|current_bit~0_combout  = ( \cfg|I2C_Controller|current_bit [2] & ( \cfg|I2C_Controller|current_bit [1] & ( ((\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q )) # 
// (\cfg|num_bits_to_transfer [0]) ) ) ) # ( !\cfg|I2C_Controller|current_bit [2] & ( \cfg|I2C_Controller|current_bit [1] & ( (\cfg|num_bits_to_transfer [0] & ((!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ) # 
// (!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ))) ) ) ) # ( \cfg|I2C_Controller|current_bit [2] & ( !\cfg|I2C_Controller|current_bit [1] & ( (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (\cfg|num_bits_to_transfer [0])) # 
// (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & (\cfg|num_bits_to_transfer [0])) # (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & 
// ((\cfg|I2C_Controller|current_bit [0]))))) ) ) ) # ( !\cfg|I2C_Controller|current_bit [2] & ( !\cfg|I2C_Controller|current_bit [1] & ( (!\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & (\cfg|num_bits_to_transfer [0])) # 
// (\cfg|Clock_Generator_400KHz|middle_of_low_level~q  & ((!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & (\cfg|num_bits_to_transfer [0])) # (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q  & 
// ((!\cfg|I2C_Controller|current_bit [0]))))) ) ) )

	.dataa(!\cfg|num_bits_to_transfer [0]),
	.datab(!\cfg|Clock_Generator_400KHz|middle_of_low_level~q ),
	.datac(!\cfg|I2C_Controller|current_bit [0]),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.datae(!\cfg|I2C_Controller|current_bit [2]),
	.dataf(!\cfg|I2C_Controller|current_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_bit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_bit~0 .lut_mask = 64'h5574554755445577;
defparam \cfg|I2C_Controller|current_bit~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y26_N14
dffeas \cfg|I2C_Controller|current_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|I2C_Controller|current_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\cfg|I2C_Controller|current_bit[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_bit[2] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N15
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~4 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~4_combout  = ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~4 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~4 .lut_mask = 64'h00FF00FF00000000;
defparam \cfg|Auto_Initialize|data_out~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~25 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~25_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|data_out~4_combout  & ( (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|data_out~4_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # (!\cfg|Auto_Initialize|rom_address_counter [1])))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [4]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|data_out~4_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [4] & !\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|data_out~4_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (!\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [4])) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|data_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~25 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~25 .lut_mask = 64'h8080800098901050;
defparam \cfg|Auto_Initialize|Ram0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N15
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~24 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~24_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|data_out~4_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [4] & 
// (!\cfg|Auto_Initialize|rom_address_counter [1] $ (!\cfg|Auto_Initialize|rom_address_counter [2])))) # (\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [4])) # 
// (\cfg|Auto_Initialize|rom_address_counter [1] & ((\cfg|Auto_Initialize|rom_address_counter [2]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|data_out~4_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|rom_address_counter [2]))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ 
// (((\cfg|Auto_Initialize|rom_address_counter [3] & \cfg|Auto_Initialize|rom_address_counter [2]))))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|data_out~4_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [3]))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|data_out~4_combout  & ( (\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [2]))))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|data_out~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~24 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~24 .lut_mask = 64'h1102110650C11453;
defparam \cfg|Auto_Initialize|Ram0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~26 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~26_combout  = ( \cfg|Auto_Initialize|Ram0~24_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5]) # (\cfg|Auto_Initialize|Ram0~25_combout ) ) ) # ( !\cfg|Auto_Initialize|Ram0~24_combout  & ( 
// (\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~25_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|Ram0~25_combout ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|Ram0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~26 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~26 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \cfg|Auto_Initialize|Ram0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~5 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~5_combout  = ( \cfg|Auto_Initialize|Ram0~26_combout  & ( (\KEY[3]~input_o  & !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|Ram0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~5 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~5 .lut_mask = 64'h000000000F000F00;
defparam \cfg|Auto_Initialize|data_out~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out[0]~3 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[0]~3_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( (!\KEY[3]~input_o ) # 
// (((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q )) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q )) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2~q ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[0]~3 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out[0]~3 .lut_mask = 64'hFFBFFFBFFFFFFFFF;
defparam \cfg|Auto_Initialize|data_out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y25_N37
dffeas \cfg|Auto_Initialize|data_out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[7] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N12
cyclonev_lcell_comb \cfg|data_to_transfer[6]~0 (
// Equation(s):
// \cfg|data_to_transfer[6]~0_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q  & ( !\KEY[3]~input_o  ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q  )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|data_to_transfer[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|data_to_transfer[6]~0 .extended_lut = "off";
defparam \cfg|data_to_transfer[6]~0 .lut_mask = 64'hFFFFFFFFCCCCCCCC;
defparam \cfg|data_to_transfer[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y25_N38
dffeas \cfg|data_to_transfer[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[7] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N30
cyclonev_lcell_comb \cfg|I2C_Controller|current_byte[0]~0 (
// Equation(s):
// \cfg|I2C_Controller|current_byte[0]~0_combout  = ( \cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  & ( (!\KEY[3]~input_o ) # (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ) ) ) # ( 
// !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q  )

	.dataa(gnd),
	.datab(!\KEY[3]~input_o ),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|current_byte[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[0]~0 .extended_lut = "off";
defparam \cfg|I2C_Controller|current_byte[0]~0 .lut_mask = 64'hFFFFFFFFCFCFCFCF;
defparam \cfg|I2C_Controller|current_byte[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y25_N32
dffeas \cfg|I2C_Controller|current_byte[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[7] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N39
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~7 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~7_combout  = ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [5])) # 
// (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [5]))) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [5] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [3]) # (!\cfg|Auto_Initialize|rom_address_counter [1])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|rom_address_counter [1]) # 
// (\cfg|Auto_Initialize|rom_address_counter [3])))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~7 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~7 .lut_mask = 64'hA815A81588558855;
defparam \cfg|Auto_Initialize|data_out~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~6 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~6_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (((\cfg|Auto_Initialize|rom_address_counter [1] & 
// !\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) ) 
// # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [3] & 
// \cfg|Auto_Initialize|rom_address_counter [5]))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [5]))) ) ) ) # ( 
// \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ (((!\cfg|Auto_Initialize|rom_address_counter [4]) # 
// (!\cfg|Auto_Initialize|rom_address_counter [3]))))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter 
// [5] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ (!\cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// !\cfg|Auto_Initialize|rom_address_counter [5]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~6 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~6 .lut_mask = 64'h204836004002308A;
defparam \cfg|Auto_Initialize|Ram0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~13 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~13_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ 
// (((!\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [3]))))) # (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// !\cfg|Auto_Initialize|rom_address_counter [4]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ 
// (((!\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [3]))))) # (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// !\cfg|Auto_Initialize|rom_address_counter [4]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [4] $ 
// (((!\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [3]))))) # (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// !\cfg|Auto_Initialize|rom_address_counter [4]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (((!\cfg|Auto_Initialize|rom_address_counter 
// [3] & \cfg|Auto_Initialize|rom_address_counter [5])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ (!\cfg|Auto_Initialize|rom_address_counter [3])))) ) 
// ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~13 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~13 .lut_mask = 64'h06C01E801E801E80;
defparam \cfg|Auto_Initialize|data_out~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~8 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~8_combout  = ( \cfg|Auto_Initialize|Ram0~6_combout  & ( \cfg|Auto_Initialize|data_out~13_combout  & ( (\KEY[3]~input_o  & ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ) # 
// ((!\cfg|Auto_Initialize|data_out~4_combout ) # (!\cfg|Auto_Initialize|data_out~7_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~6_combout  & ( \cfg|Auto_Initialize|data_out~13_combout  & ( (\KEY[3]~input_o  & ((!\cfg|Auto_Initialize|data_out~4_combout 
// ) # ((\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  & !\cfg|Auto_Initialize|data_out~7_combout )))) ) ) ) # ( \cfg|Auto_Initialize|Ram0~6_combout  & ( !\cfg|Auto_Initialize|data_out~13_combout  & ( (\KEY[3]~input_o  & 
// (\cfg|Auto_Initialize|data_out~4_combout  & ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ) # (!\cfg|Auto_Initialize|data_out~7_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~6_combout  & ( 
// !\cfg|Auto_Initialize|data_out~13_combout  & ( (\KEY[3]~input_o  & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  & (\cfg|Auto_Initialize|data_out~4_combout  & !\cfg|Auto_Initialize|data_out~7_combout ))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datac(!\cfg|Auto_Initialize|data_out~4_combout ),
	.datad(!\cfg|Auto_Initialize|data_out~7_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~6_combout ),
	.dataf(!\cfg|Auto_Initialize|data_out~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~8 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~8 .lut_mask = 64'h0100050451505554;
defparam \cfg|Auto_Initialize|data_out~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y25_N55
dffeas \cfg|Auto_Initialize|data_out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[6] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N41
dffeas \cfg|data_to_transfer[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[6] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N31
dffeas \cfg|I2C_Controller|current_byte[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[6] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N21
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out[4]~0 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[4]~0_combout  = (\KEY[3]~input_o  & (((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q )) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q )))

	.dataa(!\KEY[3]~input_o ),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[4]~0 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out[4]~0 .lut_mask = 64'h5515551555155515;
defparam \cfg|Auto_Initialize|data_out[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~3 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~3_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & !\cfg|Auto_Initialize|rom_address_counter [3]) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [3]))) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~3 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~3 .lut_mask = 64'hC8C8C8C8C0C0C0C0;
defparam \cfg|Auto_Initialize|Ram0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N9
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out[4]~1 (
// Equation(s):
// \cfg|Auto_Initialize|data_out[4]~1_combout  = ( \KEY[3]~input_o  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[4]~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out[4]~1 .lut_mask = 64'h0000000000F000F0;
defparam \cfg|Auto_Initialize|data_out[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~2 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~2_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & 
// (\cfg|Auto_Initialize|rom_address_counter [5]))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ (\cfg|Auto_Initialize|rom_address_counter [1])))) ) ) ) # 
// ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ 
// (\cfg|Auto_Initialize|rom_address_counter [1])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [5]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] & 
// ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [4])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [5] & !\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( 
// !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|rom_address_counter [1]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~2 .lut_mask = 64'h008024A028242414;
defparam \cfg|Auto_Initialize|Ram0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~1 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~1_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [4] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [1] & 
// ((\cfg|Auto_Initialize|rom_address_counter [2]))) # (\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [4] 
// & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|rom_address_counter [5])) # (\cfg|Auto_Initialize|rom_address_counter [3] & 
// (\cfg|Auto_Initialize|rom_address_counter [1] & !\cfg|Auto_Initialize|rom_address_counter [5])))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (((!\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] 
// & ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( (\cfg|Auto_Initialize|rom_address_counter [5] & (!\cfg|Auto_Initialize|rom_address_counter [3] $ (((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [1]))))) ) 
// ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (((!\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter 
// [5])))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~1 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~1 .lut_mask = 64'h04A500951F801D00;
defparam \cfg|Auto_Initialize|Ram0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~2 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~2_combout  = ( \cfg|Auto_Initialize|Ram0~2_combout  & ( \cfg|Auto_Initialize|Ram0~1_combout  & ( (!\cfg|Auto_Initialize|data_out[4]~0_combout  & (((\cfg|Auto_Initialize|data_out[4]~1_combout )))) # 
// (\cfg|Auto_Initialize|data_out[4]~0_combout  & ((!\cfg|Auto_Initialize|data_out[4]~1_combout ) # ((\cfg|Auto_Initialize|Ram0~3_combout  & !\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~2_combout  & ( 
// \cfg|Auto_Initialize|Ram0~1_combout  & ( (\cfg|Auto_Initialize|data_out[4]~0_combout  & ((!\cfg|Auto_Initialize|data_out[4]~1_combout ) # ((\cfg|Auto_Initialize|Ram0~3_combout  & !\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) ) # ( 
// \cfg|Auto_Initialize|Ram0~2_combout  & ( !\cfg|Auto_Initialize|Ram0~1_combout  & ( (\cfg|Auto_Initialize|data_out[4]~1_combout  & ((!\cfg|Auto_Initialize|data_out[4]~0_combout ) # ((\cfg|Auto_Initialize|Ram0~3_combout  & 
// !\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~2_combout  & ( !\cfg|Auto_Initialize|Ram0~1_combout  & ( (\cfg|Auto_Initialize|data_out[4]~0_combout  & (\cfg|Auto_Initialize|Ram0~3_combout  & 
// (!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|data_out[4]~1_combout ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|data_out[4]~0_combout ),
	.datab(!\cfg|Auto_Initialize|Ram0~3_combout ),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|data_out[4]~1_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~2_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~2 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~2 .lut_mask = 64'h001000BA551055BA;
defparam \cfg|Auto_Initialize|data_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y25_N2
dffeas \cfg|Auto_Initialize|data_out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[5] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N16
dffeas \cfg|data_to_transfer[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[5] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N4
dffeas \cfg|I2C_Controller|current_byte[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[5] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~10 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~10_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter 
// [2] & (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  $ (\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( !\cfg|Auto_Initialize|rom_address_counter [1] 
// & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [0])) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~10 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~10 .lut_mask = 64'h00C0804000000000;
defparam \cfg|Auto_Initialize|Ram0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N57
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~9 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~9_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & 
// (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] $ (!\cfg|Auto_Initialize|rom_address_counter [0])))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & 
// (!\cfg|Auto_Initialize|rom_address_counter [3] $ (((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( 
// \cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [3] $ (((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( 
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( (\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ 
// (((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & \cfg|Auto_Initialize|rom_address_counter [3]))))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// (\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [2]) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~9 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~9 .lut_mask = 64'h0F000D02C3334139;
defparam \cfg|Auto_Initialize|Ram0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~8 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~8_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & 
// (((!\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [3])))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & (!\cfg|Auto_Initialize|rom_address_counter [3] $ 
// (((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( 
// !\cfg|Auto_Initialize|rom_address_counter [3] $ (((\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [0]))) ) ) ) # ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( 
// !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ((!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|rom_address_counter [2] & 
// \cfg|Auto_Initialize|rom_address_counter [3])) # (\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ (!\cfg|Auto_Initialize|rom_address_counter [3]))))) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & (!\cfg|Auto_Initialize|rom_address_counter [0] $ (((\cfg|Auto_Initialize|rom_address_counter [3]))))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( 
// !\cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [0] $ (\cfg|Auto_Initialize|rom_address_counter [3]) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~8 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~8 .lut_mask = 64'hCC334639C03F40B5;
defparam \cfg|Auto_Initialize|Ram0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~7 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~7_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & 
// (!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3]))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & (!\cfg|Auto_Initialize|rom_address_counter [0] $ 
// (((!\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [3]))))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( \cfg|Auto_Initialize|rom_address_counter [1] & ( 
// !\cfg|Auto_Initialize|rom_address_counter [0] $ (((!\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [3]))) ) ) ) # ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( 
// !\cfg|Auto_Initialize|rom_address_counter [1] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & (!\cfg|Auto_Initialize|rom_address_counter [3])) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ((\cfg|Auto_Initialize|rom_address_counter [0]))))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] $ 
// (((!\cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [0] $ 
// (((!\cfg|Auto_Initialize|rom_address_counter [2]) # (!\cfg|Auto_Initialize|rom_address_counter [3]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~7 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~7 .lut_mask = 64'h11EE91CE11EE818E;
defparam \cfg|Auto_Initialize|Ram0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~11 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~11_combout  = ( \cfg|Auto_Initialize|rom_address_counter [4] & ( \cfg|Auto_Initialize|Ram0~7_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|Ram0~8_combout ))) # 
// (\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|Ram0~10_combout )) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( \cfg|Auto_Initialize|Ram0~7_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5]) # 
// (\cfg|Auto_Initialize|Ram0~9_combout ) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [4] & ( !\cfg|Auto_Initialize|Ram0~7_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & ((\cfg|Auto_Initialize|Ram0~8_combout ))) # 
// (\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|Ram0~10_combout )) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [4] & ( !\cfg|Auto_Initialize|Ram0~7_combout  & ( (\cfg|Auto_Initialize|Ram0~9_combout  & 
// \cfg|Auto_Initialize|rom_address_counter [5]) ) ) )

	.dataa(!\cfg|Auto_Initialize|Ram0~10_combout ),
	.datab(!\cfg|Auto_Initialize|Ram0~9_combout ),
	.datac(!\cfg|Auto_Initialize|Ram0~8_combout ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.dataf(!\cfg|Auto_Initialize|Ram0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~11 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~11 .lut_mask = 64'h00330F55FF330F55;
defparam \cfg|Auto_Initialize|Ram0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y24_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~9 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~9_combout  = ( \cfg|Auto_Initialize|Ram0~11_combout  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  & \KEY[3]~input_o ) ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|Ram0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~9 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~9 .lut_mask = 64'h000000000C0C0C0C;
defparam \cfg|Auto_Initialize|data_out~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y24_N13
dffeas \cfg|Auto_Initialize|data_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[1] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N35
dffeas \cfg|data_to_transfer[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[1] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N59
dffeas \cfg|I2C_Controller|current_byte[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[1] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N39
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~23 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~23_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [0]) # (\cfg|Auto_Initialize|rom_address_counter [1])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter 
// [2] & (\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [4]))) # (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [4])) # 
// (\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [0]))))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter 
// [2] & ((!\cfg|Auto_Initialize|rom_address_counter [1] & (\cfg|Auto_Initialize|rom_address_counter [4] & \cfg|Auto_Initialize|rom_address_counter [0])) # (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// !\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [1] 
// & (\cfg|Auto_Initialize|rom_address_counter [4] & \cfg|Auto_Initialize|rom_address_counter [0]))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # 
// (!\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~23 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~23 .lut_mask = 64'h4442200853425010;
defparam \cfg|Auto_Initialize|Ram0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N36
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~22 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~22_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [4]) ) ) ) # ( 
// !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|rom_address_counter [1]))) # 
// (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [0]) # (!\cfg|Auto_Initialize|rom_address_counter [1]))))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (((\cfg|Auto_Initialize|rom_address_counter [0] & 
// \cfg|Auto_Initialize|rom_address_counter [1])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [0] 
// & (!\cfg|Auto_Initialize|rom_address_counter [4])) # (\cfg|Auto_Initialize|rom_address_counter [0] & ((!\cfg|Auto_Initialize|rom_address_counter [1]))))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (\cfg|Auto_Initialize|rom_address_counter [0] & \cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (((\cfg|Auto_Initialize|rom_address_counter [1])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [0] & !\cfg|Auto_Initialize|rom_address_counter [1])) # 
// (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [0]) # (!\cfg|Auto_Initialize|rom_address_counter [1]))))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~22 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~22 .lut_mask = 64'h31DC8A8422AD4444;
defparam \cfg|Auto_Initialize|Ram0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N3
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~12 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~12_combout  = ( \cfg|Auto_Initialize|Ram0~23_combout  & ( \cfg|Auto_Initialize|Ram0~22_combout  & ( (!\cfg|Auto_Initialize|data_out[4]~0_combout  & (((\cfg|Auto_Initialize|data_out[4]~1_combout )))) # 
// (\cfg|Auto_Initialize|data_out[4]~0_combout  & ((!\cfg|Auto_Initialize|data_out[4]~1_combout ) # ((\cfg|Auto_Initialize|Ram0~3_combout  & !\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~23_combout  & ( 
// \cfg|Auto_Initialize|Ram0~22_combout  & ( (\cfg|Auto_Initialize|data_out[4]~0_combout  & ((!\cfg|Auto_Initialize|data_out[4]~1_combout ) # ((\cfg|Auto_Initialize|Ram0~3_combout  & !\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) ) # ( 
// \cfg|Auto_Initialize|Ram0~23_combout  & ( !\cfg|Auto_Initialize|Ram0~22_combout  & ( (\cfg|Auto_Initialize|data_out[4]~1_combout  & ((!\cfg|Auto_Initialize|data_out[4]~0_combout ) # ((\cfg|Auto_Initialize|Ram0~3_combout  & 
// !\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~23_combout  & ( !\cfg|Auto_Initialize|Ram0~22_combout  & ( (\cfg|Auto_Initialize|data_out[4]~0_combout  & (\cfg|Auto_Initialize|Ram0~3_combout  & 
// (\cfg|Auto_Initialize|data_out[4]~1_combout  & !\cfg|Auto_Initialize|rom_address_counter [5]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|data_out[4]~0_combout ),
	.datab(!\cfg|Auto_Initialize|Ram0~3_combout ),
	.datac(!\cfg|Auto_Initialize|data_out[4]~1_combout ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datae(!\cfg|Auto_Initialize|Ram0~23_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~12 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~12 .lut_mask = 64'h01000B0A51505B5A;
defparam \cfg|Auto_Initialize|data_out~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y25_N4
dffeas \cfg|Auto_Initialize|data_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[2] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N20
dffeas \cfg|data_to_transfer[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[2] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N1
dffeas \cfg|I2C_Controller|current_byte[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[2] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y24_N42
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~12 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~12_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & \cfg|Auto_Initialize|rom_address_counter 
// [2]) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  
// & (\cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ((!\cfg|Auto_Initialize|rom_address_counter [2]) # (\cfg|Auto_Initialize|rom_address_counter [1]))))) ) ) ) # ( 
// \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [3]) # 
// (!\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & 
// (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [3]) # (!\cfg|Auto_Initialize|rom_address_counter [1])))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & 
// (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~12 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~12 .lut_mask = 64'h4A480F0C484C0C0C;
defparam \cfg|Auto_Initialize|Ram0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y24_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~13 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~13_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter 
// [1]))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [1])) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( 
// \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ (((!\cfg|Auto_Initialize|rom_address_counter [2]) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ))))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] & ((\cfg|Auto_Initialize|rom_address_counter [1]) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q )))) ) ) ) # ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [2] $ (\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( 
// (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ (\cfg|Auto_Initialize|rom_address_counter [1])))) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & (((!\cfg|Auto_Initialize|rom_address_counter [2] & \cfg|Auto_Initialize|rom_address_counter [1])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~13 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~13 .lut_mask = 64'h8058C00C18F40CF0;
defparam \cfg|Auto_Initialize|Ram0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y24_N12
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~14 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~14_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & (((\cfg|Auto_Initialize|rom_address_counter [2])))) # 
// (\cfg|Auto_Initialize|rom_address_counter [0] & (((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q )) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( 
// \cfg|Auto_Initialize|rom_address_counter [3] & ( ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ) # (!\cfg|Auto_Initialize|rom_address_counter [0] $ (!\cfg|Auto_Initialize|rom_address_counter [2]))) # 
// (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~14 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~14 .lut_mask = 64'h00000000F7FD31FD;
defparam \cfg|Auto_Initialize|Ram0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y24_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~15 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~15_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [2] & 
// ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q )))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~15 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~15 .lut_mask = 64'h3100000000000000;
defparam \cfg|Auto_Initialize|Ram0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y24_N18
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~16 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~16_combout  = ( \cfg|Auto_Initialize|Ram0~14_combout  & ( \cfg|Auto_Initialize|Ram0~15_combout  & ( ((!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~12_combout )) # 
// (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|Ram0~13_combout )))) # (\cfg|Auto_Initialize|rom_address_counter [5]) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~14_combout  & ( \cfg|Auto_Initialize|Ram0~15_combout  & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~12_combout  & (!\cfg|Auto_Initialize|rom_address_counter [5]))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (((\cfg|Auto_Initialize|Ram0~13_combout ) # 
// (\cfg|Auto_Initialize|rom_address_counter [5])))) ) ) ) # ( \cfg|Auto_Initialize|Ram0~14_combout  & ( !\cfg|Auto_Initialize|Ram0~15_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (((\cfg|Auto_Initialize|rom_address_counter [5])) # 
// (\cfg|Auto_Initialize|Ram0~12_combout ))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (((!\cfg|Auto_Initialize|rom_address_counter [5] & \cfg|Auto_Initialize|Ram0~13_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~14_combout  & ( 
// !\cfg|Auto_Initialize|Ram0~15_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~12_combout )) # (\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((\cfg|Auto_Initialize|Ram0~13_combout ))))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datab(!\cfg|Auto_Initialize|Ram0~12_combout ),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datad(!\cfg|Auto_Initialize|Ram0~13_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~14_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~16 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~16 .lut_mask = 64'h20702A7A25752F7F;
defparam \cfg|Auto_Initialize|Ram0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y24_N54
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~10 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~10_combout  = ( \cfg|Auto_Initialize|Ram0~16_combout  & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q  & \KEY[3]~input_o ) ) )

	.dataa(gnd),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|Ram0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~10 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~10 .lut_mask = 64'h000000000C0C0C0C;
defparam \cfg|Auto_Initialize|data_out~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y24_N56
dffeas \cfg|Auto_Initialize|data_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[3] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N29
dffeas \cfg|data_to_transfer[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[3] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y25_N40
dffeas \cfg|I2C_Controller|current_byte[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[3] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y24_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~19 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~19_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter 
// [1]) # (\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q 
//  & (\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [2])))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & 
// (!\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( 
// !\cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [3])) # (\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) 
// # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & 
// (!\cfg|Auto_Initialize|rom_address_counter [3]))) # (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ) # 
// (!\cfg|Auto_Initialize|rom_address_counter [3])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~19 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~19 .lut_mask = 64'h88E0CCF042220333;
defparam \cfg|Auto_Initialize|Ram0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y24_N27
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~20 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~20_combout  = ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( (\cfg|Auto_Initialize|rom_address_counter [0] & 
// (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & (!\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datad(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~20 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~20 .lut_mask = 64'h0040000000000000;
defparam \cfg|Auto_Initialize|Ram0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y24_N0
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~18 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~18_combout  = ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter 
// [2] $ (\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( \cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  
// & (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [2] $ (\cfg|Auto_Initialize|rom_address_counter [1])))) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & 
// ((!\cfg|Auto_Initialize|rom_address_counter [2] $ (!\cfg|Auto_Initialize|rom_address_counter [1])))) ) ) ) # ( \cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( 
// ((\cfg|Auto_Initialize|rom_address_counter [3] & !\cfg|Auto_Initialize|rom_address_counter [1])) # (\cfg|Auto_Initialize|rom_address_counter [2]) ) ) ) # ( !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & ( 
// !\cfg|Auto_Initialize|rom_address_counter [0] & ( (!\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [3] & ((\cfg|Auto_Initialize|rom_address_counter [2]))) # (\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q )))) # (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ((\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~18 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~18 .lut_mask = 64'h2E0A3F0F25523003;
defparam \cfg|Auto_Initialize|Ram0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y24_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~17 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~17_combout  = ( \cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [0] & 
// (((!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ) # (\cfg|Auto_Initialize|rom_address_counter [2])) # (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ))) # (\cfg|Auto_Initialize|rom_address_counter [0] & 
// (((!\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & 
// (\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & !\cfg|Auto_Initialize|rom_address_counter [2]))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [1] & ( 
// !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & ((!\cfg|Auto_Initialize|rom_address_counter [2]) # 
// (\cfg|Auto_Initialize|rom_address_counter [0])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [1] & ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q  & 
// (!\cfg|Auto_Initialize|rom_address_counter [0] & (\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q  & \cfg|Auto_Initialize|rom_address_counter [2]))) ) ) )

	.dataa(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1~q ),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~q ),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~17 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~17 .lut_mask = 64'h00080A020200F7CC;
defparam \cfg|Auto_Initialize|Ram0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y24_N30
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~21 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~21_combout  = ( \cfg|Auto_Initialize|Ram0~18_combout  & ( \cfg|Auto_Initialize|Ram0~17_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5]) # ((!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (\cfg|Auto_Initialize|Ram0~19_combout )) # (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|Ram0~20_combout )))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~18_combout  & ( \cfg|Auto_Initialize|Ram0~17_combout  & ( 
// (!\cfg|Auto_Initialize|rom_address_counter [5] & (((!\cfg|Auto_Initialize|rom_address_counter [4])))) # (\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~19_combout )) # 
// (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|Ram0~20_combout ))))) ) ) ) # ( \cfg|Auto_Initialize|Ram0~18_combout  & ( !\cfg|Auto_Initialize|Ram0~17_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & 
// (((\cfg|Auto_Initialize|rom_address_counter [4])))) # (\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|Ram0~19_combout )) # (\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((\cfg|Auto_Initialize|Ram0~20_combout ))))) ) ) ) # ( !\cfg|Auto_Initialize|Ram0~18_combout  & ( !\cfg|Auto_Initialize|Ram0~17_combout  & ( (\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [4] & 
// (\cfg|Auto_Initialize|Ram0~19_combout )) # (\cfg|Auto_Initialize|rom_address_counter [4] & ((\cfg|Auto_Initialize|Ram0~20_combout ))))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datab(!\cfg|Auto_Initialize|Ram0~19_combout ),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(!\cfg|Auto_Initialize|Ram0~20_combout ),
	.datae(!\cfg|Auto_Initialize|Ram0~18_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~21 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~21 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \cfg|Auto_Initialize|Ram0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y24_N39
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~11 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~11_combout  = ( \cfg|Auto_Initialize|Ram0~21_combout  & ( (\KEY[3]~input_o  & !\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cfg|Auto_Initialize|Ram0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~11 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~11 .lut_mask = 64'h0000000050505050;
defparam \cfg|Auto_Initialize|data_out~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y24_N40
dffeas \cfg|Auto_Initialize|data_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[0] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N14
dffeas \cfg|data_to_transfer[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[0] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N55
dffeas \cfg|I2C_Controller|current_byte[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[0] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N42
cyclonev_lcell_comb \cfg|I2C_Controller|Mux0~5 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~5_combout  = ( !\cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|current_bit [2] & ((!\cfg|I2C_Controller|current_bit [0] & (((\cfg|I2C_Controller|current_byte [0])))) # (\cfg|I2C_Controller|current_bit [0] & 
// (\cfg|I2C_Controller|current_byte [1])))) # (\cfg|I2C_Controller|current_bit [2] & ((((\cfg|I2C_Controller|current_bit [0]))))) ) ) # ( \cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|current_bit [2] & (((!\cfg|I2C_Controller|current_bit [0] 
// & (\cfg|I2C_Controller|current_byte [2])) # (\cfg|I2C_Controller|current_bit [0] & ((\cfg|I2C_Controller|current_byte [3])))))) # (\cfg|I2C_Controller|current_bit [2] & ((((\cfg|I2C_Controller|current_bit [0]))))) ) )

	.dataa(!\cfg|I2C_Controller|current_bit [2]),
	.datab(!\cfg|I2C_Controller|current_byte [1]),
	.datac(!\cfg|I2C_Controller|current_byte [2]),
	.datad(!\cfg|I2C_Controller|current_bit [0]),
	.datae(!\cfg|I2C_Controller|current_bit [1]),
	.dataf(!\cfg|I2C_Controller|current_byte [3]),
	.datag(!\cfg|I2C_Controller|current_byte [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~5 .extended_lut = "on";
defparam \cfg|I2C_Controller|Mux0~5 .lut_mask = 64'h0A770A550A770AFF;
defparam \cfg|I2C_Controller|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N24
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~5 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~5_combout  = ( \cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [4] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [1]) # (\cfg|Auto_Initialize|rom_address_counter [2])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( \cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter 
// [0] & ((!\cfg|Auto_Initialize|rom_address_counter [2] & (\cfg|Auto_Initialize|rom_address_counter [4] & \cfg|Auto_Initialize|rom_address_counter [1])) # (\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [1]))))) ) 
// ) ) # ( \cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [4] & (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [0] $ 
// (!\cfg|Auto_Initialize|rom_address_counter [1])))) # (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [0] & (!\cfg|Auto_Initialize|rom_address_counter [2] & !\cfg|Auto_Initialize|rom_address_counter [1]))) ) ) ) # 
// ( !\cfg|Auto_Initialize|rom_address_counter [5] & ( !\cfg|Auto_Initialize|rom_address_counter [3] & ( (!\cfg|Auto_Initialize|rom_address_counter [2] & ((!\cfg|Auto_Initialize|rom_address_counter [4]) # ((!\cfg|Auto_Initialize|rom_address_counter [0] & 
// \cfg|Auto_Initialize|rom_address_counter [1])))) # (\cfg|Auto_Initialize|rom_address_counter [2] & (!\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [0] $ (\cfg|Auto_Initialize|rom_address_counter [4])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~5 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~5 .lut_mask = 64'hC9E024080A204404;
defparam \cfg|Auto_Initialize|Ram0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y25_N6
cyclonev_lcell_comb \cfg|Auto_Initialize|Ram0~4 (
// Equation(s):
// \cfg|Auto_Initialize|Ram0~4_combout  = ( \cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (((\cfg|Auto_Initialize|rom_address_counter [3] & 
// !\cfg|Auto_Initialize|rom_address_counter [1])) # (\cfg|Auto_Initialize|rom_address_counter [4]))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( \cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] 
// & ((!\cfg|Auto_Initialize|rom_address_counter [4] $ (!\cfg|Auto_Initialize|rom_address_counter [5])))) # (\cfg|Auto_Initialize|rom_address_counter [3] & (!\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [1]) # 
// (\cfg|Auto_Initialize|rom_address_counter [4])))) ) ) ) # ( \cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & ((!\cfg|Auto_Initialize|rom_address_counter [4] 
// & (\cfg|Auto_Initialize|rom_address_counter [1] & \cfg|Auto_Initialize|rom_address_counter [5])) # (\cfg|Auto_Initialize|rom_address_counter [4] & ((!\cfg|Auto_Initialize|rom_address_counter [5]))))) # (\cfg|Auto_Initialize|rom_address_counter [3] & 
// (!\cfg|Auto_Initialize|rom_address_counter [5] & ((!\cfg|Auto_Initialize|rom_address_counter [1]) # (!\cfg|Auto_Initialize|rom_address_counter [4])))) ) ) ) # ( !\cfg|Auto_Initialize|rom_address_counter [0] & ( !\cfg|Auto_Initialize|rom_address_counter 
// [2] & ( (!\cfg|Auto_Initialize|rom_address_counter [3] & (\cfg|Auto_Initialize|rom_address_counter [4] & (!\cfg|Auto_Initialize|rom_address_counter [1] $ (!\cfg|Auto_Initialize|rom_address_counter [5])))) # (\cfg|Auto_Initialize|rom_address_counter [3] & 
// ((!\cfg|Auto_Initialize|rom_address_counter [1] & ((!\cfg|Auto_Initialize|rom_address_counter [5]))) # (\cfg|Auto_Initialize|rom_address_counter [1] & (!\cfg|Auto_Initialize|rom_address_counter [4])))) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [3]),
	.datab(!\cfg|Auto_Initialize|rom_address_counter [1]),
	.datac(!\cfg|Auto_Initialize|rom_address_counter [4]),
	.datad(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datae(!\cfg|Auto_Initialize|rom_address_counter [0]),
	.dataf(!\cfg|Auto_Initialize|rom_address_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|Ram0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|Ram0~4 .extended_lut = "off";
defparam \cfg|Auto_Initialize|Ram0~4 .lut_mask = 64'h56185E204FA04F00;
defparam \cfg|Auto_Initialize|Ram0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N48
cyclonev_lcell_comb \cfg|Auto_Initialize|data_out~6 (
// Equation(s):
// \cfg|Auto_Initialize|data_out~6_combout  = ( \cfg|Auto_Initialize|data_out[4]~0_combout  & ( \cfg|Auto_Initialize|Ram0~4_combout  & ( (!\cfg|Auto_Initialize|data_out[4]~1_combout ) # ((!\cfg|Auto_Initialize|rom_address_counter [5] & 
// \cfg|Auto_Initialize|Ram0~3_combout )) ) ) ) # ( !\cfg|Auto_Initialize|data_out[4]~0_combout  & ( \cfg|Auto_Initialize|Ram0~4_combout  & ( (\cfg|Auto_Initialize|data_out[4]~1_combout  & \cfg|Auto_Initialize|Ram0~5_combout ) ) ) ) # ( 
// \cfg|Auto_Initialize|data_out[4]~0_combout  & ( !\cfg|Auto_Initialize|Ram0~4_combout  & ( (!\cfg|Auto_Initialize|rom_address_counter [5] & (\cfg|Auto_Initialize|data_out[4]~1_combout  & \cfg|Auto_Initialize|Ram0~3_combout )) ) ) ) # ( 
// !\cfg|Auto_Initialize|data_out[4]~0_combout  & ( !\cfg|Auto_Initialize|Ram0~4_combout  & ( (\cfg|Auto_Initialize|data_out[4]~1_combout  & \cfg|Auto_Initialize|Ram0~5_combout ) ) ) )

	.dataa(!\cfg|Auto_Initialize|rom_address_counter [5]),
	.datab(!\cfg|Auto_Initialize|data_out[4]~1_combout ),
	.datac(!\cfg|Auto_Initialize|Ram0~5_combout ),
	.datad(!\cfg|Auto_Initialize|Ram0~3_combout ),
	.datae(!\cfg|Auto_Initialize|data_out[4]~0_combout ),
	.dataf(!\cfg|Auto_Initialize|Ram0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|Auto_Initialize|data_out~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out~6 .extended_lut = "off";
defparam \cfg|Auto_Initialize|data_out~6 .lut_mask = 64'h030300220303CCEE;
defparam \cfg|Auto_Initialize|data_out~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y25_N49
dffeas \cfg|Auto_Initialize|data_out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cfg|Auto_Initialize|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cfg|Auto_Initialize|data_out[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|Auto_Initialize|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|Auto_Initialize|data_out[4] .is_wysiwyg = "true";
defparam \cfg|Auto_Initialize|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N7
dffeas \cfg|data_to_transfer[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|Auto_Initialize|data_out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|data_to_transfer[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|data_to_transfer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|data_to_transfer[4] .is_wysiwyg = "true";
defparam \cfg|data_to_transfer[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y25_N43
dffeas \cfg|I2C_Controller|current_byte[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cfg|data_to_transfer [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(\cfg|I2C_Controller|current_byte[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cfg|I2C_Controller|current_byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cfg|I2C_Controller|current_byte[4] .is_wysiwyg = "true";
defparam \cfg|I2C_Controller|current_byte[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y25_N30
cyclonev_lcell_comb \cfg|I2C_Controller|Mux0~0 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~0_combout  = ( !\cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|current_bit [2] & ((((\cfg|I2C_Controller|Mux0~5_combout ))))) # (\cfg|I2C_Controller|current_bit [2] & (((!\cfg|I2C_Controller|Mux0~5_combout  & 
// (\cfg|I2C_Controller|current_byte [4])) # (\cfg|I2C_Controller|Mux0~5_combout  & ((\cfg|I2C_Controller|current_byte [5])))))) ) ) # ( \cfg|I2C_Controller|current_bit [1] & ( (!\cfg|I2C_Controller|current_bit [2] & ((((\cfg|I2C_Controller|Mux0~5_combout 
// ))))) # (\cfg|I2C_Controller|current_bit [2] & (((!\cfg|I2C_Controller|Mux0~5_combout  & ((\cfg|I2C_Controller|current_byte [6]))) # (\cfg|I2C_Controller|Mux0~5_combout  & (\cfg|I2C_Controller|current_byte [7]))))) ) )

	.dataa(!\cfg|I2C_Controller|current_bit [2]),
	.datab(!\cfg|I2C_Controller|current_byte [7]),
	.datac(!\cfg|I2C_Controller|current_byte [6]),
	.datad(!\cfg|I2C_Controller|current_byte [5]),
	.datae(!\cfg|I2C_Controller|current_bit [1]),
	.dataf(!\cfg|I2C_Controller|Mux0~5_combout ),
	.datag(!\cfg|I2C_Controller|current_byte [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~0 .extended_lut = "on";
defparam \cfg|I2C_Controller|Mux0~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \cfg|I2C_Controller|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y25_N45
cyclonev_lcell_comb \cfg|I2C_Controller|Mux0~4 (
// Equation(s):
// \cfg|I2C_Controller|Mux0~4_combout  = ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q  & ( !\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q  & ( \cfg|I2C_Controller|Mux0~0_combout  ) ) )

	.dataa(!\cfg|I2C_Controller|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.dataf(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|Mux0~4 .extended_lut = "off";
defparam \cfg|I2C_Controller|Mux0~4 .lut_mask = 64'h5555000000000000;
defparam \cfg|I2C_Controller|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y26_N33
cyclonev_lcell_comb \cfg|I2C_Controller|i2c_sdata~1 (
// Equation(s):
// \cfg|I2C_Controller|i2c_sdata~1_combout  = ((\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ) # (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q )) # (\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q )

	.dataa(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT~q ),
	.datab(gnd),
	.datac(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE~q ),
	.datad(!\cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cfg|I2C_Controller|i2c_sdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cfg|I2C_Controller|i2c_sdata~1 .extended_lut = "off";
defparam \cfg|I2C_Controller|i2c_sdata~1 .lut_mask = 64'h5FFF5FFF5FFF5FFF;
defparam \cfg|I2C_Controller|i2c_sdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y7_N17
dffeas \codec|DAC_Left_Right_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_DACLRCK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \codec|DAC_Left_Right_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N40
dffeas \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE .is_wysiwyg = "true";
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|left_channel_was_read~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|left_channel_was_read~0_combout  = ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \codec|Audio_Out_Serializer|read_left_channel~combout  ) ) # ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// \codec|Audio_Out_Serializer|read_left_channel~combout  ) ) # ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( !\codec|Audio_Out_Serializer|read_right_channel~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_was_read~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|left_channel_was_read~0 .lut_mask = 64'h0000F0F0FFFFFFFF;
defparam \codec|Audio_Out_Serializer|left_channel_was_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N44
dffeas \codec|Audio_Out_Serializer|left_channel_was_read (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|left_channel_was_read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_was_read .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_was_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \codec|done_dac_channel_sync~0 (
// Equation(s):
// \codec|done_dac_channel_sync~0_combout  = ( \codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  ) ) # ( \codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  ) ) # ( 
// !\codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|done_dac_channel_sync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|done_dac_channel_sync~0 .extended_lut = "off";
defparam \codec|done_dac_channel_sync~0 .lut_mask = 64'h0F0FFFFF0000FFFF;
defparam \codec|done_dac_channel_sync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N50
dffeas \codec|done_dac_channel_sync (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|done_dac_channel_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|done_dac_channel_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|done_dac_channel_sync .is_wysiwyg = "true";
defparam \codec|done_dac_channel_sync .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|read_right_channel~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|read_right_channel~0_combout  = ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (\codec|Audio_Out_Serializer|left_channel_was_read~q  & 
// \codec|done_dac_channel_sync~q )) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .lut_mask = 64'h0005000500000000;
defparam \codec|Audio_Out_Serializer|read_right_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( !\codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N35
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( !\codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N38
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~17_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Add1~18  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~17_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~17 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~17 .lut_mask = 64'h000000000000CCCC;
defparam \codec|Audio_Out_Serializer|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~5_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~18  ))
// \codec|Audio_Out_Serializer|Add1~6  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~18  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~5_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~29 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~29_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~6  ))
// \codec|Audio_Out_Serializer|Add1~30  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~29_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~29 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~29 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N8
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( !\codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00003333000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N41
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~25 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~25_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~30  ))
// \codec|Audio_Out_Serializer|Add1~26  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~25_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~25 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~25 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N11
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N36
cyclonev_lcell_comb \codec|Equal3~1 (
// Equation(s):
// \codec|Equal3~1_combout  = ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [3] & ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [2]),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal3~1 .extended_lut = "off";
defparam \codec|Equal3~1 .lut_mask = 64'hF0F00000F0F00000;
defparam \codec|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( !\codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( !\codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00003333000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N44
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( !\codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( !\codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00003333000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N47
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~21 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~21_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~26  ))
// \codec|Audio_Out_Serializer|Add1~22  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~26  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~21_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~21 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~21 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \codec|Audio_Out_Serializer|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~13_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~22  ))
// \codec|Audio_Out_Serializer|Add1~14  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~13_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~13 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~9_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~14  ))
// \codec|Audio_Out_Serializer|Add1~10  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~9_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~9 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N20
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N14
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N2
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add1~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add1~1_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) + ( VCC ) + ( \codec|Audio_Out_Serializer|Add1~10  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add1~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add1~1 .lut_mask = 64'h000000000000AAAA;
defparam \codec|Audio_Out_Serializer|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N22
dffeas \codec|Audio_Out_Serializer|right_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|right_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \codec|Equal3~0 (
// Equation(s):
// \codec|Equal3~0_combout  = ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [1] & ( !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [7] & ( (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [6] & 
// (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [4] & (!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [0] & !\codec|Audio_Out_Serializer|right_channel_fifo_write_space [5]))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [6]),
	.datab(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [4]),
	.datac(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [0]),
	.datad(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [5]),
	.datae(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [1]),
	.dataf(!\codec|Audio_Out_Serializer|right_channel_fifo_write_space [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal3~0 .extended_lut = "off";
defparam \codec|Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \codec|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( \codec|Equal2~1_combout  & ( ((!\write_s~q ) # ((!\KEY[3]~input_o ) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ))) # (\codec|Equal2~0_combout ) ) ) ) # ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( \codec|Equal2~1_combout  & ( (!\KEY[3]~input_o ) # 
// ((!\codec|Equal2~0_combout  & (\write_s~q  & !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( !\codec|Equal2~1_combout  & ( 
// (!\write_s~q ) # ((!\KEY[3]~input_o ) # (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )) ) ) ) # ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( !\codec|Equal2~1_combout  & ( 
// (!\KEY[3]~input_o ) # ((\write_s~q  & !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q )) ) ) )

	.dataa(!\codec|Equal2~0_combout ),
	.datab(!\write_s~q ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.dataf(!\codec|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'hFF30FFCFFF20FFDF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N32
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] ) + ( !\codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [1] ) + ( !\codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .lut_mask = 64'h00005555000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] ) + ( !\codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [2] ) + ( !\codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .lut_mask = 64'h00005555000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N38
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] ) + ( !\codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [3] ) + ( !\codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .lut_mask = 64'h00005555000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N41
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] ) + ( !\codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [4] ) + ( !\codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .lut_mask = 64'h00005555000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N44
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] ) + ( !\codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [5] ) + ( !\codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT  ))

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .lut_mask = 64'h00005555000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N47
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit 
// [6] ) + ( !\codec|Audio_Out_Serializer|comb~0_combout  ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h00000F0F000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N50
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]))) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000010001;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( \codec|Audio_Out_Serializer|comb~0_combout  & 
// ( !\codec|Audio_Out_Serializer|read_left_channel~combout  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( \codec|Audio_Out_Serializer|comb~0_combout  & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]))) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( !\codec|Audio_Out_Serializer|comb~0_combout  & ( !\codec|Audio_Out_Serializer|read_left_channel~combout  ) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000AAAA0002AAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N26
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~5_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Add0~6  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~5_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~5 .lut_mask = 64'h000000000000CCCC;
defparam \codec|Audio_Out_Serializer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~9_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~6  ))
// \codec|Audio_Out_Serializer|Add0~10  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~9_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~9 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~1_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~10  ))
// \codec|Audio_Out_Serializer|Add0~2  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~1_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~13_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~2  ))
// \codec|Audio_Out_Serializer|Add0~14  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~2  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~13_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~13 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~13 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \codec|Audio_Out_Serializer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~17_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~14  ))
// \codec|Audio_Out_Serializer|Add0~18  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~17_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~17 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~21 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~21_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~18  ))
// \codec|Audio_Out_Serializer|Add0~22  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~21_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~21 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \codec|Audio_Out_Serializer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~25 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~25_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~22  ))
// \codec|Audio_Out_Serializer|Add0~26  = CARRY(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( GND ) + ( \codec|Audio_Out_Serializer|Add0~22  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~25_sumout ),
	.cout(\codec|Audio_Out_Serializer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~25 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \codec|Audio_Out_Serializer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Add0~29 (
// Equation(s):
// \codec|Audio_Out_Serializer|Add0~29_sumout  = SUM(( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  ) + ( VCC ) + ( \codec|Audio_Out_Serializer|Add0~26  ))

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Add0~29 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Add0~29 .lut_mask = 64'h000000000000AAAA;
defparam \codec|Audio_Out_Serializer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N23
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N20
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N39
cyclonev_lcell_comb \codec|Equal2~1 (
// Equation(s):
// \codec|Equal2~1_combout  = ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [6] & ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [7] ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal2~1 .extended_lut = "off";
defparam \codec|Equal2~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \codec|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|comb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|comb~0_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( (\write_s~q  & ((!\codec|Equal2~0_combout ) # (!\codec|Equal2~1_combout ))) ) )

	.dataa(!\codec|Equal2~0_combout ),
	.datab(gnd),
	.datac(!\codec|Equal2~1_combout ),
	.datad(!\write_s~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|comb~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|comb~0 .lut_mask = 64'h00FA00FA00000000;
defparam \codec|Audio_Out_Serializer|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N35
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N10
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N14
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N2
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N8
dffeas \codec|Audio_Out_Serializer|left_channel_fifo_write_space[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|left_channel_fifo_write_space [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|left_channel_fifo_write_space[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \codec|Equal2~0 (
// Equation(s):
// \codec|Equal2~0_combout  = ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [0] & ( !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [2] & ( (!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [1] & 
// (!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [5] & (!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [3] & !\codec|Audio_Out_Serializer|left_channel_fifo_write_space [4]))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [1]),
	.datab(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [5]),
	.datac(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [3]),
	.datad(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [4]),
	.datae(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [0]),
	.dataf(!\codec|Audio_Out_Serializer|left_channel_fifo_write_space [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Equal2~0 .extended_lut = "off";
defparam \codec|Equal2~0 .lut_mask = 64'h8000000000000000;
defparam \codec|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N18
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \codec|Equal3~0_combout  & ( ((\codec|Equal2~0_combout  & \codec|Equal2~1_combout )) # (\codec|Equal3~1_combout ) ) ) # ( !\codec|Equal3~0_combout  & ( (\codec|Equal2~0_combout  & \codec|Equal2~1_combout ) ) )

	.dataa(!\codec|Equal3~1_combout ),
	.datab(gnd),
	.datac(!\codec|Equal2~0_combout ),
	.datad(!\codec|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\codec|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h000F000F555F555F;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N15
cyclonev_lcell_comb \state~49 (
// Equation(s):
// \state~49_combout  = ( \KEY[3]~input_o  & ( (!\SW[1]~input_o  & (\SW[0]~input_o  & (!\Selector10~0_combout  & \state.000101~q ))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\Selector10~0_combout ),
	.datad(!\state.000101~q ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~49 .extended_lut = "off";
defparam \state~49 .lut_mask = 64'h0000000000200020;
defparam \state~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \state.010011 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.010011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.010011 .is_wysiwyg = "true";
defparam \state.010011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N33
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \state.010100~q  & ( \state.010011~q  ) ) # ( !\state.010100~q  & ( \state.010011~q  ) ) # ( \state.010100~q  & ( !\state.010011~q  & ( (!\codec|Equal3~0_combout  & ((!\codec|Equal2~1_combout ) # ((!\codec|Equal2~0_combout )))) 
// # (\codec|Equal3~0_combout  & (!\codec|Equal3~1_combout  & ((!\codec|Equal2~1_combout ) # (!\codec|Equal2~0_combout )))) ) ) )

	.dataa(!\codec|Equal3~0_combout ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal3~1_combout ),
	.datad(!\codec|Equal2~0_combout ),
	.datae(!\state.010100~q ),
	.dataf(!\state.010011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h0000FAC8FFFFFFFF;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N35
dffeas \state.010100 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.010100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.010100 .is_wysiwyg = "true";
defparam \state.010100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N51
cyclonev_lcell_comb \state~46 (
// Equation(s):
// \state~46_combout  = ( !\state.010100~q  & ( !\state.010101~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.010101~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.010100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~46 .extended_lut = "off";
defparam \state~46 .lut_mask = 64'hF0F0F0F000000000;
defparam \state~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N57
cyclonev_lcell_comb \state~47 (
// Equation(s):
// \state~47_combout  = ( \codec|Equal3~1_combout  & ( !\state~46_combout  & ( (\KEY[3]~input_o  & (((\codec|Equal2~0_combout  & \codec|Equal2~1_combout )) # (\codec|Equal3~0_combout ))) ) ) ) # ( !\codec|Equal3~1_combout  & ( !\state~46_combout  & ( 
// (\codec|Equal2~0_combout  & (\KEY[3]~input_o  & \codec|Equal2~1_combout )) ) ) )

	.dataa(!\codec|Equal2~0_combout ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\codec|Equal2~1_combout ),
	.datad(!\codec|Equal3~0_combout ),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\state~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~47 .extended_lut = "off";
defparam \state~47 .lut_mask = 64'h0101013300000000;
defparam \state~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N59
dffeas \state.010101 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.010101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.010101 .is_wysiwyg = "true";
defparam \state.010101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N45
cyclonev_lcell_comb \state~51 (
// Equation(s):
// \state~51_combout  = ( \KEY[3]~input_o  & ( \state.010101~q  & ( (!\codec|Equal3~0_combout  & ((!\codec|Equal2~1_combout ) # ((!\codec|Equal2~0_combout )))) # (\codec|Equal3~0_combout  & (!\codec|Equal3~1_combout  & ((!\codec|Equal2~1_combout ) # 
// (!\codec|Equal2~0_combout )))) ) ) )

	.dataa(!\codec|Equal3~0_combout ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal3~1_combout ),
	.datad(!\codec|Equal2~0_combout ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\state.010101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~51 .extended_lut = "off";
defparam \state~51 .lut_mask = 64'h000000000000FAC8;
defparam \state~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N47
dffeas \state.010110 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.010110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.010110 .is_wysiwyg = "true";
defparam \state.010110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N30
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \state.010111~q  & ( \state.010110~q  ) ) # ( !\state.010111~q  & ( \state.010110~q  ) ) # ( \state.010111~q  & ( !\state.010110~q  & ( (!\codec|Equal3~0_combout  & ((!\codec|Equal2~1_combout ) # ((!\codec|Equal2~0_combout )))) 
// # (\codec|Equal3~0_combout  & (!\codec|Equal3~1_combout  & ((!\codec|Equal2~1_combout ) # (!\codec|Equal2~0_combout )))) ) ) )

	.dataa(!\codec|Equal3~0_combout ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal2~0_combout ),
	.datad(!\codec|Equal3~1_combout ),
	.datae(!\state.010111~q ),
	.dataf(!\state.010110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h0000FCA8FFFFFFFF;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N32
dffeas \state.010111 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.010111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.010111 .is_wysiwyg = "true";
defparam \state.010111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N39
cyclonev_lcell_comb \state~36 (
// Equation(s):
// \state~36_combout  = ( !\state.010111~q  & ( !\state.011000~q  ) )

	.dataa(!\state.011000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.010111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~36 .extended_lut = "off";
defparam \state~36 .lut_mask = 64'hAAAAAAAA00000000;
defparam \state~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N54
cyclonev_lcell_comb \state~37 (
// Equation(s):
// \state~37_combout  = ( \codec|Equal3~1_combout  & ( !\state~36_combout  & ( (\KEY[3]~input_o  & (((\codec|Equal2~0_combout  & \codec|Equal2~1_combout )) # (\codec|Equal3~0_combout ))) ) ) ) # ( !\codec|Equal3~1_combout  & ( !\state~36_combout  & ( 
// (\codec|Equal2~0_combout  & (\KEY[3]~input_o  & \codec|Equal2~1_combout )) ) ) )

	.dataa(!\codec|Equal2~0_combout ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\codec|Equal3~0_combout ),
	.datad(!\codec|Equal2~1_combout ),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\state~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~37 .extended_lut = "off";
defparam \state~37 .lut_mask = 64'h0011031300000000;
defparam \state~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N56
dffeas \state.011000 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.011000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.011000 .is_wysiwyg = "true";
defparam \state.011000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N30
cyclonev_lcell_comb \state~35 (
// Equation(s):
// \state~35_combout  = ( \KEY[3]~input_o  & ( \codec|Equal3~0_combout  & ( (!\codec|Equal3~1_combout  & (\state.011000~q  & ((!\codec|Equal2~0_combout ) # (!\codec|Equal2~1_combout )))) ) ) ) # ( \KEY[3]~input_o  & ( !\codec|Equal3~0_combout  & ( 
// (\state.011000~q  & ((!\codec|Equal2~0_combout ) # (!\codec|Equal2~1_combout ))) ) ) )

	.dataa(!\codec|Equal2~0_combout ),
	.datab(!\codec|Equal3~1_combout ),
	.datac(!\state.011000~q ),
	.datad(!\codec|Equal2~1_combout ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\codec|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~35 .extended_lut = "off";
defparam \state~35 .lut_mask = 64'h00000F0A00000C08;
defparam \state~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N32
dffeas \state.011001 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.011001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.011001 .is_wysiwyg = "true";
defparam \state.011001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N6
cyclonev_lcell_comb \Selector134~0 (
// Equation(s):
// \Selector134~0_combout  = ( Iterate_Counter_Lower[1] & ( \state.001111~q  & ( (!Iterate_Counter_Lower[0]) # (\Selector10~0_combout ) ) ) ) # ( !Iterate_Counter_Lower[1] & ( \state.001111~q  & ( (Iterate_Counter_Lower[0] & !\Selector10~0_combout ) ) ) ) # 
// ( Iterate_Counter_Lower[1] & ( !\state.001111~q  & ( (!\state.010000~q  & \state.000001~q ) ) ) )

	.dataa(!\state.010000~q ),
	.datab(!\state.000001~q ),
	.datac(!Iterate_Counter_Lower[0]),
	.datad(!\Selector10~0_combout ),
	.datae(!Iterate_Counter_Lower[1]),
	.dataf(!\state.001111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector134~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector134~0 .extended_lut = "off";
defparam \Selector134~0 .lut_mask = 64'h000022220F00F0FF;
defparam \Selector134~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N8
dffeas \Iterate_Counter_Lower[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector134~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Iterate_Counter_Lower[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Iterate_Counter_Lower[1] .is_wysiwyg = "true";
defparam \Iterate_Counter_Lower[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N39
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( Iterate_Counter_Lower[1] & ( !Iterate_Counter_Lower[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!Iterate_Counter_Lower[0]),
	.datae(gnd),
	.dataf(!Iterate_Counter_Lower[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h00000000FF00FF00;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N24
cyclonev_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = ( \state.000101~q  & ( !\Selector10~0_combout  & ( (!\state.001111~q  & (((\SW[1]~input_o  & !\SW[0]~input_o )))) # (\state.001111~q  & ((!\Selector13~0_combout ) # ((\SW[1]~input_o  & !\SW[0]~input_o )))) ) ) ) # ( 
// !\state.000101~q  & ( !\Selector10~0_combout  & ( (\state.001111~q  & !\Selector13~0_combout ) ) ) )

	.dataa(!\state.001111~q ),
	.datab(!\Selector13~0_combout ),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(!\state.000101~q ),
	.dataf(!\Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~1 .extended_lut = "off";
defparam \Selector10~1 .lut_mask = 64'h44444F4400000000;
defparam \Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N26
dffeas \state.001101 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.001101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.001101 .is_wysiwyg = "true";
defparam \state.001101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N0
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \state.001110~q  & ( \state.001101~q  ) ) # ( !\state.001110~q  & ( \state.001101~q  ) ) # ( \state.001110~q  & ( !\state.001101~q  & ( (!\codec|Equal3~0_combout  & ((!\codec|Equal2~1_combout ) # ((!\codec|Equal2~0_combout )))) 
// # (\codec|Equal3~0_combout  & (!\codec|Equal3~1_combout  & ((!\codec|Equal2~1_combout ) # (!\codec|Equal2~0_combout )))) ) ) )

	.dataa(!\codec|Equal3~0_combout ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal2~0_combout ),
	.datad(!\codec|Equal3~1_combout ),
	.datae(!\state.001110~q ),
	.dataf(!\state.001101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h0000FCA8FFFFFFFF;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N2
dffeas \state.001110 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.001110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.001110 .is_wysiwyg = "true";
defparam \state.001110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N57
cyclonev_lcell_comb \state~44 (
// Equation(s):
// \state~44_combout  = ( !\state.001111~q  & ( !\state.001110~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.001110~q ),
	.datae(gnd),
	.dataf(!\state.001111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~44 .extended_lut = "off";
defparam \state~44 .lut_mask = 64'hFF00FF0000000000;
defparam \state~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N9
cyclonev_lcell_comb \state~45 (
// Equation(s):
// \state~45_combout  = ( \codec|Equal3~1_combout  & ( !\state~44_combout  & ( (\KEY[3]~input_o  & (((\codec|Equal2~1_combout  & \codec|Equal2~0_combout )) # (\codec|Equal3~0_combout ))) ) ) ) # ( !\codec|Equal3~1_combout  & ( !\state~44_combout  & ( 
// (\KEY[3]~input_o  & (\codec|Equal2~1_combout  & \codec|Equal2~0_combout )) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal3~0_combout ),
	.datad(!\codec|Equal2~0_combout ),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\state~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~45 .extended_lut = "off";
defparam \state~45 .lut_mask = 64'h0011051500000000;
defparam \state~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N11
dffeas \state.001111 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.001111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.001111 .is_wysiwyg = "true";
defparam \state.001111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N0
cyclonev_lcell_comb \Selector135~0 (
// Equation(s):
// \Selector135~0_combout  = ( Iterate_Counter_Lower[0] & ( \Selector10~0_combout  & ( ((\state.000001~q  & !\state.010000~q )) # (\state.001111~q ) ) ) ) # ( Iterate_Counter_Lower[0] & ( !\Selector10~0_combout  & ( (!\state.001111~q  & (\state.000001~q  & 
// !\state.010000~q )) ) ) ) # ( !Iterate_Counter_Lower[0] & ( !\Selector10~0_combout  & ( \state.001111~q  ) ) )

	.dataa(!\state.001111~q ),
	.datab(!\state.000001~q ),
	.datac(!\state.010000~q ),
	.datad(gnd),
	.datae(!Iterate_Counter_Lower[0]),
	.dataf(!\Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector135~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector135~0 .extended_lut = "off";
defparam \Selector135~0 .lut_mask = 64'h5555202000007575;
defparam \Selector135~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N2
dffeas \Iterate_Counter_Lower[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector135~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Iterate_Counter_Lower[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Iterate_Counter_Lower[0] .is_wysiwyg = "true";
defparam \Iterate_Counter_Lower[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N21
cyclonev_lcell_comb \Selector133~0 (
// Equation(s):
// \Selector133~0_combout  = ( Iterate_Counter_Upper[0] & ( (!\state.010010~q  & (\state.000001~q  & ((!\state.001100~q )))) # (\state.010010~q  & (((\Selector10~0_combout )))) ) ) # ( !Iterate_Counter_Upper[0] & ( (\state.010010~q  & !\Selector10~0_combout 
// ) ) )

	.dataa(!\state.010010~q ),
	.datab(!\state.000001~q ),
	.datac(!\Selector10~0_combout ),
	.datad(!\state.001100~q ),
	.datae(!Iterate_Counter_Upper[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector133~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector133~0 .extended_lut = "off";
defparam \Selector133~0 .lut_mask = 64'h5050270550502705;
defparam \Selector133~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N22
dffeas \Iterate_Counter_Upper[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector133~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Iterate_Counter_Upper[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Iterate_Counter_Upper[0] .is_wysiwyg = "true";
defparam \Iterate_Counter_Upper[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N42
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( \state.010010~q  & ( \state.001111~q  & ( ((!Iterate_Counter_Upper[1]) # ((!Iterate_Counter_Lower[0] & Iterate_Counter_Lower[1]))) # (Iterate_Counter_Upper[0]) ) ) ) # ( !\state.010010~q  & ( \state.001111~q  & ( 
// (!Iterate_Counter_Lower[0] & Iterate_Counter_Lower[1]) ) ) ) # ( \state.010010~q  & ( !\state.001111~q  & ( (!Iterate_Counter_Upper[1]) # (Iterate_Counter_Upper[0]) ) ) )

	.dataa(!Iterate_Counter_Lower[0]),
	.datab(!Iterate_Counter_Upper[0]),
	.datac(!Iterate_Counter_Upper[1]),
	.datad(!Iterate_Counter_Lower[1]),
	.datae(!\state.010010~q ),
	.dataf(!\state.001111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'h0000F3F300AAF3FB;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N54
cyclonev_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = ( \codec|Equal3~1_combout  & ( (!\codec|Equal3~0_combout  & (\Selector13~1_combout  & ((!\codec|Equal2~0_combout ) # (!\codec|Equal2~1_combout )))) ) ) # ( !\codec|Equal3~1_combout  & ( (\Selector13~1_combout  & 
// ((!\codec|Equal2~0_combout ) # (!\codec|Equal2~1_combout ))) ) )

	.dataa(!\codec|Equal3~0_combout ),
	.datab(!\Selector13~1_combout ),
	.datac(!\codec|Equal2~0_combout ),
	.datad(!\codec|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\codec|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~2 .extended_lut = "off";
defparam \Selector13~2 .lut_mask = 64'h3330333022202220;
defparam \Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N56
dffeas \state.010000 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.010000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.010000 .is_wysiwyg = "true";
defparam \state.010000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N48
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \state.010001~q  & ( \state.010000~q  ) ) # ( !\state.010001~q  & ( \state.010000~q  ) ) # ( \state.010001~q  & ( !\state.010000~q  & ( (!\codec|Equal3~0_combout  & ((!\codec|Equal2~1_combout ) # ((!\codec|Equal2~0_combout )))) 
// # (\codec|Equal3~0_combout  & (!\codec|Equal3~1_combout  & ((!\codec|Equal2~1_combout ) # (!\codec|Equal2~0_combout )))) ) ) )

	.dataa(!\codec|Equal3~0_combout ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal2~0_combout ),
	.datad(!\codec|Equal3~1_combout ),
	.datae(!\state.010001~q ),
	.dataf(!\state.010000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h0000FCA8FFFFFFFF;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N50
dffeas \state.010001 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.010001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.010001 .is_wysiwyg = "true";
defparam \state.010001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N39
cyclonev_lcell_comb \state~40 (
// Equation(s):
// \state~40_combout  = ( !\state.010001~q  & ( !\state.010010~q  ) )

	.dataa(gnd),
	.datab(!\state.010010~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.010001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~40 .extended_lut = "off";
defparam \state~40 .lut_mask = 64'hCCCCCCCC00000000;
defparam \state~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N6
cyclonev_lcell_comb \state~41 (
// Equation(s):
// \state~41_combout  = ( \codec|Equal3~1_combout  & ( !\state~40_combout  & ( (\KEY[3]~input_o  & (((\codec|Equal2~1_combout  & \codec|Equal2~0_combout )) # (\codec|Equal3~0_combout ))) ) ) ) # ( !\codec|Equal3~1_combout  & ( !\state~40_combout  & ( 
// (\KEY[3]~input_o  & (\codec|Equal2~1_combout  & \codec|Equal2~0_combout )) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal2~0_combout ),
	.datad(!\codec|Equal3~0_combout ),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\state~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~41 .extended_lut = "off";
defparam \state~41 .lut_mask = 64'h0101015500000000;
defparam \state~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N8
dffeas \state.010010 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.010010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.010010 .is_wysiwyg = "true";
defparam \state.010010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N48
cyclonev_lcell_comb \Selector132~0 (
// Equation(s):
// \Selector132~0_combout  = ( Iterate_Counter_Upper[1] & ( Iterate_Counter_Upper[0] & ( (!\state.010010~q  & (!\state.001100~q  & (\state.000001~q ))) # (\state.010010~q  & (((\Selector10~0_combout )))) ) ) ) # ( !Iterate_Counter_Upper[1] & ( 
// Iterate_Counter_Upper[0] & ( (\state.010010~q  & !\Selector10~0_combout ) ) ) ) # ( Iterate_Counter_Upper[1] & ( !Iterate_Counter_Upper[0] & ( ((!\state.001100~q  & \state.000001~q )) # (\state.010010~q ) ) ) )

	.dataa(!\state.001100~q ),
	.datab(!\state.000001~q ),
	.datac(!\state.010010~q ),
	.datad(!\Selector10~0_combout ),
	.datae(!Iterate_Counter_Upper[1]),
	.dataf(!Iterate_Counter_Upper[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector132~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector132~0 .extended_lut = "off";
defparam \Selector132~0 .lut_mask = 64'h00002F2F0F00202F;
defparam \Selector132~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N50
dffeas \Iterate_Counter_Upper[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector132~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Iterate_Counter_Upper[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Iterate_Counter_Upper[1] .is_wysiwyg = "true";
defparam \Iterate_Counter_Upper[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N3
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \state.000111~q  & ( \state.000110~q  ) ) # ( !\state.000111~q  & ( \state.000110~q  ) ) # ( \state.000111~q  & ( !\state.000110~q  & ( (!\codec|Equal3~0_combout  & ((!\codec|Equal2~1_combout ) # ((!\codec|Equal2~0_combout )))) # 
// (\codec|Equal3~0_combout  & (!\codec|Equal3~1_combout  & ((!\codec|Equal2~1_combout ) # (!\codec|Equal2~0_combout )))) ) ) )

	.dataa(!\codec|Equal3~0_combout ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal3~1_combout ),
	.datad(!\codec|Equal2~0_combout ),
	.datae(!\state.000111~q ),
	.dataf(!\state.000110~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0000FAC8FFFFFFFF;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N5
dffeas \state.000111 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.000111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.000111 .is_wysiwyg = "true";
defparam \state.000111 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N18
cyclonev_lcell_comb \state~42 (
// Equation(s):
// \state~42_combout  = ( !\state.001000~q  & ( !\state.000111~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.000111~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.001000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~42 .extended_lut = "off";
defparam \state~42 .lut_mask = 64'hF0F0F0F000000000;
defparam \state~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N24
cyclonev_lcell_comb \state~43 (
// Equation(s):
// \state~43_combout  = ( \codec|Equal3~1_combout  & ( !\state~42_combout  & ( (\KEY[3]~input_o  & (((\codec|Equal2~1_combout  & \codec|Equal2~0_combout )) # (\codec|Equal3~0_combout ))) ) ) ) # ( !\codec|Equal3~1_combout  & ( !\state~42_combout  & ( 
// (\KEY[3]~input_o  & (\codec|Equal2~1_combout  & \codec|Equal2~0_combout )) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal2~0_combout ),
	.datad(!\codec|Equal3~0_combout ),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\state~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~43 .extended_lut = "off";
defparam \state~43 .lut_mask = 64'h0101015500000000;
defparam \state~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N26
dffeas \state.001000 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.001000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.001000 .is_wysiwyg = "true";
defparam \state.001000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N42
cyclonev_lcell_comb \state~50 (
// Equation(s):
// \state~50_combout  = ( \state.001000~q  & ( \KEY[3]~input_o  & ( (!\codec|Equal3~0_combout  & ((!\codec|Equal2~1_combout ) # ((!\codec|Equal2~0_combout )))) # (\codec|Equal3~0_combout  & (!\codec|Equal3~1_combout  & ((!\codec|Equal2~1_combout ) # 
// (!\codec|Equal2~0_combout )))) ) ) )

	.dataa(!\codec|Equal3~0_combout ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal2~0_combout ),
	.datad(!\codec|Equal3~1_combout ),
	.datae(!\state.001000~q ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~50 .extended_lut = "off";
defparam \state~50 .lut_mask = 64'h000000000000FCA8;
defparam \state~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N44
dffeas \state.001001 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.001001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.001001 .is_wysiwyg = "true";
defparam \state.001001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N51
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \state.001010~q  & ( \state.001001~q  ) ) # ( !\state.001010~q  & ( \state.001001~q  ) ) # ( \state.001010~q  & ( !\state.001001~q  & ( (!\codec|Equal3~0_combout  & ((!\codec|Equal2~1_combout ) # ((!\codec|Equal2~0_combout )))) # 
// (\codec|Equal3~0_combout  & (!\codec|Equal3~1_combout  & ((!\codec|Equal2~1_combout ) # (!\codec|Equal2~0_combout )))) ) ) )

	.dataa(!\codec|Equal3~0_combout ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal3~1_combout ),
	.datad(!\codec|Equal2~0_combout ),
	.datae(!\state.001010~q ),
	.dataf(!\state.001001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h0000FAC8FFFFFFFF;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N53
dffeas \state.001010 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.001010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.001010 .is_wysiwyg = "true";
defparam \state.001010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N15
cyclonev_lcell_comb \state~38 (
// Equation(s):
// \state~38_combout  = ( !\state.001010~q  & ( !\state.001011~q  ) )

	.dataa(!\state.001011~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.001010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~38 .extended_lut = "off";
defparam \state~38 .lut_mask = 64'hAAAAAAAA00000000;
defparam \state~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N27
cyclonev_lcell_comb \state~39 (
// Equation(s):
// \state~39_combout  = ( \codec|Equal3~1_combout  & ( !\state~38_combout  & ( (\KEY[3]~input_o  & (((\codec|Equal2~1_combout  & \codec|Equal2~0_combout )) # (\codec|Equal3~0_combout ))) ) ) ) # ( !\codec|Equal3~1_combout  & ( !\state~38_combout  & ( 
// (\KEY[3]~input_o  & (\codec|Equal2~1_combout  & \codec|Equal2~0_combout )) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Equal3~0_combout ),
	.datad(!\codec|Equal2~0_combout ),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\state~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~39 .extended_lut = "off";
defparam \state~39 .lut_mask = 64'h0011051500000000;
defparam \state~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N29
dffeas \state.001011 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.001011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.001011 .is_wysiwyg = "true";
defparam \state.001011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N54
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( !\state.001011~q  & ( (!Iterate_Counter_Upper[1]) # ((!\state.010010~q ) # (Iterate_Counter_Upper[0])) ) )

	.dataa(!Iterate_Counter_Upper[1]),
	.datab(!Iterate_Counter_Upper[0]),
	.datac(!\state.010010~q ),
	.datad(gnd),
	.datae(!\state.001011~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'hFBFB0000FBFB0000;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N21
cyclonev_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = ( \codec|Equal2~0_combout  & ( (!\Selector9~0_combout  & (!\codec|Equal2~1_combout  & ((!\codec|Equal3~1_combout ) # (!\codec|Equal3~0_combout )))) ) ) # ( !\codec|Equal2~0_combout  & ( (!\Selector9~0_combout  & 
// ((!\codec|Equal3~1_combout ) # (!\codec|Equal3~0_combout ))) ) )

	.dataa(!\codec|Equal3~1_combout ),
	.datab(!\codec|Equal3~0_combout ),
	.datac(!\Selector9~0_combout ),
	.datad(!\codec|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\codec|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~1 .extended_lut = "off";
defparam \Selector9~1 .lut_mask = 64'hE0E0E0E0E000E000;
defparam \Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \state.001100 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.001100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.001100 .is_wysiwyg = "true";
defparam \state.001100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N12
cyclonev_lcell_comb \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = ( !\state.001100~q  & ( !\state.011001~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.011001~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.001100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~0 .extended_lut = "off";
defparam \WideOr23~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \WideOr23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N6
cyclonev_lcell_comb \WideOr28~0 (
// Equation(s):
// \WideOr28~0_combout  = ( \state.001100~q  ) # ( !\state.001100~q  & ( (!\state.000001~q ) # (\state.011001~q ) ) )

	.dataa(!\state.000001~q ),
	.datab(gnd),
	.datac(!\state.011001~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.001100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr28~0 .extended_lut = "off";
defparam \WideOr28~0 .lut_mask = 64'hAFAFAFAFFFFFFFFF;
defparam \WideOr28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N43
dffeas \Counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[16] .is_wysiwyg = "true";
defparam \Counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( Counter[0] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( Counter[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N24
cyclonev_lcell_comb \Selector99~0 (
// Equation(s):
// \Selector99~0_combout  = ( \Add0~1_sumout  & ( ((\state.000001~q  & Counter[0])) # (\state.001100~q ) ) ) # ( !\Add0~1_sumout  & ( (\state.000001~q  & (!\state.001100~q  & Counter[0])) ) )

	.dataa(gnd),
	.datab(!\state.000001~q ),
	.datac(!\state.001100~q ),
	.datad(!Counter[0]),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector99~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector99~0 .extended_lut = "off";
defparam \Selector99~0 .lut_mask = 64'h003000300F3F0F3F;
defparam \Selector99~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N26
dffeas \Counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector99~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[0] .is_wysiwyg = "true";
defparam \Counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N33
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( Counter[1] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( Counter[1] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!Counter[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N30
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( Counter[1] ) + ( VCC ) + ( !VCC ))
// \Add3~2  = CARRY(( Counter[1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!Counter[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000000000003333;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N15
cyclonev_lcell_comb \Selector98~0 (
// Equation(s):
// \Selector98~0_combout  = ( \Add3~1_sumout  & ( (\Add0~5_sumout ) # (\state.011001~q ) ) ) # ( !\Add3~1_sumout  & ( (!\state.011001~q  & \Add0~5_sumout ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector98~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector98~0 .extended_lut = "off";
defparam \Selector98~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Selector98~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \Counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector98~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[1] .is_wysiwyg = "true";
defparam \Counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N36
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( Counter[2] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( Counter[2] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N33
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( Counter[2] ) + ( GND ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( Counter[2] ) + ( GND ) + ( \Add3~2  ))

	.dataa(!Counter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N3
cyclonev_lcell_comb \Selector97~0 (
// Equation(s):
// \Selector97~0_combout  = ( \Add0~9_sumout  & ( \Add3~5_sumout  ) ) # ( !\Add0~9_sumout  & ( \Add3~5_sumout  & ( \state.011001~q  ) ) ) # ( \Add0~9_sumout  & ( !\Add3~5_sumout  & ( !\state.011001~q  ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~9_sumout ),
	.dataf(!\Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector97~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector97~0 .extended_lut = "off";
defparam \Selector97~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Selector97~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N4
dffeas \Counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector97~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[2] .is_wysiwyg = "true";
defparam \Counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N36
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( Counter[3] ) + ( GND ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( Counter[3] ) + ( GND ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N39
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( Counter[3] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( Counter[3] ) + ( GND ) + ( \Add0~10  ))

	.dataa(!Counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N21
cyclonev_lcell_comb \Selector96~0 (
// Equation(s):
// \Selector96~0_combout  = ( \Add3~9_sumout  & ( \Add0~13_sumout  ) ) # ( !\Add3~9_sumout  & ( \Add0~13_sumout  & ( !\state.011001~q  ) ) ) # ( \Add3~9_sumout  & ( !\Add0~13_sumout  & ( \state.011001~q  ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add3~9_sumout ),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector96~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector96~0 .extended_lut = "off";
defparam \Selector96~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \Selector96~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \Counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector96~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[3] .is_wysiwyg = "true";
defparam \Counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N42
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( Counter[4] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( Counter[4] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N39
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( Counter[4] ) + ( GND ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( Counter[4] ) + ( GND ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N12
cyclonev_lcell_comb \Selector95~0 (
// Equation(s):
// \Selector95~0_combout  = ( \Add3~13_sumout  & ( (\Add0~17_sumout ) # (\state.011001~q ) ) ) # ( !\Add3~13_sumout  & ( (!\state.011001~q  & \Add0~17_sumout ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector95~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector95~0 .extended_lut = "off";
defparam \Selector95~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Selector95~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \Counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector95~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[4] .is_wysiwyg = "true";
defparam \Counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N45
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( Counter[5] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( Counter[5] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N42
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( Counter[5] ) + ( GND ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( Counter[5] ) + ( GND ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N24
cyclonev_lcell_comb \Selector94~0 (
// Equation(s):
// \Selector94~0_combout  = ( \Add3~17_sumout  & ( (\Add0~21_sumout ) # (\state.011001~q ) ) ) # ( !\Add3~17_sumout  & ( (!\state.011001~q  & \Add0~21_sumout ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector94~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector94~0 .extended_lut = "off";
defparam \Selector94~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Selector94~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y16_N26
dffeas \Counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector94~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[5] .is_wysiwyg = "true";
defparam \Counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N48
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( Counter[6] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( Counter[6] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N45
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( Counter[6] ) + ( GND ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( Counter[6] ) + ( GND ) + ( \Add3~18  ))

	.dataa(!Counter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N27
cyclonev_lcell_comb \Selector93~0 (
// Equation(s):
// \Selector93~0_combout  = (!\state.011001~q  & (\Add0~25_sumout )) # (\state.011001~q  & ((\Add3~21_sumout )))

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(!\Add0~25_sumout ),
	.datad(!\Add3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector93~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector93~0 .extended_lut = "off";
defparam \Selector93~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \Selector93~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \Counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector93~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[6] .is_wysiwyg = "true";
defparam \Counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N51
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( Counter[7] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( Counter[7] ) + ( GND ) + ( \Add0~26  ))

	.dataa(!Counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N48
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( Counter[7] ) + ( GND ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( Counter[7] ) + ( GND ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(!Counter[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N6
cyclonev_lcell_comb \Selector92~0 (
// Equation(s):
// \Selector92~0_combout  = ( \Add3~25_sumout  & ( (\Add0~29_sumout ) # (\state.011001~q ) ) ) # ( !\Add3~25_sumout  & ( (!\state.011001~q  & \Add0~29_sumout ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(!\Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector92~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector92~0 .extended_lut = "off";
defparam \Selector92~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Selector92~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y16_N8
dffeas \Counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector92~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[7] .is_wysiwyg = "true";
defparam \Counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N51
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( Counter[8] ) + ( GND ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( Counter[8] ) + ( GND ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N54
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( Counter[8] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( Counter[8] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N9
cyclonev_lcell_comb \Selector91~0 (
// Equation(s):
// \Selector91~0_combout  = ( \Add0~33_sumout  & ( (!\state.011001~q ) # (\Add3~29_sumout ) ) ) # ( !\Add0~33_sumout  & ( (\state.011001~q  & \Add3~29_sumout ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(!\Add3~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector91~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector91~0 .extended_lut = "off";
defparam \Selector91~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Selector91~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \Counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector91~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[8] .is_wysiwyg = "true";
defparam \Counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N54
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( Counter[9] ) + ( GND ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( Counter[9] ) + ( GND ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N57
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( Counter[9] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( Counter[9] ) + ( GND ) + ( \Add0~34  ))

	.dataa(!Counter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N0
cyclonev_lcell_comb \Selector90~0 (
// Equation(s):
// \Selector90~0_combout  = (!\state.011001~q  & ((\Add0~37_sumout ))) # (\state.011001~q  & (\Add3~33_sumout ))

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(!\Add3~33_sumout ),
	.datad(!\Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector90~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector90~0 .extended_lut = "off";
defparam \Selector90~0 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \Selector90~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y16_N2
dffeas \Counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector90~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[9] .is_wysiwyg = "true";
defparam \Counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N57
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( Counter[10] ) + ( GND ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( Counter[10] ) + ( GND ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N0
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( Counter[10] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( Counter[10] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y16_N3
cyclonev_lcell_comb \Selector89~0 (
// Equation(s):
// \Selector89~0_combout  = ( \Add0~41_sumout  & ( (!\state.011001~q ) # (\Add3~37_sumout ) ) ) # ( !\Add0~41_sumout  & ( (\state.011001~q  & \Add3~37_sumout ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(!\Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector89~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector89~0 .extended_lut = "off";
defparam \Selector89~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Selector89~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y16_N4
dffeas \Counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector89~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[10] .is_wysiwyg = "true";
defparam \Counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N3
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \Counter[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( \Counter[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Counter[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N58
dffeas \Counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[11] .is_wysiwyg = "true";
defparam \Counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N0
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( Counter[11] ) + ( GND ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( Counter[11] ) + ( GND ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(!Counter[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N57
cyclonev_lcell_comb \Selector88~0 (
// Equation(s):
// \Selector88~0_combout  = ( \Add3~41_sumout  & ( (\Add0~45_sumout ) # (\state.011001~q ) ) ) # ( !\Add3~41_sumout  & ( (!\state.011001~q  & \Add0~45_sumout ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\Add3~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector88~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector88~0 .extended_lut = "off";
defparam \Selector88~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Selector88~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N59
dffeas \Counter[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector88~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \Counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N6
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( Counter[12] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( Counter[12] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!Counter[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N3
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( Counter[12] ) + ( GND ) + ( \Add3~42  ))
// \Add3~46  = CARRY(( Counter[12] ) + ( GND ) + ( \Add3~42  ))

	.dataa(!Counter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N54
cyclonev_lcell_comb \Selector87~0 (
// Equation(s):
// \Selector87~0_combout  = ( \Add0~49_sumout  & ( \Add3~45_sumout  ) ) # ( !\Add0~49_sumout  & ( \Add3~45_sumout  & ( \state.011001~q  ) ) ) # ( \Add0~49_sumout  & ( !\Add3~45_sumout  & ( !\state.011001~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.011001~q ),
	.datad(gnd),
	.datae(!\Add0~49_sumout ),
	.dataf(!\Add3~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector87~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector87~0 .extended_lut = "off";
defparam \Selector87~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Selector87~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N55
dffeas \Counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector87~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[12] .is_wysiwyg = "true";
defparam \Counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N6
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( Counter[13] ) + ( GND ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( Counter[13] ) + ( GND ) + ( \Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N9
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( Counter[13] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( Counter[13] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N36
cyclonev_lcell_comb \Selector86~0 (
// Equation(s):
// \Selector86~0_combout  = ( \Add3~49_sumout  & ( \Add0~53_sumout  ) ) # ( !\Add3~49_sumout  & ( \Add0~53_sumout  & ( !\state.011001~q  ) ) ) # ( \Add3~49_sumout  & ( !\Add0~53_sumout  & ( \state.011001~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.011001~q ),
	.datad(gnd),
	.datae(!\Add3~49_sumout ),
	.dataf(!\Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector86~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector86~0 .extended_lut = "off";
defparam \Selector86~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \Selector86~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N37
dffeas \Counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector86~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[13] .is_wysiwyg = "true";
defparam \Counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N12
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( Counter[14] ) + ( GND ) + ( \Add0~54  ))
// \Add0~58  = CARRY(( Counter[14] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N9
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( Counter[14] ) + ( GND ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( Counter[14] ) + ( GND ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N51
cyclonev_lcell_comb \Selector85~0 (
// Equation(s):
// \Selector85~0_combout  = ( \Add3~53_sumout  & ( (\Add0~57_sumout ) # (\state.011001~q ) ) ) # ( !\Add3~53_sumout  & ( (!\state.011001~q  & \Add0~57_sumout ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(!\Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector85~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector85~0 .extended_lut = "off";
defparam \Selector85~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Selector85~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N53
dffeas \Counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector85~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[14] .is_wysiwyg = "true";
defparam \Counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N15
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( Counter[15] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( Counter[15] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N12
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( Counter[15] ) + ( GND ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( Counter[15] ) + ( GND ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(!Counter[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N21
cyclonev_lcell_comb \Selector84~0 (
// Equation(s):
// \Selector84~0_combout  = ( \Add0~61_sumout  & ( \Add3~57_sumout  ) ) # ( !\Add0~61_sumout  & ( \Add3~57_sumout  & ( \state.011001~q  ) ) ) # ( \Add0~61_sumout  & ( !\Add3~57_sumout  & ( !\state.011001~q  ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~61_sumout ),
	.dataf(!\Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector84~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector84~0 .extended_lut = "off";
defparam \Selector84~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Selector84~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N22
dffeas \Counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector84~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[15] .is_wysiwyg = "true";
defparam \Counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N15
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( Counter[16] ) + ( GND ) + ( \Add3~58  ))
// \Add3~62  = CARRY(( Counter[16] ) + ( GND ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N18
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( \Counter[16]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( \Counter[16]~DUPLICATE_q  ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(!\Counter[16]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N42
cyclonev_lcell_comb \Selector83~0 (
// Equation(s):
// \Selector83~0_combout  = ( \Add0~65_sumout  & ( (!\state.011001~q ) # (\Add3~61_sumout ) ) ) # ( !\Add0~65_sumout  & ( (\state.011001~q  & \Add3~61_sumout ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(!\Add3~61_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector83~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector83~0 .extended_lut = "off";
defparam \Selector83~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Selector83~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N44
dffeas \Counter[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector83~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Counter[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[16]~DUPLICATE .is_wysiwyg = "true";
defparam \Counter[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N21
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( Counter[17] ) + ( GND ) + ( \Add0~66  ))
// \Add0~70  = CARRY(( Counter[17] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N18
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( Counter[17] ) + ( GND ) + ( \Add3~62  ))
// \Add3~66  = CARRY(( Counter[17] ) + ( GND ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N51
cyclonev_lcell_comb \Selector82~0 (
// Equation(s):
// \Selector82~0_combout  = ( \Add0~69_sumout  & ( \Add3~65_sumout  ) ) # ( !\Add0~69_sumout  & ( \Add3~65_sumout  & ( \state.011001~q  ) ) ) # ( \Add0~69_sumout  & ( !\Add3~65_sumout  & ( !\state.011001~q  ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~69_sumout ),
	.dataf(!\Add3~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector82~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector82~0 .extended_lut = "off";
defparam \Selector82~0 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \Selector82~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N52
dffeas \Counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[17] .is_wysiwyg = "true";
defparam \Counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N21
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( Counter[18] ) + ( GND ) + ( \Add3~66  ))
// \Add3~70  = CARRY(( Counter[18] ) + ( GND ) + ( \Add3~66  ))

	.dataa(!Counter[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N24
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( Counter[18] ) + ( GND ) + ( \Add0~70  ))
// \Add0~74  = CARRY(( Counter[18] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(!Counter[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N33
cyclonev_lcell_comb \Selector81~0 (
// Equation(s):
// \Selector81~0_combout  = ( \Add3~69_sumout  & ( \Add0~73_sumout  ) ) # ( !\Add3~69_sumout  & ( \Add0~73_sumout  & ( !\state.011001~q  ) ) ) # ( \Add3~69_sumout  & ( !\Add0~73_sumout  & ( \state.011001~q  ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add3~69_sumout ),
	.dataf(!\Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector81~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector81~0 .extended_lut = "off";
defparam \Selector81~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \Selector81~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N34
dffeas \Counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector81~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[18] .is_wysiwyg = "true";
defparam \Counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N27
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( Counter[19] ) + ( GND ) + ( \Add0~74  ))
// \Add0~78  = CARRY(( Counter[19] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N24
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( Counter[19] ) + ( GND ) + ( \Add3~70  ))
// \Add3~74  = CARRY(( Counter[19] ) + ( GND ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(!Counter[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000FFFF00003333;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N24
cyclonev_lcell_comb \Selector80~0 (
// Equation(s):
// \Selector80~0_combout  = ( \Add0~77_sumout  & ( \Add3~73_sumout  ) ) # ( !\Add0~77_sumout  & ( \Add3~73_sumout  & ( \state.011001~q  ) ) ) # ( \Add0~77_sumout  & ( !\Add3~73_sumout  & ( !\state.011001~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.011001~q ),
	.datad(gnd),
	.datae(!\Add0~77_sumout ),
	.dataf(!\Add3~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector80~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector80~0 .extended_lut = "off";
defparam \Selector80~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \Selector80~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \Counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector80~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[19] .is_wysiwyg = "true";
defparam \Counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N27
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( Counter[20] ) + ( GND ) + ( \Add3~74  ))
// \Add3~78  = CARRY(( Counter[20] ) + ( GND ) + ( \Add3~74  ))

	.dataa(!Counter[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N56
dffeas \Counter[20]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Counter[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[20]~DUPLICATE .is_wysiwyg = "true";
defparam \Counter[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N30
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( \Counter[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~78  ))
// \Add0~82  = CARRY(( \Counter[20]~DUPLICATE_q  ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Counter[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N54
cyclonev_lcell_comb \Selector79~0 (
// Equation(s):
// \Selector79~0_combout  = ( \Add0~81_sumout  & ( (!\state.011001~q ) # (\Add3~77_sumout ) ) ) # ( !\Add0~81_sumout  & ( (\state.011001~q  & \Add3~77_sumout ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(!\Add3~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector79~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector79~0 .extended_lut = "off";
defparam \Selector79~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Selector79~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N55
dffeas \Counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[20] .is_wysiwyg = "true";
defparam \Counter[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N46
dffeas \Counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[21] .is_wysiwyg = "true";
defparam \Counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N30
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( Counter[21] ) + ( GND ) + ( \Add3~78  ))
// \Add3~82  = CARRY(( Counter[21] ) + ( GND ) + ( \Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N33
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( \Counter[21]~DUPLICATE_q  ) + ( GND ) + ( \Add0~82  ))
// \Add0~86  = CARRY(( \Counter[21]~DUPLICATE_q  ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Counter[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N45
cyclonev_lcell_comb \Selector78~0 (
// Equation(s):
// \Selector78~0_combout  = ( \Add0~85_sumout  & ( (!\state.011001~q ) # (\Add3~81_sumout ) ) ) # ( !\Add0~85_sumout  & ( (\state.011001~q  & \Add3~81_sumout ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add3~81_sumout ),
	.datae(gnd),
	.dataf(!\Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector78~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector78~0 .extended_lut = "off";
defparam \Selector78~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Selector78~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N47
dffeas \Counter[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Counter[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[21]~DUPLICATE .is_wysiwyg = "true";
defparam \Counter[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N36
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( Counter[22] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(!Counter[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N33
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( Counter[22] ) + ( GND ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!Counter[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N48
cyclonev_lcell_comb \Selector77~0 (
// Equation(s):
// \Selector77~0_combout  = ( \Add3~85_sumout  & ( (\Add0~89_sumout ) # (\state.011001~q ) ) ) # ( !\Add3~85_sumout  & ( (!\state.011001~q  & \Add0~89_sumout ) ) )

	.dataa(!\state.011001~q ),
	.datab(gnd),
	.datac(!\Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector77~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector77~0 .extended_lut = "off";
defparam \Selector77~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Selector77~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N49
dffeas \Counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\WideOr23~0_combout ),
	.sload(gnd),
	.ena(\WideOr28~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \Counter[22] .is_wysiwyg = "true";
defparam \Counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N54
cyclonev_lcell_comb \state~34 (
// Equation(s):
// \state~34_combout  = ( Counter[22] & ( Counter[21] & ( (!\state.001100~q  & (\KEY[3]~input_o  & !\state.011001~q )) ) ) ) # ( !Counter[22] & ( Counter[21] & ( (!\state.001100~q  & (\KEY[3]~input_o  & !\state.011001~q )) ) ) ) # ( Counter[22] & ( 
// !Counter[21] & ( (!\state.001100~q  & (\KEY[3]~input_o  & !\state.011001~q )) ) ) ) # ( !Counter[22] & ( !Counter[21] & ( (\KEY[3]~input_o  & ((!Counter[20]) # ((!\state.001100~q  & !\state.011001~q )))) ) ) )

	.dataa(!Counter[20]),
	.datab(!\state.001100~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\state.011001~q ),
	.datae(!Counter[22]),
	.dataf(!Counter[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~34 .extended_lut = "off";
defparam \state~34 .lut_mask = 64'h0E0A0C000C000C00;
defparam \state~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y15_N56
dffeas \state.000001 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.000001 .is_wysiwyg = "true";
defparam \state.000001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N18
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[0] (
// Equation(s):
// \flash_inst|flash_csr_writedata [0] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[0] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[0] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N21
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[1] (
// Equation(s):
// \flash_inst|flash_csr_writedata [1] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[1] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[1] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N48
cyclonev_lcell_comb \flash_inst|flash_csr_address[1] (
// Equation(s):
// \flash_inst|flash_csr_address [1] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_address [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_address[1] .extended_lut = "off";
defparam \flash_inst|flash_csr_address[1] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_address[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N51
cyclonev_lcell_comb \flash_inst|flash_csr_address[2] (
// Equation(s):
// \flash_inst|flash_csr_address [2] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_address [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_address[2] .extended_lut = "off";
defparam \flash_inst|flash_csr_address[2] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_address[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  = ( !\flash_inst|flash_csr_address [2] & ( \flash_inst|flash_csr_address [1] ) )

	.dataa(!\flash_inst|flash_csr_address [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_address [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0 .lut_mask = 64'h5555555500000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N45
cyclonev_lcell_comb \flash_inst|flash_csr_write (
// Equation(s):
// \flash_inst|flash_csr_write~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_write~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_write .extended_lut = "off";
defparam \flash_inst|flash_csr_write .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_write .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N9
cyclonev_lcell_comb \flash_inst|flash_csr_address[0] (
// Equation(s):
// \flash_inst|flash_csr_address [0] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_address [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_address[0] .extended_lut = "off";
defparam \flash_inst|flash_csr_address[0] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_address[0] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout  = ( \flash_inst|flash_csr_address [0] & ( \flash_inst|flash_csr_write~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_csr_write~combout ),
	.datad(gnd),
	.datae(!\flash_inst|flash_csr_address [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N42
cyclonev_lcell_comb \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .extended_lut = "off";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N44
dffeas \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N41
dffeas \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N47
dffeas \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout )) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0 .lut_mask = 64'h33FF33FF22EE22EE;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy .lut_mask = 64'hFFCCFFCCFFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y17_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N36
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N42
cyclonev_lcell_comb \flash_inst|flash_csr_read (
// Equation(s):
// \flash_inst|flash_csr_read~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_read~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_read .extended_lut = "off";
defparam \flash_inst|flash_csr_read .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_read .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  = ( !\flash_mem_read~q  & ( \flash_inst|flash_csr_read~combout  & ( !\~GND~combout  ) ) ) # ( \flash_mem_read~q  & ( 
// !\flash_inst|flash_csr_read~combout  & ( !\flash_inst|flash_csr_write~combout  ) ) ) # ( !\flash_mem_read~q  & ( !\flash_inst|flash_csr_read~combout  & ( (!\flash_inst|flash_csr_write~combout ) # (!\~GND~combout ) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_csr_write~combout ),
	.datac(!\~GND~combout ),
	.datad(gnd),
	.datae(!\flash_mem_read~q ),
	.dataf(!\flash_inst|flash_csr_read~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0 .lut_mask = 64'hFCFCCCCCF0F00000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2 .lut_mask = 64'h0000000000000010;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|flash_csr_address [2] & (\flash_inst|flash_csr_read~combout  & (!\flash_inst|flash_csr_address [1] & !\flash_inst|flash_csr_address [0]))) ) )

	.dataa(!\flash_inst|flash_csr_address [2]),
	.datab(!\flash_inst|flash_csr_read~combout ),
	.datac(!\flash_inst|flash_csr_address [1]),
	.datad(!\flash_inst|flash_csr_address [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi .lut_mask = 64'h0000000020002000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|flash_csr_address [2] & (\flash_inst|flash_csr_read~combout  & (!\flash_inst|flash_csr_address [1] & \flash_inst|flash_csr_address [0]))) ) )

	.dataa(!\flash_inst|flash_csr_address [2]),
	.datab(!\flash_inst|flash_csr_read~combout ),
	.datac(!\flash_inst|flash_csr_address [1]),
	.datad(!\flash_inst|flash_csr_address [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi .lut_mask = 64'h0000000000200020;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout  = ( \flash_inst|flash_csr_read~combout  & ( !\flash_inst|flash_csr_address [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_csr_address [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_read~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q )))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0 .lut_mask = 64'h00FF00FF00EF00EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1 .lut_mask = 64'hFFFAFCF800000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  & ( ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  & 
// ((\flash_inst|flash_csr_writedata [0]) # (\flash_inst|flash_csr_writedata [1])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datab(!\flash_inst|flash_csr_writedata [1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ),
	.datad(!\flash_inst|flash_csr_writedata [0]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_sid_combi~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2 .lut_mask = 64'hFFFFFFFF1F5FFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y17_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0 .lut_mask = 64'hF000F00000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0 .lut_mask = 64'h0F0F0F2E0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0 .lut_mask = 64'hFFFFFFFFFFF7FFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \~GND~combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \~GND~combout  ) ) )

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0 .lut_mask = 64'h555555550000FFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1 .lut_mask = 64'h0000020200000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi .lut_mask = 64'h0000000000000004;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y17_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0] ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2 .lut_mask = 64'h00000100FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y17_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1 .lut_mask = 64'h00000010FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y17_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2] ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0 .lut_mask = 64'h00000100FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y17_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1] & ( ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [3])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [2]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [3]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg_full [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2  ))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N12
cyclonev_lcell_comb \~VCC (
// Equation(s):
// \~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~VCC~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~VCC .extended_lut = "off";
defparam \~VCC .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \~VCC .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder_combout  = \~VCC~combout 

	.dataa(!\~VCC~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \~VCC~combout  ) )

	.dataa(!\~VCC~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1 .lut_mask = 64'h5555555500FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~9_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22 .lut_mask = 64'h00020F3FFFFF0F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~22_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~GND~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1] & ( (\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~5_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26 .lut_mask = 64'h00020F3FFFFF0F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~26_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0 .lut_mask = 64'h4000400000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33 .lut_mask = 64'h0000000000003333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~GND~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2] & ( (\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~33_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2 .lut_mask = 64'h00020F3FFFFF0F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34  ))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29 .lut_mask = 64'h0000000000005555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder_combout  = ( \~GND~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3] & ( \~GND~combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3] & ( \~GND~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\~GND~combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~29_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6 .lut_mask = 64'h55550F0F555D0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25 .lut_mask = 64'h0000000000003333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N40
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~GND~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4] & ( (\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4 .lut_mask = 64'h550055FF550055FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~25_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10 .lut_mask = 64'h33330F0F333B0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~10_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder_combout  = \~GND~combout 

	.dataa(gnd),
	.datab(!\~GND~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [5] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \~GND~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\~GND~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [5]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~21_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14 .lut_mask = 64'h00FF0F0F02FF3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~14_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8] ) + ( VCC ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder_combout  = \~GND~combout 

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~GND~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6] & ( (\~GND~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\~GND~combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_burstcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always6~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add1~17_sumout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]),
	.datag(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18 .extended_lut = "on";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18 .lut_mask = 64'h00020F3FFFFF0F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt~18_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [8]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [7]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [5]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0 .lut_mask = 64'h8000800000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y16_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [2]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_burstcount_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1 .lut_mask = 64'h1000100000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y16_N22
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal9~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0 .lut_mask = 64'h0000000055FF55FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1 .lut_mask = 64'h0F0F1F0F000F110F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y17_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|power_up_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_waitrequest~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|local_waitrequest~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2 .lut_mask = 64'h0000000008000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (\flash_inst|flash_csr_writedata [0] & (\flash_inst|flash_csr_writedata [1] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ))) ) )

	.dataa(!\flash_inst|flash_csr_writedata [0]),
	.datab(!\flash_inst|flash_csr_writedata [1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0 .lut_mask = 64'h0000000000010001;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi .lut_mask = 64'h0000000000000004;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_rdid_combi~combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & ( 
// (\flash_inst|flash_csr_writedata [1] & (!\flash_inst|flash_csr_writedata [0] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) ) )

	.dataa(!\flash_inst|flash_csr_writedata [1]),
	.datab(!\flash_inst|flash_csr_writedata [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3 .lut_mask = 64'h0000000000040004;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y17_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout  = ( !\flash_inst|flash_csr_writedata [0] & ( !\flash_inst|flash_csr_writedata [1] ) )

	.dataa(!\flash_inst|flash_csr_writedata [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1 .lut_mask = 64'h0000010000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y17_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_combi~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder_combout  = \~VCC~combout 

	.dataa(!\~VCC~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N59
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \~VCC~combout  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [0]),
	.datac(!\~VCC~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0 .lut_mask = 64'h0F0F0F0F33333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder_combout  = \~VCC~combout 

	.dataa(!\~VCC~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\~VCC~combout ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2] & ( (\~VCC~combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\~VCC~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder_combout  = \~VCC~combout 

	.dataa(!\~VCC~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\~VCC~combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3])))

	.dataa(!\~VCC~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6 .lut_mask = 64'h4747474747474747;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~6_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7 .lut_mask = 64'h0000FFFF0101FDFD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder_combout  = ( \~VCC~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\~VCC~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \~VCC~combout  ) )

	.dataa(!\~VCC~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_byteenable [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2 .lut_mask = 64'h5555555500FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout  = !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  $ 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout  = !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] $ 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]) # (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout )))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1 .lut_mask = 64'h05FA05FA05FA05FA;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][8]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][8]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][8]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][8]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0 .lut_mask = 64'h000000000000FFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wren_internal~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren .lut_mask = 64'hA0A0A0A000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_erase~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0 .lut_mask = 64'h0F0F1F1F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0 .lut_mask = 64'h0F000F0000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q  ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q  ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6  ))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[6]~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8])) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8])) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0 .lut_mask = 64'hA000A00000A000A0;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[2]~6_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N10
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[1]~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2 (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4]~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit 
// [3] & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0 .lut_mask = 64'h8000000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire [0] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0] .lut_mask = 64'h00000000000F000F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_write~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0 .lut_mask = 64'h33333333333F333F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0 .lut_mask = 64'hF000F00000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5 .lut_mask = 64'h00A800A8FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~sumout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~sumout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q )) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1 .lut_mask = 64'h00000000C000C000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0 .lut_mask = 64'h00000000000C000C;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N11
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1 (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N28
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N59
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19 .lut_mask = 64'h0000050D00000D0D;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y18_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q )) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0 .lut_mask = 64'h0222222202020202;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1 .lut_mask = 64'h00000000FF00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1 (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q  $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0])))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1 .lut_mask = 64'hC00CC00CC00CC00C;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[0]~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1])) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0 .lut_mask = 64'h0003000300000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1 .lut_mask = 64'h00F000F000F000F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y20_N29
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|_~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0 .lut_mask = 64'hFFFF000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N28
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6 .lut_mask = 64'h00F000F000F000F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0 .lut_mask = 64'h00F0000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1 .lut_mask = 64'h0000800000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2 .lut_mask = 64'h0800080000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0 .lut_mask = 64'h0000230000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q )))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0 .lut_mask = 64'h0000000075F575F5;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire[0]~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4 .lut_mask = 64'h000000440F0F0F4F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0 .lut_mask = 64'hFF00FF0000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|_~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7 .lut_mask = 64'h000F000F00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1 .lut_mask = 64'h3333333333033303;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22 .lut_mask = 64'h05050505050F050F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9 .lut_mask = 64'h5555555500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4 .lut_mask = 64'h00E000E000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N4
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12 .lut_mask = 64'hA0A0A0A0A000A000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0 .lut_mask = 64'h00AA00AAFF55FF55;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0 .lut_mask = 64'h000000000000F1F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[2]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2])) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0 .lut_mask = 64'h0C000C0000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N4
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2])) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1 .lut_mask = 64'h0008000800880088;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2 .lut_mask = 64'hCF00CC008A008800;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3 .lut_mask = 64'h0D0000000E000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0 .lut_mask = 64'h00000000F1F00000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs3~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout  = !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0] $ 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2 .lut_mask = 64'h00000000FF100000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[0]~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2])))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0 .lut_mask = 64'hFF00FF00EF00EF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1 .lut_mask = 64'h0030003001310131;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1 .lut_mask = 64'hA0A0A0A000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0 .lut_mask = 64'h0000000000010001;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N5
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0 .lut_mask = 64'h0000000000A000A0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout  = !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2] $ 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q )))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0 .lut_mask = 64'h50AF50AF50AF50AF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13 .lut_mask = 64'h0000000005000500;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1])) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0 .lut_mask = 64'h0003000300000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12 .lut_mask = 64'h00000000E0FFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout )))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_normal_in_wire~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~13_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14 .lut_mask = 64'hFAC80000AA880000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout )) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~22_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23 .lut_mask = 64'h00000000FCF8FC30;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] $ (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe1~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1 .lut_mask = 64'h0F0F0F0F0FF00FF0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~23_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|_~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1 .lut_mask = 64'h000000000000FF10;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N11
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|cs4a[1]~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0 .lut_mask = 64'h0000000000F000F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y19_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_wire_in~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N1
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ) # ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  
// & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0 .lut_mask = 64'h000000004040F040;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h55555555555D5555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~sumout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y20_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT  = CARRY(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8~sumout  = SUM(( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8] 
// ) + ( GND ) + ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7]~DUPLICATE_q 
//  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] 
// & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit 
// [6] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8])))) 
// ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] 
// & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7]~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7] 
// & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7]~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit 
// [6] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8] $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8])))) 
// ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[7]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [6]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [8]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [8]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [7]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0 .lut_mask = 64'h8008400420021001;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5]~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit 
// [4] $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit 
// [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5]~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4] $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]))) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[5]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [4]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1 .lut_mask = 64'hC00CC00C30033003;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] 
// & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0])))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] 
// & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1] 
// & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0] $ 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [3]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [1]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2 .lut_mask = 64'h8200008241000041;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire [0] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2] $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2]~DUPLICATE_q 
// )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_read_cntr|auto_generated|counter_reg_bit [2]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwr_data_cntr|auto_generated|counter_reg_bit[2]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0] .lut_mask = 64'h0000000000090009;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr6|auto_generated|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q )))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cnt_bfend_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0 .lut_mask = 64'h0F0F0F1B00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11 .lut_mask = 64'h0002000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6 .lut_mask = 64'h0000000000000800;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17 .lut_mask = 64'h0001000100000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16 .lut_mask = 64'h1110111000003333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~11_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~17_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18 .lut_mask = 64'hC888000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~3_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4 .lut_mask = 64'hFFFF5545FFFF5555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux211_dataout~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y19_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10 .lut_mask = 64'h00000000000F000F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1 .lut_mask = 64'h0800880008000800;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0 .lut_mask = 64'hF5F5F5F500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~10_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11 .lut_mask = 64'h3F3F3F3F0F3F0F3F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N29
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1 (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs3~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q  $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0 .lut_mask = 64'hAA55AA5500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|cs4a[0]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1 .lut_mask = 64'h03030303FCFCFCFC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|_~1_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  ) ) ) # 
// ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0 .lut_mask = 64'h0D0F0F0F00000200;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24 .lut_mask = 64'h00000000FF00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~DUPLICATE_q )))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0] & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~DUPLICATE_q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_read_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8 .lut_mask = 64'h00000000E0EEE0EE;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y20_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_pgwrop_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7 .lut_mask = 64'h0000000008000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~8_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~7_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9 .lut_mask = 64'h0F0500000C040000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~6_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10 .lut_mask = 64'h0000FFFFA800FFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs3~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q  $ (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0])))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe1~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0 .lut_mask = 64'hC030C030C030C030;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|cs4a[0]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  = (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21 .lut_mask = 64'h000F000F000F000F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_dly_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0 .lut_mask = 64'h0000000000FF00FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1 .lut_mask = 64'h330037003F003F00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0 .lut_mask = 64'h00FF00FF44FF44FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1 .lut_mask = 64'h0000030000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00000F0F000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00003333000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00000F0F000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 64'h00003333000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 64'h00000F0F000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) + ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 64'h00003333000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout  = ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 64'h8000800000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h0022002200000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0 .lut_mask = 64'h0000F7F70000FFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|cmpr5|auto_generated|aneb_result_wire [0]),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y17_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|max_cnt_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y20_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2 (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 64'h55FFFDFF55FFDDFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q  $ 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  $ 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .lut_mask = 64'h37FB37FB77BB77BB;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N1
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y20_N5
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout  = ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 64'h00000000FF00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout  = ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3 .lut_mask = 64'h0000000055555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y20_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y17_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout  = ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout 
//  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4 .lut_mask = 64'hFF00FF00FE00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~9_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|buf_empty_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a [0]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2 .lut_mask = 64'h0000000000700050;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y17_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~4_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5 .lut_mask = 64'h8800880080008800;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y17_N4
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q  ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0 .lut_mask = 64'h00008CCC0000CCCC;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y20_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|maxcnt_shift_reg2~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_buf~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0 .lut_mask = 64'h1F1F1F5F1F1F1F1F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0 .lut_mask = 64'h5555555500000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N45
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[8] (
// Equation(s):
// \flash_inst|flash_mem_writedata [8] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[8] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[8] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [8]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [8]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [8]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N22
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~69_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N18
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[0] (
// Equation(s):
// \flash_inst|flash_mem_writedata [0] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[0] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[0] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [0]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0] & ( (\flash_inst|flash_mem_writedata [0]) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|flash_mem_writedata [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~71_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N0
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[24] (
// Equation(s):
// \flash_inst|flash_mem_writedata [24] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [24]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[24] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[24] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[24] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [24]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [24]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[24] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [24])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [24])))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\flash_inst|flash_mem_writedata [24]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~66_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~67_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][0]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][0]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15 .lut_mask = 64'h3500350035FF35FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N18
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[16] (
// Equation(s):
// \flash_inst|flash_mem_writedata [16] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[16] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[16] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[16] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [16]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [16]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16] & ( 
// (\flash_inst|flash_mem_writedata [16] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [16]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~65_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ))))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ))))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ))))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~15_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][0]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16 .lut_mask = 64'h0027FF2700270027;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~16_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'h33003000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N4
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y20_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2 .lut_mask = 64'h00FF00FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y18_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3 .lut_mask = 64'h5555555500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4 .lut_mask = 64'h0F0F0F0F00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5 .lut_mask = 64'h00000000FF00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6 .lut_mask = 64'h0000FFFF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N19
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7 .lut_mask = 64'h00FF00FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.cout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8 .lut_mask = 64'h0000FFFF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout  = SUM(( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9 .lut_mask = 64'h00F000F000F000F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N36
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[1] (
// Equation(s):
// \flash_inst|flash_mem_writedata [1] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[1] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[1] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [1]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [1]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~62_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~63_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N18
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[9] (
// Equation(s):
// \flash_inst|flash_mem_writedata [9] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[9] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[9] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[9] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [9]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [9]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9] & ( 
// (\flash_inst|flash_mem_writedata [9] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [9]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~61_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N48
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[25] (
// Equation(s):
// \flash_inst|flash_mem_writedata [25] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [25]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[25] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[25] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[25] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [25]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[25] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25] & ( (\flash_inst|flash_mem_writedata [25]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [25]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\flash_inst|flash_mem_writedata [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~58_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~59_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ))))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][1]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N24
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[17] (
// Equation(s):
// \flash_inst|flash_mem_writedata [17] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[17] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[17] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[17] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [17]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [17]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17] & ( 
// (\flash_inst|flash_mem_writedata [17] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [17]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~57_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ))))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ))))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ))))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~13_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][1]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14 .lut_mask = 64'h1013DCDF10131013;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~14_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N45
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[8] (
// Equation(s):
// \flash_inst|flash_csr_writedata [8] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[8] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[8] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N27
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[18] (
// Equation(s):
// \flash_inst|flash_mem_writedata [18] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[18] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[18] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[18] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [18]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [18]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [18]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~53_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N12
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[2] (
// Equation(s):
// \flash_inst|flash_mem_writedata [2] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[2] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[2] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [2]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [2]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~49_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N51
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[26] (
// Equation(s):
// \flash_inst|flash_mem_writedata [26] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [26]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[26] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[26] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[26] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N53
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [26]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[26] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26] & ( (\flash_inst|flash_mem_writedata [26]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [26]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(gnd),
	.datad(!\flash_inst|flash_mem_writedata [26]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~54_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~55_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N57
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[10] (
// Equation(s):
// \flash_inst|flash_mem_writedata [10] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[10] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[10] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[10] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N59
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [10]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [10]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10] & ( 
// (\flash_inst|flash_mem_writedata [10] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [10]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~50_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~51_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q  & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][2]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][2]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][2]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11 .lut_mask = 64'h048C159D26AE37BF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  = ( \flash_inst|flash_csr_address [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( (!\flash_inst|flash_csr_address [2] & (\flash_inst|flash_csr_writedata [1] & (\flash_inst|flash_csr_address [1] & 
// \flash_inst|flash_csr_write~combout ))) ) ) )

	.dataa(!\flash_inst|flash_csr_address [2]),
	.datab(!\flash_inst|flash_csr_writedata [1]),
	.datac(!\flash_inst|flash_csr_address [1]),
	.datad(!\flash_inst|flash_csr_write~combout ),
	.datae(!\flash_inst|flash_csr_address [0]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4 .lut_mask = 64'h0000000000000002;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((!\flash_inst|flash_csr_writedata [0])) # (\flash_inst|flash_csr_writedata [8]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & (\flash_inst|flash_csr_writedata 
// [8] & ((\flash_inst|flash_csr_writedata [0])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [8]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~11_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|flash_csr_writedata [0]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12 .lut_mask = 64'h0303F3F30353F353;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~12_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N48
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[9] (
// Equation(s):
// \flash_inst|flash_csr_writedata [9] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[9] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[9] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N15
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[3] (
// Equation(s):
// \flash_inst|flash_mem_writedata [3] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[3] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[3] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [3]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [3]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3] & ( 
// (\flash_inst|flash_mem_writedata [3] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [3]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40 .lut_mask = 64'h3300330033FF33FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~40_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~41_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N48
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[27] (
// Equation(s):
// \flash_inst|flash_mem_writedata [27] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[27] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[27] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[27] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [27]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[27] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [27] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [27]),
	.datad(!\flash_inst|flash_mem_writedata [27]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~46_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~47_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N24
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[19] (
// Equation(s):
// \flash_inst|flash_mem_writedata [19] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[19] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[19] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[19] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [19]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [19]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19] & ( 
// (\flash_inst|flash_mem_writedata [19] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [19]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~45_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N0
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[11] (
// Equation(s):
// \flash_inst|flash_mem_writedata [11] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[11] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[11] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[11] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [11]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [11]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [11]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~43_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][3]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][3]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][3]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9 .lut_mask = 64'h50035F0350F35FF3;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((!\flash_inst|flash_csr_writedata [0])) # (\flash_inst|flash_csr_writedata [9]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & (\flash_inst|flash_csr_writedata 
// [9] & (\flash_inst|flash_csr_writedata [0]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout ) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [9]),
	.datab(!\flash_inst|flash_csr_writedata [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~9_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10 .lut_mask = 64'h000FF0FF101FD0DF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~10_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N42
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[10] (
// Equation(s):
// \flash_inst|flash_csr_writedata [10] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[10] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[10] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[10] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N36
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[28] (
// Equation(s):
// \flash_inst|flash_mem_writedata [28] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [28]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[28] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[28] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[28] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [28]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[28] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [28]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [28]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~39_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N54
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[20] (
// Equation(s):
// \flash_inst|flash_mem_writedata [20] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[20] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[20] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[20] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [20]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout  = ( \flash_inst|flash_mem_writedata [20] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20]) ) ) # ( !\flash_inst|flash_mem_writedata [20] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20] & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [20]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36 .lut_mask = 64'h05050505F5F5F5F5;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~36_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~37_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N15
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[4] (
// Equation(s):
// \flash_inst|flash_mem_writedata [4] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[4] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[4] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [4]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [4]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4] & ( 
// (\flash_inst|flash_mem_writedata [4] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [4]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~33_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N42
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[12] (
// Equation(s):
// \flash_inst|flash_mem_writedata [12] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[12] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[12] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[12] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [12]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y17_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12] & ( (\flash_inst|flash_mem_writedata [12]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [12]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\flash_inst|flash_mem_writedata [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y19_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~34_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~35_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q )) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q )) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][4]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][4]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][4]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7 .lut_mask = 64'h00F035350FFF3535;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((!\flash_inst|flash_csr_writedata [0])) # (\flash_inst|flash_csr_writedata [10]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & (\flash_inst|flash_csr_writedata 
// [10] & (\flash_inst|flash_csr_writedata [0]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [10]),
	.datab(!\flash_inst|flash_csr_writedata [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~7_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8 .lut_mask = 64'h000FF0FF101FD0DF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~8_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N54
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[12] (
// Equation(s):
// \flash_inst|flash_csr_writedata [12] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[12] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[12] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[12] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N27
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[21] (
// Equation(s):
// \flash_inst|flash_mem_writedata [21] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[21] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[21] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[21] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [21]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [21])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21])))

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [21]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28 .lut_mask = 64'h303F303F303F303F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N40
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~29_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N45
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[5] (
// Equation(s):
// \flash_inst|flash_mem_writedata [5] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[5] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[5] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [5]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [5])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5])))

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [5]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24 .lut_mask = 64'h303F303F303F303F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N0
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[29] (
// Equation(s):
// \flash_inst|flash_mem_writedata [29] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [29]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[29] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[29] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[29] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [29]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[29] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [29]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [29]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N36
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[13] (
// Equation(s):
// \flash_inst|flash_mem_writedata [13] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[13] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[13] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[13] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [13]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|flash_mem_writedata [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [13]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [13]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y19_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y19_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q  & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][5]~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][5]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][5]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((!\flash_inst|flash_csr_writedata [0])) # (\flash_inst|flash_csr_writedata [12]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & (\flash_inst|flash_csr_writedata 
// [12] & ((\flash_inst|flash_csr_writedata [0])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [12]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~5_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|flash_csr_writedata [0]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6 .lut_mask = 64'h0303F3F30353F353;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N12
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[22] (
// Equation(s):
// \flash_inst|flash_mem_writedata [22] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[22] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[22] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[22] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [22]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[22] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|flash_mem_writedata [22]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22] & ( 
// (\flash_inst|flash_mem_writedata [22] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [22]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~20_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N24
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[6] (
// Equation(s):
// \flash_inst|flash_mem_writedata [6] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[6] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[6] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [6]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout  = ( \flash_inst|flash_mem_writedata [6] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6]) ) ) # ( !\flash_inst|flash_mem_writedata [6] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [6]),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N21
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[14] (
// Equation(s):
// \flash_inst|flash_mem_writedata [14] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[14] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[14] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[14] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [14]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14] & ( (\flash_inst|flash_mem_writedata [14]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [14]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\flash_inst|flash_mem_writedata [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N33
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[30] (
// Equation(s):
// \flash_inst|flash_mem_writedata [30] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[30] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[30] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[30] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [30]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[30] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30] & ( (\flash_inst|flash_mem_writedata [30]) 
// # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|flash_mem_writedata [30]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\flash_inst|flash_mem_writedata [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][6]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][6]~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][6]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][6]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3 .lut_mask = 64'h0A5F0A5F22227777;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y18_N27
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[11] (
// Equation(s):
// \flash_inst|flash_csr_writedata [11] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[11] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[11] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[11] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y17_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((!\flash_inst|flash_csr_writedata [0]) # (\flash_inst|flash_csr_writedata [11])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout )) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (((\flash_inst|flash_csr_writedata [0] & \flash_inst|flash_csr_writedata [11])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout )) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~3_combout ),
	.datab(!\flash_inst|flash_csr_writedata [0]),
	.datac(!\flash_inst|flash_csr_writedata [11]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4 .lut_mask = 64'h0055FF550355CF55;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y17_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N12
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[15] (
// Equation(s):
// \flash_inst|flash_mem_writedata [15] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[15] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[15] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[15] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [15]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout  = ( \flash_inst|flash_mem_writedata [15] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15]) ) ) # ( !\flash_inst|flash_mem_writedata [15] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [15]),
	.datae(gnd),
	.dataf(!\flash_inst|flash_mem_writedata [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N3
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[7] (
// Equation(s):
// \flash_inst|flash_mem_writedata [7] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[7] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[7] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [7]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|flash_mem_writedata 
// [7]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7]))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [7]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\flash_inst|flash_mem_writedata [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~14_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N27
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[31] (
// Equation(s):
// \flash_inst|flash_mem_writedata [31] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[31] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[31] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[31] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [31]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[31] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [31])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31])))

	.dataa(gnd),
	.datab(!\flash_inst|flash_mem_writedata [31]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10 .lut_mask = 64'h303F303F303F303F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~10_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11 .lut_mask = 64'h0000FFFF0003FFCF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[1][7]~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[0][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1 .lut_mask = 64'h02A202A257F757F7;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N36
cyclonev_lcell_comb \flash_inst|flash_mem_writedata[23] (
// Equation(s):
// \flash_inst|flash_mem_writedata [23] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_writedata [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_writedata[23] .extended_lut = "off";
defparam \flash_inst|flash_mem_writedata[23] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_mem_writedata[23] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|flash_mem_writedata [23]),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [23]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[23] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|flash_mem_writedata 
// [23])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [23])))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datab(gnd),
	.datac(!\flash_inst|flash_mem_writedata [23]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_wrdata [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~8_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ))))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ))))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ))))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[0]~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_data_reg[2][7]~q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2 .lut_mask = 64'h0213CEDF02130213;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 (
	.portawe(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|valid_wreq~0_combout ),
	.ena1(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7],\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6],
\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5],\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4],
\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3],\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2],
\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1],\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0]}),
	.portaaddr({\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~9_combout ,\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~8_combout ,
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~7_combout ,\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~6_combout ,
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~5_combout ,\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~4_combout ,
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~3_combout ,\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~2_combout ,
\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|_~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk0_core_clock_enable = "ena0";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_core_clock_enable = "ena1";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .clk1_input_clock_enable = "ena1";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .logical_ram_name = "flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ALTSYNCRAM";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .operation_mode = "dual_port";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_address_width = 9;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_data_width = 20;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_last_address = 511;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 512;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 8;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_address_width = 9;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_data_width = 20;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_last_address = 511;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 512;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 8;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .port_b_read_enable_clock = "clock1";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7 .lut_mask = 64'h0080008050D050D0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~7_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [0]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6 .lut_mask = 64'h002080A00A2A8AAA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [1]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5 .lut_mask = 64'h002080A00A2A8AAA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N19
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y20_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [2]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4 .lut_mask = 64'h002080A00A2A8AAA;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y20_N1
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3]))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4] & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3] & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [3]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3 .lut_mask = 64'h1000D0001F00DF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y20_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [4]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2 .lut_mask = 64'h0020A0205070F070;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y20_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[5] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5])))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6] & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [5]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1 .lut_mask = 64'h002080A05070D0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y20_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[6] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y20_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6]))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [6]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|scfifo4|auto_generated|dpfifo|FIFOram|altsyncram1|q_b [7]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shftpgwr_data_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_bufdly_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0 .lut_mask = 64'h0022AA220A0A0A0A;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y20_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[7] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y18_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|pgwrbuf_dataout [7]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0 .lut_mask = 64'h0000000000000505;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y19_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0] & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0 .lut_mask = 64'h4000400000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout )) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13 .lut_mask = 64'h5555555504040444;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|gen_cntr|auto_generated|dffe2a [2]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena[0] .lut_mask = 64'hDF00FF00FF00FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~13_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0 .lut_mask = 64'h5551555100000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11 .lut_mask = 64'h0F0E0F0E00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12 .lut_mask = 64'h555F555F000F111F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N1
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[1]~12_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [1] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~9_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10 .lut_mask = 64'h3333F7FF3333FFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[2]~10_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7 .lut_mask = 64'h000000000000FFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~7_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8 .lut_mask = 64'h3B3B3B3F3B3B3B3B;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[3]~8_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [3] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5 .lut_mask = 64'h0000000033333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q )))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~5_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6 .lut_mask = 64'h3737373737373F37;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[4]~6_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [4] ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4 .lut_mask = 64'h0000000055555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[5] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~4_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0 .lut_mask = 64'h0000000040C040C0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [5]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ill_erase_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3 .lut_mask = 64'h0033003300330A3B;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y19_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[6]~3_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout  = (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [6])

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|shift_op_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1 .lut_mask = 64'h0303030303030303;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y19_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|load_opcode~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2 .lut_mask = 64'h0505FFFF070FFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y19_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[7] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_d[7]~2_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_asmi_opcode_reg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~24_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y18_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0 .lut_mask = 64'h000000000F000F00;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout  = ( !\flash_mem_read~q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q  & ( (!\~GND~combout  
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) ) # ( \flash_mem_read~q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) ) ) # ( !\flash_mem_read~q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (!\~GND~combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ))) ) ) )

	.dataa(!\~GND~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_write~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(!\flash_mem_read~q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0 .lut_mask = 64'hACAC0C0CA0A00000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1 .lut_mask = 64'h0000000000000400;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( 
// (!\flash_inst|flash_csr_writedata [0] & (\flash_inst|flash_csr_writedata [1] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ))) ) )

	.dataa(!\flash_inst|flash_csr_writedata [0]),
	.datab(!\flash_inst|flash_csr_writedata [1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2 .lut_mask = 64'h02000200FF00FF00;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N39
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[15] (
// Equation(s):
// \flash_inst|flash_csr_writedata [15] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[15] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[15] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[15] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N48
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( !Counter[22] & ( \state.000001~q  & ( (!Counter[20] & (!\WideOr23~0_combout  & !Counter[21])) ) ) ) # ( Counter[22] & ( !\state.000001~q  ) ) # ( !Counter[22] & ( !\state.000001~q  ) )

	.dataa(!Counter[20]),
	.datab(!\WideOr23~0_combout ),
	.datac(!Counter[21]),
	.datad(gnd),
	.datae(!Counter[22]),
	.dataf(!\state.000001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'hFFFFFFFF80800000;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y15_N50
dffeas \state.000010 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.000010 .is_wysiwyg = "true";
defparam \state.000010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N42
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \state.000010~q  & ( Counter[21] ) ) # ( !\state.000010~q  & ( (\state.000001~q  & flash_mem_address[21]) ) )

	.dataa(!\state.000001~q ),
	.datab(gnd),
	.datac(!Counter[21]),
	.datad(!flash_mem_address[21]),
	.datae(gnd),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h005500550F0F0F0F;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y15_N43
dffeas \flash_mem_address[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[21] .is_wysiwyg = "true";
defparam \flash_mem_address[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder_combout  = flash_mem_address[21]

	.dataa(gnd),
	.datab(!flash_mem_address[21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (flash_mem_address[21]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21] & ( 
// (flash_mem_address[21] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!flash_mem_address[21]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1 .lut_mask = 64'h3333333333313333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[23] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout )))) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3 .lut_mask = 64'hFF00FF00F800F800;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// (\flash_inst|flash_csr_writedata [15]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// \flash_inst|flash_csr_writedata [15]) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datab(!\flash_inst|flash_csr_writedata [15]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [23]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[21]~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[23] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N39
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[14] (
// Equation(s):
// \flash_inst|flash_csr_writedata [14] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[14] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[14] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[14] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N39
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( flash_mem_address[20] & ( \state.000010~q  & ( Counter[20] ) ) ) # ( !flash_mem_address[20] & ( \state.000010~q  & ( Counter[20] ) ) ) # ( flash_mem_address[20] & ( !\state.000010~q  & ( \state.000001~q  ) ) )

	.dataa(!Counter[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.000001~q ),
	.datae(!flash_mem_address[20]),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h000000FF55555555;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y15_N40
dffeas \flash_mem_address[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[20] .is_wysiwyg = "true";
defparam \flash_mem_address[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder_combout  = flash_mem_address[20]

	.dataa(gnd),
	.datab(!flash_mem_address[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (flash_mem_address[20]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20] & ( 
// (flash_mem_address[20] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!flash_mem_address[20]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3 .lut_mask = 64'h5554555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[22] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// (\flash_inst|flash_csr_writedata [14]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// \flash_inst|flash_csr_writedata [14]) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datab(!\flash_inst|flash_csr_writedata [14]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [22]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[20]~3_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[22] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N57
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( flash_mem_address[19] & ( Counter[19] & ( (\state.000010~q ) # (\state.000001~q ) ) ) ) # ( !flash_mem_address[19] & ( Counter[19] & ( \state.000010~q  ) ) ) # ( flash_mem_address[19] & ( !Counter[19] & ( (\state.000001~q  & 
// !\state.000010~q ) ) ) )

	.dataa(!\state.000001~q ),
	.datab(gnd),
	.datac(!\state.000010~q ),
	.datad(gnd),
	.datae(!flash_mem_address[19]),
	.dataf(!Counter[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h000050500F0F5F5F;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N59
dffeas \flash_mem_address[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[19] .is_wysiwyg = "true";
defparam \flash_mem_address[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder_combout  = flash_mem_address[19]

	.dataa(gnd),
	.datab(!flash_mem_address[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (flash_mem_address[19]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19] & ( 
// (flash_mem_address[19] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!flash_mem_address[19]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4 .lut_mask = 64'h3300330033FF33FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~4_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5 .lut_mask = 64'h00FF00FF00FD00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y18_N0
cyclonev_lcell_comb \flash_inst|flash_csr_writedata[13] (
// Equation(s):
// \flash_inst|flash_csr_writedata [13] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_writedata [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_writedata[13] .extended_lut = "off";
defparam \flash_inst|flash_csr_writedata[13] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_writedata[13] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// (\flash_inst|flash_csr_writedata [13]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// \flash_inst|flash_csr_writedata [13]) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout )) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[19]~5_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [21]),
	.datad(!\flash_inst|flash_csr_writedata [13]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N24
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( Counter[16] & ( ((\state.000001~q  & flash_mem_address[16])) # (\state.000010~q ) ) ) # ( !Counter[16] & ( (\state.000001~q  & (!\state.000010~q  & flash_mem_address[16])) ) )

	.dataa(!\state.000001~q ),
	.datab(gnd),
	.datac(!\state.000010~q ),
	.datad(!flash_mem_address[16]),
	.datae(gnd),
	.dataf(!Counter[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h005000500F5F0F5F;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N26
dffeas \flash_mem_address[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[16] .is_wysiwyg = "true";
defparam \flash_mem_address[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder_combout  = flash_mem_address[16]

	.dataa(!flash_mem_address[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N59
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  = ( flash_mem_address[16] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16]) ) ) # ( !flash_mem_address[16] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!flash_mem_address[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10 .lut_mask = 64'h03030303CFCFCFCF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~10_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11 .lut_mask = 64'h5554555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// (\flash_inst|flash_csr_writedata [10]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (\flash_inst|flash_csr_writedata [10] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout )) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout )) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [10]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[16]~11_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [18]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9 .lut_mask = 64'h0F330F330055FF55;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N49
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~9_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N0
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( flash_mem_address[15] & ( Counter[15] & ( (\state.000001~q ) # (\state.000010~q ) ) ) ) # ( !flash_mem_address[15] & ( Counter[15] & ( \state.000010~q  ) ) ) # ( flash_mem_address[15] & ( !Counter[15] & ( (!\state.000010~q  & 
// \state.000001~q ) ) ) )

	.dataa(gnd),
	.datab(!\state.000010~q ),
	.datac(!\state.000001~q ),
	.datad(gnd),
	.datae(!flash_mem_address[15]),
	.dataf(!Counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h00000C0C33333F3F;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N2
dffeas \flash_mem_address[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[15] .is_wysiwyg = "true";
defparam \flash_mem_address[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder_combout  = flash_mem_address[15]

	.dataa(!flash_mem_address[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (flash_mem_address[15]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15] & ( 
// (flash_mem_address[15] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!flash_mem_address[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12 .lut_mask = 64'h5500550055FF55FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~12_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13 .lut_mask = 64'h0000FFFD0000FFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ((\flash_inst|flash_csr_writedata [9])))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|flash_csr_writedata [9]))))) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ((\flash_inst|flash_csr_writedata [9]))))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|flash_csr_writedata [9]))))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[15]~13_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datad(!\flash_inst|flash_csr_writedata [9]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~10_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N45
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (!\state.000010~q  & (\state.000001~q  & ((flash_mem_address[12])))) # (\state.000010~q  & (((Counter[12]))))

	.dataa(!\state.000001~q ),
	.datab(!\state.000010~q ),
	.datac(!Counter[12]),
	.datad(!flash_mem_address[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h0347034703470347;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N46
dffeas \flash_mem_address[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[12] .is_wysiwyg = "true";
defparam \flash_mem_address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder_combout  = flash_mem_address[12]

	.dataa(!flash_mem_address[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (flash_mem_address[12]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12] & ( 
// (flash_mem_address[12] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!flash_mem_address[12]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~18_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19 .lut_mask = 64'h3333333333233333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ) # 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14] & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[12]~19_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14 .lut_mask = 64'h0500AF0005FFAFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( 
// (\flash_inst|flash_csr_writedata [1] & (!\flash_inst|flash_csr_writedata [0] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ))) ) )

	.dataa(!\flash_inst|flash_csr_writedata [1]),
	.datab(!\flash_inst|flash_csr_writedata [0]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13 .lut_mask = 64'h0400040000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~14_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y15_N45
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( \state.000010~q  & ( Counter[11] ) ) # ( !\state.000010~q  & ( (\state.000001~q  & flash_mem_address[11]) ) )

	.dataa(!\state.000001~q ),
	.datab(gnd),
	.datac(!Counter[11]),
	.datad(!flash_mem_address[11]),
	.datae(gnd),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h005500550F0F0F0F;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y15_N46
dffeas \flash_mem_address[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[11] .is_wysiwyg = "true";
defparam \flash_mem_address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder_combout  = flash_mem_address[11]

	.dataa(gnd),
	.datab(!flash_mem_address[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((flash_mem_address[11]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11]))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [11]),
	.datab(!flash_mem_address[11]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20 .lut_mask = 64'h3355335533553355;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~20_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21 .lut_mask = 64'h0F0F0F0F0F0F0F07;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13] & ( ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13] & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[11]~21_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15 .lut_mask = 64'h000CCC0C333FFF3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~15_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N45
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( flash_mem_address[10] & ( \state.000010~q  & ( Counter[10] ) ) ) # ( !flash_mem_address[10] & ( \state.000010~q  & ( Counter[10] ) ) ) # ( flash_mem_address[10] & ( !\state.000010~q  & ( \state.000001~q  ) ) )

	.dataa(!\state.000001~q ),
	.datab(gnd),
	.datac(!Counter[10]),
	.datad(gnd),
	.datae(!flash_mem_address[10]),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h000055550F0F0F0F;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N47
dffeas \flash_mem_address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[10] .is_wysiwyg = "true";
defparam \flash_mem_address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder_combout  = flash_mem_address[10]

	.dataa(gnd),
	.datab(!flash_mem_address[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (flash_mem_address[10])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10])))

	.dataa(gnd),
	.datab(!flash_mem_address[10]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [10]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22 .lut_mask = 64'h330F330F330F330F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~22_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23 .lut_mask = 64'h0F0F0F0F0F0F0F07;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ) # 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12] & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[10]~23_combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16 .lut_mask = 64'h04048C8C3737BFBF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~16_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N12
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( \state.000010~q  & ( Counter[9] ) ) # ( !\state.000010~q  & ( (\state.000001~q  & flash_mem_address[9]) ) )

	.dataa(!Counter[9]),
	.datab(gnd),
	.datac(!\state.000001~q ),
	.datad(!flash_mem_address[9]),
	.datae(gnd),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h000F000F55555555;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \flash_mem_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[9] .is_wysiwyg = "true";
defparam \flash_mem_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder_combout  = flash_mem_address[9]

	.dataa(gnd),
	.datab(!flash_mem_address[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( flash_mem_address[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!flash_mem_address[9]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [9]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~24_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25 .lut_mask = 64'h3333333333333313;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11])) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11])) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11]) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [11]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[9]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17 .lut_mask = 64'h1111BB1111BBBBBB;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~17_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N12
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( Counter[8] & ( ((\state.000001~q  & flash_mem_address[8])) # (\state.000010~q ) ) ) # ( !Counter[8] & ( (\state.000001~q  & (!\state.000010~q  & flash_mem_address[8])) ) )

	.dataa(!\state.000001~q ),
	.datab(gnd),
	.datac(!\state.000010~q ),
	.datad(!flash_mem_address[8]),
	.datae(gnd),
	.dataf(!Counter[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h005000500F5F0F5F;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N14
dffeas \flash_mem_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[8] .is_wysiwyg = "true";
defparam \flash_mem_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder_combout  = flash_mem_address[8]

	.dataa(gnd),
	.datab(!flash_mem_address[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (flash_mem_address[8]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8] & ( (flash_mem_address[8] 
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!flash_mem_address[8]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26 .lut_mask = 64'h3300330033FF33FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~26_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27 .lut_mask = 64'h0F0F0F0F0F0F0F07;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ) # 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10] & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout  & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[8]~27_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18 .lut_mask = 64'h0500AF0005FFAFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~18_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N0
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( \state.000010~q  & ( Counter[7] ) ) # ( !\state.000010~q  & ( (\state.000001~q  & flash_mem_address[7]) ) )

	.dataa(gnd),
	.datab(!\state.000001~q ),
	.datac(!Counter[7]),
	.datad(!flash_mem_address[7]),
	.datae(gnd),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h003300330F0F0F0F;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N2
dffeas \flash_mem_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[7] .is_wysiwyg = "true";
defparam \flash_mem_address[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder_combout  = flash_mem_address[7]

	.dataa(!flash_mem_address[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( flash_mem_address[7] ) )

	.dataa(!flash_mem_address[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [7]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28 .lut_mask = 64'h5555555500FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~28_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29 .lut_mask = 64'h3333333333233333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ) # 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9] & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[7]~29_combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19 .lut_mask = 64'h04048C8C3737BFBF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~19_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N6
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( Counter[5] & ( ((\state.000001~q  & flash_mem_address[5])) # (\state.000010~q ) ) ) # ( !Counter[5] & ( (\state.000001~q  & (!\state.000010~q  & flash_mem_address[5])) ) )

	.dataa(gnd),
	.datab(!\state.000001~q ),
	.datac(!\state.000010~q ),
	.datad(!flash_mem_address[5]),
	.datae(gnd),
	.dataf(!Counter[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h003000300F3F0F3F;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N8
dffeas \flash_mem_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[5] .is_wysiwyg = "true";
defparam \flash_mem_address[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder_combout  = flash_mem_address[5]

	.dataa(gnd),
	.datab(!flash_mem_address[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( flash_mem_address[5] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [5]),
	.datab(gnd),
	.datac(!flash_mem_address[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32 .lut_mask = 64'h0F0F0F0F55555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~32_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33 .lut_mask = 64'h5555555554555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [7]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[5]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~21_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N36
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( \state.000010~q  & ( Counter[1] ) ) # ( !\state.000010~q  & ( (\state.000001~q  & flash_mem_address[1]) ) )

	.dataa(!\state.000001~q ),
	.datab(gnd),
	.datac(!Counter[1]),
	.datad(!flash_mem_address[1]),
	.datae(gnd),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h005500550F0F0F0F;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N37
dffeas \flash_mem_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[1] .is_wysiwyg = "true";
defparam \flash_mem_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder_combout  = flash_mem_address[1]

	.dataa(gnd),
	.datab(!flash_mem_address[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (flash_mem_address[1]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1] & ( (flash_mem_address[1] 
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!flash_mem_address[1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40 .lut_mask = 64'h303030303F3F3F3F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~40_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41 .lut_mask = 64'h00FF00FF00FF00F7;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3])) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3])) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [3]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[1]~41_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25 .lut_mask = 64'h0055FF550F550F55;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~25_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N27
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( \state.000010~q  & ( Counter[0] ) ) # ( !\state.000010~q  & ( (\state.000001~q  & flash_mem_address[0]) ) )

	.dataa(gnd),
	.datab(!\state.000001~q ),
	.datac(!Counter[0]),
	.datad(!flash_mem_address[0]),
	.datae(gnd),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h003300330F0F0F0F;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \flash_mem_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[0] .is_wysiwyg = "true";
defparam \flash_mem_address[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder_combout  = flash_mem_address[0]

	.dataa(!flash_mem_address[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y16_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (flash_mem_address[0]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0] & ( (flash_mem_address[0] 
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!flash_mem_address[0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~42_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43 .lut_mask = 64'h0000FFFD0000FFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2])) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2])) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [2]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[0]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26 .lut_mask = 64'h0505F50505F5F5F5;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~26_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|detect_addroffset~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1]) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1] & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ) # (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27 .lut_mask = 64'h00FD00FD02FF02FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout  & ( 
// ((!\flash_inst|flash_csr_writedata [1]) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ) # (\flash_inst|flash_csr_writedata [0]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datab(!\flash_inst|flash_csr_writedata [1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datad(!\flash_inst|flash_csr_writedata [0]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28 .lut_mask = 64'h00000000FDFF5555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~28_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0]) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0] & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ) # (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_shift_bytes~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Mux0~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_cnt[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29 .lut_mask = 64'h0F0D0F0D0F2F0F2F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout  & ( 
// ((!\flash_inst|flash_csr_writedata [1]) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ) # (\flash_inst|flash_csr_writedata [0]))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datab(!\flash_inst|flash_csr_writedata [1]),
	.datac(!\flash_inst|flash_csr_writedata [0]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30 .lut_mask = 64'h00000000FFDF5555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N59
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~30_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23_combout  = (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0])

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23 .lut_mask = 64'h0303030303030303;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y18_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y18_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y18_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0 .lut_mask = 64'hCCCCCCCCC8C888C8;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N29
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout )) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1 .lut_mask = 64'hFFFF010100FF0001;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~23_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0]) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22 .lut_mask = 64'h111111111F1F1F1F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~22_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [2]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N46
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~21_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20 .lut_mask = 64'h0033003355775577;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~20_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N15
cyclonev_lcell_comb \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ( \state.000010~q  & ( Counter[2] ) ) # ( !\state.000010~q  & ( (\state.000001~q  & flash_mem_address[2]) ) )

	.dataa(!\state.000001~q ),
	.datab(gnd),
	.datac(!Counter[2]),
	.datad(!flash_mem_address[2]),
	.datae(gnd),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector41~0 .extended_lut = "off";
defparam \Selector41~0 .lut_mask = 64'h005500550F0F0F0F;
defparam \Selector41~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N16
dffeas \flash_mem_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[2] .is_wysiwyg = "true";
defparam \flash_mem_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder_combout  = flash_mem_address[2]

	.dataa(gnd),
	.datab(!flash_mem_address[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N8
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (flash_mem_address[2]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2] & ( (flash_mem_address[2] 
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!flash_mem_address[2]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38 .lut_mask = 64'h3300330033FF33FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~38_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39 .lut_mask = 64'h0F0F0F0D0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [4]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[2]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~24_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [3]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19 .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N28
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~19_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N54
cyclonev_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ( \state.000001~q  & ( (!\state.000010~q  & ((flash_mem_address[3]))) # (\state.000010~q  & (Counter[3])) ) ) # ( !\state.000001~q  & ( (\state.000010~q  & Counter[3]) ) )

	.dataa(gnd),
	.datab(!\state.000010~q ),
	.datac(!Counter[3]),
	.datad(!flash_mem_address[3]),
	.datae(gnd),
	.dataf(!\state.000001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector40~0 .extended_lut = "off";
defparam \Selector40~0 .lut_mask = 64'h0303030303CF03CF;
defparam \Selector40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N56
dffeas \flash_mem_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[3] .is_wysiwyg = "true";
defparam \flash_mem_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder_combout  = flash_mem_address[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!flash_mem_address[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (flash_mem_address[3]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3] & ( (flash_mem_address[3] 
// & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!flash_mem_address[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36 .lut_mask = 64'h5500550055FF55FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~36_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37 .lut_mask = 64'h0F0F0F0F0F0F0F07;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [5]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[3]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~23_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4]~DUPLICATE_q )))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[4]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18 .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~18_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N30
cyclonev_lcell_comb \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ( \state.000010~q  & ( Counter[4] ) ) # ( !\state.000010~q  & ( (\state.000001~q  & flash_mem_address[4]) ) )

	.dataa(!\state.000001~q ),
	.datab(gnd),
	.datac(!Counter[4]),
	.datad(!flash_mem_address[4]),
	.datae(gnd),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector39~0 .extended_lut = "off";
defparam \Selector39~0 .lut_mask = 64'h005500550F0F0F0F;
defparam \Selector39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N32
dffeas \flash_mem_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[4] .is_wysiwyg = "true";
defparam \flash_mem_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder_combout  = flash_mem_address[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!flash_mem_address[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4] ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( flash_mem_address[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!flash_mem_address[4]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35 .lut_mask = 64'h00000000FFEFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6])))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6])))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [6]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[4]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22 .lut_mask = 64'h038B038B47CF47CF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~22_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [5]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17 .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~17_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [7]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~16_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N0
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \state.000010~q  & ( Counter[6] ) ) # ( !\state.000010~q  & ( (\state.000001~q  & flash_mem_address[6]) ) )

	.dataa(gnd),
	.datab(!Counter[6]),
	.datac(!\state.000001~q ),
	.datad(!flash_mem_address[6]),
	.datae(gnd),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h000F000F33333333;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N2
dffeas \flash_mem_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[6] .is_wysiwyg = "true";
defparam \flash_mem_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder_combout  = flash_mem_address[6]

	.dataa(!flash_mem_address[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (flash_mem_address[6])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6])))

	.dataa(!flash_mem_address[6]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [6]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30 .lut_mask = 64'h550F550F550F550F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~30_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31 .lut_mask = 64'h0F0F0F0F0F0F0F07;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8])) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8])) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8]) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [8]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[6]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20 .lut_mask = 64'h0303CF0303CFCFCF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~20_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [7]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15 .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~15_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [8])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [9]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~14_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [9]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9]~DUPLICATE_q )))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [10]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~13_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[10] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~12_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[11] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y18_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11]) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [12]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [11]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11 .lut_mask = 64'h005500550F5F0F5F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y18_N59
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~11_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[12] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y18_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [13]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10 .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y18_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~10_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y18_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [14]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9 .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y18_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~9_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N15
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (!\state.000010~q  & (\state.000001~q  & ((flash_mem_address[13])))) # (\state.000010~q  & (((Counter[13]))))

	.dataa(!\state.000001~q ),
	.datab(!\state.000010~q ),
	.datac(!Counter[13]),
	.datad(!flash_mem_address[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h0347034703470347;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \flash_mem_address[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[13] .is_wysiwyg = "true";
defparam \flash_mem_address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder_combout  = flash_mem_address[13]

	.dataa(!flash_mem_address[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (flash_mem_address[13]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13] & ( 
// (flash_mem_address[13] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(!flash_mem_address[13]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16 .lut_mask = 64'h505050505F5F5F5F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y15_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~16_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17 .lut_mask = 64'h0F0F0F0F0F0F0D0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y15_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y15_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15])) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15])) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [15]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always8~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[13]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12 .lut_mask = 64'h0303F30303F3F3F3;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y15_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~12_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[14]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y18_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [14]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y18_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~8_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[15] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N18
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( \state.000010~q  & ( Counter[14] ) ) # ( !\state.000010~q  & ( (\state.000001~q  & flash_mem_address[14]) ) )

	.dataa(!Counter[14]),
	.datab(gnd),
	.datac(!\state.000001~q ),
	.datad(!flash_mem_address[14]),
	.datae(gnd),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h000F000F55555555;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N20
dffeas \flash_mem_address[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[14] .is_wysiwyg = "true";
defparam \flash_mem_address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder_combout  = flash_mem_address[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!flash_mem_address[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y16_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout  = ( flash_mem_address[14] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14]) ) ) # ( !flash_mem_address[14] & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [14]),
	.datae(gnd),
	.dataf(!flash_mem_address[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~14_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15 .lut_mask = 64'h0000FFEF0000FFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y16_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (\flash_inst|flash_csr_writedata [8]))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [8] & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout )))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout )) # (\flash_inst|flash_csr_writedata [8]))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16] & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & 
// (\flash_inst|flash_csr_writedata [8])))) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [8]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[14]~15_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11 .lut_mask = 64'h00350F35F035FF35;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~11_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y18_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [15]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y18_N22
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~7_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[16] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [17]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~6_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [17])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [18]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5 .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~5_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N9
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( Counter[17] & ( ((\state.000001~q  & flash_mem_address[17])) # (\state.000010~q ) ) ) # ( !Counter[17] & ( (\state.000001~q  & (!\state.000010~q  & flash_mem_address[17])) ) )

	.dataa(!\state.000001~q ),
	.datab(gnd),
	.datac(!\state.000010~q ),
	.datad(!flash_mem_address[17]),
	.datae(gnd),
	.dataf(!Counter[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h005000500F5F0F5F;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas \flash_mem_address[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[17] .is_wysiwyg = "true";
defparam \flash_mem_address[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder_combout  = flash_mem_address[17]

	.dataa(!flash_mem_address[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & (flash_mem_address[17])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17])))

	.dataa(!flash_mem_address[17]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [17]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8 .lut_mask = 64'h5353535353535353;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  & (((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~8_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9 .lut_mask = 64'h3333333333313333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// (\flash_inst|flash_csr_writedata [11]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (\flash_inst|flash_csr_writedata [11] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout )) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout )) ) ) )

	.dataa(!\flash_inst|flash_csr_writedata [11]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[17]~9_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [19]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8 .lut_mask = 64'h03F303F30505F5F5;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~8_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4 .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N20
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N19
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~4_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y15_N42
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( Counter[18] & ( ((\state.000001~q  & flash_mem_address[18])) # (\state.000010~q ) ) ) # ( !Counter[18] & ( (\state.000001~q  & (!\state.000010~q  & flash_mem_address[18])) ) )

	.dataa(!\state.000001~q ),
	.datab(!\state.000010~q ),
	.datac(gnd),
	.datad(!flash_mem_address[18]),
	.datae(gnd),
	.dataf(!Counter[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h0044004433773377;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y15_N44
dffeas \flash_mem_address[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(flash_mem_address[18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_mem_address[18] .is_wysiwyg = "true";
defparam \flash_mem_address[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder_combout  = flash_mem_address[18]

	.dataa(gnd),
	.datab(!flash_mem_address[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) # (flash_mem_address[18]) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18] & ( 
// (flash_mem_address[18] & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ) ) )

	.dataa(gnd),
	.datab(!flash_mem_address[18]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_addr [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6 .lut_mask = 64'h3300330033FF33FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout )))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~6_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7 .lut_mask = 64'h0F0E0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|write_mem_combi~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) # 
// (\flash_inst|flash_csr_writedata [12]) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (\flash_inst|flash_csr_writedata [12] & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|wr_mem_addr [20]),
	.datab(!\flash_inst|flash_csr_writedata [12]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_addr[18]~7_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[21]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7 .lut_mask = 64'h505F505F0303F3F3;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr~7_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3_combout  = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [19]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3 .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~3_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[20] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y18_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20] & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [21]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2 .lut_mask = 64'h0303030303FF03FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y18_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y18_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~2_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21]~DUPLICATE_q  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [22]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1 .lut_mask = 64'h000F000F555F555F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_addr [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0 .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~0_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1 .lut_mask = 64'h0000000000F000F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout )) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[2]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addbyte_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2 .lut_mask = 64'h0F5F0F0F00110011;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wrmemadd_reg~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0 .lut_mask = 64'h0000030333330303;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23] & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_addmsb_wire~2_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_add_msb_reg_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0 .lut_mask = 64'h0000FC0054005400;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y19_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [0] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[0] .lut_mask = 64'h000000000F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [0]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0 .lut_mask = 64'h1100110000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena[0] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena[0] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena[0] .lut_mask = 64'hAAAA88880A0A0808;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N29
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [0]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[1] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [1] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1]) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0]) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [1]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[1] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[1] .lut_mask = 64'h0303030357575757;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [1]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[2] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [2] = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [1]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[2] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[2] .lut_mask = 64'h0357035703570357;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [2]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [2]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[3] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [3] = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [3]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[3] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[3] .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [3]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [3]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[4] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [4] = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3]~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3]~DUPLICATE_q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[4] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[4] .lut_mask = 64'h0033003355775577;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [4]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[5] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [5] = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4] & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5])) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[5] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[5] .lut_mask = 64'h0505050537373737;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [5]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[6] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [6] = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [6]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[6] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[6] .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [6]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [6]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y21_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[7] (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [7] = (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6])))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6])) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7])))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_det_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_datain [7]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[7] .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[7] .lut_mask = 64'h0537053705370537;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y21_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [7]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y21_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_d [7]),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_wrstat_dreg_ena [0]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7]~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7]~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstat_dreg[7]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0 .lut_mask = 64'h0000FF000200DF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y21_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y21_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|asmi_opcode_reg [7]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage2_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|add_msb_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|streg_datain_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0 .lut_mask = 64'hFFF00000CCC00000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_sdoin~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1 .lut_mask = 64'hFFFFFFFF00000800;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \flash_inst|flash_csr_readdata[31] (
// Equation(s):
// \flash_inst|flash_csr_readdata [31] = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_csr_readdata [31]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_csr_readdata[31] .extended_lut = "off";
defparam \flash_inst|flash_csr_readdata[31] .lut_mask = 64'h0000000000000000;
defparam \flash_inst|flash_csr_readdata[31] .shared_arith = "off";
// synopsys translate_on

// Location: ASMIBLOCK_X0_Y3_N3
cyclonev_asmiblock \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sd3 (
	.dclk(\CLOCK_50~inputCLKENA0_outclk ),
	.sce(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|ncs_reg~_wirecell_combout ),
	.oe(gnd),
	.data0out(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|to_sdoin_wire~1_combout ),
	.data1out(\flash_inst|flash_csr_readdata [31]),
	.data2out(vcc),
	.data3out(vcc),
	.data0oe(vcc),
	.data1oe(\flash_inst|flash_csr_readdata [31]),
	.data2oe(vcc),
	.data3oe(vcc),
	.spidatain(4'b0000),
	.data0in(),
	.data1in(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_sd3_data1in ),
	.data2in(),
	.data3in(),
	.spisce(),
	.spidclk(),
	.spidataout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sd3 .enable_sim = "true";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_sd3_data1in  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_sd3_data1in ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q )) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage3_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage4_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0 .lut_mask = 64'hFFFF3000AAAA2000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0 .lut_mask = 64'h05AF05AF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y18_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y19_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0 .lut_mask = 64'h8000800000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ))) ) ) 
// ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q )))) ) 
// ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0 .lut_mask = 64'hF0F0F030F0B0F030;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y18_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~DUPLICATE_q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0 .lut_mask = 64'h0010E0F00000F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y18_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y18_N23
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout )))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~21_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_polling~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0 .lut_mask = 64'h0100FB000000FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y18_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0 .lut_mask = 64'h00000000FFFF0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N28
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0] ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_sppoll_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|start_wrpoll_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0 .lut_mask = 64'h00F000F0F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q )))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1 .lut_mask = 64'h00AA00AA00AE00AE;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout  & 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]) # (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout )))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout )) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~19_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20 .lut_mask = 64'hA0A0A000A080A000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout  = (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q )))

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1 .lut_mask = 64'h0004000400040004;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout  ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout ) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~20_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~18_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2 .lut_mask = 64'h5555575555555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N47
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y19_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2 .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0 .lut_mask = 64'hFFFFFFFF40004000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N40
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[0]~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3])))) ) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3])))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3])))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [2]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [1]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [3]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [4]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [0]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1 .lut_mask = 64'h8241000000008241;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3])))) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3]))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout )))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[3]~5_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N19
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4] & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~6_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]))) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3] $ 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]))) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [3]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2 .lut_mask = 64'hC300C30000C300C3;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5]) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5] & 
// ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_burstcount[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5] & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7] & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout ))) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5] & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~2_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_mem_burstcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3 .lut_mask = 64'h0002000200010001;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  ) ) # ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0 .lut_mask = 64'h00000010FFFFFFFF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~33_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q  ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q  ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N41
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~1_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2  ))

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~17_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~21_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N50
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~25_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26  ))
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30  = CARRY(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout ),
	.cout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~29_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13_sumout  = SUM(( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8] ) + ( GND ) + ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y16_N56
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~13_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4]~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5] & (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6] & 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [8]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [5]),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [6]),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [7]),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [2]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi .lut_mask = 64'h0000000000000010;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_mem_combi~combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ) # 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[3]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_fast_read~q ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0 .lut_mask = 64'h0B0F0B0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q  & (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ))) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_read_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1 .lut_mask = 64'h00F000F010F010F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y18_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q  ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|fast_read_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0 .lut_mask = 64'hF0000000F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y18_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ) # 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout )))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|illegal_write_b4out_wire~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1 .lut_mask = 64'hCCFCCCFEFFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y18_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1 .lut_mask = 64'h0000000040400000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N31
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N32
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N40
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N55
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N56
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N58
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE_q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4 .lut_mask = 64'h05AF05AF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y18_N28
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~4_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N44
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3] & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2 .lut_mask = 64'h00F000F030303030;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N43
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4])) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3 .lut_mask = 64'h05F505F500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y18_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~DUPLICATE_q )) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_int_ena~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1 .lut_mask = 64'h05F505F500000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y18_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y18_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6] & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [6]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0 .lut_mask = 64'hC0C0000000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_d~1_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [22]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_addr_reg_ena[0]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N13
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int~3_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[21]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1 .lut_mask = 64'h000000000FFF0FFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3] & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [3]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [2]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3 .lut_mask = 64'h00000000050F050F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y18_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21] & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20] & 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19]~DUPLICATE_q ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21] & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20] & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [20]),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[2]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[19]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [18]),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [21]),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2 .lut_mask = 64'h0000000100001515;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22]~DUPLICATE_q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23])) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22]~DUPLICATE_q  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg[22]~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|addr_reg [23]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~3_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4 .lut_mask = 64'h0000000001FF05FF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout )))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0 .lut_mask = 64'h0000101000001030;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  & 
// (((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ))) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~4_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_write_prot_reg_ena~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5 .lut_mask = 64'h0000F0F040F040F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y18_N50
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~5_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|statreg_int [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ) ) ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_prot_reg~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_bulk_erase~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~2_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3 .lut_mask = 64'h0002FFFF0A0AFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N16
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg2~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0 .lut_mask = 64'hCC00CC0033003300;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y20_N17
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|cs4a[0]~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0] ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q )) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ))) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0 .lut_mask = 64'h7333500033330000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout )) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ))) ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ))) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_wren~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~3_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_erase~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_mux212_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5 .lut_mask = 64'h0002000200020022;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout  & (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1] & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~6_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a [1]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~7_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_secprot_wren~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8 .lut_mask = 64'h050D050D0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y19_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  & ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~1_combout ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wrstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sprot_rstat_reg~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_rstat_reg~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2 .lut_mask = 64'h0055005505550555;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y19_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout  & ( (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~5_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~4_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~8_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~14_combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~2_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y19_N26
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_wire~15_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y21_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y18_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q  & ( ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout )) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ) ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_rdid~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0 .lut_mask = 64'h0F0F1F1F00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y18_N41
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0 .lut_mask = 64'h00FF00FF0CFF0CFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N8
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]) ) ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q  & 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg1~q ),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0 .lut_mask = 64'h00CC00CCCC00CC00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N7
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|cs4a[1]~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y21_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[1]~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|spstage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_op_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0 .lut_mask = 64'h00000000000F000F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y21_N2
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y18_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  ) ) ) # ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q  ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_sector_protect~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_secprot_reg~q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0 .lut_mask = 64'h0100FF000000FF00;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N19
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y18_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_prot_reg~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_rdid_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot .lut_mask = 64'h00FF00FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y18_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write_polling~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2 .lut_mask = 64'h0000FF0000000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout  = ( \flash_inst|flash_csr_writedata [0] & ( !\flash_inst|flash_csr_writedata [1] ) )

	.dataa(!\flash_inst|flash_csr_writedata [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|flash_csr_writedata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y17_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout  & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout ))) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~2_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|sector_erase_combi~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~1_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2 .lut_mask = 64'h0000000100000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y17_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal7~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  ) ) # ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout  & ( (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q  & 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout )) ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_bulk_erase~q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datad(gnd),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_wren~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0 .lut_mask = 64'h0101FFFF0000FFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y18_N53
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~0_combout ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_write_reg~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y17_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & ( 
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q  & 
// (((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q  & !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q )) # 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ))) ) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout  & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout  ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|bulk_erase_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|sec_erase_reg~DUPLICATE_q ),
	.datae(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_sec_prot~combout ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0 .lut_mask = 64'hFFFF00008C0C0000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y17_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|read_status_combi~combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout  = ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q  & ( 
// ((\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  & (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status~q ))) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|asmi_read_status~q ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|clr_rstat_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0 .lut_mask = 64'h01FF01FF00000000;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y18_N14
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y18_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout  & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout  & ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ) # (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q )))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_status_reg~DUPLICATE_q ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|write_reg~DUPLICATE_q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_write~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_read_stat~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1 .lut_mask = 64'h000000000F0B0F0B;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N6
cyclonev_lcell_comb \flash_inst|flash_mem_waitrequest (
// Equation(s):
// \flash_inst|flash_mem_waitrequest~combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) ) 
// # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) ) # ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q  & ( 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ) # ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_wire~1_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_statreg_out_ena~0_combout ),
	.datae(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|busy_delay_reg~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|flash_mem_waitrequest~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|flash_mem_waitrequest .extended_lut = "off";
defparam \flash_inst|flash_mem_waitrequest .lut_mask = 64'hFFFCFFFFFFFFFFFF;
defparam \flash_inst|flash_mem_waitrequest .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N27
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \state.000010~q  ) # ( !\state.000010~q  & ( (\flash_inst|flash_mem_waitrequest~combout  & \state.000011~q ) ) )

	.dataa(!\flash_inst|flash_mem_waitrequest~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\state.000011~q ),
	.datae(gnd),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h00550055FFFFFFFF;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \state.000011 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.000011 .is_wysiwyg = "true";
defparam \state.000011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N24
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q  & ( (!\flash_inst|flash_mem_waitrequest~combout  & \state.000011~q ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q  & ( ((!\flash_inst|flash_mem_waitrequest~combout  & \state.000011~q )) # (\state.000100~q ) ) )

	.dataa(!\flash_inst|flash_mem_waitrequest~combout ),
	.datab(gnd),
	.datac(!\state.000011~q ),
	.datad(!\state.000100~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0AFF0AFF0A0A0A0A;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N26
dffeas \state.000100 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.000100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.000100 .is_wysiwyg = "true";
defparam \state.000100 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N15
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( !\state.000100~q  & ( \state.000001~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\state.000001~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.000100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N12
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = ( \flash_mem_read~q  & ( \state.000010~q  ) ) # ( !\flash_mem_read~q  & ( \state.000010~q  ) ) # ( \flash_mem_read~q  & ( !\state.000010~q  & ( \Selector20~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector20~0_combout ),
	.datad(gnd),
	.datae(!\flash_mem_read~q ),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'h00000F0FFFFFFFFF;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas flash_mem_read(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector20~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_mem_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam flash_mem_read.is_wysiwyg = "true";
defparam flash_mem_read.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y15_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder_combout  = \flash_mem_read~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_mem_read~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y15_N52
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|always1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q  ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q  & ( \flash_mem_read~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|mem_read~q ),
	.datad(!\flash_mem_read~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured_ctrl~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y16_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout  & ((!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ) # 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ))) ) ) # ( !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~5_sumout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1 .lut_mask = 64'h5555555533303330;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y16_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  & ( 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout )) ) ) # ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout  & ( 
// ((\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ))) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|temp_mem_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|back_pressured~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~1_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|avl_csr_waitrequest~2_combout ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Equal12~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2 .lut_mask = 64'h0F1F0F1F00110011;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add2~9_sumout ),
	.asdata(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[8]~0_combout ),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|always7~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1] & ( 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ) ) )

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [0]),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_burstcount_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|data_valid_combi~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N42
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \state.000100~q  & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|avl_mem_rddata_valid~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.000100~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N6
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( \state.000101~q  & ( \Selector4~0_combout  ) ) # ( !\state.000101~q  & ( \Selector4~0_combout  ) ) # ( \state.000101~q  & ( !\Selector4~0_combout  & ( (!\codec|Equal3~1_combout  & (\codec|Equal2~0_combout  & 
// ((\codec|Equal2~1_combout )))) # (\codec|Equal3~1_combout  & (((\codec|Equal2~0_combout  & \codec|Equal2~1_combout )) # (\codec|Equal3~0_combout ))) ) ) )

	.dataa(!\codec|Equal3~1_combout ),
	.datab(!\codec|Equal2~0_combout ),
	.datac(!\codec|Equal3~0_combout ),
	.datad(!\codec|Equal2~1_combout ),
	.datae(!\state.000101~q ),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h00000537FFFFFFFF;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N8
dffeas \state.000101 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.000101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.000101 .is_wysiwyg = "true";
defparam \state.000101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N12
cyclonev_lcell_comb \state~48 (
// Equation(s):
// \state~48_combout  = ( !\Selector10~0_combout  & ( (\KEY[3]~input_o  & (\state.000101~q  & (!\SW[1]~input_o  $ (\SW[0]~input_o )))) ) )

	.dataa(!\SW[1]~input_o ),
	.datab(!\SW[0]~input_o ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\state.000101~q ),
	.datae(gnd),
	.dataf(!\Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~48 .extended_lut = "off";
defparam \state~48 .lut_mask = 64'h0009000900000000;
defparam \state~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N14
dffeas \state.000110 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\state~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.000110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.000110 .is_wysiwyg = "true";
defparam \state.000110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N12
cyclonev_lcell_comb \WideOr27~0 (
// Equation(s):
// \WideOr27~0_combout  = ( !\state.010000~q  & ( (!\state.010110~q  & !\state.001001~q ) ) )

	.dataa(gnd),
	.datab(!\state.010110~q ),
	.datac(!\state.001001~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state.010000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr27~0 .extended_lut = "off";
defparam \WideOr27~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \WideOr27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N33
cyclonev_lcell_comb \writedata_left[7]~0 (
// Equation(s):
// \writedata_left[7]~0_combout  = ( \WideOr27~0_combout  & ( !\state.001101~q  & ( (!\state.000110~q  & !\state.010011~q ) ) ) )

	.dataa(gnd),
	.datab(!\state.000110~q ),
	.datac(!\state.010011~q ),
	.datad(gnd),
	.datae(!\WideOr27~0_combout ),
	.dataf(!\state.001101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[7]~0 .extended_lut = "off";
defparam \writedata_left[7]~0 .lut_mask = 64'h0000C0C000000000;
defparam \writedata_left[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N21
cyclonev_lcell_comb \Selector44~1 (
// Equation(s):
// \Selector44~1_combout  = ( !\state.010111~q  & ( (!\state.010100~q  & (!\state.010001~q  & (!\state.001010~q  & !\state.001110~q ))) ) )

	.dataa(!\state.010100~q ),
	.datab(!\state.010001~q ),
	.datac(!\state.001010~q ),
	.datad(!\state.001110~q ),
	.datae(gnd),
	.dataf(!\state.010111~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~1 .extended_lut = "off";
defparam \Selector44~1 .lut_mask = 64'h8000800000000000;
defparam \Selector44~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N3
cyclonev_lcell_comb \WideOr23~2 (
// Equation(s):
// \WideOr23~2_combout  = ( !\state.000011~q  & ( !\state.000010~q  & ( (!\state.000100~q  & !\state.000101~q ) ) ) )

	.dataa(!\state.000100~q ),
	.datab(gnd),
	.datac(!\state.000101~q ),
	.datad(gnd),
	.datae(!\state.000011~q ),
	.dataf(!\state.000010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~2 .extended_lut = "off";
defparam \WideOr23~2 .lut_mask = 64'hA0A0000000000000;
defparam \WideOr23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y11_N36
cyclonev_lcell_comb \WideOr23~1 (
// Equation(s):
// \WideOr23~1_combout  = ( !\state.010101~q  & ( (!\state.001000~q  & (!\state.010010~q  & (!\state.001011~q  & !\state.001111~q ))) ) )

	.dataa(!\state.001000~q ),
	.datab(!\state.010010~q ),
	.datac(!\state.001011~q ),
	.datad(!\state.001111~q ),
	.datae(gnd),
	.dataf(!\state.010101~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr23~1 .extended_lut = "off";
defparam \WideOr23~1 .lut_mask = 64'h8000800000000000;
defparam \WideOr23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N12
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( \WideOr23~0_combout  & ( (\write_s~q  & ((!\WideOr23~2_combout ) # ((!\WideOr23~1_combout ) # (\state.011000~q )))) ) ) # ( !\WideOr23~0_combout  & ( \write_s~q  ) )

	.dataa(!\WideOr23~2_combout ),
	.datab(!\write_s~q ),
	.datac(!\state.011000~q ),
	.datad(!\WideOr23~1_combout ),
	.datae(gnd),
	.dataf(!\WideOr23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h3333333333233323;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N48
cyclonev_lcell_comb \Selector44~2 (
// Equation(s):
// \Selector44~2_combout  = ( \Selector44~0_combout  ) # ( !\Selector44~0_combout  & ( (!\writedata_left[7]~0_combout ) # ((!\Selector10~0_combout  & ((!\Selector44~1_combout ) # (\state.000111~q )))) ) )

	.dataa(!\writedata_left[7]~0_combout ),
	.datab(!\Selector10~0_combout ),
	.datac(!\state.000111~q ),
	.datad(!\Selector44~1_combout ),
	.datae(gnd),
	.dataf(!\Selector44~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~2 .extended_lut = "off";
defparam \Selector44~2 .lut_mask = 64'hEEAEEEAEFFFFFFFF;
defparam \Selector44~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N49
dffeas write_s(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector44~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\write_s~q ),
	.prn(vcc));
// synopsys translate_off
defparam write_s.is_wysiwyg = "true";
defparam write_s.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|comb~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|comb~1_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ( \write_s~q  & ( (!\codec|Equal3~1_combout ) # (!\codec|Equal3~0_combout ) ) ) )

	.dataa(!\codec|Equal3~1_combout ),
	.datab(gnd),
	.datac(!\codec|Equal3~0_combout ),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.dataf(!\write_s~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|comb~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|comb~1 .lut_mask = 64'h00000000FAFA0000;
defparam \codec|Audio_Out_Serializer|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout  = SUM(( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] ) + ( !\codec|Audio_Out_Serializer|comb~1_combout  ) + ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .lut_mask = 64'h00003333000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N50
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .lut_mask = 64'h0000000000110011;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2])) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .lut_mask = 64'h0000000000030003;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( \codec|Audio_Out_Serializer|comb~1_combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout )) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ))) ) ) # ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1_combout ),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'h00F000F0505F505F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout  = ( \codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( \write_s~q  & ( ((!\KEY[3]~input_o ) # ((\codec|Equal3~0_combout  & 
// \codec|Equal3~1_combout ))) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ) ) ) ) # ( !\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( \write_s~q  & ( (!\KEY[3]~input_o ) # 
// ((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & ((!\codec|Equal3~0_combout ) # (!\codec|Equal3~1_combout )))) ) ) ) # ( \codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( !\write_s~q  ) 
// ) # ( !\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ( !\write_s~q  & ( !\KEY[3]~input_o  ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(!\codec|Equal3~0_combout ),
	.datac(!\codec|Equal3~1_combout ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.dataf(!\write_s~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .lut_mask = 64'hFF00FFFFFFA8FF57;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N32
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 64'h8080808000000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0] & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .lut_mask = 64'h0000000003030000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// \codec|Audio_Out_Serializer|comb~1_combout  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( \codec|Audio_Out_Serializer|comb~1_combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// !\codec|Audio_Out_Serializer|comb~1_combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h0303CFCF00CC33FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \codec|Audio_Out_Serializer|comb~1_combout  & ( (\KEY[3]~input_o  & ((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \codec|Audio_Out_Serializer|comb~1_combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & \KEY[3]~input_o )) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// !\codec|Audio_Out_Serializer|comb~1_combout  & ( (\KEY[3]~input_o  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & \KEY[3]~input_o )) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h001100DD00C000F3;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N44
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( 
// \codec|Audio_Out_Serializer|comb~1_combout  & ( \KEY[3]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( \codec|Audio_Out_Serializer|comb~1_combout  & ( (\KEY[3]~input_o  & 
// !\codec|Audio_Out_Serializer|read_right_channel~0_combout ) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( (\KEY[3]~input_o  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( (\KEY[3]~input_o  & (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .lut_mask = 64'h1010545444445555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N53
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( \KEY[3]~input_o  & ( \codec|Audio_Out_Serializer|comb~1_combout  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))) ) ) ) # ( \KEY[3]~input_o  & ( !\codec|Audio_Out_Serializer|comb~1_combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\codec|Audio_Out_Serializer|comb~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h0000774400005544;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N26
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout  = ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( (\KEY[3]~input_o  & ((!\codec|Audio_Out_Serializer|comb~0_combout  & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q )) # (\codec|Audio_Out_Serializer|comb~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))))) ) ) # ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( (\KEY[3]~input_o  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) # (\codec|Audio_Out_Serializer|comb~0_combout ))) ) )

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .lut_mask = 64'h050F050F080D080D;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N59
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  = ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3] & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4] & (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6] & 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5])) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [4]),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [6]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .lut_mask = 64'hA000A00000000000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1] & (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2] & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0])) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [1]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [2]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .lut_mask = 64'h0000000000300030;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// \codec|Audio_Out_Serializer|read_left_channel~combout  & ( (\codec|Audio_Out_Serializer|comb~0_combout ) # (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout  & !\codec|Audio_Out_Serializer|comb~0_combout ) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( (!\codec|Audio_Out_Serializer|comb~0_combout ) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q  & ( 
// !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & \codec|Audio_Out_Serializer|comb~0_combout ) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3_combout ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datad(gnd),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .lut_mask = 64'h0303F3F350505F5F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N49
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// \codec|Audio_Out_Serializer|read_left_channel~combout  & ( (\KEY[3]~input_o  & ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ) # (\codec|Audio_Out_Serializer|comb~0_combout ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( (!\codec|Audio_Out_Serializer|comb~0_combout  & (\KEY[3]~input_o  & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q )) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( 
// !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( (\KEY[3]~input_o  & ((!\codec|Audio_Out_Serializer|comb~0_combout ) # (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( (\codec|Audio_Out_Serializer|comb~0_combout  & 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q  & \KEY[3]~input_o )) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.dataf(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .lut_mask = 64'h04040E0E000A050F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N32
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout  = ( \codec|Audio_Out_Serializer|read_left_channel~combout  & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q  & (\KEY[3]~input_o  & ((!\codec|Audio_Out_Serializer|comb~0_combout ) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q )))) ) ) # ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( (\KEY[3]~input_o  & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ) ) )

	.dataa(!\codec|Audio_Out_Serializer|comb~0_combout ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff~q ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .lut_mask = 64'h000F000F080C080C;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N56
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N41
dffeas \codec|DAC_Left_Right_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \codec|DAC_Left_Right_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|read_left_channel (
// Equation(s):
// \codec|Audio_Out_Serializer|read_left_channel~combout  = ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & (\codec|done_dac_channel_sync~q  & 
// (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ))) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_left_channel .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|read_left_channel .lut_mask = 64'h0001000100000000;
defparam \codec|Audio_Out_Serializer|read_left_channel .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y20_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  ) # ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q  & ( (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ) # 
// ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ) # ((!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]) # 
// (!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ))) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|do_fast_read~0_combout ),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end1_cyc_reg2~q ),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a [1]),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|end_rbyte_reg~q ),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|stage_cntr|auto_generated|dffe2a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0 .lut_mask = 64'hFFFEFFFEFFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N5
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N4
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [0]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1_combout  = !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  $ 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0])

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~1_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & ( 
// !\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  $ (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0 .lut_mask = 64'h00FF00FF55AA55AA;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N20
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout  = (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] & 
// (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datac(gnd),
	.datad(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2 .lut_mask = 64'h0044004400440044;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~DUPLICATE_q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N51
cyclonev_lcell_comb \Selector115~0 (
// Equation(s):
// \Selector115~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q  & ( ((\Selector20~0_combout  & Temp[16])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q  & ( (\Selector20~0_combout  & Temp[16]) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(gnd),
	.datad(!Temp[16]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector115~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector115~0 .extended_lut = "off";
defparam \Selector115~0 .lut_mask = 64'h0033003355775577;
defparam \Selector115~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N52
dffeas \Temp[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector115~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[16]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[16] .is_wysiwyg = "true";
defparam \Temp[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N9
cyclonev_lcell_comb \writedata_left[0]~feeder (
// Equation(s):
// \writedata_left[0]~feeder_combout  = Temp[16]

	.dataa(!Temp[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[0]~feeder .extended_lut = "off";
defparam \writedata_left[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \writedata_left[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N21
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout  = ( !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0 .lut_mask = 64'h4444444400000000;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~DUPLICATE_q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N48
cyclonev_lcell_comb \Selector131~0 (
// Equation(s):
// \Selector131~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q  & ( ((\Selector20~0_combout  & Temp[0])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q  & ( (\Selector20~0_combout  & Temp[0]) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(gnd),
	.datad(!Temp[0]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector131~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector131~0 .extended_lut = "off";
defparam \Selector131~0 .lut_mask = 64'h0055005533773377;
defparam \Selector131~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N49
dffeas \Temp[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector131~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[0] .is_wysiwyg = "true";
defparam \Temp[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N36
cyclonev_lcell_comb \WideOr25~0 (
// Equation(s):
// \WideOr25~0_combout  = ( \state.000001~q  & ( (!\WideOr27~0_combout ) # (((\state.010011~q ) # (\state.001101~q )) # (\state.000110~q )) ) ) # ( !\state.000001~q  )

	.dataa(!\WideOr27~0_combout ),
	.datab(!\state.000110~q ),
	.datac(!\state.001101~q ),
	.datad(!\state.010011~q ),
	.datae(gnd),
	.dataf(!\state.000001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr25~0 .extended_lut = "off";
defparam \WideOr25~0 .lut_mask = 64'hFFFFFFFFBFFFBFFF;
defparam \WideOr25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y11_N10
dffeas \writedata_left[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[0]~feeder_combout ),
	.asdata(Temp[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[0]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[0] .is_wysiwyg = "true";
defparam \writedata_left[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( 
// VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \codec|Equal3~1_combout  & ( \codec|Equal3~0_combout  & ( !\KEY[3]~input_o  ) ) ) # ( !\codec|Equal3~1_combout  & ( \codec|Equal3~0_combout  & 
// ( (!\KEY[3]~input_o ) # ((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & \write_s~q )) ) ) ) # ( \codec|Equal3~1_combout  & ( !\codec|Equal3~0_combout  & ( (!\KEY[3]~input_o ) # 
// ((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & \write_s~q )) ) ) ) # ( !\codec|Equal3~1_combout  & ( !\codec|Equal3~0_combout  & ( (!\KEY[3]~input_o ) # 
// ((!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & \write_s~q )) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\write_s~q ),
	.datad(gnd),
	.datae(!\codec|Equal3~1_combout ),
	.dataf(!\codec|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hCECECECECECECCCC;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N4
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y7_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( 
// GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N20
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\KEY[3]~input_o  & !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h5500550055005500;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( (!\KEY[3]~input_o ) # ((\codec|Audio_Out_Serializer|left_channel_was_read~q 
//  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|done_dac_channel_sync~q ))) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( !\KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hAAAAAAAAAABAAABA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  & ( 
// \KEY[3]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N56
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ) # ((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # 
// ((!\codec|done_dac_channel_sync~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & (\codec|Audio_Out_Serializer|left_channel_was_read~q  & 
// (\codec|done_dac_channel_sync~q  & !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h0000FFFF0200FEFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] 
// ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( (!\KEY[3]~input_o ) # 
// ((\codec|Audio_Out_Serializer|left_channel_was_read~q  & (!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( 
// !\codec|done_dac_channel_sync~q  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( !\KEY[3]~input_o  ) ) ) # ( \codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( !\KEY[3]~input_o  ) ) ) 
// # ( !\codec|done_dac_channel_sync~q  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & ( !\KEY[3]~input_o  ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|done_dac_channel_sync~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hAAAAAAAAAAAABAAA;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N31
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \KEY[3]~input_o  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N14
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ) # ((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # 
// ((!\codec|done_dac_channel_sync~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (\codec|Audio_Out_Serializer|left_channel_was_read~q  & 
// (\codec|done_dac_channel_sync~q  & !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h00000100FEFFFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = (\KEY[3]~input_o  & 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h0505050505050505;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N34
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( ((\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (\codec|Audio_Out_Serializer|left_channel_was_read~q  & \codec|done_dac_channel_sync~q ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( 
// !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ) # 
// ((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # (!\codec|done_dac_channel_sync~q )))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00FE01FF00FF00FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N37
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  & ( 
// \KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0000000055555555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( 
// (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ) # (((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # (!\codec|done_dac_channel_sync~q )) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & 
// (\codec|Audio_Out_Serializer|left_channel_was_read~q  & \codec|done_dac_channel_sync~q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datac(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h0001FFFB0000FFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N40
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \KEY[3]~input_o  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h000000000000FFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N26
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ) # (((!\codec|done_dac_channel_sync~q ) # 
// (!\codec|Audio_Out_Serializer|left_channel_was_read~q )) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\codec|done_dac_channel_sync~q  & \codec|Audio_Out_Serializer|left_channel_was_read~q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\codec|done_dac_channel_sync~q ),
	.datad(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h00000004FFFBFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N43
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  & ( 
// \KEY[3]~input_o  ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h0000000055555555;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N4
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ) # (((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # 
// (!\codec|done_dac_channel_sync~q )) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// (\codec|Audio_Out_Serializer|left_channel_was_read~q  & \codec|done_dac_channel_sync~q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datac(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h00000004FFFBFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] 
// ) + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N47
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \KEY[3]~input_o  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h000000000000FFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N20
dffeas \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y7_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ) # ((!\codec|Audio_Out_Serializer|left_channel_was_read~q ) # 
// ((!\codec|done_dac_channel_sync~q ) # (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( (\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q  & (\codec|Audio_Out_Serializer|left_channel_was_read~q  & 
// (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & \codec|done_dac_channel_sync~q ))) ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~DUPLICATE_q ),
	.datab(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h00000010FFEFFFFF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N18
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N19
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N48
cyclonev_lcell_comb \Selector114~0 (
// Equation(s):
// \Selector114~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q  & ( ((\Selector20~0_combout  & Temp[17])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q  & ( (\Selector20~0_combout  & Temp[17]) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(gnd),
	.datad(!Temp[17]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector114~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector114~0 .extended_lut = "off";
defparam \Selector114~0 .lut_mask = 64'h0033003355775577;
defparam \Selector114~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N49
dffeas \Temp[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector114~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[17]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[17] .is_wysiwyg = "true";
defparam \Temp[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N6
cyclonev_lcell_comb \writedata_left[1]~feeder (
// Equation(s):
// \writedata_left[1]~feeder_combout  = Temp[17]

	.dataa(gnd),
	.datab(!Temp[17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[1]~feeder .extended_lut = "off";
defparam \writedata_left[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \writedata_left[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N10
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N33
cyclonev_lcell_comb \Selector130~0 (
// Equation(s):
// \Selector130~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE_q  & ( ((\Selector20~0_combout  & Temp[1])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE_q  & ( (\Selector20~0_combout  & Temp[1]) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(gnd),
	.datad(!Temp[1]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector130~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector130~0 .extended_lut = "off";
defparam \Selector130~0 .lut_mask = 64'h0033003355775577;
defparam \Selector130~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y11_N35
dffeas \Temp[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector130~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[1] .is_wysiwyg = "true";
defparam \Temp[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N8
dffeas \writedata_left[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[1]~feeder_combout ),
	.asdata(Temp[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[1]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[1] .is_wysiwyg = "true";
defparam \writedata_left[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N38
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N37
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [2]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~DUPLICATE_q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N57
cyclonev_lcell_comb \Selector113~0 (
// Equation(s):
// \Selector113~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q  & ( ((\Selector20~0_combout  & Temp[18])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q  & ( (\Selector20~0_combout  & Temp[18]) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(gnd),
	.datad(!Temp[18]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector113~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector113~0 .extended_lut = "off";
defparam \Selector113~0 .lut_mask = 64'h0033003355775577;
defparam \Selector113~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N59
dffeas \Temp[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector113~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[18]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[18] .is_wysiwyg = "true";
defparam \Temp[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N3
cyclonev_lcell_comb \writedata_left[2]~feeder (
// Equation(s):
// \writedata_left[2]~feeder_combout  = Temp[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Temp[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[2]~feeder .extended_lut = "off";
defparam \writedata_left[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \writedata_left[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N36
cyclonev_lcell_comb \Selector129~0 (
// Equation(s):
// \Selector129~0_combout  = (!\Selector4~0_combout  & (\Selector20~0_combout  & ((Temp[2])))) # (\Selector4~0_combout  & (((\Selector20~0_combout  & Temp[2])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q )))

	.dataa(!\Selector4~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][2]~q ),
	.datad(!Temp[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector129~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector129~0 .extended_lut = "off";
defparam \Selector129~0 .lut_mask = 64'h0537053705370537;
defparam \Selector129~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y11_N38
dffeas \Temp[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector129~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[2] .is_wysiwyg = "true";
defparam \Temp[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N4
dffeas \writedata_left[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[2]~feeder_combout ),
	.asdata(Temp[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[2]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[2] .is_wysiwyg = "true";
defparam \writedata_left[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N9
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N10
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N54
cyclonev_lcell_comb \Selector112~0 (
// Equation(s):
// \Selector112~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q  & ( ((\Selector20~0_combout  & Temp[19])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q  & ( (\Selector20~0_combout  & Temp[19]) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(gnd),
	.datad(!Temp[19]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector112~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector112~0 .extended_lut = "off";
defparam \Selector112~0 .lut_mask = 64'h0033003355775577;
defparam \Selector112~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N55
dffeas \Temp[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector112~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[19]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[19] .is_wysiwyg = "true";
defparam \Temp[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N0
cyclonev_lcell_comb \writedata_left[3]~feeder (
// Equation(s):
// \writedata_left[3]~feeder_combout  = Temp[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Temp[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[3]~feeder .extended_lut = "off";
defparam \writedata_left[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \writedata_left[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N48
cyclonev_lcell_comb \Selector128~0 (
// Equation(s):
// \Selector128~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q  & ( ((\Selector20~0_combout  & Temp[3])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q  & ( (\Selector20~0_combout  & Temp[3]) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(gnd),
	.datad(!Temp[3]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector128~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector128~0 .extended_lut = "off";
defparam \Selector128~0 .lut_mask = 64'h0055005533773377;
defparam \Selector128~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N49
dffeas \Temp[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector128~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[3] .is_wysiwyg = "true";
defparam \Temp[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N1
dffeas \writedata_left[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[3]~feeder_combout ),
	.asdata(Temp[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[3]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[3] .is_wysiwyg = "true";
defparam \writedata_left[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N51
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N52
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N46
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N39
cyclonev_lcell_comb \Selector111~0 (
// Equation(s):
// \Selector111~0_combout  = ( Temp[20] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q  & ( (\Selector20~0_combout ) # (\Selector4~0_combout ) ) ) ) # ( !Temp[20] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q  & ( \Selector4~0_combout  ) ) ) # ( Temp[20] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q  & ( \Selector20~0_combout  ) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(gnd),
	.datac(!\Selector20~0_combout ),
	.datad(gnd),
	.datae(!Temp[20]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector111~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector111~0 .extended_lut = "off";
defparam \Selector111~0 .lut_mask = 64'h00000F0F55555F5F;
defparam \Selector111~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N40
dffeas \Temp[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector111~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[20]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[20] .is_wysiwyg = "true";
defparam \Temp[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N57
cyclonev_lcell_comb \writedata_left[4]~feeder (
// Equation(s):
// \writedata_left[4]~feeder_combout  = Temp[20]

	.dataa(!Temp[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[4]~feeder .extended_lut = "off";
defparam \writedata_left[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \writedata_left[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N30
cyclonev_lcell_comb \Selector127~0 (
// Equation(s):
// \Selector127~0_combout  = ( Temp[4] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q  & ( (\Selector20~0_combout ) # (\Selector4~0_combout ) ) ) ) # ( !Temp[4] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q  & ( \Selector4~0_combout  ) ) ) # ( Temp[4] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q  & ( \Selector20~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector4~0_combout ),
	.datac(gnd),
	.datad(!\Selector20~0_combout ),
	.datae(!Temp[4]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector127~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector127~0 .extended_lut = "off";
defparam \Selector127~0 .lut_mask = 64'h000000FF333333FF;
defparam \Selector127~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N31
dffeas \Temp[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector127~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[4] .is_wysiwyg = "true";
defparam \Temp[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N59
dffeas \writedata_left[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[4]~feeder_combout ),
	.asdata(Temp[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[4]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[4] .is_wysiwyg = "true";
defparam \writedata_left[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N35
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N34
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [5]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N21
cyclonev_lcell_comb \Selector110~0 (
// Equation(s):
// \Selector110~0_combout  = (!\Selector4~0_combout  & (\Selector20~0_combout  & ((Temp[21])))) # (\Selector4~0_combout  & (((\Selector20~0_combout  & Temp[21])) # 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q )))

	.dataa(!\Selector4~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][5]~q ),
	.datad(!Temp[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector110~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector110~0 .extended_lut = "off";
defparam \Selector110~0 .lut_mask = 64'h0537053705370537;
defparam \Selector110~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N22
dffeas \Temp[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector110~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[21]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[21] .is_wysiwyg = "true";
defparam \Temp[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N54
cyclonev_lcell_comb \writedata_left[5]~feeder (
// Equation(s):
// \writedata_left[5]~feeder_combout  = Temp[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Temp[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[5]~feeder .extended_lut = "off";
defparam \writedata_left[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \writedata_left[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N54
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N55
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N30
cyclonev_lcell_comb \Selector126~0 (
// Equation(s):
// \Selector126~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q  & ( ((\Selector20~0_combout  & Temp[5])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q  & ( (\Selector20~0_combout  & Temp[5]) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(gnd),
	.datad(!Temp[5]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector126~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector126~0 .extended_lut = "off";
defparam \Selector126~0 .lut_mask = 64'h0033003355775577;
defparam \Selector126~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y11_N32
dffeas \Temp[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector126~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[5] .is_wysiwyg = "true";
defparam \Temp[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N55
dffeas \writedata_left[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[5]~feeder_combout ),
	.asdata(Temp[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[5]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[5] .is_wysiwyg = "true";
defparam \writedata_left[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N16
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N18
cyclonev_lcell_comb \Selector109~0 (
// Equation(s):
// \Selector109~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q  & ( ((\Selector20~0_combout  & Temp[22])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q  & ( (\Selector20~0_combout  & Temp[22]) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(gnd),
	.datad(!Temp[22]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector109~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector109~0 .extended_lut = "off";
defparam \Selector109~0 .lut_mask = 64'h0033003355775577;
defparam \Selector109~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \Temp[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector109~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[22]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[22] .is_wysiwyg = "true";
defparam \Temp[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N51
cyclonev_lcell_comb \writedata_left[6]~feeder (
// Equation(s):
// \writedata_left[6]~feeder_combout  = ( Temp[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Temp[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[6]~feeder .extended_lut = "off";
defparam \writedata_left[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_left[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N57
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N59
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N54
cyclonev_lcell_comb \Selector125~0 (
// Equation(s):
// \Selector125~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q  & ( ((\Selector20~0_combout  & Temp[6])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q  & ( (\Selector20~0_combout  & Temp[6]) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(gnd),
	.datad(!Temp[6]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector125~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector125~0 .extended_lut = "off";
defparam \Selector125~0 .lut_mask = 64'h0055005533773377;
defparam \Selector125~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N55
dffeas \Temp[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector125~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[6] .is_wysiwyg = "true";
defparam \Temp[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N52
dffeas \writedata_left[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[6]~feeder_combout ),
	.asdata(Temp[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[6]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[6] .is_wysiwyg = "true";
defparam \writedata_left[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N59
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y17_N48
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder_combout  = \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y17_N49
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7] (
	.clk(!\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_dout_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y16_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder_combout  = ( \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_dout_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|wire_read_data_reg_ena[0]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][0]~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y15_N0
cyclonev_lcell_comb \Selector108~0 (
// Equation(s):
// \Selector108~0_combout  = ( Temp[23] & ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q  & ( (\Selector4~0_combout ) # (\Selector20~0_combout ) ) ) ) # ( !Temp[23] & ( 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q  & ( \Selector4~0_combout  ) ) ) # ( Temp[23] & ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q  & ( \Selector20~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\Selector20~0_combout ),
	.datac(!\Selector4~0_combout ),
	.datad(gnd),
	.datae(!Temp[23]),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector108~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector108~0 .extended_lut = "off";
defparam \Selector108~0 .lut_mask = 64'h000033330F0F3F3F;
defparam \Selector108~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \Temp[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector108~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[23]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[23] .is_wysiwyg = "true";
defparam \Temp[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N48
cyclonev_lcell_comb \writedata_left[7]~feeder (
// Equation(s):
// \writedata_left[7]~feeder_combout  = Temp[23]

	.dataa(gnd),
	.datab(!Temp[23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[7]~feeder .extended_lut = "off";
defparam \writedata_left[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \writedata_left[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N38
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N36
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N37
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][1]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N51
cyclonev_lcell_comb \Selector124~0 (
// Equation(s):
// \Selector124~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q  & ( ((\Selector20~0_combout  & Temp[7])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q  & ( (\Selector20~0_combout  & Temp[7]) ) )

	.dataa(gnd),
	.datab(!\Selector4~0_combout ),
	.datac(!\Selector20~0_combout ),
	.datad(!Temp[7]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector124~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector124~0 .extended_lut = "off";
defparam \Selector124~0 .lut_mask = 64'h000F000F333F333F;
defparam \Selector124~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y15_N52
dffeas \Temp[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector124~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[7] .is_wysiwyg = "true";
defparam \Temp[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N49
dffeas \writedata_left[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[7]~feeder_combout ),
	.asdata(Temp[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[7]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[7] .is_wysiwyg = "true";
defparam \writedata_left[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & ( 
// (\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]) ) )

	.dataa(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3 .lut_mask = 64'h0000000005050505;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N14
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N12
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N36
cyclonev_lcell_comb \Selector107~0 (
// Equation(s):
// \Selector107~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q  & ( ((\Selector20~0_combout  & Temp[24])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q  & ( (\Selector20~0_combout  & Temp[24]) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(gnd),
	.datad(!Temp[24]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector107~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector107~0 .extended_lut = "off";
defparam \Selector107~0 .lut_mask = 64'h0055005533773377;
defparam \Selector107~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N37
dffeas \Temp[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector107~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[24]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[24] .is_wysiwyg = "true";
defparam \Temp[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N21
cyclonev_lcell_comb \writedata_left[8]~feeder (
// Equation(s):
// \writedata_left[8]~feeder_combout  = Temp[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Temp[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[8]~feeder .extended_lut = "off";
defparam \writedata_left[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \writedata_left[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N39
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y15_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1 (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout  = (!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1] & 
// (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0] & \flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ))

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [1]),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_cnt [0]),
	.datac(!\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|dvalid_reg2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1 .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1 .lut_mask = 64'h0202020202020202;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N40
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[0]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N3
cyclonev_lcell_comb \Selector123~0 (
// Equation(s):
// \Selector123~0_combout  = (!\Selector20~0_combout  & (\Selector4~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ))) # (\Selector20~0_combout  & (((\Selector4~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q )) # (Temp[8])))

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][0]~q ),
	.datad(!Temp[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector123~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector123~0 .extended_lut = "off";
defparam \Selector123~0 .lut_mask = 64'h0357035703570357;
defparam \Selector123~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N4
dffeas \Temp[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector123~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[8]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[8] .is_wysiwyg = "true";
defparam \Temp[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N22
dffeas \writedata_left[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[8]~feeder_combout ),
	.asdata(Temp[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[8]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[8] .is_wysiwyg = "true";
defparam \writedata_left[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N21
cyclonev_lcell_comb \Selector106~0 (
// Equation(s):
// \Selector106~0_combout  = (!\Selector20~0_combout  & (\Selector4~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ))) # (\Selector20~0_combout  & (((\Selector4~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q )) # (Temp[25])))

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][1]~q ),
	.datad(!Temp[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector106~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector106~0 .extended_lut = "off";
defparam \Selector106~0 .lut_mask = 64'h0357035703570357;
defparam \Selector106~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N22
dffeas \Temp[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector106~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[25]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[25] .is_wysiwyg = "true";
defparam \Temp[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N18
cyclonev_lcell_comb \writedata_left[9]~feeder (
// Equation(s):
// \writedata_left[9]~feeder_combout  = Temp[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Temp[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[9]~feeder .extended_lut = "off";
defparam \writedata_left[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \writedata_left[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [1]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N54
cyclonev_lcell_comb \Selector122~0 (
// Equation(s):
// \Selector122~0_combout  = ( Temp[9] & ( ((\Selector4~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q )) # (\Selector20~0_combout ) ) ) # ( !Temp[9] & ( (\Selector4~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ) ) )

	.dataa(gnd),
	.datab(!\Selector4~0_combout ),
	.datac(!\Selector20~0_combout ),
	.datad(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~q ),
	.datae(!Temp[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector122~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector122~0 .extended_lut = "off";
defparam \Selector122~0 .lut_mask = 64'h00330F3F00330F3F;
defparam \Selector122~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N55
dffeas \Temp[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector122~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[9]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[9] .is_wysiwyg = "true";
defparam \Temp[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \writedata_left[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[9]~feeder_combout ),
	.asdata(Temp[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[9]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[9] .is_wysiwyg = "true";
defparam \writedata_left[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N31
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N18
cyclonev_lcell_comb \Selector105~0 (
// Equation(s):
// \Selector105~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q  & ( ((\Selector20~0_combout  & Temp[26])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q  & ( (\Selector20~0_combout  & Temp[26]) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(gnd),
	.datad(!Temp[26]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector105~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector105~0 .extended_lut = "off";
defparam \Selector105~0 .lut_mask = 64'h0055005533773377;
defparam \Selector105~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \Temp[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector105~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[26]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[26] .is_wysiwyg = "true";
defparam \Temp[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N15
cyclonev_lcell_comb \writedata_left[10]~feeder (
// Equation(s):
// \writedata_left[10]~feeder_combout  = Temp[26]

	.dataa(!Temp[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[10]~feeder .extended_lut = "off";
defparam \writedata_left[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \writedata_left[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N15
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N17
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[2]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N51
cyclonev_lcell_comb \Selector121~0 (
// Equation(s):
// \Selector121~0_combout  = ( Temp[10] & ( ((\Selector4~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q )) # (\Selector20~0_combout ) ) ) # ( !Temp[10] & ( (\Selector4~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][2]~q ),
	.datad(gnd),
	.datae(!Temp[10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector121~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector121~0 .extended_lut = "off";
defparam \Selector121~0 .lut_mask = 64'h0303575703035757;
defparam \Selector121~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N52
dffeas \Temp[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector121~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[10]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[10] .is_wysiwyg = "true";
defparam \Temp[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N17
dffeas \writedata_left[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[10]~feeder_combout ),
	.asdata(Temp[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[10]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[10] .is_wysiwyg = "true";
defparam \writedata_left[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N35
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N0
cyclonev_lcell_comb \Selector104~0 (
// Equation(s):
// \Selector104~0_combout  = (!\Selector20~0_combout  & (\Selector4~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ))) # (\Selector20~0_combout  & (((\Selector4~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q )) # (Temp[27])))

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][3]~q ),
	.datad(!Temp[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector104~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector104~0 .extended_lut = "off";
defparam \Selector104~0 .lut_mask = 64'h0357035703570357;
defparam \Selector104~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \Temp[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector104~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[27]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[27] .is_wysiwyg = "true";
defparam \Temp[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N12
cyclonev_lcell_comb \writedata_left[11]~feeder (
// Equation(s):
// \writedata_left[11]~feeder_combout  = Temp[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Temp[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[11]~feeder .extended_lut = "off";
defparam \writedata_left[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \writedata_left[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N30
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N32
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [3]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N21
cyclonev_lcell_comb \Selector120~0 (
// Equation(s):
// \Selector120~0_combout  = ( Temp[11] & ( ((\Selector4~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q )) # (\Selector20~0_combout ) ) ) # ( !Temp[11] & ( (\Selector4~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][3]~q ),
	.datad(gnd),
	.datae(!Temp[11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector120~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector120~0 .extended_lut = "off";
defparam \Selector120~0 .lut_mask = 64'h0303575703035757;
defparam \Selector120~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N22
dffeas \Temp[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector120~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[11]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[11] .is_wysiwyg = "true";
defparam \Temp[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \writedata_left[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[11]~feeder_combout ),
	.asdata(Temp[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[11]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[11] .is_wysiwyg = "true";
defparam \writedata_left[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N26
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N24
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N57
cyclonev_lcell_comb \Selector103~0 (
// Equation(s):
// \Selector103~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q  & ( ((\Selector20~0_combout  & Temp[28])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q  & ( (\Selector20~0_combout  & Temp[28]) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(gnd),
	.datad(!Temp[28]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector103~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector103~0 .extended_lut = "off";
defparam \Selector103~0 .lut_mask = 64'h0055005533773377;
defparam \Selector103~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N58
dffeas \Temp[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector103~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[28]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[28] .is_wysiwyg = "true";
defparam \Temp[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N45
cyclonev_lcell_comb \writedata_left[12]~feeder (
// Equation(s):
// \writedata_left[12]~feeder_combout  = Temp[28]

	.dataa(!Temp[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[12]~feeder .extended_lut = "off";
defparam \writedata_left[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \writedata_left[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N33
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N34
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [4]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N9
cyclonev_lcell_comb \Selector119~0 (
// Equation(s):
// \Selector119~0_combout  = (!\Selector20~0_combout  & (\Selector4~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ))) # (\Selector20~0_combout  & (((\Selector4~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q )) # (Temp[12])))

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][4]~q ),
	.datad(!Temp[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector119~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector119~0 .extended_lut = "off";
defparam \Selector119~0 .lut_mask = 64'h0357035703570357;
defparam \Selector119~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N10
dffeas \Temp[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector119~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[12]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[12] .is_wysiwyg = "true";
defparam \Temp[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N46
dffeas \writedata_left[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[12]~feeder_combout ),
	.asdata(Temp[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[12]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[12] .is_wysiwyg = "true";
defparam \writedata_left[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N27
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE_q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N28
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N39
cyclonev_lcell_comb \Selector102~0 (
// Equation(s):
// \Selector102~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q  & ( ((\Selector20~0_combout  & Temp[29])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q  & ( (\Selector20~0_combout  & Temp[29]) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(gnd),
	.datad(!Temp[29]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector102~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector102~0 .extended_lut = "off";
defparam \Selector102~0 .lut_mask = 64'h0055005533773377;
defparam \Selector102~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N40
dffeas \Temp[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector102~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[29]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[29] .is_wysiwyg = "true";
defparam \Temp[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N24
cyclonev_lcell_comb \writedata_left[13]~feeder (
// Equation(s):
// \writedata_left[13]~feeder_combout  = Temp[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!Temp[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[13]~feeder .extended_lut = "off";
defparam \writedata_left[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \writedata_left[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N0
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N2
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg[5]~DUPLICATE_q ),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N24
cyclonev_lcell_comb \Selector118~0 (
// Equation(s):
// \Selector118~0_combout  = ( Temp[13] & ( ((\Selector4~0_combout  & \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q )) # (\Selector20~0_combout ) ) ) # ( !Temp[13] & ( (\Selector4~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][5]~q ),
	.datad(gnd),
	.datae(!Temp[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector118~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector118~0 .extended_lut = "off";
defparam \Selector118~0 .lut_mask = 64'h0303575703035757;
defparam \Selector118~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N25
dffeas \Temp[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector118~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[13]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[13] .is_wysiwyg = "true";
defparam \Temp[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N26
dffeas \writedata_left[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[13]~feeder_combout ),
	.asdata(Temp[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[13]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[13] .is_wysiwyg = "true";
defparam \writedata_left[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N44
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N42
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N43
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N6
cyclonev_lcell_comb \Selector101~0 (
// Equation(s):
// \Selector101~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q  & ( ((\Selector20~0_combout  & Temp[30])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q  & ( (\Selector20~0_combout  & Temp[30]) ) )

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(gnd),
	.datad(!Temp[30]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector101~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector101~0 .extended_lut = "off";
defparam \Selector101~0 .lut_mask = 64'h0055005533773377;
defparam \Selector101~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \Temp[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector101~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[30]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[30] .is_wysiwyg = "true";
defparam \Temp[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N42
cyclonev_lcell_comb \writedata_left[14]~feeder (
// Equation(s):
// \writedata_left[14]~feeder_combout  = ( Temp[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Temp[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[14]~feeder .extended_lut = "off";
defparam \writedata_left[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_left[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N5
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N3
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q 

	.dataa(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N4
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [6]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~DUPLICATE .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N39
cyclonev_lcell_comb \Selector117~0 (
// Equation(s):
// \Selector117~0_combout  = ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~DUPLICATE_q  & ( ((\Selector20~0_combout  & Temp[14])) # (\Selector4~0_combout ) ) ) # ( 
// !\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~DUPLICATE_q  & ( (\Selector20~0_combout  & Temp[14]) ) )

	.dataa(!\Selector4~0_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(gnd),
	.datad(!Temp[14]),
	.datae(gnd),
	.dataf(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector117~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector117~0 .extended_lut = "off";
defparam \Selector117~0 .lut_mask = 64'h0033003355775577;
defparam \Selector117~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y11_N41
dffeas \Temp[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector117~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[14]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[14] .is_wysiwyg = "true";
defparam \Temp[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N43
dffeas \writedata_left[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[14]~feeder_combout ),
	.asdata(Temp[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[14]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[14] .is_wysiwyg = "true";
defparam \writedata_left[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N45
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N47
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][2]~3_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y15_N51
cyclonev_lcell_comb \Selector100~0 (
// Equation(s):
// \Selector100~0_combout  = (!\Selector20~0_combout  & (\Selector4~0_combout  & (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q ))) # (\Selector20~0_combout  & (((\Selector4~0_combout  & 
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q )) # (Temp[31])))

	.dataa(!\Selector20~0_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[3][7]~q ),
	.datad(!Temp[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector100~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector100~0 .extended_lut = "off";
defparam \Selector100~0 .lut_mask = 64'h0357035703570357;
defparam \Selector100~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N52
dffeas \Temp[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector100~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[31]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[31] .is_wysiwyg = "true";
defparam \Temp[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y11_N27
cyclonev_lcell_comb \writedata_left[15]~feeder (
// Equation(s):
// \writedata_left[15]~feeder_combout  = ( Temp[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Temp[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\writedata_left[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \writedata_left[15]~feeder .extended_lut = "off";
defparam \writedata_left[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \writedata_left[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y15_N6
cyclonev_lcell_comb \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder (
// Equation(s):
// \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder_combout  = \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder .extended_lut = "off";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y15_N7
dffeas \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~feeder_combout ),
	.asdata(\flash_inst|epcq_controller_0|asmi_parallel_inst|altera_asmi_parallel|read_data_reg [7]),
	.clrn(\flash_inst|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][1]~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7] .is_wysiwyg = "true";
defparam \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N30
cyclonev_lcell_comb \Selector116~0 (
// Equation(s):
// \Selector116~0_combout  = ( Temp[15] & ( \Selector4~0_combout  & ( (\Selector20~0_combout ) # (\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ) ) ) ) # ( !Temp[15] & ( \Selector4~0_combout  & 
// ( \flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q  ) ) ) # ( Temp[15] & ( !\Selector4~0_combout  & ( \Selector20~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\flash_inst|epcq_controller_0|epcq_controller_inst|altera_epcq_controller_core|controller|rd_data_reg[1][7]~q ),
	.datac(!\Selector20~0_combout ),
	.datad(gnd),
	.datae(!Temp[15]),
	.dataf(!\Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector116~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector116~0 .extended_lut = "off";
defparam \Selector116~0 .lut_mask = 64'h00000F0F33333F3F;
defparam \Selector116~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \Temp[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector116~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Temp[15]),
	.prn(vcc));
// synopsys translate_off
defparam \Temp[15] .is_wysiwyg = "true";
defparam \Temp[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y11_N28
dffeas \writedata_left[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\writedata_left[15]~feeder_combout ),
	.asdata(Temp[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\writedata_left[7]~0_combout ),
	.sload(\WideOr27~0_combout ),
	.ena(\WideOr25~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writedata_left[15]),
	.prn(vcc));
// synopsys translate_off
defparam \writedata_left[15] .is_wysiwyg = "true";
defparam \writedata_left[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\codec|Audio_Out_Serializer|comb~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\codec|Audio_Out_Serializer|comb~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata_left[15],writedata_left[14],writedata_left[13],writedata_left[12],writedata_left[11],writedata_left[10],writedata_left[9],writedata_left[8],writedata_left[7],writedata_left[6],writedata_left[5],writedata_left[4],writedata_left[3],
writedata_left[2],writedata_left[1],writedata_left[0]}),
	.portaaddr({\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC 
// ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC 
// ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout  = ( \KEY[3]~input_o  & ( (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q  & (\write_s~q  & 
// ((!\codec|Equal2~0_combout ) # (!\codec|Equal2~1_combout )))) ) ) # ( !\KEY[3]~input_o  )

	.dataa(!\codec|Equal2~0_combout ),
	.datab(!\codec|Equal2~1_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff~q ),
	.datad(!\write_s~q ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .lut_mask = 64'hFFFFFFFF00E000E0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N4
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N8
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N10
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N16
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y8_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND 
// ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|read_left_channel~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|read_left_channel~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & ( (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ) ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(gnd),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|read_left_channel~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|read_left_channel~0 .lut_mask = 64'h0000000005050505;
defparam \codec|Audio_Out_Serializer|read_left_channel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N27
cyclonev_lcell_comb \codec|DAC_Left_Right_Clock_Edges|found_edge~0 (
// Equation(s):
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  = ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( 
// \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  ) )

	.dataa(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|DAC_Left_Right_Clock_Edges|found_edge~0 .extended_lut = "off";
defparam \codec|DAC_Left_Right_Clock_Edges|found_edge~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \codec|DAC_Left_Right_Clock_Edges|found_edge~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout  = (\KEY[3]~input_o  & !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[3]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .lut_mask = 64'h0F000F000F000F00;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout  = ( !\KEY[3]~input_o  & ( \codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  ) ) # ( \KEY[3]~input_o  & ( 
// !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & ( (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & (\codec|done_dac_channel_sync~q  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q  & \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ))) ) ) ) # ( !\KEY[3]~input_o  & ( !\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .lut_mask = 64'hFFFF0001FFFF0000;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// \codec|done_dac_channel_sync~q  & ( (\KEY[3]~input_o  & ((!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( \codec|done_dac_channel_sync~q  & ( 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \KEY[3]~input_o ))) ) ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( !\codec|done_dac_channel_sync~q  & ( \KEY[3]~input_o  ) ) )

	.dataa(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.dataf(!\codec|done_dac_channel_sync~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .lut_mask = 64'h000000FF000200FE;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// (!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0] & ( 
// (\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q 
// ))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .lut_mask = 64'h01000100FFFEFFFE;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) 
// + ( VCC ) + ( !VCC ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] ) 
// + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout  = ( \KEY[3]~input_o  & ( (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & (\codec|done_dac_channel_sync~q  & 
// (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ))) ) ) # ( !\KEY[3]~input_o  )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~q ),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .lut_mask = 64'hFFFFFFFF01000100;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N2
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( \KEY[3]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (\codec|done_dac_channel_sync~q  & (\KEY[3]~input_o  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & 
// \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0] & ( (\KEY[3]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .lut_mask = 64'h0000333200013333;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N53
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout  = ( \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( (!\codec|done_dac_channel_sync~q  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1])))) # (\codec|done_dac_channel_sync~q  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1])) # (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]))))) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1] ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [1]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N3
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N5
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( \KEY[3]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (\codec|done_dac_channel_sync~q  & (\KEY[3]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1] & ( (\KEY[3]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .lut_mask = 64'h0000333200013333;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N49
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout  = ( \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( (!\codec|done_dac_channel_sync~q  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2])))) # (\codec|done_dac_channel_sync~q  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]))) # (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1])))) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2] ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [1]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [2]),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N8
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( \KEY[3]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( (\codec|done_dac_channel_sync~q  & (\KEY[3]~input_o  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & 
// \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2] & ( (\KEY[3]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .lut_mask = 64'h0000333200013333;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N29
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout  = ( \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( (!\codec|done_dac_channel_sync~q  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3])))) # (\codec|done_dac_channel_sync~q  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]))) # (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2])))) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3] ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [2]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [3]),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N9
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N11
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( \KEY[3]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (\codec|done_dac_channel_sync~q  & (\KEY[3]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( (\KEY[3]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .lut_mask = 64'h0000333200013333;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N26
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// ((\codec|done_dac_channel_sync~q  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) # 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3] & ( 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4] & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [4]),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .lut_mask = 64'h0F0E0F0E0F1F0F1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  = CARRY(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.cout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N14
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N39
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( \KEY[3]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (\codec|done_dac_channel_sync~q  & (\KEY[3]~input_o  & (\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & 
// \codec|Audio_Out_Serializer|read_left_channel~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4] & ( (\KEY[3]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ) # 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datad(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .lut_mask = 64'h0000333200013333;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N41
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout  = ( \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( (!\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5])))) # (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & ((!\codec|done_dac_channel_sync~q  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5])) # (\codec|done_dac_channel_sync~q  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]))))) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5] ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datab(!\codec|done_dac_channel_sync~q ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [5]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout  = SUM(( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] ) 
// + ( GND ) + ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N17
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( \KEY[3]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] 
// & ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (\codec|done_dac_channel_sync~q  & (\KEY[3]~input_o  & (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5] & ( (\KEY[3]~input_o  & ((!\codec|done_dac_channel_sync~q ) # ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\KEY[3]~input_o ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .lut_mask = 64'h0000333200013333;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y8_N37
dffeas \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y8_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout  = ( \codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( (!\codec|done_dac_channel_sync~q  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6])))) # (\codec|done_dac_channel_sync~q  & ((!\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6])) # (\codec|Audio_Out_Serializer|read_left_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]))))) ) ) # ( !\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout  & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6] ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa [6]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|found_edge~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\codec|Audio_Out_Serializer|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\CLOCK_50~inputCLKENA0_outclk ),
	.ena0(\codec|Audio_Out_Serializer|comb~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,writedata_left[15],writedata_left[14],writedata_left[13],writedata_left[12],writedata_left[11],writedata_left[10],writedata_left[9],writedata_left[8],writedata_left[7],writedata_left[6],writedata_left[5],writedata_left[4],writedata_left[3],
writedata_left[2],writedata_left[1],writedata_left[0]}),
	.portaaddr({\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2_combout ,\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1_combout ,
\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_9ba1:auto_generated|a_dpfifo_s2a1:dpfifo|altsyncram_r3i1:FIFOram|ALTSYNCRAM";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 7;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 40;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 127;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \codec|Bit_Clock_Edges|cur_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_BCLK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Bit_Clock_Edges|cur_test_clk .is_wysiwyg = "true";
defparam \codec|Bit_Clock_Edges|cur_test_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N8
dffeas \codec|Bit_Clock_Edges|last_test_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Bit_Clock_Edges|last_test_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Bit_Clock_Edges|last_test_clk .is_wysiwyg = "true";
defparam \codec|Bit_Clock_Edges|last_test_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~18 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~18_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [1] & ( \codec|Bit_Clock_Edges|last_test_clk~q  & ( (\codec|Bit_Clock_Edges|cur_test_clk~q  & ((!\codec|done_dac_channel_sync~q ) # 
// (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )))) ) ) ) # ( \codec|Audio_Out_Serializer|data_out_shift_reg [1] & ( !\codec|Bit_Clock_Edges|last_test_clk~q  & ( (!\codec|done_dac_channel_sync~q ) 
// # (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ (\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.datad(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datae(!\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.dataf(!\codec|Bit_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .lut_mask = 64'h0000EEBB00000E0B;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~17 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~17_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( (\KEY[3]~input_o  & (((\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # (\codec|Audio_Out_Serializer|read_left_channel~combout )) # 
// (\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( (\KEY[3]~input_o  & (((\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout  & !\codec|Audio_Out_Serializer|read_right_channel~0_combout )) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ))) ) ) ) # ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (\KEY[3]~input_o  & ((\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// (\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout )))) ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0] & ( (\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout  & (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (\KEY[3]~input_o  & 
// !\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) ) ) )

	.dataa(!\codec|Audio_Out_Serializer|data_out_shift_reg~18_combout ),
	.datab(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .lut_mask = 64'h0400040C0703070F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N43
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_Out_Serializer|data_out_shift_reg~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[1] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N12
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~16 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~16_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [1])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [1])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [1]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N36
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg[13]~1 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout  = ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (!\KEY[3]~input_o ) # ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & 
// (!\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|done_dac_channel_sync~q ))) ) ) ) # ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( \codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (!\KEY[3]~input_o ) # 
// ((!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (!\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|done_dac_channel_sync~q ))) ) ) ) # ( \codec|Audio_Out_Serializer|left_channel_was_read~q  & ( 
// !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( !\KEY[3]~input_o  ) ) ) # ( !\codec|Audio_Out_Serializer|left_channel_was_read~q  & ( !\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q  & ( (!\KEY[3]~input_o ) # 
// ((\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  & (!\codec|Audio_Out_Serializer|read_left_channel~0_combout  & \codec|done_dac_channel_sync~q ))) ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\codec|Audio_Out_Serializer|read_left_channel~0_combout ),
	.datad(!\codec|done_dac_channel_sync~q ),
	.datae(!\codec|Audio_Out_Serializer|left_channel_was_read~q ),
	.dataf(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13]~1 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13]~1 .lut_mask = 64'hAABAAAAAAAEAAAEA;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N6
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg[13]~2 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout  = ( \codec|Bit_Clock_Edges|cur_test_clk~q  & ( \codec|Bit_Clock_Edges|last_test_clk~q  & ( (!\KEY[3]~input_o ) # ((\codec|done_dac_channel_sync~q  & 
// (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )))) ) ) ) # ( !\codec|Bit_Clock_Edges|cur_test_clk~q  & ( \codec|Bit_Clock_Edges|last_test_clk~q  ) ) # ( \codec|Bit_Clock_Edges|cur_test_clk~q  & ( 
// !\codec|Bit_Clock_Edges|last_test_clk~q  & ( (!\KEY[3]~input_o ) # ((\codec|done_dac_channel_sync~q  & (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q )))) ) ) ) # ( 
// !\codec|Bit_Clock_Edges|cur_test_clk~q  & ( !\codec|Bit_Clock_Edges|last_test_clk~q  & ( (!\KEY[3]~input_o ) # ((\codec|done_dac_channel_sync~q  & (!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q  $ (!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q 
// )))) ) ) )

	.dataa(!\codec|done_dac_channel_sync~q ),
	.datab(!\codec|DAC_Left_Right_Clock_Edges|last_test_clk~q ),
	.datac(!\codec|DAC_Left_Right_Clock_Edges|cur_test_clk~q ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\codec|Bit_Clock_Edges|cur_test_clk~q ),
	.dataf(!\codec|Bit_Clock_Edges|last_test_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13]~2 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13]~2 .lut_mask = 64'hFF14FF14FFFFFF14;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N14
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N45
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~15 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~15_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [2])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [2])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [2]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N47
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[3] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N42
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~14 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~14_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [3]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [3]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [3]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .lut_mask = 64'h028A028A57DF57DF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N44
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[4] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N27
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~13 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~13_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [4])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [4]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [4]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N28
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[5] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N24
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~12 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~12_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [5] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [5] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [5]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .lut_mask = 64'h025702578ADF8ADF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N25
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[6] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N21
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~11 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~11_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [6] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [6] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [6]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .lut_mask = 64'h025702578ADF8ADF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N23
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[7] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N18
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~10 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~10_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [7])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [7]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [7]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N20
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[8] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N51
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~9 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~9_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [8])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [8])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [8]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .lut_mask = 64'h058D058D27AF27AF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N53
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[9] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N48
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~8 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~8_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [9])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [9])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [9]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N49
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[10] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N33
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~7 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~7_combout  = ( \codec|Audio_Out_Serializer|data_out_shift_reg [10] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout ) # 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])))) ) ) # ( !\codec|Audio_Out_Serializer|data_out_shift_reg [10] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [10]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|data_out_shift_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .lut_mask = 64'h052705278DAF8DAF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N35
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[11] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N30
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~6 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~6_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [11])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11])))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [11])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]))))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [11]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N32
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[12] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N0
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~5 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~5_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( \codec|Audio_Out_Serializer|read_left_channel~combout  ) ) # ( 
// \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [12])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]))) ) ) ) # ( 
// !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12] & ( !\codec|Audio_Out_Serializer|read_left_channel~combout  & ( (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|data_out_shift_reg [12])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]))) ) ) )

	.dataa(gnd),
	.datab(!\codec|Audio_Out_Serializer|data_out_shift_reg [12]),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.datad(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datae(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [12]),
	.dataf(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~5 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~5 .lut_mask = 64'h330F330F0000FFFF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N2
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N57
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~4 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~4_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [13])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [13])))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [13]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .lut_mask = 64'h058D058D27AF27AF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N59
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[14] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N54
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~3 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~3_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & ( ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// ((\codec|Audio_Out_Serializer|data_out_shift_reg [14]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]))) # 
// (\codec|Audio_Out_Serializer|read_left_channel~combout ) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// ((!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & ((\codec|Audio_Out_Serializer|data_out_shift_reg [14]))) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout  & 
// (\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datad(!\codec|Audio_Out_Serializer|data_out_shift_reg [14]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .lut_mask = 64'h028A028A57DF57DF;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N55
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[15] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y7_N15
cyclonev_lcell_comb \codec|Audio_Out_Serializer|data_out_shift_reg~0 (
// Equation(s):
// \codec|Audio_Out_Serializer|data_out_shift_reg~0_combout  = ( \codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( (!\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|data_out_shift_reg [15])) # (\codec|Audio_Out_Serializer|read_right_channel~0_combout ))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])))) ) ) # ( !\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15] & ( 
// (!\codec|Audio_Out_Serializer|read_left_channel~combout  & (!\codec|Audio_Out_Serializer|read_right_channel~0_combout  & (\codec|Audio_Out_Serializer|data_out_shift_reg [15]))) # (\codec|Audio_Out_Serializer|read_left_channel~combout  & 
// (((\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15])))) ) )

	.dataa(!\codec|Audio_Out_Serializer|read_left_channel~combout ),
	.datab(!\codec|Audio_Out_Serializer|read_right_channel~0_combout ),
	.datac(!\codec|Audio_Out_Serializer|data_out_shift_reg [15]),
	.datad(!\codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datae(gnd),
	.dataf(!\codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\codec|Audio_Out_Serializer|data_out_shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~0 .extended_lut = "off";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~0 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \codec|Audio_Out_Serializer|data_out_shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y7_N16
dffeas \codec|Audio_Out_Serializer|data_out_shift_reg[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\codec|Audio_Out_Serializer|data_out_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~1_combout ),
	.sload(gnd),
	.ena(\codec|Audio_Out_Serializer|data_out_shift_reg[13]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|data_out_shift_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[16] .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|data_out_shift_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N16
dffeas \codec|Audio_Out_Serializer|serial_audio_out_data (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\codec|Audio_Out_Serializer|data_out_shift_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[3]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\codec|Audio_Out_Serializer|serial_audio_out_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \codec|Audio_Out_Serializer|serial_audio_out_data .is_wysiwyg = "true";
defparam \codec|Audio_Out_Serializer|serial_audio_out_data .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X89_Y7_N0
cyclonev_pll_refclk_select \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK2_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X89_Y1_N0
cyclonev_fractional_pll \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin ),
	.ecnc1test(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\KEY[3]~input_o ),
	.pfden(gnd),
	.refclkin(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "378.000546 mhz";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 6000;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 14;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 14;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "27.000039 mhz";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X89_Y5_N0
cyclonev_pll_reconfig \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X89_Y2_N1
cyclonev_pll_output_counter \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN2 ),
	.tclk0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 16;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 15;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "12.193566 mhz";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 2;
// synopsys translate_on

// Location: CLKCTRL_G11
cyclonev_clkena \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 (
	.inclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
