// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reverseLookupTableIn (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        reverseLupInsertFifo_8_dout,
        reverseLupInsertFifo_8_empty_n,
        reverseLupInsertFifo_8_read,
        reverseLupInsertFifo_6_dout,
        reverseLupInsertFifo_6_empty_n,
        reverseLupInsertFifo_6_read,
        reverseLupInsertFifo_4_dout,
        reverseLupInsertFifo_4_empty_n,
        reverseLupInsertFifo_4_read,
        reverseLupInsertFifo_7_dout,
        reverseLupInsertFifo_7_empty_n,
        reverseLupInsertFifo_7_read,
        stateTable2sLookup_r_1_dout,
        stateTable2sLookup_r_1_empty_n,
        stateTable2sLookup_r_1_read,
        txEng2sLookup_rev_re_1_dout,
        txEng2sLookup_rev_re_1_empty_n,
        txEng2sLookup_rev_re_1_read,
        sLookup2txEng_rev_rs_1_din,
        sLookup2txEng_rev_rs_1_full_n,
        sLookup2txEng_rev_rs_1_write,
        sLookup2portTable_re_1_din,
        sLookup2portTable_re_1_full_n,
        sLookup2portTable_re_1_write,
        sessionDelete_req_V_4_din,
        sessionDelete_req_V_4_full_n,
        sessionDelete_req_V_4_write,
        sessionDelete_req_V_1_din,
        sessionDelete_req_V_1_full_n,
        sessionDelete_req_V_1_write,
        sessionDelete_req_V_6_din,
        sessionDelete_req_V_6_full_n,
        sessionDelete_req_V_6_write,
        sessionDelete_req_V_3_din,
        sessionDelete_req_V_3_full_n,
        sessionDelete_req_V_3_write,
        sessionDelete_req_V_s_din,
        sessionDelete_req_V_s_full_n,
        sessionDelete_req_V_s_write,
        sessionDelete_req_V_5_din,
        sessionDelete_req_V_5_full_n,
        sessionDelete_req_V_5_write,
        myIpAddress_V
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] reverseLupInsertFifo_8_dout;
input   reverseLupInsertFifo_8_empty_n;
output   reverseLupInsertFifo_8_read;
input  [31:0] reverseLupInsertFifo_6_dout;
input   reverseLupInsertFifo_6_empty_n;
output   reverseLupInsertFifo_6_read;
input  [15:0] reverseLupInsertFifo_4_dout;
input   reverseLupInsertFifo_4_empty_n;
output   reverseLupInsertFifo_4_read;
input  [15:0] reverseLupInsertFifo_7_dout;
input   reverseLupInsertFifo_7_empty_n;
output   reverseLupInsertFifo_7_read;
input  [15:0] stateTable2sLookup_r_1_dout;
input   stateTable2sLookup_r_1_empty_n;
output   stateTable2sLookup_r_1_read;
input  [15:0] txEng2sLookup_rev_re_1_dout;
input   txEng2sLookup_rev_re_1_empty_n;
output   txEng2sLookup_rev_re_1_read;
output  [95:0] sLookup2txEng_rev_rs_1_din;
input   sLookup2txEng_rev_rs_1_full_n;
output   sLookup2txEng_rev_rs_1_write;
output  [15:0] sLookup2portTable_re_1_din;
input   sLookup2portTable_re_1_full_n;
output   sLookup2portTable_re_1_write;
output  [0:0] sessionDelete_req_V_4_din;
input   sessionDelete_req_V_4_full_n;
output   sessionDelete_req_V_4_write;
output  [31:0] sessionDelete_req_V_1_din;
input   sessionDelete_req_V_1_full_n;
output   sessionDelete_req_V_1_write;
output  [15:0] sessionDelete_req_V_6_din;
input   sessionDelete_req_V_6_full_n;
output   sessionDelete_req_V_6_write;
output  [15:0] sessionDelete_req_V_3_din;
input   sessionDelete_req_V_3_full_n;
output   sessionDelete_req_V_3_write;
output  [15:0] sessionDelete_req_V_s_din;
input   sessionDelete_req_V_s_full_n;
output   sessionDelete_req_V_s_write;
output  [0:0] sessionDelete_req_V_5_din;
input   sessionDelete_req_V_5_full_n;
output   sessionDelete_req_V_5_write;
input  [31:0] myIpAddress_V;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg reverseLupInsertFifo_8_read;
reg reverseLupInsertFifo_6_read;
reg reverseLupInsertFifo_4_read;
reg reverseLupInsertFifo_7_read;
reg stateTable2sLookup_r_1_read;
reg txEng2sLookup_rev_re_1_read;
reg sLookup2txEng_rev_rs_1_write;
reg sLookup2portTable_re_1_write;
reg sessionDelete_req_V_4_write;
reg sessionDelete_req_V_1_write;
reg sessionDelete_req_V_6_write;
reg sessionDelete_req_V_3_write;
reg sessionDelete_req_V_s_write;
reg sessionDelete_req_V_5_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    io_acc_block_signal_op8;
wire   [0:0] tmp_nbreadreq_fu_92_p6;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_351;
wire   [0:0] tmp_136_nbreadreq_fu_118_p3;
reg    ap_predicate_op15_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_reg_351_pp0_iter1_reg;
reg   [0:0] tmp_136_reg_375;
wire   [0:0] tmp_137_nbreadreq_fu_132_p3;
reg    ap_predicate_op24_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_reg_351_pp0_iter2_reg;
reg   [0:0] tmp_136_reg_375_pp0_iter2_reg;
reg   [0:0] tmp_137_reg_404;
reg    ap_predicate_op67_write_state4;
reg   [0:0] tupleValid_load_reg_438;
reg    ap_predicate_op73_write_state4;
wire    io_acc_block_signal_op74;
reg    ap_predicate_op74_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [9:0] reverseLookupTable_t_1_address0;
reg    reverseLookupTable_t_1_ce0;
reg    reverseLookupTable_t_1_we0;
wire   [31:0] reverseLookupTable_t_1_q0;
reg   [9:0] reverseLookupTable_m_address0;
reg    reverseLookupTable_m_ce0;
reg    reverseLookupTable_m_we0;
wire   [15:0] reverseLookupTable_m_q0;
reg   [9:0] reverseLookupTable_t_address0;
reg    reverseLookupTable_t_ce0;
reg    reverseLookupTable_t_we0;
wire   [15:0] reverseLookupTable_t_q0;
reg   [9:0] tupleValid_address0;
reg    tupleValid_ce0;
reg    tupleValid_we0;
wire   [0:0] tupleValid_q0;
wire   [9:0] tupleValid_address1;
reg    tupleValid_ce1;
reg    tupleValid_we1;
reg    reverseLupInsertFifo_8_blk_n;
wire    ap_block_pp0_stage0;
reg    reverseLupInsertFifo_6_blk_n;
reg    reverseLupInsertFifo_4_blk_n;
reg    reverseLupInsertFifo_7_blk_n;
reg    stateTable2sLookup_r_1_blk_n;
reg    sLookup2portTable_re_1_blk_n;
reg    sessionDelete_req_V_4_blk_n;
reg    sessionDelete_req_V_1_blk_n;
reg    sessionDelete_req_V_6_blk_n;
reg    sessionDelete_req_V_3_blk_n;
reg    sessionDelete_req_V_s_blk_n;
reg    sessionDelete_req_V_5_blk_n;
reg    txEng2sLookup_rev_re_1_blk_n;
reg    sLookup2txEng_rev_rs_1_blk_n;
reg   [15:0] tmp_key_V_reg_355;
reg   [31:0] tmp_value_theirIp_V_reg_360;
reg   [31:0] tmp_value_theirIp_V_reg_360_pp0_iter1_reg;
reg   [15:0] tmp_value_myPort_V_reg_365;
reg   [15:0] tmp_value_myPort_V_reg_365_pp0_iter1_reg;
reg   [15:0] tmp_value_theirPort_s_reg_370;
reg   [15:0] tmp_value_theirPort_s_reg_370_pp0_iter1_reg;
reg   [15:0] tmp_V_reg_379;
reg   [15:0] tmp_V_reg_379_pp0_iter2_reg;
wire   [63:0] zext_ln544_15_fu_318_p1;
reg   [63:0] zext_ln544_15_reg_384;
reg   [9:0] tupleValid_addr_1_reg_391;
wire   [63:0] zext_ln544_fu_323_p1;
reg   [63:0] zext_ln544_reg_397;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln544_16_fu_327_p1;
reg    ap_block_pp0_stage0_01001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_enable_operation_21;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op18_load_state2;
reg    ap_enable_operation_18;
reg    ap_predicate_op38_load_state3;
reg    ap_enable_operation_38;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op40_store_state3;
reg    ap_enable_operation_40;
reg    ap_enable_operation_42;
reg    ap_predicate_op27_load_state3;
reg    ap_enable_operation_27;
reg    ap_predicate_op63_load_state4;
reg    ap_enable_operation_63;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op33_load_state3;
reg    ap_enable_operation_33;
reg    ap_predicate_op70_load_state4;
reg    ap_enable_operation_70;
reg    ap_enable_operation_44;
reg    ap_predicate_op29_load_state3;
reg    ap_enable_operation_29;
reg    ap_predicate_op64_load_state4;
reg    ap_enable_operation_64;
reg    ap_predicate_op35_load_state3;
reg    ap_enable_operation_35;
reg    ap_predicate_op71_load_state4;
reg    ap_enable_operation_71;
reg    ap_enable_operation_46;
reg    ap_predicate_op31_load_state3;
reg    ap_enable_operation_31;
reg    ap_predicate_op65_load_state4;
reg    ap_enable_operation_65;
reg    ap_predicate_op37_load_state3;
reg    ap_enable_operation_37;
reg    ap_predicate_op72_load_state4;
reg    ap_enable_operation_72;
wire    ap_enable_pp0;
reg    ap_condition_97;
reg    ap_condition_233;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

reverseLookupTableIn_reverseLookupTable_t_1 #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
reverseLookupTable_t_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(reverseLookupTable_t_1_address0),
    .ce0(reverseLookupTable_t_1_ce0),
    .we0(reverseLookupTable_t_1_we0),
    .d0(tmp_value_theirIp_V_reg_360_pp0_iter1_reg),
    .q0(reverseLookupTable_t_1_q0)
);

reverseLookupTableIn_reverseLookupTable_m #(
    .DataWidth( 16 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
reverseLookupTable_m_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(reverseLookupTable_m_address0),
    .ce0(reverseLookupTable_m_ce0),
    .we0(reverseLookupTable_m_we0),
    .d0(tmp_value_myPort_V_reg_365_pp0_iter1_reg),
    .q0(reverseLookupTable_m_q0)
);

reverseLookupTableIn_reverseLookupTable_m #(
    .DataWidth( 16 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
reverseLookupTable_t_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(reverseLookupTable_t_address0),
    .ce0(reverseLookupTable_t_ce0),
    .we0(reverseLookupTable_t_we0),
    .d0(tmp_value_theirPort_s_reg_370_pp0_iter1_reg),
    .q0(reverseLookupTable_t_q0)
);

reverseLookupTableIn_tupleValid #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
tupleValid_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tupleValid_address0),
    .ce0(tupleValid_ce0),
    .we0(tupleValid_we0),
    .d0(1'd1),
    .q0(tupleValid_q0),
    .address1(tupleValid_address1),
    .ce1(tupleValid_ce1),
    .we1(tupleValid_we1),
    .d1(1'd0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_351 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_136_reg_375 <= tmp_136_nbreadreq_fu_118_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_136_reg_375_pp0_iter2_reg <= tmp_136_reg_375;
        tmp_V_reg_379_pp0_iter2_reg <= tmp_V_reg_379;
        tmp_reg_351_pp0_iter2_reg <= tmp_reg_351_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_136_reg_375 == 1'd0) & (tmp_reg_351_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_137_reg_404 <= tmp_137_nbreadreq_fu_132_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_reg_379 <= stateTable2sLookup_r_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_92_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_key_V_reg_355 <= reverseLupInsertFifo_8_dout;
        tmp_value_myPort_V_reg_365 <= reverseLupInsertFifo_4_dout;
        tmp_value_theirIp_V_reg_360 <= reverseLupInsertFifo_6_dout;
        tmp_value_theirPort_s_reg_370 <= reverseLupInsertFifo_7_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_351 <= tmp_nbreadreq_fu_92_p6;
        tmp_reg_351_pp0_iter1_reg <= tmp_reg_351;
        tmp_value_myPort_V_reg_365_pp0_iter1_reg <= tmp_value_myPort_V_reg_365;
        tmp_value_theirIp_V_reg_360_pp0_iter1_reg <= tmp_value_theirIp_V_reg_360;
        tmp_value_theirPort_s_reg_370_pp0_iter1_reg <= tmp_value_theirPort_s_reg_370;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_351 == 1'd0) & (tmp_136_nbreadreq_fu_118_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tupleValid_addr_1_reg_391 <= zext_ln544_15_fu_318_p1;
        zext_ln544_15_reg_384[15 : 0] <= zext_ln544_15_fu_318_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tupleValid_load_reg_438 <= tupleValid_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_351 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln544_reg_397[15 : 0] <= zext_ln544_fu_323_p1[15 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_reg_351_pp0_iter1_reg == 1'd1)) begin
            reverseLookupTable_m_address0 = zext_ln544_reg_397;
        end else if (((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1))) begin
            reverseLookupTable_m_address0 = zext_ln544_15_reg_384;
        end else if ((1'b1 == ap_condition_97)) begin
            reverseLookupTable_m_address0 = zext_ln544_16_fu_327_p1;
        end else begin
            reverseLookupTable_m_address0 = 'bx;
        end
    end else begin
        reverseLookupTable_m_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_136_reg_375 == 1'd0) & (tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_137_nbreadreq_fu_132_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_reg_351_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reverseLookupTable_m_ce0 = 1'b1;
    end else begin
        reverseLookupTable_m_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_351_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reverseLookupTable_m_we0 = 1'b1;
    end else begin
        reverseLookupTable_m_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_reg_351_pp0_iter1_reg == 1'd1)) begin
            reverseLookupTable_t_1_address0 = zext_ln544_reg_397;
        end else if (((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1))) begin
            reverseLookupTable_t_1_address0 = zext_ln544_15_reg_384;
        end else if ((1'b1 == ap_condition_97)) begin
            reverseLookupTable_t_1_address0 = zext_ln544_16_fu_327_p1;
        end else begin
            reverseLookupTable_t_1_address0 = 'bx;
        end
    end else begin
        reverseLookupTable_t_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_136_reg_375 == 1'd0) & (tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_137_nbreadreq_fu_132_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_reg_351_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reverseLookupTable_t_1_ce0 = 1'b1;
    end else begin
        reverseLookupTable_t_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_351_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reverseLookupTable_t_1_we0 = 1'b1;
    end else begin
        reverseLookupTable_t_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_reg_351_pp0_iter1_reg == 1'd1)) begin
            reverseLookupTable_t_address0 = zext_ln544_reg_397;
        end else if (((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1))) begin
            reverseLookupTable_t_address0 = zext_ln544_15_reg_384;
        end else if ((1'b1 == ap_condition_97)) begin
            reverseLookupTable_t_address0 = zext_ln544_16_fu_327_p1;
        end else begin
            reverseLookupTable_t_address0 = 'bx;
        end
    end else begin
        reverseLookupTable_t_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_136_reg_375 == 1'd0) & (tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_137_nbreadreq_fu_132_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_reg_351_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reverseLookupTable_t_ce0 = 1'b1;
    end else begin
        reverseLookupTable_t_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_351_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reverseLookupTable_t_we0 = 1'b1;
    end else begin
        reverseLookupTable_t_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_92_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reverseLupInsertFifo_4_blk_n = reverseLupInsertFifo_4_empty_n;
    end else begin
        reverseLupInsertFifo_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_92_p6 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reverseLupInsertFifo_4_read = 1'b1;
    end else begin
        reverseLupInsertFifo_4_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_92_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reverseLupInsertFifo_6_blk_n = reverseLupInsertFifo_6_empty_n;
    end else begin
        reverseLupInsertFifo_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_92_p6 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reverseLupInsertFifo_6_read = 1'b1;
    end else begin
        reverseLupInsertFifo_6_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_92_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reverseLupInsertFifo_7_blk_n = reverseLupInsertFifo_7_empty_n;
    end else begin
        reverseLupInsertFifo_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_92_p6 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reverseLupInsertFifo_7_read = 1'b1;
    end else begin
        reverseLupInsertFifo_7_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_92_p6 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reverseLupInsertFifo_8_blk_n = reverseLupInsertFifo_8_empty_n;
    end else begin
        reverseLupInsertFifo_8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_92_p6 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        reverseLupInsertFifo_8_read = 1'b1;
    end else begin
        reverseLupInsertFifo_8_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op73_write_state4 == 1'b1))) begin
        sLookup2portTable_re_1_blk_n = sLookup2portTable_re_1_full_n;
    end else begin
        sLookup2portTable_re_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op73_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sLookup2portTable_re_1_write = 1'b1;
    end else begin
        sLookup2portTable_re_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op67_write_state4 == 1'b1))) begin
        sLookup2txEng_rev_rs_1_blk_n = sLookup2txEng_rev_rs_1_full_n;
    end else begin
        sLookup2txEng_rev_rs_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op67_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sLookup2txEng_rev_rs_1_write = 1'b1;
    end else begin
        sLookup2txEng_rev_rs_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op74_write_state4 == 1'b1))) begin
        sessionDelete_req_V_1_blk_n = sessionDelete_req_V_1_full_n;
    end else begin
        sessionDelete_req_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op74_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sessionDelete_req_V_1_write = 1'b1;
    end else begin
        sessionDelete_req_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op74_write_state4 == 1'b1))) begin
        sessionDelete_req_V_3_blk_n = sessionDelete_req_V_3_full_n;
    end else begin
        sessionDelete_req_V_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op74_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sessionDelete_req_V_3_write = 1'b1;
    end else begin
        sessionDelete_req_V_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op74_write_state4 == 1'b1))) begin
        sessionDelete_req_V_4_blk_n = sessionDelete_req_V_4_full_n;
    end else begin
        sessionDelete_req_V_4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op74_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sessionDelete_req_V_4_write = 1'b1;
    end else begin
        sessionDelete_req_V_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op74_write_state4 == 1'b1))) begin
        sessionDelete_req_V_5_blk_n = sessionDelete_req_V_5_full_n;
    end else begin
        sessionDelete_req_V_5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op74_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sessionDelete_req_V_5_write = 1'b1;
    end else begin
        sessionDelete_req_V_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op74_write_state4 == 1'b1))) begin
        sessionDelete_req_V_6_blk_n = sessionDelete_req_V_6_full_n;
    end else begin
        sessionDelete_req_V_6_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op74_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sessionDelete_req_V_6_write = 1'b1;
    end else begin
        sessionDelete_req_V_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op74_write_state4 == 1'b1))) begin
        sessionDelete_req_V_s_blk_n = sessionDelete_req_V_s_full_n;
    end else begin
        sessionDelete_req_V_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op74_write_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sessionDelete_req_V_s_write = 1'b1;
    end else begin
        sessionDelete_req_V_s_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state2 == 1'b1))) begin
        stateTable2sLookup_r_1_blk_n = stateTable2sLookup_r_1_empty_n;
    end else begin
        stateTable2sLookup_r_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op15_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        stateTable2sLookup_r_1_read = 1'b1;
    end else begin
        stateTable2sLookup_r_1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_233)) begin
        if ((tmp_reg_351 == 1'd1)) begin
            tupleValid_address0 = zext_ln544_fu_323_p1;
        end else if (((tmp_reg_351 == 1'd0) & (tmp_136_nbreadreq_fu_118_p3 == 1'd1))) begin
            tupleValid_address0 = zext_ln544_15_fu_318_p1;
        end else begin
            tupleValid_address0 = 'bx;
        end
    end else begin
        tupleValid_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_351 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_reg_351 == 1'd0) & (tmp_136_nbreadreq_fu_118_p3 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tupleValid_ce0 = 1'b1;
    end else begin
        tupleValid_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tupleValid_ce1 = 1'b1;
    end else begin
        tupleValid_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_351 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tupleValid_we0 = 1'b1;
    end else begin
        tupleValid_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tupleValid_we1 = 1'b1;
    end else begin
        tupleValid_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op24_read_state3 == 1'b1))) begin
        txEng2sLookup_rev_re_1_blk_n = txEng2sLookup_rev_re_1_empty_n;
    end else begin
        txEng2sLookup_rev_re_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op24_read_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txEng2sLookup_rev_re_1_read = 1'b1;
    end else begin
        txEng2sLookup_rev_re_1_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((txEng2sLookup_rev_re_1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op24_read_state3 == 1'b1)) | ((stateTable2sLookup_r_1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op15_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_92_p6 == 1'd1) & (io_acc_block_signal_op8 == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((io_acc_block_signal_op74 == 1'b0) & (ap_predicate_op74_write_state4 == 1'b1)) | ((sLookup2portTable_re_1_full_n == 1'b0) & (ap_predicate_op73_write_state4 == 1'b1)) | ((sLookup2txEng_rev_rs_1_full_n == 1'b0) & (ap_predicate_op67_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((txEng2sLookup_rev_re_1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op24_read_state3 == 1'b1)) | ((stateTable2sLookup_r_1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op15_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_92_p6 == 1'd1) & (io_acc_block_signal_op8 == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((io_acc_block_signal_op74 == 1'b0) & (ap_predicate_op74_write_state4 == 1'b1)) | ((sLookup2portTable_re_1_full_n == 1'b0) & (ap_predicate_op73_write_state4 == 1'b1)) | ((sLookup2txEng_rev_rs_1_full_n == 1'b0) & (ap_predicate_op67_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((txEng2sLookup_rev_re_1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op24_read_state3 == 1'b1)) | ((stateTable2sLookup_r_1_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op15_read_state2 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_92_p6 == 1'd1) & (io_acc_block_signal_op8 == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((io_acc_block_signal_op74 == 1'b0) & (ap_predicate_op74_write_state4 == 1'b1)) | ((sLookup2portTable_re_1_full_n == 1'b0) & (ap_predicate_op73_write_state4 == 1'b1)) | ((sLookup2txEng_rev_rs_1_full_n == 1'b0) & (ap_predicate_op67_write_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_92_p6 == 1'd1) & (io_acc_block_signal_op8 == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((stateTable2sLookup_r_1_empty_n == 1'b0) & (ap_predicate_op15_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((txEng2sLookup_rev_re_1_empty_n == 1'b0) & (ap_predicate_op24_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((io_acc_block_signal_op74 == 1'b0) & (ap_predicate_op74_write_state4 == 1'b1)) | ((sLookup2portTable_re_1_full_n == 1'b0) & (ap_predicate_op73_write_state4 == 1'b1)) | ((sLookup2txEng_rev_rs_1_full_n == 1'b0) & (ap_predicate_op67_write_state4 == 1'b1)));
end

always @ (*) begin
    ap_condition_233 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_97 = ((tmp_136_reg_375 == 1'd0) & (tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_137_nbreadreq_fu_132_p3 == 1'd1));
end

always @ (*) begin
    ap_enable_operation_18 = (ap_predicate_op18_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_21 = (tmp_reg_351 == 1'd1);
end

always @ (*) begin
    ap_enable_operation_27 = (ap_predicate_op27_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_29 = (ap_predicate_op29_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_31 = (ap_predicate_op31_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_33 = (ap_predicate_op33_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_35 = (ap_predicate_op35_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_37 = (ap_predicate_op37_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_38 = (ap_predicate_op38_load_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_40 = (ap_predicate_op40_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_42 = (tmp_reg_351_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_44 = (tmp_reg_351_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_46 = (tmp_reg_351_pp0_iter1_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_63 = (ap_predicate_op63_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_64 = (ap_predicate_op64_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_65 = (ap_predicate_op65_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_70 = (ap_predicate_op70_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_71 = (ap_predicate_op71_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_72 = (ap_predicate_op72_load_state4 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_predicate_op15_read_state2 = ((tmp_reg_351 == 1'd0) & (tmp_136_nbreadreq_fu_118_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op18_load_state2 = ((tmp_reg_351 == 1'd0) & (tmp_136_nbreadreq_fu_118_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op24_read_state3 = ((tmp_136_reg_375 == 1'd0) & (tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_137_nbreadreq_fu_132_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op27_load_state3 = ((tmp_136_reg_375 == 1'd0) & (tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_137_nbreadreq_fu_132_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op29_load_state3 = ((tmp_136_reg_375 == 1'd0) & (tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_137_nbreadreq_fu_132_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op31_load_state3 = ((tmp_136_reg_375 == 1'd0) & (tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_137_nbreadreq_fu_132_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op33_load_state3 = ((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1));
end

always @ (*) begin
    ap_predicate_op35_load_state3 = ((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1));
end

always @ (*) begin
    ap_predicate_op37_load_state3 = ((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1));
end

always @ (*) begin
    ap_predicate_op38_load_state3 = ((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1));
end

always @ (*) begin
    ap_predicate_op40_store_state3 = ((tmp_reg_351_pp0_iter1_reg == 1'd0) & (tmp_136_reg_375 == 1'd1));
end

always @ (*) begin
    ap_predicate_op63_load_state4 = ((tmp_136_reg_375_pp0_iter2_reg == 1'd0) & (tmp_reg_351_pp0_iter2_reg == 1'd0) & (tmp_137_reg_404 == 1'd1));
end

always @ (*) begin
    ap_predicate_op64_load_state4 = ((tmp_136_reg_375_pp0_iter2_reg == 1'd0) & (tmp_reg_351_pp0_iter2_reg == 1'd0) & (tmp_137_reg_404 == 1'd1));
end

always @ (*) begin
    ap_predicate_op65_load_state4 = ((tmp_136_reg_375_pp0_iter2_reg == 1'd0) & (tmp_reg_351_pp0_iter2_reg == 1'd0) & (tmp_137_reg_404 == 1'd1));
end

always @ (*) begin
    ap_predicate_op67_write_state4 = ((tmp_136_reg_375_pp0_iter2_reg == 1'd0) & (tmp_reg_351_pp0_iter2_reg == 1'd0) & (tmp_137_reg_404 == 1'd1));
end

always @ (*) begin
    ap_predicate_op70_load_state4 = ((tmp_reg_351_pp0_iter2_reg == 1'd0) & (tmp_136_reg_375_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op71_load_state4 = ((tmp_reg_351_pp0_iter2_reg == 1'd0) & (tmp_136_reg_375_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op72_load_state4 = ((tmp_reg_351_pp0_iter2_reg == 1'd0) & (tmp_136_reg_375_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op73_write_state4 = ((tmp_reg_351_pp0_iter2_reg == 1'd0) & (tupleValid_load_reg_438 == 1'd1) & (tmp_136_reg_375_pp0_iter2_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op74_write_state4 = ((tmp_reg_351_pp0_iter2_reg == 1'd0) & (tupleValid_load_reg_438 == 1'd1) & (tmp_136_reg_375_pp0_iter2_reg == 1'd1));
end

assign io_acc_block_signal_op74 = (sessionDelete_req_V_s_full_n & sessionDelete_req_V_6_full_n & sessionDelete_req_V_5_full_n & sessionDelete_req_V_4_full_n & sessionDelete_req_V_3_full_n & sessionDelete_req_V_1_full_n);

assign io_acc_block_signal_op8 = (reverseLupInsertFifo_8_empty_n & reverseLupInsertFifo_7_empty_n & reverseLupInsertFifo_6_empty_n & reverseLupInsertFifo_4_empty_n);

assign sLookup2portTable_re_1_din = reverseLookupTable_m_q0;

assign sLookup2txEng_rev_rs_1_din = {{{{reverseLookupTable_t_q0}, {reverseLookupTable_m_q0}}, {reverseLookupTable_t_1_q0}}, {myIpAddress_V}};

assign sessionDelete_req_V_1_din = reverseLookupTable_t_1_q0;

assign sessionDelete_req_V_3_din = reverseLookupTable_t_q0;

assign sessionDelete_req_V_4_din = 1'd1;

assign sessionDelete_req_V_5_din = 1'd0;

assign sessionDelete_req_V_6_din = reverseLookupTable_m_q0;

assign sessionDelete_req_V_s_din = tmp_V_reg_379_pp0_iter2_reg;

assign tmp_136_nbreadreq_fu_118_p3 = stateTable2sLookup_r_1_empty_n;

assign tmp_137_nbreadreq_fu_132_p3 = txEng2sLookup_rev_re_1_empty_n;

assign tmp_nbreadreq_fu_92_p6 = (reverseLupInsertFifo_8_empty_n & reverseLupInsertFifo_7_empty_n & reverseLupInsertFifo_6_empty_n & reverseLupInsertFifo_4_empty_n);

assign tupleValid_address1 = tupleValid_addr_1_reg_391;

assign zext_ln544_15_fu_318_p1 = stateTable2sLookup_r_1_dout;

assign zext_ln544_16_fu_327_p1 = txEng2sLookup_rev_re_1_dout;

assign zext_ln544_fu_323_p1 = tmp_key_V_reg_355;

always @ (posedge ap_clk) begin
    zext_ln544_15_reg_384[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln544_reg_397[63:16] <= 48'b000000000000000000000000000000000000000000000000;
end

endmodule //reverseLookupTableIn
