// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// PROGRAM		"Quartus Prime"
// VERSION		"Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"
// CREATED		"Sat Apr 11 20:09:04 2020"

module sqrt(
	clk,
	rst_n,
	go,
	a,
	sq_root
);


input wire	clk;
input wire	rst_n;
input wire	go;
input wire	[7:0] a;
output wire	[7:0] sq_root;

wire	SYNTHESIZED_WIRE_0;
wire	SYNTHESIZED_WIRE_1;
wire	SYNTHESIZED_WIRE_2;
wire	SYNTHESIZED_WIRE_3;
wire	SYNTHESIZED_WIRE_4;





controlunit	b2v_inst(
	.clk(clk),
	.rst_n(rst_n),
	.lseq_flag(SYNTHESIZED_WIRE_0),
	.go(go),
	.a_ld(SYNTHESIZED_WIRE_1),
	.sq_ld(SYNTHESIZED_WIRE_2),
	.del_ld(SYNTHESIZED_WIRE_3),
	.root_ld(SYNTHESIZED_WIRE_4));
	defparam	b2v_inst.S0 = 2'b00;
	defparam	b2v_inst.S1 = 2'b01;
	defparam	b2v_inst.S2 = 2'b11;
	defparam	b2v_inst.S3 = 2'b10;


datapath	b2v_inst1(
	.clk(clk),
	.rst_n(rst_n),
	.a_ld(SYNTHESIZED_WIRE_1),
	.sq_ld(SYNTHESIZED_WIRE_2),
	.del_ld(SYNTHESIZED_WIRE_3),
	.root_ld(SYNTHESIZED_WIRE_4),
	.a(a),
	.lseq_flag(SYNTHESIZED_WIRE_0),
	.sq_root(sq_root));


endmodule
