

================================================================
== Vivado HLS Report for 'inference_softmax_1_10_s'
================================================================
* Date:           Sat Jun 04 19:36:59 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        convnet_cpp
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   14|   14|   14|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_softmax_label7  |   12|   12|         4|          1|          1|    10|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     148|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      0|      66|      72|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      45|
|Register         |        -|      -|      99|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     165|     266|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+-------+----+----+
    |              Instance              |            Module            | BRAM_18K| DSP48E| FF | LUT|
    +------------------------------------+------------------------------+---------+-------+----+----+
    |inference_fcmp_32ns_32ns_1_1_U1930  |inference_fcmp_32ns_32ns_1_1  |        0|      0|  66|  72|
    +------------------------------------+------------------------------+---------+-------+----+----+
    |Total                               |                              |        0|      0|  66|  72|
    +------------------------------------+------------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_179_p2  |     +    |      0|  0|   4|           4|           1|
    |j_1_fu_227_p2                  |     +    |      0|  0|   4|           4|           1|
    |tmp_4_fu_362_p2                |     +    |      0|  0|   4|           4|           4|
    |j_mid2_fu_191_p3               |  Select  |      0|  0|   4|           1|           1|
    |max_val_fu_264_p3              |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp1_fu_238_p3             |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp3_fu_251_p3             |  Select  |      0|  0|  32|           1|          32|
    |ap_sig_bdd_153                 |    and   |      0|  0|   1|           1|           1|
    |tmp_8_fu_350_p2                |    and   |      0|  0|   1|           1|           1|
    |tmp_s_fu_356_p2                |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten_fu_173_p2     |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_185_p2             |   icmp   |      0|  0|   2|           4|           4|
    |notlhs6_fu_332_p2              |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_314_p2               |   icmp   |      0|  0|   3|           8|           2|
    |notrhs7_fu_338_p2              |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_320_p2               |   icmp   |      0|  0|   8|          23|           1|
    |sel_tmp2_fu_246_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_259_p2             |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp_fu_233_p2              |   icmp   |      0|  0|   1|           2|           1|
    |i_mid2_fu_199_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_6_fu_326_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_7_fu_344_p2                |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 148|          98|         128|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it3         |   1|          2|    1|          2|
    |ap_sig_ioackin_argmax_TREADY  |   1|          2|    1|          2|
    |i_phi_fu_146_p4               |   1|          2|    1|          2|
    |i_reg_142                     |   1|          2|    1|          2|
    |indvar_flatten_reg_131        |   4|          2|    4|          8|
    |j_reg_153                     |   4|          2|    4|          8|
    |max_val_1_fu_72               |  32|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  45|         18|   45|         92|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_reg_ioackin_argmax_TREADY         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                |   1|   0|    1|          0|
    |ap_reg_ppstg_i_mid2_reg_396_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_j_mid2_reg_391_pp0_it1  |   4|   0|    4|          0|
    |exitcond_flatten_reg_382             |   1|   0|    1|          0|
    |i_mid2_reg_396                       |   1|   0|    1|          0|
    |i_reg_142                            |   1|   0|    1|          0|
    |indvar_flatten_reg_131               |   4|   0|    4|          0|
    |j_mid2_reg_391                       |   4|   0|    4|          0|
    |j_reg_153                            |   4|   0|    4|          0|
    |max_val_1_fu_72                      |  32|   0|   32|          0|
    |max_val_reg_434                      |  32|   0|   32|          0|
    |tmp_2_reg_402                        |   2|   0|    2|          0|
    |tmp_4_reg_445                        |   4|   0|    4|          0|
    |tmp_s_reg_441                        |   1|   0|    1|          0|
    |exitcond_flatten_reg_382             |   0|   1|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  99|   1|  100|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------------+-----+-----+------------+--------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | inference_softmax<1, 10> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | inference_softmax<1, 10> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | inference_softmax<1, 10> | return value |
|ap_done         | out |    1| ap_ctrl_hs | inference_softmax<1, 10> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | inference_softmax<1, 10> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | inference_softmax<1, 10> | return value |
|A_0_0_address0  | out |    2|  ap_memory |           A_0_0          |     array    |
|A_0_0_ce0       | out |    1|  ap_memory |           A_0_0          |     array    |
|A_0_0_q0        |  in |   32|  ap_memory |           A_0_0          |     array    |
|A_1_0_address0  | out |    2|  ap_memory |           A_1_0          |     array    |
|A_1_0_ce0       | out |    1|  ap_memory |           A_1_0          |     array    |
|A_1_0_q0        |  in |   32|  ap_memory |           A_1_0          |     array    |
|A_2_0_address0  | out |    1|  ap_memory |           A_2_0          |     array    |
|A_2_0_ce0       | out |    1|  ap_memory |           A_2_0          |     array    |
|A_2_0_q0        |  in |   32|  ap_memory |           A_2_0          |     array    |
|A_3_0_address0  | out |    1|  ap_memory |           A_3_0          |     array    |
|A_3_0_ce0       | out |    1|  ap_memory |           A_3_0          |     array    |
|A_3_0_q0        |  in |   32|  ap_memory |           A_3_0          |     array    |
|argmax_TDATA    | out |   32|    axis    |          argmax          |    pointer   |
|argmax_TVALID   | out |    1|    axis    |          argmax          |    pointer   |
|argmax_TREADY   |  in |    1|    axis    |          argmax          |    pointer   |
+----------------+-----+-----+------------+--------------------------+--------------+

