Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Sep 03 03:59:21 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt spin_clock_impl_1.tws spin_clock_impl_1_syn.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock my_pll/lscc_pll_inst/osc_clk
        2.2  Clock sys_clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]
create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "my_pll/lscc_pll_inst/osc_clk"
=======================
create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
   Clock my_pll/lscc_pll_inst/osc_clk   |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From my_pll/lscc_pll_inst/osc_clk      |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
   Clock my_pll/lscc_pll_inst/osc_clk   |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From sys_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "sys_clk"
=======================
create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock sys_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From sys_clk                           |             Target |          30.303 ns |         33.000 MHz 
                                        | Actual (all paths) |          49.078 ns |         20.376 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock sys_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From my_pll/lscc_pll_inst/osc_clk      |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 95.6063%

3.1.2  Timing Errors
---------------------
Timing Errors: 592 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 9557.355 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {my_pll/lscc_pll_ins                                                                                                    
t/osc_clk} -period 20.8333333333333 [ge                                                                                                    
t_nets osc_clk]                         |    -----    |    -----    |   ---- |   20.830 ns |  48.008 MHz |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {sys_clk}                                                                                                     
-source [get_pins {my_pll/lscc_pll_inst                                                                                                    
/u_PLL_B/REFERENCECLK}] -multiply_by 11                                                                                                    
 -divide_by 16 [get_pins {my_pll/lscc_p                                                                                                    
ll_inst/u_PLL_B/OUTCORE }]              |   30.303 ns |  -18.775 ns |   14   |   49.079 ns |  20.375 MHz |      1833      |       592      
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tlc0/data_Z[238].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[234].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[233].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[228].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[227].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[225].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[224].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[217].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[216].ff_inst/D               |  -18.776 ns 
tlc0/data_Z[212].ff_inst/D               |  -18.776 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         592 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {my_pll/lscc_pll_ins                                                                                                    
t/osc_clk} -period 20.8333333333333 [ge                                                                                                    
t_nets osc_clk]                         |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {sys_clk}                                                                                                     
-source [get_pins {my_pll/lscc_pll_inst                                                                                                    
/u_PLL_B/REFERENCECLK}] -multiply_by 11                                                                                                    
 -divide_by 16 [get_pins {my_pll/lscc_p                                                                                                    
ll_inst/u_PLL_B/OUTCORE }]              |    0.000 ns |    1.565 ns |    1   |        ---- |        ---- |      1833      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[13].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[9].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[2].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[8].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[15].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[14].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[10].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[4].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[11].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3              
                                         |    1.565 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 3 Start Points         |           Type           
-------------------------------------------------------------------
busy_o_pi_Z.ff_inst/Q                   |          No required time
tlc0/lat.ff_inst/Q                      |          No required time
tlc0/sout_e_0.ff_inst/Q                 |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         3
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[13].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[9].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[2].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[8].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[15].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[14].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[10].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[4].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[11].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/WDATA14                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       241
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
smi_data_i_pi[7]                        |                     input
smi_data_i_pi[6]                        |                     input
smi_data_i_pi[5]                        |                     input
smi_data_i_pi[4]                        |                     input
smi_data_i_pi[3]                        |                     input
smi_data_i_pi[2]                        |                     input
smi_data_i_pi[1]                        |                     input
smi_data_i_pi[0]                        |                     input
global_rst                              |                     input
frame_opto_i                            |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        20
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
1833 endpoints scored, 592 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : EBR_B
MPW Pin          : RCLK
MPW Period       : 1.34 ns
Clock Period     : 30.303 ns
Period margin    : 28.963 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[447].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNIC6M5611_cZ[3]/A->tlc0/fifo_counter_RNIC6M5611_cZ[3]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNIC6M5611[3]                           NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[447]/B->tlc0/data_RNO_1_cZ[447]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[447]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[447]/B->tlc0/data_RNO[447]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[447]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[446].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/bank_counter_RNI1M58B11_1_cZ[1]/A->tlc0/bank_counter_RNI1M58B11_1_cZ[1]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/bank_counter_RNI1M58B11_1[1]                         NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[446]/B->tlc0/data_RNO_1_cZ[446]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[446]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[446]/B->tlc0/data_RNO[446]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[446]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[445].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_0_cZ[2]/A->tlc0/fifo_counter_RNI1M58B11_0_cZ[2]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11_0[2]                         NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[445]/B->tlc0/data_RNO_1_cZ[445]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[445]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[445]/B->tlc0/data_RNO[445]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[445]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[444].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_cZ[6]/A->tlc0/fifo_counter_RNI1M58B11_cZ[6]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11[6]                           NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[444]/B->tlc0/data_RNO_1_cZ[444]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[444]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[444]/B->tlc0/data_RNO[444]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[444]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[443].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/bank_counter_RNI1M58B11_0_cZ[1]/A->tlc0/bank_counter_RNI1M58B11_0_cZ[1]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/bank_counter_RNI1M58B11_0[1]                         NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[443]/B->tlc0/data_RNO_1_cZ[443]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[443]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[443]/B->tlc0/data_RNO[443]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[443]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[442].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_1_cZ[2]/A->tlc0/fifo_counter_RNI1M58B11_1_cZ[2]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11_1[2]                         NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[442]/B->tlc0/data_RNO_1_cZ[442]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[442]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[442]/B->tlc0/data_RNO[442]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[442]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[441].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_cZ[3]/A->tlc0/fifo_counter_RNI1M58B11_cZ[3]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11[3]                           NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[441]/B->tlc0/data_RNO_1_cZ[441]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[441]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[441]/B->tlc0/data_RNO[441]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[441]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[440].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_cZ[1]/A->tlc0/fifo_counter_RNI1M58B11_cZ[1]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11[1]                           NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[440]/B->tlc0/data_RNO_1_cZ[440]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[440]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[440]/B->tlc0/data_RNO[440]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[440]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[439].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_2_cZ[7]/A->tlc0/fifo_counter_RNI1M58B11_2_cZ[7]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11_2[7]                         NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[439]/B->tlc0/data_RNO_1_cZ[439]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[439]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[439]/B->tlc0/data_RNO[439]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[439]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
Path End         : tlc0/data_Z[438].ff_inst/D
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 14
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 30.303 ns 
Path Slack       : -18.775 ns  (Failed)

  Destination Clock Arrival Time (sys_clk:R#2)    30.303
+ Generated Clock Source Latency                   2.225
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
- Setup Time                                       0.199
----------------------------------------------   -------
End-of-path required time( ns )                   57.229

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                           48.880
-----------------------------------------   ------
End-of-path arrival time( ns )              76.005

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  ------  ------------  ------  
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RCLK->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RDATA6
                                          EBR_B           RCLK_TO_RDATA_DELAY   1.179        28.304  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/act_out_w_13[3]
                                                          NET DELAY             2.075        30.379  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIKC891/Z
                                          LUT4            B_TO_Z_DELAY          0.477        30.856  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/rd_data_o_3_ns_1[3]
                                                          NET DELAY             2.075        32.931  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/D->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[12].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0_RNIN5F12/Z
                                          LUT4            D_TO_Z_DELAY          0.477        33.408  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/u_mem0_RNIN5F12
                                                          NET DELAY             2.075        35.483  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        35.960  6       
NON_MIX.genblk2._nreg.rd_addr_0_r_RNISV644[10]
                                                          NET DELAY             2.075        38.035  1       
color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/B->color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.genblk2._nreg.rd_addr_0_r_RNINT0K8[9]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        38.512  89      
tlc_data[3]                                               NET DELAY             4.150        42.662  1       
tlc0/cvt_color_2_10_0_.m177/D->tlc0/cvt_color_2_10_0_.m177/Z
                                          LUT4            D_TO_Z_DELAY          0.477        43.139  1       
tlc0/m177                                                 NET DELAY             2.075        45.214  1       
tlc0/cvt_color_2_10_0_.m184_ns_1/A->tlc0/cvt_color_2_10_0_.m184_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        45.691  1       
tlc0/m184_ns_1                                            NET DELAY             2.075        47.766  1       
tlc0/cvt_color_2_10_0_.m184_ns/C->tlc0/cvt_color_2_10_0_.m184_ns/Z
                                          LUT4            C_TO_Z_DELAY          0.477        48.243  1       
tlc0/m184_ns                                              NET DELAY             2.075        50.318  1       
tlc0/cvt_color_2_10_0_.m185_ns/A->tlc0/cvt_color_2_10_0_.m185_ns/Z
                                          LUT4            A_TO_Z_DELAY          0.477        50.795  1       
tlc0/m185_ns                                              NET DELAY             2.075        52.870  1       
tlc0/cvt_color_2_10_0_.m196_ns_1/A->tlc0/cvt_color_2_10_0_.m196_ns_1/Z
                                          LUT4            A_TO_Z_DELAY          0.477        53.347  1       
tlc0/m196_ns_1                                            NET DELAY             2.075        55.422  1       
tlc0/cvt_color_2_10_0_.m196_ns/B->tlc0/cvt_color_2_10_0_.m196_ns/Z
                                          LUT4            B_TO_Z_DELAY          0.477        55.899  291     
tlc0/cvt_color_2[4]                                       NET DELAY            12.450        68.349  1       
tlc0/fifo_counter_RNI1M58B11_0_cZ[3]/A->tlc0/fifo_counter_RNI1M58B11_0_cZ[3]/Z
                                          LUT4            A_TO_Z_DELAY          0.477        68.826  2       
tlc0/fifo_counter_RNI1M58B11_0[3]                         NET DELAY             2.075        70.901  1       
tlc0/data_RNO_1_cZ[438]/B->tlc0/data_RNO_1_cZ[438]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        71.378  1       
tlc0/data_RNO_1[438]                                      NET DELAY             2.075        73.453  1       
tlc0/data_RNO[438]/B->tlc0/data_RNO[438]/Z
                                          LUT4            B_TO_Z_DELAY          0.477        73.930  1       
tlc0/data_11[438]                                         NET DELAY             2.075        76.005  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {my_pll/lscc_pll_inst/osc_clk} -period 20.8333333333333 [get_nets osc_clk]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {sys_clk} -source [get_pins {my_pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 11 -divide_by 16 [get_pins {my_pll/lscc_pll_inst/u_PLL_B/OUTCORE }] 
----------------------------------------------------------------------
1833 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR0
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  24      
color_fifo/lscc_fifo_dc_inst/N_4033                       NET DELAY      0.280        28.796  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[1].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR1
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[1].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[1].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  22      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_1
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[2].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR2
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[2].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[2].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  25      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_2
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR3
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[3].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  22      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_3
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[4].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR4
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[4].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[4].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  24      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_4
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[5].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR5
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[5].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[5].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  22      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_5
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[6].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR6
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[6].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[6].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  25      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_6
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR7
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/rd_encode_sync.rd_grey_sync_r_esr[7].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  22      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_7
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r[8].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[1].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR8
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r[8].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r[8].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  25      
color_fifo/lscc_fifo_dc_inst/un1_bin_val_3_8
                                                          NET DELAY      0.280        28.796  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q
Path End         : color_fifo/lscc_fifo_dc_inst/EBR.u_fifo_mem0/NON_MIX.ADDR_ROUTE[7].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst/RADDR0
Source Clock     : sys_clk
Destination Clock: sys_clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

  Destination Clock Arrival Time (sys_clk:R#1)     0.000
+ Generated Clock Source Latency                   2.225
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                    24.900
+ Hold Time                                       -0.106
----------------------------------------------   -------
End-of-path required time( ns )                   27.231

  Source Clock Arrival Time (sys_clk:R#1)    0.000
+ Generated Clock Source Latency             2.225
+ Source Clock Path Delay                   24.900
+ Data Path Delay                            1.671
-----------------------------------------   ------
End-of-path arrival time( ns )              28.796

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/CK->color_fifo/lscc_fifo_dc_inst/sync_rd_controller.rd_addr_r_esr[0].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        28.516  24      
color_fifo/lscc_fifo_dc_inst/N_4033                       NET DELAY      0.280        28.796  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
u_PLL_B/OUTCORE                           PLL_B           CLOCK LATENCY   2.225         2.225  846     
sys_clk                                                   NET DELAY      24.900        27.125  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

