/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  reg [9:0] _01_;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [21:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 15'h0000;
    else _00_ <= in_data[24:10];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _01_ <= 10'h000;
    else _01_ <= celloutsig_0_10z;
  assign celloutsig_1_17z = celloutsig_1_16z[7:1] / { 1'h1, celloutsig_1_12z[7:2] };
  assign celloutsig_1_18z = { celloutsig_1_7z[10:8], celloutsig_1_17z, celloutsig_1_15z } / { 1'h1, celloutsig_1_14z, celloutsig_1_15z, 1'h0, celloutsig_1_17z };
  assign celloutsig_0_6z = _00_[12:0] / { 1'h1, _00_[8:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_3z } / { 1'h1, in_data[77:69] };
  assign celloutsig_0_18z = { celloutsig_0_6z[10:7], celloutsig_0_3z, celloutsig_0_3z } / { 1'h1, celloutsig_0_15z[17:13] };
  assign celloutsig_0_21z = celloutsig_0_6z[7:1] / { 1'h1, _01_[6:3], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[177:173] / { 1'h1, in_data[151:148] };
  assign celloutsig_0_5z = _00_[6:4] == { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_13z = { in_data[8:2], celloutsig_0_7z } == in_data[77:54];
  assign celloutsig_0_2z = in_data[50:48] === in_data[37:35];
  assign celloutsig_0_3z = in_data[47:45] === { _00_[2:1], celloutsig_0_1z };
  assign celloutsig_0_25z = celloutsig_0_21z[6:2] === { celloutsig_0_7z[14:11], celloutsig_0_5z };
  assign celloutsig_0_4z = { in_data[6:5], celloutsig_0_2z } > in_data[68:66];
  assign celloutsig_1_13z = ! celloutsig_1_11z[8:6];
  assign celloutsig_0_8z = ! { celloutsig_0_6z[11:9], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_4z = ! { celloutsig_1_3z[9:8], celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_2z[5:0], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_4z } || celloutsig_1_1z[18:5];
  assign celloutsig_1_15z = { celloutsig_1_0z[3:1], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z } || in_data[145:128];
  assign celloutsig_1_12z = { celloutsig_1_0z[4], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_4z } % { 1'h1, celloutsig_1_1z[14:4] };
  assign celloutsig_0_24z = celloutsig_0_9z * { _01_[3:2], celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_1_2z = in_data[167:161] * { in_data[109:108], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_17z[4:1], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_9z } >> celloutsig_1_17z;
  assign celloutsig_0_15z = { _00_[4:1], celloutsig_0_2z, celloutsig_0_7z } >> { in_data[91:83], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_3z = in_data[166:157] << in_data[189:180];
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z } >> { celloutsig_1_1z[4:0], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_7z = { _00_[5], _00_, celloutsig_0_4z } >> { in_data[66:54], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_9z = { _00_[11:5], celloutsig_0_8z, celloutsig_0_2z } >> celloutsig_0_6z[10:2];
  assign celloutsig_1_11z = { celloutsig_1_1z[9:8], 1'h0, celloutsig_1_6z, celloutsig_1_0z } - { celloutsig_1_7z[5:0], celloutsig_1_8z, 1'h0, celloutsig_1_9z };
  assign celloutsig_1_16z = { celloutsig_1_1z[8:6], celloutsig_1_0z } - celloutsig_1_12z[8:1];
  assign celloutsig_1_1z = in_data[126:108] - { in_data[175:167], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = ~((celloutsig_1_3z[6] & celloutsig_1_6z) | celloutsig_1_4z);
  assign celloutsig_1_14z = ~((celloutsig_1_13z & celloutsig_1_3z[9]) | celloutsig_1_4z);
  assign celloutsig_0_1z = ~((_00_[5] & _00_[11]) | _00_[8]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z[9] & celloutsig_1_0z[1]) | (celloutsig_1_4z & celloutsig_1_1z[15]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z[4] & in_data[170]) | (celloutsig_1_1z[3] & celloutsig_1_4z));
  assign { out_data[138:128], out_data[102:96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
