# ğŸ”§ Electronics Engineer & Hardware Enthusiast

<div align="center">
  
  ![Typing SVG](https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=28&pause=1000&color=FF6B35&center=true&vCenter=true&width=800&lines=âš¡+Digital+%26+Analog+Electronics+âš¡;ğŸ”Œ+Verilog+%7C+ESP32+%7C+Arduino+ğŸ”Œ;ğŸ› ï¸+Building+Hardware+Solutions+ğŸ› ï¸)
  
[![Profile Views](https://komarev.com/ghpvc/?username=kishankulal987&color=ff6b35&style=flat-square)](https://github.com/kishankulal987)
[![GitHub followers](https://img.shields.io/github/followers/kishankulal987?style=flat-square&color=ff6b35)](https://github.com/kishankulal987)

  
</div>

---

## ğŸ‘‹ About Me

I'm an aspiring **Electronics & Communication Engineer** passionate about building intelligent, real-world solutions using **digital circuits**, **embedded systems**, and **analog hardware**. I enjoy learning by doing â€” exploring Verilog, ESP32, and Arduino platforms through hands-on mini-projects.

```verilog
always @(posedge curiosity) begin
    if (problem_detected) 
        solution <= design_circuit();
    else
        solution <= optimize_existing();
end
```

- ğŸ”­ **Currently Working On:** RTL mini-projects & IoT prototypes with ESP32  
- ğŸŒ± **Learning:** SystemVerilog, Embedded Networking, Analog Layout  
- ğŸ¯ **Interests:** RTL Design â€¢ Sensor Interfaces â€¢ IoT & Automation  

---

## ğŸ› ï¸ Tech Stack

### ğŸ”Œ Platforms
![ESP32](https://img.shields.io/badge/ESP32-black?style=for-the-badge&logo=espressif&logoColor=white)
![Arduino](https://img.shields.io/badge/Arduino-00979D?style=for-the-badge&logo=arduino&logoColor=white)
![FPGA](https://img.shields.io/badge/FPGA-FF6B35?style=for-the-badge&logo=xilinx&logoColor=white)

### ğŸ§  Skills
![Verilog](https://img.shields.io/badge/Verilog-4B0082?style=for-the-badge)
![Digital Logic](https://img.shields.io/badge/Digital_Design-ffb400?style=for-the-badge)
![C++](https://img.shields.io/badge/C++-00599C?style=for-the-badge&logo=cplusplus&logoColor=white)
![Embedded C](https://img.shields.io/badge/Embedded_C-008000?style=for-the-badge)
![KiCad](https://img.shields.io/badge/KiCad-314CB0?style=for-the-badge&logo=kicad&logoColor=white)

### ğŸ§° Tools
![Vivado](https://img.shields.io/badge/Vivado-E01F27?style=for-the-badge&logo=xilinx&logoColor=white)
![Icarus Verilog](https://img.shields.io/badge/Icarus_Verilog-darkblue?style=for-the-badge)
![Arduino IDE](https://img.shields.io/badge/Arduino_IDE-00979D?style=for-the-badge&logo=arduino&logoColor=white)
![ModelSim](https://img.shields.io/badge/ModelSim-blue?style=for-the-badge)

---

## ğŸš€ Featured Mini Projects

| Project | Description | Tech |
|--------|-------------|------|
| **ğŸ”¢ BCD Adder using NOR Gates** | Implemented a combinational BCD adder with only NOR gates in Verilog, including a modular testbench using virtual functions and interface | Verilog, SystemVerilog |
| **ğŸ” Gray Code Converter** | Converts Gray code to binary using structural modeling and self-checking testbench | Verilog |
| **â±ï¸ Pulse Width Detector** | Detects input pulses longer than a specified threshold using a clock counter logic | Verilog |
| **ğŸŒ¡ï¸ Sensor Logger (WIP)** | ESP32-based DHT sensor logger to display and transmit temperature/humidity over WiFi | ESP32, C++ |
| **ğŸ® Switch-Controlled Lamp Circuit** | Logic-level control of lamp with all gates replaced by NAND only | Digital Logic |

---

## ğŸ“Š GitHub Stats

## ğŸ“Š GitHub Stats

<div align="center">

![Kishan's GitHub Stats](https://github-readme-stats.vercel.app/api?username=kishankulal987&show_icons=true&theme=radical&count_private=true)
![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=kishankulal987&layout=compact&theme=radical)
<br>
[![GitHub Streak](https://github-readme-streak-stats.herokuapp.com?user=kishankulal987&theme=radical&date_format=M%20j%5B%2C%20Y%5D)](https://git.io/streak-stats)
<br>
[![trophy](https://github-profile-trophy.vercel.app/?username=kishankulal987&theme=radical&margin-w=10&margin-h=10)](https://github.com/ryo-ma/github-profile-trophy)

</div>

---

## ğŸŒ± Currently Exploring

- ğŸ” SystemVerilog for testbenches and reusable RTL
- ğŸ“¡ ESP32 WiFi + sensor communication
- âš¡ Analog layout & signal integrity basics
- ğŸ§  100 Days of RTL Design Challenge (self-paced)

---

## ğŸ¤ Let's Connect!

<div align="center">

[![LinkedIn](https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white)](https://linkedin.com/in/kishankulal987)
[![Email](https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white)](mailto:kishankulal987@gmail.com)

</div>


---

<div align="center">

_"The best way to learn is to build. The best way to grow is to share."_  
â­ If you liked any of my work, feel free to star the repo or drop a message!  
Let's keep building and learning â€” one project at a time. ğŸ”§

</div>
