$date
	Sun Oct 23 03:44:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#302822
b100 &
b100 %
1$
b100 !
1"
#302823
0"
#302826
b10 &
b10 %
#302830
b1 &
1#
b1 %
#302834
b0 &
b0 %
0#
0$
#1292279
b110 !
1"
#1292282
b110 &
b110 %
1$
#1292283
0"
#1292286
b11 &
b11 %
#1292290
b1010 &
b1010 %
#1292294
b101 &
b101 %
#1292298
b10000 &
b10000 %
#1292302
b1000 &
b1000 %
#1292306
b100 &
b100 %
#1292310
b10 &
b10 %
#1292314
b1 &
b1 %
1#
#1292318
b0 &
0#
b0 %
0$
#2253325
b11101 !
1"
#2253326
b11101 &
b11101 %
1$
#2253327
0"
#2253330
b1011000 &
b1011000 %
#2253334
b101100 &
b101100 %
#2253338
b10110 &
b10110 %
#2253342
b1011 &
b1011 %
#2253346
b100010 &
b100010 %
#2253350
b10001 &
b10001 %
#2253354
b110100 &
b110100 %
#2253358
b11010 &
b11010 %
#2253362
b1101 &
b1101 %
#2253366
b101000 &
b101000 %
#2253370
b10100 &
b10100 %
#2253374
b1010 &
b1010 %
#2253378
b101 &
b101 %
#2253382
b10000 &
b10000 %
#2253386
b1000 &
b1000 %
#2253390
b100 &
b100 %
#2253394
b10 &
b10 %
#2253398
b1 &
1#
b1 %
#2253402
b0 &
b0 %
0#
0$
#4500012
