
---------- Begin Simulation Statistics ----------
host_inst_rate                                 205081                       # Simulator instruction rate (inst/s)
host_mem_usage                                 398384                       # Number of bytes of host memory used
host_seconds                                    97.52                       # Real time elapsed on the host
host_tick_rate                              557771894                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.054396                       # Number of seconds simulated
sim_ticks                                 54395502500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7240822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 55234.955943                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 52111.193629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6175850                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    58823681500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.147079                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1064972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            471160                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  30944200000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082009                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593811                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 71036.378802                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 67047.533240                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                835933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   29048622238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.328492                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              408926                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           160522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16654875447                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52090.933852                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.626449                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           86821                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4522586968                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8485681                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 59618.985668                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 56516.537282                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7011783                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     87872303738                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.173692                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1473898                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             631682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  47599075447                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997401                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.338867                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8485681                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 59618.985668                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 56516.537282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7011783                       # number of overall hits
system.cpu.dcache.overall_miss_latency    87872303738                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.173692                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1473898                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            631682                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  47599075447                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592799                       # number of replacements
system.cpu.dcache.sampled_refs                 593823                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.338867                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7497876                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501357318000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13064934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 64466.715976                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 62809.220986                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13064258                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       43579500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  676                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     39507000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 38083.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20704.053883                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       228500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13064934                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 64466.715976                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 62809.220986                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13064258                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        43579500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   676                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     39507000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.710082                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            363.562163                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13064934                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 64466.715976                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 62809.220986                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13064258                       # number of overall hits
system.cpu.icache.overall_miss_latency       43579500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  676                       # number of overall misses
system.cpu.icache.overall_mshr_hits                45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     39507000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                363.562163                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13064258                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           552518175000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 78318.602439                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     20138297201                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                257133                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       78736.802724                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  63239.302292                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         240279                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            27885741000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.595791                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       354164                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3642                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       22166577000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.589660                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  350519                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    66015.275036                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 50290.754099                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16397732212                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12491871283                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.804211                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594454                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        78736.532787                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   63239.033749                       # average overall mshr miss latency
system.l2.demand_hits                          240279                       # number of demand (read+write) hits
system.l2.demand_miss_latency             27886511500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.595799                       # miss rate for demand accesses
system.l2.demand_misses                        354175                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       3642                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        22167178500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.589667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   350530                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.373328                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.308480                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6116.611391                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5054.141854                       # Average occupied blocks per context
system.l2.overall_accesses                     594454                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       78736.532787                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  69619.963205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         240279                       # number of overall hits
system.l2.overall_miss_latency            27886511500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.595799                       # miss rate for overall accesses
system.l2.overall_misses                       354175                       # number of overall misses
system.l2.overall_mshr_hits                      3642                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       42305475701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.022220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  607663                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.933552                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        240047                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        22084                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       286966                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           257133                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         7749                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         591270                       # number of replacements
system.l2.sampled_refs                         607654                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11170.753246                       # Cycle average of tags in use
system.l2.total_refs                           488682                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   553648825000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 86684499                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         110201                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       153714                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14266                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       197611                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         210278                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              6                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       707604                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17952619                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.559239                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.796728                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15889884     88.51%     88.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       271228      1.51%     90.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       259111      1.44%     91.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       277126      1.54%     93.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       223510      1.24%     94.25% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       143268      0.80%     95.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       118460      0.66%     95.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        62428      0.35%     96.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       707604      3.94%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17952619                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14263                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8662572                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.210649                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.210649                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      7763284                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12656                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30438836                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6044035                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4083118                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1408137                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        62181                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6839787                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6808603                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31184                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6186163                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6155002                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31161                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        653624                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            653601                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            210278                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3044803                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7225902                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       312784                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30713035                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        809439                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009512                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3044803                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       110207                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.389321                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19360756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.586355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.112074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       15179667     78.40%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          56007      0.29%     78.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         107924      0.56%     79.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          79054      0.41%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         143297      0.74%     80.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          78808      0.41%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         156352      0.81%     81.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         178498      0.92%     82.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3381149     17.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19360756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2745749                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158765                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               42245                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.637016                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6952064                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           653624                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6562608                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11490879                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.845959                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5551699                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.519796                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11524719                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        19166                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4618643                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7482284                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2768198                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       850622                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18782958                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6298440                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1882592                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14082188                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        42570                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         3227                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1408137                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       102391                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2546440                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1982                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2291                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3884312                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       295618                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2291                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8764                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10402                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.452356                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.452356                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       855493      5.36%      5.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8180      0.05%      5.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.41% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4544089     28.46%     33.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.87% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3214025     20.13%     54.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6663763     41.74%     95.75% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       679232      4.25%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15964782                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       183199                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.011475                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           14      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1396      0.76%      0.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.77% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        79190     43.23%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     44.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       100858     55.05%     99.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1741      0.95%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19360756                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.824595                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.482907                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12814470     66.19%     66.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2306024     11.91%     78.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1795944      9.28%     87.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1149282      5.94%     93.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       591116      3.05%     96.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       267301      1.38%     97.74% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       222584      1.15%     98.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       129729      0.67%     99.56% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        84306      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19360756                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.722176                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18740713                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15964782                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8740174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1329633                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7680323                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3044815                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3044803                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       364451                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       104020                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7482284                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       850622                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               22106505                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      6661328                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       105658                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6577781                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1028395                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        24246                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42573171                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27230750                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25692914                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3586523                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1408137                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1126986                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16499440                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2961182                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 44255                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
