strict digraph "" {
	node [label="\N"];
	"Leaf_55:AL"	 [def_var="['waddr']",
		label="Leaf_55:AL"];
	"57:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8f18157b90>",
		fillcolor=turquoise,
		label="57:BL
waddr <= { LUT_ADDR_WIDTH{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8f18157410>]",
		style=filled,
		typ=Block];
	"57:BL" -> "Leaf_55:AL"	 [cond="[]",
		lineno=None];
	"59:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8f18157d90>",
		fillcolor=turquoise,
		label="59:BL
waddr <= waddr + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8f18157bd0>]",
		style=filled,
		typ=Block];
	"59:BL" -> "Leaf_55:AL"	 [cond="[]",
		lineno=None];
	"56:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8f18157dd0>",
		fillcolor=turquoise,
		label="56:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"57:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8f18157e50>",
		fillcolor=springgreen,
		label="57:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"56:BL" -> "57:IF"	 [cond="[]",
		lineno=None];
	"57:IF" -> "57:BL"	 [cond="['rst_n']",
		label="(~rst_n)",
		lineno=57];
	"59:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8f18157ed0>",
		fillcolor=springgreen,
		label="59:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"57:IF" -> "59:IF"	 [cond="['rst_n']",
		label="!((~rst_n))",
		lineno=57];
	"59:IF" -> "59:BL"	 [cond="['valid']",
		label=valid,
		lineno=59];
	"55:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f8f18169050>",
		clk_sens=True,
		fillcolor=gold,
		label="55:AL",
		sens="['clk', 'rst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_n', 'valid', 'waddr']"];
	"55:AL" -> "56:BL"	 [cond="[]",
		lineno=None];
}
