Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 11 04:57:41 2019
| Host         : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.820        0.000                      0                  582        0.254        0.000                      0                  582        4.500        0.000                       0                   300  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.820        0.000                      0                  582        0.254        0.000                      0                  582        4.500        0.000                       0                   300  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 unrol_2/data_tmp_reg[95]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.151ns  (logic 1.232ns (39.095%)  route 1.919ns (60.905%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns = ( 10.333 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.730    10.333    unrol_2/clk_IBUF_BUFG
    SLICE_X82Y94         FDRE                                         r  unrol_2/data_tmp_reg[95]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.422    10.755 r  unrol_2/data_tmp_reg[95]/Q
                         net (fo=1, routed)           1.049    11.804    unrol_2/data_tmp_reg_n_0_[95]
    SLICE_X81Y96         LUT6 (Prop_lut6_I0_O)        0.299    12.103 r  unrol_2/val[7]_i_6/O
                         net (fo=1, routed)           0.000    12.103    unrol_2/val[7]_i_6_n_0
    SLICE_X81Y96         MUXF7 (Prop_muxf7_I0_O)      0.212    12.315 r  unrol_2/val_reg[7]_i_2/O
                         net (fo=1, routed)           0.870    13.185    unrol_2/val_reg[7]_i_2_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I0_O)        0.299    13.484 r  unrol_2/val[7]_i_1/O
                         net (fo=1, routed)           0.000    13.484    unrol_2_n_0
    SLICE_X83Y95         FDRE                                         r  val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.610    15.033    clk_IBUF_BUFG
    SLICE_X83Y95         FDRE                                         r  val_reg[7]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X83Y95         FDRE (Setup_fdre_C_D)        0.032    15.304    val_reg[7]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 unroll_1/data_tmp_reg[62]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.102ns  (logic 1.237ns (39.878%)  route 1.865ns (60.122%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 10.335 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.732    10.335    unroll_1/clk_IBUF_BUFG
    SLICE_X86Y94         FDRE                                         r  unroll_1/data_tmp_reg[62]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.422    10.757 r  unroll_1/data_tmp_reg[62]/Q
                         net (fo=1, routed)           1.279    12.036    unroll_1/data_tmp_reg_n_0_[62]
    SLICE_X86Y95         LUT6 (Prop_lut6_I0_O)        0.299    12.335 r  unroll_1/val[6]_i_13/O
                         net (fo=1, routed)           0.000    12.335    unroll_1/val[6]_i_13_n_0
    SLICE_X86Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    12.552 r  unroll_1/val_reg[6]_i_5/O
                         net (fo=1, routed)           0.586    13.138    unrol_2/val_reg[6]_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I5_O)        0.299    13.437 r  unrol_2/val[6]_i_1/O
                         net (fo=1, routed)           0.000    13.437    unrol_2_n_1
    SLICE_X83Y95         FDRE                                         r  val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.610    15.033    clk_IBUF_BUFG
    SLICE_X83Y95         FDRE                                         r  val_reg[6]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X83Y95         FDRE (Setup_fdre_C_D)        0.031    15.287    val_reg[6]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -13.437    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 unrol_2/data_tmp_reg[123]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.055ns  (logic 1.164ns (38.102%)  route 1.891ns (61.898%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 10.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.724    10.327    unrol_2/clk_IBUF_BUFG
    SLICE_X80Y93         FDRE                                         r  unrol_2/data_tmp_reg[123]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.524    10.851 r  unrol_2/data_tmp_reg[123]/Q
                         net (fo=1, routed)           0.815    11.665    unrol_2/data_tmp_reg_n_0_[123]
    SLICE_X79Y93         LUT6 (Prop_lut6_I0_O)        0.124    11.789 r  unrol_2/val[3]_i_7/O
                         net (fo=1, routed)           0.000    11.789    unrol_2/val[3]_i_7_n_0
    SLICE_X79Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    12.006 r  unrol_2/val_reg[3]_i_2/O
                         net (fo=1, routed)           1.076    13.083    unrol_2/val_reg[3]_i_2_n_0
    SLICE_X83Y95         LUT6 (Prop_lut6_I0_O)        0.299    13.382 r  unrol_2/val[3]_i_1/O
                         net (fo=1, routed)           0.000    13.382    unrol_2_n_4
    SLICE_X83Y95         FDRE                                         r  val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.610    15.033    clk_IBUF_BUFG
    SLICE_X83Y95         FDRE                                         r  val_reg[3]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X83Y95         FDRE (Setup_fdre_C_D)        0.031    15.287    val_reg[3]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -13.382    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 unrol_2/data_tmp_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.038ns  (logic 1.229ns (40.454%)  route 1.809ns (59.546%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 10.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.724    10.327    unrol_2/clk_IBUF_BUFG
    SLICE_X81Y93         FDRE                                         r  unrol_2/data_tmp_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.422    10.749 r  unrol_2/data_tmp_reg[21]/Q
                         net (fo=1, routed)           0.975    11.724    unrol_2/data_tmp_reg_n_0_[21]
    SLICE_X79Y91         LUT6 (Prop_lut6_I1_O)        0.296    12.020 r  unrol_2/val[5]_i_8/O
                         net (fo=1, routed)           0.000    12.020    unrol_2/val[5]_i_8_n_0
    SLICE_X79Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    12.232 r  unrol_2/val_reg[5]_i_3/O
                         net (fo=1, routed)           0.834    13.066    unrol_2/val_reg[5]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I1_O)        0.299    13.365 r  unrol_2/val[5]_i_1/O
                         net (fo=1, routed)           0.000    13.365    unrol_2_n_2
    SLICE_X85Y92         FDRE                                         r  val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.609    15.032    clk_IBUF_BUFG
    SLICE_X85Y92         FDRE                                         r  val_reg[5]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y92         FDRE (Setup_fdre_C_D)        0.031    15.286    val_reg[5]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 unroll_1/data_tmp_reg[114]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.933ns  (logic 1.164ns (39.692%)  route 1.769ns (60.308%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 10.335 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.732    10.335    unroll_1/clk_IBUF_BUFG
    SLICE_X88Y94         FDRE                                         r  unroll_1/data_tmp_reg[114]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDRE (Prop_fdre_C_Q)         0.524    10.859 r  unroll_1/data_tmp_reg[114]/Q
                         net (fo=1, routed)           0.953    11.811    unroll_1/data_tmp_reg_n_0_[114]
    SLICE_X85Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.935 r  unroll_1/val[2]_i_11/O
                         net (fo=1, routed)           0.000    11.935    unroll_1/val[2]_i_11_n_0
    SLICE_X85Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    12.152 r  unroll_1/val_reg[2]_i_4/O
                         net (fo=1, routed)           0.816    12.968    unrol_2/val_reg[2]
    SLICE_X83Y95         LUT6 (Prop_lut6_I3_O)        0.299    13.267 r  unrol_2/val[2]_i_1/O
                         net (fo=1, routed)           0.000    13.267    unrol_2_n_5
    SLICE_X83Y95         FDRE                                         r  val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.610    15.033    clk_IBUF_BUFG
    SLICE_X83Y95         FDRE                                         r  val_reg[2]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X83Y95         FDRE (Setup_fdre_C_D)        0.029    15.285    val_reg[2]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -13.267    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 unrol_2/data_tmp_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.941ns  (logic 1.094ns (37.199%)  route 1.847ns (62.801%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 10.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.724    10.327    unrol_2/clk_IBUF_BUFG
    SLICE_X81Y93         FDRE                                         r  unrol_2/data_tmp_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y93         FDRE (Prop_fdre_C_Q)         0.459    10.786 r  unrol_2/data_tmp_reg[17]/Q
                         net (fo=1, routed)           0.817    11.603    unrol_2/data_tmp_reg_n_0_[17]
    SLICE_X81Y92         LUT6 (Prop_lut6_I1_O)        0.124    11.727 r  unrol_2/val[1]_i_8/O
                         net (fo=1, routed)           0.000    11.727    unrol_2/val[1]_i_8_n_0
    SLICE_X81Y92         MUXF7 (Prop_muxf7_I0_O)      0.212    11.939 r  unrol_2/val_reg[1]_i_3/O
                         net (fo=1, routed)           1.030    12.969    unrol_2/val_reg[1]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I1_O)        0.299    13.268 r  unrol_2/val[1]_i_1/O
                         net (fo=1, routed)           0.000    13.268    unrol_2_n_6
    SLICE_X85Y92         FDRE                                         r  val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.609    15.032    clk_IBUF_BUFG
    SLICE_X85Y92         FDRE                                         r  val_reg[1]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y92         FDRE (Setup_fdre_C_D)        0.031    15.286    val_reg[1]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 unrol_2/data_tmp_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.903ns  (logic 1.159ns (39.928%)  route 1.744ns (60.072%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns = ( 10.327 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.724    10.327    unrol_2/clk_IBUF_BUFG
    SLICE_X80Y94         FDRE                                         r  unrol_2/data_tmp_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.524    10.851 r  unrol_2/data_tmp_reg[24]/Q
                         net (fo=1, routed)           0.933    11.783    unrol_2/data_tmp_reg_n_0_[24]
    SLICE_X82Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.907 r  unrol_2/val[0]_i_8/O
                         net (fo=1, routed)           0.000    11.907    unrol_2/val[0]_i_8_n_0
    SLICE_X82Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    12.119 r  unrol_2/val_reg[0]_i_3/O
                         net (fo=1, routed)           0.811    12.930    unrol_2/val_reg[0]_i_3_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I1_O)        0.299    13.229 r  unrol_2/val[0]_i_1/O
                         net (fo=1, routed)           0.000    13.229    unrol_2_n_7
    SLICE_X85Y92         FDRE                                         r  val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.609    15.032    clk_IBUF_BUFG
    SLICE_X85Y92         FDRE                                         r  val_reg[0]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y92         FDRE (Setup_fdre_C_D)        0.032    15.287    val_reg[0]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 unroll_1/data_tmp_reg[84]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            val_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.814ns  (logic 1.089ns (38.695%)  route 1.725ns (61.305%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns = ( 10.332 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.729    10.332    unroll_1/clk_IBUF_BUFG
    SLICE_X85Y91         FDRE                                         r  unroll_1/data_tmp_reg[84]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.459    10.791 r  unroll_1/data_tmp_reg[84]/Q
                         net (fo=1, routed)           1.004    11.794    unroll_1/data_tmp_reg_n_0_[84]
    SLICE_X88Y91         LUT6 (Prop_lut6_I1_O)        0.124    11.918 r  unroll_1/val[4]_i_10/O
                         net (fo=1, routed)           0.000    11.918    unroll_1/val[4]_i_10_n_0
    SLICE_X88Y91         MUXF7 (Prop_muxf7_I0_O)      0.209    12.127 r  unroll_1/val_reg[4]_i_4/O
                         net (fo=1, routed)           0.722    12.849    unrol_2/val_reg[4]
    SLICE_X86Y90         LUT6 (Prop_lut6_I3_O)        0.297    13.146 r  unrol_2/val[4]_i_1/O
                         net (fo=1, routed)           0.000    13.146    unrol_2_n_3
    SLICE_X86Y90         FDRE                                         r  val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.610    15.033    clk_IBUF_BUFG
    SLICE_X86Y90         FDRE                                         r  val_reg[4]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X86Y90         FDRE (Setup_fdre_C_D)        0.029    15.285    val_reg[4]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -13.146    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 unroll_1/comp_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_CS_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.702ns  (logic 0.583ns (34.252%)  route 1.119ns (65.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 10.335 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.732    10.335    unroll_1/clk_IBUF_BUFG
    SLICE_X89Y96         FDRE                                         r  unroll_1/comp_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.459    10.794 r  unroll_1/comp_reg/Q
                         net (fo=1, routed)           0.720    11.514    unrol_2/comp_1
    SLICE_X78Y95         LUT5 (Prop_lut5_I3_O)        0.124    11.638 r  unrol_2/FSM_onehot_CS[3]_i_1/O
                         net (fo=4, routed)           0.399    12.037    unrol_2_n_8
    SLICE_X78Y95         FDRE                                         r  FSM_onehot_CS_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.600    15.023    clk_IBUF_BUFG
    SLICE_X78Y95         FDRE                                         r  FSM_onehot_CS_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X78Y95         FDRE (Setup_fdre_C_CE)      -0.169    15.077    FSM_onehot_CS_reg[0]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 unroll_1/comp_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_CS_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.702ns  (logic 0.583ns (34.252%)  route 1.119ns (65.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns = ( 10.335 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.732    10.335    unroll_1/clk_IBUF_BUFG
    SLICE_X89Y96         FDRE                                         r  unroll_1/comp_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.459    10.794 r  unroll_1/comp_reg/Q
                         net (fo=1, routed)           0.720    11.514    unrol_2/comp_1
    SLICE_X78Y95         LUT5 (Prop_lut5_I3_O)        0.124    11.638 r  unrol_2/FSM_onehot_CS[3]_i_1/O
                         net (fo=4, routed)           0.399    12.037    unrol_2_n_8
    SLICE_X78Y95         FDRE                                         r  FSM_onehot_CS_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         1.600    15.023    clk_IBUF_BUFG
    SLICE_X78Y95         FDRE                                         r  FSM_onehot_CS_reg[1]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X78Y95         FDRE (Setup_fdre_C_CE)      -0.169    15.077    FSM_onehot_CS_reg[1]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -12.037    
  -------------------------------------------------------------------
                         slack                                  3.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sendToDisp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendToDisp/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.605     1.524    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y91         FDRE                                         r  sendToDisp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sendToDisp/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.803    sendToDisp/div_reg_n_0_[10]
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  sendToDisp/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    sendToDisp/div_reg[8]_i_1_n_5
    SLICE_X84Y91         FDRE                                         r  sendToDisp/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.877     2.042    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y91         FDRE                                         r  sendToDisp/div_reg[10]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X84Y91         FDRE (Hold_fdre_C_D)         0.134     1.658    sendToDisp/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sendToDisp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendToDisp/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.605     1.524    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y90         FDRE                                         r  sendToDisp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sendToDisp/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.803    sendToDisp/div_reg_n_0_[6]
    SLICE_X84Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  sendToDisp/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    sendToDisp/div_reg[4]_i_1_n_5
    SLICE_X84Y90         FDRE                                         r  sendToDisp/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.877     2.042    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y90         FDRE                                         r  sendToDisp/div_reg[6]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X84Y90         FDRE (Hold_fdre_C_D)         0.134     1.658    sendToDisp/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 sendToDisp/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendToDisp/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.605     1.524    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y92         FDRE                                         r  sendToDisp/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sendToDisp/div_reg[14]/Q
                         net (fo=13, routed)          0.127     1.815    sendToDisp/sel0[0]
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  sendToDisp/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    sendToDisp/div_reg[12]_i_1_n_5
    SLICE_X84Y92         FDRE                                         r  sendToDisp/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.877     2.042    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y92         FDRE                                         r  sendToDisp/div_reg[14]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X84Y92         FDRE (Hold_fdre_C_D)         0.134     1.658    sendToDisp/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 unrol_2/C_S_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unrol_2/C_S_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.396ns  (logic 0.249ns (62.809%)  route 0.147ns (37.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 7.036 - 5.000 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 6.518 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.599     6.518    unrol_2/clk_IBUF_BUFG
    SLICE_X78Y92         FDRE                                         r  unrol_2/C_S_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDRE (Prop_fdre_C_Q)         0.151     6.669 r  unrol_2/C_S_reg[0]/Q
                         net (fo=20, routed)          0.147     6.817    unrol_2/C_S[0]
    SLICE_X78Y92         LUT6 (Prop_lut6_I4_O)        0.098     6.915 r  unrol_2/C_S0/O
                         net (fo=1, routed)           0.000     6.915    unrol_2/N_S[1]
    SLICE_X78Y92         FDRE                                         r  unrol_2/C_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.871     7.036    unrol_2/clk_IBUF_BUFG
    SLICE_X78Y92         FDRE                                         r  unrol_2/C_S_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.517     6.518    
    SLICE_X78Y92         FDRE (Hold_fdre_C_D)         0.124     6.642    unrol_2/C_S_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.642    
                         arrival time                           6.915    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 sendToDisp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendToDisp/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.605     1.524    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y91         FDRE                                         r  sendToDisp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sendToDisp/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.803    sendToDisp/div_reg_n_0_[10]
    SLICE_X84Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  sendToDisp/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    sendToDisp/div_reg[8]_i_1_n_4
    SLICE_X84Y91         FDRE                                         r  sendToDisp/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.877     2.042    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y91         FDRE                                         r  sendToDisp/div_reg[11]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X84Y91         FDRE (Hold_fdre_C_D)         0.134     1.658    sendToDisp/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 sendToDisp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendToDisp/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.605     1.524    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y90         FDRE                                         r  sendToDisp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sendToDisp/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.803    sendToDisp/div_reg_n_0_[6]
    SLICE_X84Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.949 r  sendToDisp/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    sendToDisp/div_reg[4]_i_1_n_4
    SLICE_X84Y90         FDRE                                         r  sendToDisp/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.877     2.042    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y90         FDRE                                         r  sendToDisp/div_reg[7]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X84Y90         FDRE (Hold_fdre_C_D)         0.134     1.658    sendToDisp/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 sendToDisp/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendToDisp/div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.605     1.524    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y92         FDRE                                         r  sendToDisp/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y92         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sendToDisp/div_reg[14]/Q
                         net (fo=13, routed)          0.127     1.815    sendToDisp/sel0[0]
    SLICE_X84Y92         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.961 r  sendToDisp/div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.961    sendToDisp/div_reg[12]_i_1_n_4
    SLICE_X84Y92         FDRE                                         r  sendToDisp/div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.877     2.042    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y92         FDRE                                         r  sendToDisp/div_reg[15]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X84Y92         FDRE (Hold_fdre_C_D)         0.134     1.658    sendToDisp/div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 sendToDisp/div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendToDisp/div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.604     1.523    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y89         FDRE                                         r  sendToDisp/div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y89         FDRE (Prop_fdre_C_Q)         0.164     1.687 f  sendToDisp/div_reg[0]/Q
                         net (fo=1, routed)           0.163     1.850    sendToDisp/div_reg_n_0_[0]
    SLICE_X84Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.895 r  sendToDisp/div[0]_i_2/O
                         net (fo=1, routed)           0.000     1.895    sendToDisp/div[0]_i_2_n_0
    SLICE_X84Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.965 r  sendToDisp/div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    sendToDisp/div_reg[0]_i_1_n_7
    SLICE_X84Y89         FDRE                                         r  sendToDisp/div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.876     2.041    sendToDisp/clk_IBUF_BUFG
    SLICE_X84Y89         FDRE                                         r  sendToDisp/div_reg[0]/C
                         clock pessimism             -0.517     1.523    
    SLICE_X84Y89         FDRE (Hold_fdre_C_D)         0.134     1.657    sendToDisp/div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 FSM_onehot_CS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_CS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.844%)  route 0.210ns (56.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X78Y95         FDRE                                         r  FSM_onehot_CS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  FSM_onehot_CS_reg[2]/Q
                         net (fo=2, routed)           0.210     1.893    FSM_onehot_CS_reg_n_0_[2]
    SLICE_X78Y95         FDRE                                         r  FSM_onehot_CS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X78Y95         FDRE                                         r  FSM_onehot_CS_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X78Y95         FDRE (Hold_fdre_C_D)         0.063     1.582    FSM_onehot_CS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 FSM_onehot_CS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_CS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.603%)  route 0.212ns (56.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X78Y95         FDRE                                         r  FSM_onehot_CS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y95         FDRE (Prop_fdre_C_Q)         0.164     1.683 r  FSM_onehot_CS_reg[1]/Q
                         net (fo=2, routed)           0.212     1.895    FSM_onehot_CS_reg_n_0_[1]
    SLICE_X78Y95         FDRE                                         r  FSM_onehot_CS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=299, routed)         0.872     2.037    clk_IBUF_BUFG
    SLICE_X78Y95         FDRE                                         r  FSM_onehot_CS_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X78Y95         FDRE (Hold_fdre_C_D)         0.063     1.582    FSM_onehot_CS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y95    FSM_onehot_CS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y95    FSM_onehot_CS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y95    FSM_onehot_CS_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X78Y95    FSM_onehot_CS_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y92    sendToDisp/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y92    sendToDisp/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y92    sendToDisp/div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y93    sendToDisp/div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y89    sendToDisp/div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    unrol_2/data_tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    unrol_2/data_tmp_reg[104]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    unrol_2/data_tmp_reg[108]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    unrol_2/data_tmp_reg[109]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    unrol_2/data_tmp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    unrol_2/data_tmp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    unrol_2/data_tmp_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y92    unrol_2/data_tmp_reg[80]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y92    unrol_2/data_tmp_reg[81]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X77Y93    unrol_2/data_tmp_reg[83]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    sendToDisp/div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    sendToDisp/div_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    sendToDisp/div_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    sendToDisp/div_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    sendToDisp/div_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    val_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    val_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    val_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    sendToDisp/div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    sendToDisp/div_reg[11]/C



