
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003350                       # Number of seconds simulated
sim_ticks                                  3350031633                       # Number of ticks simulated
final_tick                               574852954752                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58823                       # Simulator instruction rate (inst/s)
host_op_rate                                    77186                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  93567                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896188                       # Number of bytes of host memory used
host_seconds                                 35803.63                       # Real time elapsed on the host
sim_insts                                  2106063901                       # Number of instructions simulated
sim_ops                                    2763525708                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       192768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       237440                       # Number of bytes read from this memory
system.physmem.bytes_read::total               433792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        73600                       # Number of bytes written to this memory
system.physmem.bytes_written::total             73600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1506                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1855                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3389                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             575                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  575                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       573129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57542143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       496712                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     70876943                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               129488927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       573129                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       496712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1069841                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21969942                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21969942                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21969942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       573129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57542143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       496712                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     70876943                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              151458868                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8033650                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2871514                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2506521                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185508                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1419225                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1376989                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          206647                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5884                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3385473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15969663                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2871514                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583636                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3288464                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         906225                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        404334                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1669387                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        75005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7797970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.170189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4509506     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          162919      2.09%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298461      3.83%     63.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          282905      3.63%     67.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457101      5.86%     73.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475298      6.10%     79.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114744      1.47%     80.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86007      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1411029     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7797970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357436                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.987846                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3494109                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       391498                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3180555                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12825                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        718973                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       315916                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17868617                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        718973                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3645061                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         144447                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44025                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3041166                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204289                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17377633                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69296                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83085                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23088085                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79102097                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79102097                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8175035                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2045                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           547819                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2661302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       579805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9273                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       195184                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16434808                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13836581                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17253                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5007267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13708327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7797970                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.774382                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840473                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2732431     35.04%     35.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1452140     18.62%     53.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1258408     16.14%     69.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772069      9.90%     79.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       803994     10.31%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472083      6.05%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211659      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56415      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38771      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7797970                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          55006     66.79%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17203     20.89%     87.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10143     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10859696     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109617      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2371352     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494916      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13836581                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.722328                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82352                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005952                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35570736                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21444121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13375554                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13918933                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34251                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       776348                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140864                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        718973                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          84340                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5927                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16436812                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19544                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2661302                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       579805                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3053                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           45                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98396                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       109736                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208132                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13569625                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2277520                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       266955                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2760171                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048171                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482651                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.689098                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13390960                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13375554                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8217092                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20088874                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.664941                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409037                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5065089                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185801                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7078997                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.606411                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307686                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3280265     46.34%     46.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1496295     21.14%     67.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834883     11.79%     79.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284392      4.02%     83.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       271961      3.84%     87.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113452      1.60%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       297841      4.21%     92.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88873      1.26%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411035      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7078997                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411035                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23104829                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33593323                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 235680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.803365                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.803365                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.244764                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.244764                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62752759                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17543913                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18395412                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8033650                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2841073                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2312131                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       195531                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1170208                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1101224                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          298099                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8406                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2845854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              15758290                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2841073                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1399323                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3461339                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1045850                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        648412                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1392191                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7801637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4340298     55.63%     55.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          304240      3.90%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          245928      3.15%     62.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          594530      7.62%     70.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          160548      2.06%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          206802      2.65%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151652      1.94%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           83715      1.07%     78.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1713924     21.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7801637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.353647                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.961536                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2978322                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       631944                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3326842                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22856                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        841668                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       482815                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4416                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      18823616                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10465                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        841668                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3197376                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         135628                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       174191                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3125508                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       327261                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18155526                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2775                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        134640                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       102354                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          117                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25421441                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84743389                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84743389                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15530602                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9890826                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3773                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2169                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           901705                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1694879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       862950                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13667                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       304659                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17157203                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3650                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13604357                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27724                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5955629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18220103                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          642                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7801637                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.743782                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.884070                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2757543     35.35%     35.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1657596     21.25%     56.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1101684     14.12%     70.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       805697     10.33%     81.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       689105      8.83%     89.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       358522      4.60%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       308345      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57958      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        65187      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7801637                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          79794     71.14%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16272     14.51%     85.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16094     14.35%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11336578     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192903      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1504      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1351103      9.93%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       722269      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13604357                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.693422                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             112161                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008244                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35150236                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23116547                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13255425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13716518                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50888                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       672731                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          248                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223761                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        841668                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          59908                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7473                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17160854                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43476                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1694879                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       862950                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2146                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6638                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115315                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111063                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       226378                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13387448                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1267921                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       216909                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1971898                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1889240                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            703977                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.666422                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13264464                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13255425                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8632141                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24374234                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.649988                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354150                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9098100                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11173453                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5987493                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       195434                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6959969                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.605388                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.133082                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2753387     39.56%     39.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1907104     27.40%     66.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       774182     11.12%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       437299      6.28%     84.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       356768      5.13%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       145831      2.10%     91.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173325      2.49%     94.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        86673      1.25%     95.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       325400      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6959969                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9098100                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11173453                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1661336                       # Number of memory references committed
system.switch_cpus1.commit.loads              1022147                       # Number of loads committed
system.switch_cpus1.commit.membars               1504                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1605428                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10067697                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227482                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       325400                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23795515                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35164155                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 232013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9098100                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11173453                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9098100                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.883003                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.883003                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.132499                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.132499                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60218054                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18324488                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17377451                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3008                       # number of misc regfile writes
system.l20.replacements                          1521                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          173286                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9713                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.840626                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                 192                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.925379                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   768.109413                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7216.965209                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023438                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001822                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093763                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.880977                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3554                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3554                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             974                       # number of Writeback hits
system.l20.Writeback_hits::total                  974                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3554                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3554                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3554                       # number of overall hits
system.l20.overall_hits::total                   3554                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1506                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1521                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1506                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1521                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1506                       # number of overall misses
system.l20.overall_misses::total                 1521                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2109919                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    151479083                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      153589002                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2109919                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    151479083                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       153589002                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2109919                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    151479083                       # number of overall miss cycles
system.l20.overall_miss_latency::total      153589002                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5060                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5075                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          974                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              974                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5060                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5075                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5060                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5075                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.297628                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.299704                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.297628                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.299704                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.297628                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.299704                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 140661.266667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100583.720452                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100978.962525                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 140661.266667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100583.720452                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100978.962525                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 140661.266667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100583.720452                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100978.962525                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 228                       # number of writebacks
system.l20.writebacks::total                      228                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1506                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1521                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1506                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1521                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1506                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1521                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1996710                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    140181184                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    142177894                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1996710                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    140181184                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    142177894                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1996710                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    140181184                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    142177894                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.297628                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.299704                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.297628                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.299704                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.297628                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.299704                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       133114                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93081.795485                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93476.590401                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       133114                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93081.795485                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93476.590401                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       133114                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93081.795485                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93476.590401                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1868                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          699840                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10060                       # Sample count of references to valid blocks.
system.l21.avg_refs                         69.566600                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          203.598279                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.755676                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   902.038514                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7073.607531                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024853                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001557                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.110112                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.863477                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4768                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4768                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1780                       # number of Writeback hits
system.l21.Writeback_hits::total                 1780                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4768                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4768                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4768                       # number of overall hits
system.l21.overall_hits::total                   4768                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1855                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1868                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1855                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1868                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1855                       # number of overall misses
system.l21.overall_misses::total                 1868                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1668906                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    194775659                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      196444565                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1668906                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    194775659                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       196444565                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1668906                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    194775659                       # number of overall miss cycles
system.l21.overall_miss_latency::total      196444565                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6623                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6636                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1780                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1780                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6623                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6636                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6623                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6636                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.280085                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.281495                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.280085                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.281495                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.280085                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.281495                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 128377.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 105000.355256                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 105163.043362                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 128377.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 105000.355256                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 105163.043362                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 128377.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 105000.355256                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 105163.043362                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 347                       # number of writebacks
system.l21.writebacks::total                      347                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1855                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1868                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1855                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1868                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1855                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1868                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1570527                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    180517202                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    182087729                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1570527                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    180517202                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    182087729                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1570527                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    180517202                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    182087729                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.280085                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.281495                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.280085                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.281495                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.280085                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.281495                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120809.769231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 97313.855526                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 97477.370985                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 120809.769231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 97313.855526                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 97477.370985                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 120809.769231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 97313.855526                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 97477.370985                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.925345                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001701483                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848157.717712                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.925345                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023919                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868470                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1669369                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1669369                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1669369                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1669369                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1669369                       # number of overall hits
system.cpu0.icache.overall_hits::total        1669369                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2856398                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2856398                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2856398                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2856398                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2856398                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2856398                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1669387                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1669387                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1669387                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1669387                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1669387                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1669387                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158688.777778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158688.777778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158688.777778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158688.777778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158688.777778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158688.777778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2125196                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2125196                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2125196                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2125196                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2125196                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2125196                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 141679.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 141679.733333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 141679.733333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 141679.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 141679.733333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 141679.733333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5060                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223933771                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5316                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42124.486644                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.037885                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.962115                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777492                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222508                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2065414                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2065414                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2502354                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2502354                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2502354                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2502354                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16093                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16093                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16093                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16093                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16093                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16093                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1044335755                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1044335755                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1044335755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1044335755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1044335755                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1044335755                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2081507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2081507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2518447                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2518447                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2518447                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2518447                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007731                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006390                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006390                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006390                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006390                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 64893.789536                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64893.789536                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64893.789536                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64893.789536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64893.789536                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64893.789536                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          974                       # number of writebacks
system.cpu0.dcache.writebacks::total              974                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11033                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11033                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11033                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11033                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11033                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11033                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5060                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5060                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5060                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    177632979                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    177632979                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    177632979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    177632979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    177632979                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    177632979                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002431                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002009                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002009                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002009                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002009                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 35105.331818                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 35105.331818                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 35105.331818                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35105.331818                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 35105.331818                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 35105.331818                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.968966                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088365587                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194285.457661                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.968966                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020784                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1392173                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1392173                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1392173                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1392173                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1392173                       # number of overall hits
system.cpu1.icache.overall_hits::total        1392173                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2273368                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2273368                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2273368                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2273368                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2273368                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2273368                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1392191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1392191                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1392191                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1392191                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1392191                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1392191                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 126298.222222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 126298.222222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 126298.222222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 126298.222222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 126298.222222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 126298.222222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1692576                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1692576                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1692576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1692576                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1692576                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1692576                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 130198.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 130198.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 130198.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 130198.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 130198.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 130198.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6623                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177803787                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6879                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              25847.330571                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.195688                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.804312                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.867952                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.132048                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       963386                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         963386                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       636181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        636181                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2032                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2032                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1504                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1504                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1599567                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1599567                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1599567                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1599567                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14370                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14370                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14370                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14370                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14370                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14370                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    722242835                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    722242835                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    722242835                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    722242835                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    722242835                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    722242835                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       977756                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       977756                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       636181                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       636181                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1504                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1504                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1613937                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1613937                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1613937                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1613937                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014697                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014697                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008904                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008904                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008904                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008904                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 50260.461726                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50260.461726                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50260.461726                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50260.461726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50260.461726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50260.461726                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1780                       # number of writebacks
system.cpu1.dcache.writebacks::total             1780                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7747                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7747                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7747                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7747                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7747                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6623                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6623                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6623                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6623                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6623                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6623                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    233896163                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    233896163                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    233896163                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    233896163                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    233896163                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    233896163                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004104                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004104                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35315.742564                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35315.742564                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35315.742564                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35315.742564                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35315.742564                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35315.742564                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
