#! /opt/iverilog/25a84/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-554-g25a84d5cf-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/iverilog/25a84/lib/ivl/system.vpi";
:vpi_module "/opt/iverilog/25a84/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/iverilog/25a84/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/iverilog/25a84/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/iverilog/25a84/lib/ivl/va_math.vpi";
S_0x57617c6e3ca0 .scope module, "sar_logic_tb" "sar_logic_tb" 2 3;
 .timescale -9 -12;
v0x57617c6fac30_0 .net "B", 6 0, v0x57617c6a6d40_0;  1 drivers
v0x57617c6fad10_0 .net "BN", 6 0, v0x57617c6fa4a0_0;  1 drivers
v0x57617c6fade0_0 .net "D", 7 0, v0x57617c6fa580_0;  1 drivers
v0x57617c6faee0_0 .var "En", 0 0;
v0x57617c6fafb0_0 .var "Om", 0 0;
v0x57617c6fb050_0 .var "Op", 0 0;
v0x57617c6fb120_0 .var "clk", 0 0;
v0x57617c6fb1f0_0 .var "rst", 0 0;
S_0x57617c6e3e30 .scope module, "uut" "sar_logic" 2 18, 3 1 0, S_0x57617c6e3ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Op";
    .port_info 2 /INPUT 1 "En";
    .port_info 3 /INPUT 1 "Om";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 7 "B";
    .port_info 6 /OUTPUT 7 "BN";
    .port_info 7 /OUTPUT 8 "D";
v0x57617c6a6d40_0 .var "B", 6 0;
v0x57617c6fa4a0_0 .var "BN", 6 0;
v0x57617c6fa580_0 .var "D", 7 0;
v0x57617c6fa640_0 .net "En", 0 0, v0x57617c6faee0_0;  1 drivers
v0x57617c6fa700_0 .net "Om", 0 0, v0x57617c6fafb0_0;  1 drivers
v0x57617c6fa810_0 .net "Op", 0 0, v0x57617c6fb050_0;  1 drivers
v0x57617c6fa8d0_0 .net "clk", 0 0, v0x57617c6fb120_0;  1 drivers
v0x57617c6fa990_0 .var "counter", 3 0;
v0x57617c6faa70_0 .net "rst", 0 0, v0x57617c6fb1f0_0;  1 drivers
E_0x57617c6a7460 .event posedge, v0x57617c6fa8d0_0;
    .scope S_0x57617c6e3e30;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x57617c6fa990_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x57617c6e3e30;
T_1 ;
    %wait E_0x57617c6a7460;
    %load/vec4 v0x57617c6faa70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x57617c6a6d40_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x57617c6fa4a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x57617c6fa580_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x57617c6fa990_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x57617c6fa640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v0x57617c6fa810_0;
    %load/vec4 v0x57617c6fa700_0;
    %xor;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x57617c6fa990_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.5, 5;
    %load/vec4 v0x57617c6fa580_0;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x57617c6fa810_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x57617c6fa990_0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x57617c6fa580_0, 0;
    %load/vec4 v0x57617c6fa810_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %ix/load 5, 0, 0;
    %load/vec4 v0x57617c6fa990_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %mod;
    %ix/vec4 4;
    %assign/vec4/off/d v0x57617c6a6d40_0, 4, 5;
    %load/vec4 v0x57617c6fa700_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %ix/load 5, 0, 0;
    %load/vec4 v0x57617c6fa990_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %mod;
    %ix/vec4 4;
    %assign/vec4/off/d v0x57617c6fa4a0_0, 4, 5;
    %load/vec4 v0x57617c6fa990_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x57617c6fa990_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x57617c6e3ca0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x57617c6fb120_0;
    %inv;
    %store/vec4 v0x57617c6fb120_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x57617c6e3ca0;
T_3 ;
    %vpi_call 2 34 "$dumpfile", "sar_logic_tb.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x57617c6e3ca0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57617c6fb120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57617c6fb1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57617c6fb050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57617c6fafb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57617c6faee0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57617c6fb1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57617c6faee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57617c6fb050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57617c6fafb0_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57617c6fb1f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57617c6fb1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57617c6fb050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57617c6fafb0_0, 0, 1;
    %delay 70000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57617c6fb1f0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sar_logic_tb.v";
    "sar_logic.v";
