$date
	Sat Nov 05 23:56:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 2 ! Q [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module dut $end
$var wire 2 $ Q [1:0] $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 2 % flop [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
1#
0"
b0 !
$end
#50
1"
#100
b1 !
b1 $
b1 %
0"
0#
#150
1"
#200
b10 !
b10 $
b10 %
0"
#250
1"
#300
b11 !
b11 $
b11 %
0"
#350
1"
#400
b0 !
b0 $
b0 %
0"
#450
1"
#500
b1 !
b1 $
b1 %
0"
#550
1"
#600
b10 !
b10 $
b10 %
0"
