{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492784833341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492784833345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 15:27:13 2017 " "Processing started: Fri Apr 21 15:27:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492784833345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784833345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PovDisplay -c PovDisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off PovDisplay -c PovDisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784833345 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1492784835009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart-rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart-rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART-RX.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/UART-RX.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784850080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784850080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "povDisplay.sv(109) " "Verilog HDL information at povDisplay.sv(109): always construct contains both blocking and non-blocking assignments" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1492784850082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "povdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file povdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 povDisplay " "Found entity 1: povDisplay" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784850082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784850082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784850084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784850084 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DriveLed.sv(19) " "Verilog HDL information at DriveLed.sv(19): always construct contains both blocking and non-blocking assignments" {  } { { "DriveLed.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/DriveLed.sv" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1492784850085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driveled.sv 1 1 " "Found 1 design units, including 1 entities, in source file driveled.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DriveLed " "Found entity 1: DriveLed" {  } { { "DriveLed.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/DriveLed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784850086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784850086 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "povDisplay.sv(64) " "Verilog HDL Instantiation warning at povDisplay.sv(64): instance has no name" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 64 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1492784850086 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "povDisplay.sv(73) " "Verilog HDL Instantiation warning at povDisplay.sv(73): instance has no name" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1492784850086 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "povDisplay " "Elaborating entity \"povDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492784850105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "position povDisplay.sv(11) " "Verilog HDL or VHDL warning at povDisplay.sv(11): object \"position\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784850106 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "position1 povDisplay.sv(12) " "Verilog HDL or VHDL warning at povDisplay.sv(12): object \"position1\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784850106 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "position2 povDisplay.sv(13) " "Verilog HDL or VHDL warning at povDisplay.sv(13): object \"position2\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784850106 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "position3 povDisplay.sv(14) " "Verilog HDL or VHDL warning at povDisplay.sv(14): object \"position3\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784850106 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memPos povDisplay.sv(38) " "Verilog HDL or VHDL warning at povDisplay.sv(38): object \"memPos\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784850108 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "forCounter povDisplay.sv(39) " "Verilog HDL or VHDL warning at povDisplay.sv(39): object \"forCounter\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784850108 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prevLock povDisplay.sv(47) " "Verilog HDL or VHDL warning at povDisplay.sv(47): object \"prevLock\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784850108 "|povDisplay"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ledNum povDisplay.sv(56) " "Verilog HDL or VHDL warning at povDisplay.sv(56): object \"ledNum\" assigned a value but never read" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492784850108 "|povDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 povDisplay.sv(130) " "Verilog HDL assignment warning at povDisplay.sv(130): truncated value with size 32 to match size of target (10)" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492784850111 "|povDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 povDisplay.sv(125) " "Verilog HDL assignment warning at povDisplay.sv(125): truncated value with size 32 to match size of target (10)" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492784850111 "|povDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 povDisplay.sv(137) " "Verilog HDL assignment warning at povDisplay.sv(137): truncated value with size 32 to match size of target (14)" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492784850112 "|povDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 povDisplay.sv(170) " "Verilog HDL assignment warning at povDisplay.sv(170): truncated value with size 32 to match size of target (5)" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492784850113 "|povDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 povDisplay.sv(213) " "Verilog HDL assignment warning at povDisplay.sv(213): truncated value with size 32 to match size of target (14)" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492784850118 "|povDisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 povDisplay.sv(223) " "Verilog HDL assignment warning at povDisplay.sv(223): truncated value with size 32 to match size of target (14)" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492784850121 "|povDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:comb_3 " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:comb_3\"" {  } { { "povDisplay.sv" "comb_3" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492784850512 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 UART-RX.sv(64) " "Verilog HDL assignment warning at UART-RX.sv(64): truncated value with size 32 to match size of target (14)" {  } { { "UART-RX.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/UART-RX.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492784850513 "|povDisplay|UART_RX:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 UART-RX.sv(70) " "Verilog HDL assignment warning at UART-RX.sv(70): truncated value with size 32 to match size of target (2)" {  } { { "UART-RX.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/UART-RX.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492784850513 "|povDisplay|UART_RX:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART-RX.sv(75) " "Verilog HDL assignment warning at UART-RX.sv(75): truncated value with size 32 to match size of target (4)" {  } { { "UART-RX.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/UART-RX.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1492784850513 "|povDisplay|UART_RX:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:comb_4 " "Elaborating entity \"memory\" for hierarchy \"memory:comb_4\"" {  } { { "povDisplay.sv" "comb_4" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492784850520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:comb_4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory:comb_4\|altsyncram:altsyncram_component\"" {  } { { "memory.sv" "altsyncram_component" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492784850567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:comb_4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory:comb_4\|altsyncram:altsyncram_component\"" {  } { { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492784850577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:comb_4\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory:comb_4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784850577 ""}  } { { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492784850577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t6q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t6q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t6q1 " "Found entity 1: altsyncram_t6q1" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784850629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784850629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t6q1 memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated " "Elaborating entity \"altsyncram_t6q1\" for hierarchy \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492784850630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784850689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784850689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|decode_97a:decode2 " "Elaborating entity \"decode_97a\" for hierarchy \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|decode_97a:decode2\"" {  } { { "db/altsyncram_t6q1.tdf" "decode2" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492784850690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784850733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784850733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|decode_2j9:rden_decode_b " "Elaborating entity \"decode_2j9\" for hierarchy \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|decode_2j9:rden_decode_b\"" {  } { { "db/altsyncram_t6q1.tdf" "rden_decode_b" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492784850733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_73b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73b " "Found entity 1: mux_73b" {  } { { "db/mux_73b.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/mux_73b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784850774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784850774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_73b memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|mux_73b:mux3 " "Elaborating entity \"mux_73b\" for hierarchy \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|mux_73b:mux3\"" {  } { { "db/altsyncram_t6q1.tdf" "mux3" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492784850774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DriveLed DriveLed:driveLed1 " "Elaborating entity \"DriveLed\" for hierarchy \"DriveLed:driveLed1\"" {  } { { "povDisplay.sv" "driveLed1" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492784850779 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a47 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1601 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a46 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a45 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a44 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1502 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a43 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a42 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a41 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1403 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a40 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1370 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a39 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1337 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a38 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1304 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a37 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a36 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a35 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1205 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a34 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1172 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a33 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a32 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1106 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a31 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1073 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a30 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1040 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a29 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a28 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 974 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a27 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a26 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a25 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 875 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a24 " "Synthesized away node \"memory:comb_4\|altsyncram:altsyncram_component\|altsyncram_t6q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t6q1.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv" 69 0 0 } } { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 73 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784853209 "|povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a24"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1492784853209 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1492784853209 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "povDisplay.sv" "Div0" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784861325 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1492784861325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492784861365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784861365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784861365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784861365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1492784861365 ""}  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1492784861365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qtl " "Found entity 1: lpm_divide_qtl" {  } { { "db/lpm_divide_qtl.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/lpm_divide_qtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784861398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784861398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784861411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784861411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784861431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784861431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784861487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784861487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492784861527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784861527 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1492784864359 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1492784866682 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sgspe/Documents/project/Quartus_POV_Port/output_files/PovDisplay.map.smsg " "Generated suppressed messages file C:/Users/sgspe/Documents/project/Quartus_POV_Port/output_files/PovDisplay.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784866816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1492784867052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1492784867052 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hallSensor " "No output dependent on input pin \"hallSensor\"" {  } { { "povDisplay.sv" "" { Text "C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1492784867346 "|povDisplay|hallSensor"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1492784867346 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5897 " "Implemented 5897 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1492784867347 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1492784867347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5860 " "Implemented 5860 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1492784867347 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1492784867347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1492784867347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "875 " "Peak virtual memory: 875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492784867366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 15:27:47 2017 " "Processing ended: Fri Apr 21 15:27:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492784867366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492784867366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492784867366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492784867366 ""}
