Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 06:37:49 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_axi_out/post_route_timing.rpt
| Design       : td_fused_top_td_fused_axi_out
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
ap_enable_reg_pp0_iter1_reg/C  select_ln18_reg_420_reg[2]/R   4.383         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[1]/R 4.652         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[2]/R 4.652         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[3]/R 4.652         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[4]/R 4.652         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[5]/R 4.653         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[6]/R 4.653         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[7]/R 4.653         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[8]/R 4.653         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[10]/R
                                                              4.752         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[11]/R
                                                              4.752         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[9]/R 4.752         
icmp_ln17_reg_406_reg[0]/C     mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[7]
                                                              4.894         
icmp_ln17_reg_406_reg[0]/C     mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[0]
                                                              4.900         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[2]
                                                              4.920         
ap_enable_reg_pp0_iter1_reg/C  select_ln17_1_reg_410_reg[1]/CE
                                                              4.920         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/CED
                                                              4.921         
icmp_ln17_reg_406_reg[0]/C     mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[5]
                                                              4.921         
ap_enable_reg_pp0_iter1_reg/C  select_ln17_1_reg_410_reg[2]/CE
                                                              4.922         
icmp_ln17_reg_406_reg[0]/C     mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[6]
                                                              4.934         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[1]
                                                              4.950         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_reg_420_reg[9]/CE  4.977         
icmp_ln17_reg_406_reg[0]/C     mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[4]
                                                              4.994         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_reg_420_reg[4]/CE  5.001         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_reg_420_reg[5]/CE  5.001         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_reg_420_reg[6]/CE  5.001         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_reg_420_reg[2]/CE  5.032         
icmp_ln17_reg_406_reg[0]/C     mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[2]
                                                              5.054         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[6]
                                                              5.066         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[7]
                                                              5.068         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_reg_420_reg[8]/CE  5.116         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[3]
                                                              5.122         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/CEC
                                                              5.124         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[4]
                                                              5.146         
ap_enable_reg_pp0_iter1_reg/C  select_ln17_1_reg_410_reg[0]/CE
                                                              5.158         
ap_enable_reg_pp0_iter1_reg/C  select_ln17_1_reg_410_reg[3]/CE
                                                              5.158         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/A[3]
                                                              5.203         
icmp_ln17_reg_406_reg[0]/C     mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[1]
                                                              5.213         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_reg_420_reg[3]/CE  5.216         
icmp_ln17_reg_406_reg[0]/C     mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/C[3]
                                                              5.242         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/CEA2
                                                              5.252         
ap_enable_reg_pp0_iter1_reg/C  mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/D[5]
                                                              5.268         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_reg_420_reg[7]/CE  5.287         
icmp_ln17_reg_406_reg[0]/C     mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/A[2]
                                                              5.299         
icmp_ln17_reg_406_reg[0]/C     mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/A[0]
                                                              5.308         
icmp_ln17_reg_406_reg[0]/C     mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/A[1]
                                                              5.309         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[1]/CE
                                                              5.337         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[2]/CE
                                                              5.337         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[3]/CE
                                                              5.337         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[4]/CE
                                                              5.337         
ap_enable_reg_pp0_iter1_reg/C  select_ln17_1_reg_410_reg[1]/D 5.406         
ap_enable_reg_pp0_iter1_reg/C  select_ln17_1_reg_410_reg[0]/D 5.433         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_1_reg_425_reg[0]/CE
                                                              5.439         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_1_reg_425_reg[1]/CE
                                                              5.439         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_1_reg_425_reg[2]/CE
                                                              5.439         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_1_reg_425_reg[3]/CE
                                                              5.439         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[0]/CE
                                                              5.439         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_1_reg_425_reg[3]/D 5.467         
ap_enable_reg_pp0_iter1_reg/C  ap_enable_reg_pp0_iter0_reg/D  5.480         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[10]/CE
                                                              5.489         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[11]/CE
                                                              5.489         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[9]/CE
                                                              5.489         
ap_enable_reg_pp0_iter1_reg/C  select_ln17_1_reg_410_reg[2]/D 5.536         
ap_enable_reg_pp0_iter1_reg/C  ap_CS_fsm_reg[2]/D             5.555         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[5]/CE
                                                              5.577         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[6]/CE
                                                              5.577         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[7]/CE
                                                              5.577         
ap_enable_reg_pp0_iter1_reg/C  select_ln18_2_reg_436_reg[8]/CE
                                                              5.577         
ap_enable_reg_pp0_iter1_reg/C  icmp_ln17_reg_406_reg[0]/D     5.578         
icmp_ln17_reg_406_reg[0]/C     select_ln18_1_reg_425_reg[1]/D 5.643         
icmp_ln17_reg_406_reg[0]/C     select_ln18_reg_420_reg[6]/D   5.652         
ap_enable_reg_pp0_iter1_reg/C  ap_CS_fsm_reg[5]/D             5.654         
icmp_ln17_reg_406_reg[0]/C     select_ln18_1_reg_425_reg[2]/D 5.654         
icmp_ln17_reg_406_reg[0]/C     select_ln18_1_reg_425_reg[0]/D 5.660         
icmp_ln17_reg_406_reg[0]/C     select_ln18_reg_420_reg[8]/D   5.684         
icmp_ln17_reg_406_reg[0]/C     select_ln18_reg_420_reg[3]/D   5.711         
icmp_ln17_reg_406_reg[0]/C     select_ln18_reg_420_reg[7]/D   5.722         
icmp_ln17_reg_406_reg[0]/C     select_ln18_reg_420_reg[9]/D   5.820         
icmp_ln17_reg_406_reg[0]/C     select_ln18_reg_420_reg[4]/D   5.885         
icmp_ln17_reg_406_reg[0]/C     select_ln18_reg_420_reg[5]/D   5.889         
ap_enable_reg_pp0_iter1_reg/C  select_ln17_1_reg_410_reg[3]/D 5.934         
ap_enable_reg_pp0_iter2_reg/C  r_reg_145_reg[0]/R             6.433         
ap_enable_reg_pp0_iter2_reg/C  r_reg_145_reg[3]/R             6.433         
ap_enable_reg_pp0_iter2_reg/C  r_reg_145_reg[1]/R             6.492         
ap_enable_reg_pp0_iter2_reg/C  indvar_flatten_reg_156_reg[8]/R
                                                              6.596         
ap_enable_reg_pp0_iter2_reg/C  phi_ln25_reg_178_reg[2]/R      6.596         
ap_enable_reg_pp0_iter2_reg/C  phi_ln25_reg_178_reg[9]/R      6.596         
ap_enable_reg_pp0_iter2_reg/C  r_reg_145_reg[2]/R             6.596         
ap_enable_reg_pp0_iter2_reg/C  c_reg_167_reg[0]/R             6.643         
ap_enable_reg_pp0_iter2_reg/C  c_reg_167_reg[3]/R             6.643         
ap_enable_reg_pp0_iter2_reg/C  indvar_flatten_reg_156_reg[1]/R
                                                              6.643         
ap_enable_reg_pp0_iter2_reg/C  phi_ln25_reg_178_reg[5]/R      6.702         
ap_CS_fsm_reg[1]/C             mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/CEP
                                                              6.704         
ap_CS_fsm_reg[1]/C             mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/CEAD
                                                              6.740         
ap_enable_reg_pp0_iter2_reg/C  c_reg_167_reg[1]/R             6.754         
ap_enable_reg_pp0_iter2_reg/C  phi_ln25_reg_178_reg[4]/R      6.754         
ap_enable_reg_pp0_iter2_reg/C  phi_ln25_reg_178_reg[6]/R      6.754         
ap_enable_reg_pp0_iter2_reg/C  phi_ln25_reg_178_reg[8]/R      6.754         
ap_CS_fsm_reg[1]/C             mac_muladd_10s_9ns_8ns_16_4_1_U1959/td_fused_top_mac_muladd_10s_9ns_8ns_16_4_1_DSP48_0_U/p/CEM
                                                              6.786         
icmp_ln17_reg_406_reg[0]/C     select_ln18_2_reg_436_reg[10]/D
                                                              6.835         



