---
layout: default
title: 5.5 æ”¹å–„ç‚¹ã®æŠ½å‡ºã¨è¨­è¨ˆãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ææ¡ˆ
---

# ğŸ” 5.5 æ”¹å–„ç‚¹ã®æŠ½å‡ºã¨è¨­è¨ˆãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ææ¡ˆ  
**5.5 Extracting Improvement Points and Design Feedback**

---

ã“ã‚Œã¾ã§ã®è©•ä¾¡çµæœï¼ˆ**æ³¢å½¢ãƒ»é¢ç©ãƒ»ã‚¿ã‚¤ãƒŸãƒ³ã‚°ãƒ»DRC/LVS**ï¼‰ã‚’ã‚‚ã¨ã«ã€  
**ã€Œæ¬¡ã«ã©ã†æ´»ã‹ã™ã‹ã€**ã¨ã„ã†è¦–ç‚¹ã§æ”¹å–„ç‚¹ã¨ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯ã‚’ã¾ã¨ã‚ã¾ã™ã€‚

Based on the previous evaluations (**waveforms, area, timing, DRC/LVS**),  
we extract improvement points and organize feedback from the perspective of  
**"how to utilize the results in the next iteration."**

è¨­è¨ˆã¯1å›ã§å®Œäº†ã™ã‚‹ã‚‚ã®ã§ã¯ã‚ã‚Šã¾ã›ã‚“ã€‚**æ¤œè¨¼â†’æ”¹å–„â†’å†è¨­è¨ˆ**ã¨ã„ã†ã‚µã‚¤ã‚¯ãƒ«ã‚’å›ã—ã€å®Œæˆåº¦ã‚’é«˜ã‚ã¾ã™ã€‚  
Design is not a one-time task. Repeating the cycle of **verification â†’ improvement â†’ redesign** enhances quality.

---

## ğŸ“‹ è©•ä¾¡ã®ã¾ã¨ã‚ã¨æ”¹å–„è¦–ç‚¹ï½œSummary of Evaluations and Suggestions

| ğŸ”§ ãƒ–ãƒ­ãƒƒã‚¯ï½œBlock | ğŸ§ª èª²é¡Œç‚¹ï½œIssue                       | ğŸ’¡ æ”¹å–„ææ¡ˆï½œSuggested Improvement                          |
|------------------|--------------------------------------|----------------------------------------------------------|
| **FSM**          | çŠ¶æ…‹é·ç§»ã«è‹¥å¹²ã®å†—é•·ã‚ã‚Š<br>Some redundant transitions | çŠ¶æ…‹æ•°ã®å‰Šæ¸›ã€1-hotç¬¦å·åŒ–ã§é¢ç©æœ€é©åŒ–<br>Reduce states, try 1-hot encoding |
| **MUX**          | ç‰¹ã«å•é¡Œãªã—<br>No critical issues   | æ³¢å½¢è¦³å¯Ÿã®è£œåŠ©ã‚³ãƒ¡ãƒ³ãƒˆå¼·åŒ–<br>Add waveform annotations for clarity |
| **Adder**        | SlackãŒå°ã•ãé…å»¶ãŒèª²é¡Œ<br>Slack tight, delay critical | æ¡ä¸¦åˆ—æ§‹é€ ã¸ã®å¤‰æ›´ã€ã‚»ãƒ«é¸å®šè¦‹ç›´ã—<br>Use parallel structure, optimize cell usage |

---

## ğŸ§  è¨­è¨ˆæ”¹å–„ã®è¦–ç‚¹ä¸€è¦§ï½œImprovement Perspectives

### â±ï¸ ã‚¯ãƒ­ãƒƒã‚¯åˆ¶ç´„ã®è¦‹ç›´ã—ï½œRevisiting Clock Constraints

- **ç¾çŠ¶ï½œCurrent**ï¼šã‚¯ãƒ­ãƒƒã‚¯å‘¨æœŸãŒå³ã—ãã€é…å»¶ãŒå½±éŸ¿
- **æ”¹å–„æ¡ˆï½œSuggestions**ï¼š
  - ã‚¯ãƒ­ãƒƒã‚¯åˆ¶ç´„ã®ç·©å’Œ<br>Relax timing constraints in SDC
  - CTSï¼ˆClock Tree Synthesisï¼‰ã®æœ€é©åŒ–<br>Tune CTS parameters

---

### ğŸ—ºï¸ Floorplanã®æ”¹å–„ï½œOptimizing Floorplan

- **ç›®æ¨™åˆ©ç”¨ç‡**ï¼š75ã€œ85%
- IOã‚„Power Ringã®é…ç½®æœ€é©åŒ–<br>Optimize IO and power ring placement
- é¢ç©ã¨DRCã‚¨ãƒ©ãƒ¼ã®ãƒãƒ©ãƒ³ã‚¹ã‚’èª¿æ•´  
  *Balance area vs DRC trade-offs*

---

### ğŸ§® è«–ç†æ§‹é€ ã®æ•´ç†ï½œLogical Structure Optimization

- FSMã®çŠ¶æ…‹æ•°æœ€å°åŒ–ã§åˆæˆåŠ¹ç‡ã‚¢ãƒƒãƒ—  
  *Minimize FSM states for synthesis efficiency*
- Adderã®ä¸¦åˆ—åŒ–ï¼ˆCarry Lookaheadãªã©ï¼‰  
  *Use parallel adders (e.g., CLA)*

---

### ğŸ” è‡ªå‹•ã‚¹ã‚¯ãƒªãƒ—ãƒˆã«ã‚ˆã‚‹è¨­è¨ˆåå¾©ï½œAutomated Iterative Design

- `config.tcl`, `sdc.tcl` ã®èª¿æ•´ã§è¤‡æ•°è¨­è¨ˆã‚’è©¦è¡Œ  
  *Modify config.tcl and sdc.tcl for variants*
- ãƒ¬ãƒãƒ¼ãƒˆå‡ºåŠ›ã‚’ãƒ­ã‚°åŒ–ã—ã€**ãƒ‘ã‚¿ãƒ¼ãƒ³åˆ†æã‚„æ”¹å–„å±¥æ­´**ã‚’å¯è¦–åŒ–  
  *Log reports to track improvement trends*

---

## ğŸ“ˆ æ”¹å–„ã‚µã‚¤ã‚¯ãƒ«ã®ãƒ¢ãƒ‡ãƒ«ï½œDesign Improvement Loop

```text
[ä»•æ§˜ / Specification]
      â†“
[è¨­è¨ˆ / Design]
      â†“
[æ¤œè¨¼ / Verification]
      â†“
[è©•ä¾¡ / Evaluation]
      â†“
[æ”¹å–„ / Improvement]
      â†“
[å†è¨­è¨ˆ / Redesign]
      â†’ï¼ˆç¹°ã‚Šè¿”ã— / Iterateï¼‰
```

æ•™è‚²ã®ç¾å ´ã§ã‚‚ã“ã®ãƒ«ãƒ¼ãƒ—ã‚’æ„è­˜ã•ã›ã‚‹ã“ã¨ã§ã€**æœ¬è³ªçš„ãªè¨­è¨ˆåŠ›ï¼æ”¹å–„åŠ›**ã‚’è‚²æˆã§ãã¾ã™ã€‚  
By applying this loop in education, we foster **core design capability = improvement skill**.

---

## ğŸš€ æ¬¡ç« ã¸ã®å±•é–‹ï½œNext Chapter Development

ã“ã®æ”¹å–„ææ¡ˆã‚’ã‚‚ã¨ã«ã€**å¿œç”¨ç·¨ã¾ãŸã¯æ¼”ç¿’ç·¨**ã§ã¯ä»¥ä¸‹ã®å±•é–‹ãŒå¯èƒ½ã§ã™ï¼š

- âš™ï¸ **ALUãƒ»FSMï¼‹Memoryç­‰ã®çµ±åˆè¨­è¨ˆ**  
- ğŸ“ˆ **SoCã‚¹ã‚±ãƒ¼ãƒ«ã§ã®å®Ÿè£…ã¨è©•ä¾¡**  
- ğŸ¤– **Pythonã«ã‚ˆã‚‹è‡ªå‹•è©•ä¾¡ãƒ»ãƒ¬ãƒãƒ¼ãƒˆç”Ÿæˆ**  
- ğŸ” **GitHubã§ã®è¨­è¨ˆå±¥æ­´ç®¡ç†ã¨ãƒ¬ãƒ“ãƒ¥ãƒ¼è¨“ç·´**

Based on these improvements, the next phase can expand toward:

- Integrated designs like ALU or FSM+Memory  
- SoC-level implementation and evaluation  
- Automated report generation via Python  
- Version control and peer review with Git

---

## ğŸ ã¾ã¨ã‚ï½œConclusion

æœ¬ç« ã§ã¯ã€**è©•ä¾¡ â†’ æ”¹å–„ææ¡ˆ â†’ ãƒ•ã‚£ãƒ¼ãƒ‰ãƒãƒƒã‚¯**ã¨ã„ã†è¨­è¨ˆã‚µã‚¤ã‚¯ãƒ«ã®æµã‚Œã‚’å­¦ã³ã¾ã—ãŸã€‚  
è¨­è¨ˆè€…ã¨ã—ã¦ã®ã€Œ**è‡ªå·±è¨ºæ–­èƒ½åŠ›**ã€ã‚’è‚²ã¦ã‚‹ã“ã¨ãŒã§ãã‚‹é‡è¦ãªãƒ—ãƒ­ã‚»ã‚¹ã§ã™ã€‚

This chapter demonstrated the **evaluate â†’ improve â†’ feedback** cycle,  
which is essential to develop a designer's **self-diagnostic capability**.

---
