// Seed: 2016122174
module module_0 (
    input wor id_0
);
  logic [-1 : -1] id_2;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1
);
  wire id_3;
  always_ff release id_1;
  module_0 modCall_1 (id_0);
  wire id_4;
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    input wire id_3,
    input wor id_4,
    output tri1 id_5,
    input tri id_6,
    output wire id_7,
    output wire id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    input wire id_12,
    output tri id_13,
    output supply0 id_14,
    input tri id_15
);
  wire id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  module_0 modCall_1 (id_0);
endmodule
