{
  "design": {
    "design_info": {
      "boundary_crc": "0x68A1C25EA599BB02",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FIFO-DMA.gen/sources_1/bd/sim_mic_dma",
      "name": "sim_mic_dma",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1"
    },
    "design_tree": {
      "axis_data_fifo_0": "",
      "mic_sampler_0": ""
    },
    "ports": {
      "rstn": {
        "type": "rst",
        "direction": "I"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "fifo_block": {
        "direction": "I"
      }
    },
    "components": {
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "ip_revision": "17",
        "xci_name": "sim_mic_dma_axis_data_fifo_0_0",
        "xci_path": "ip\\sim_mic_dma_axis_data_fifo_0_0\\sim_mic_dma_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "256"
          },
          "FIFO_MEMORY_TYPE": {
            "value": "auto"
          },
          "HAS_PROG_FULL": {
            "value": "1"
          },
          "HAS_WR_DATA_COUNT": {
            "value": "1"
          },
          "PROG_FULL_THRESH": {
            "value": "202"
          }
        },
        "interface_ports": {
          "S_AXIS": {
            "bd_attributes": {
              "BRIDGES": {
                "value": "M_AXIS",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXIS"
            ]
          },
          "M_AXIS": {
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      },
      "mic_sampler_0": {
        "vlnv": "xilinx.com:module_ref:mic_sampler:1.0",
        "ip_revision": "1",
        "xci_name": "sim_mic_dma_mic_sampler_0_0",
        "xci_path": "ip\\sim_mic_dma_mic_sampler_0_0\\sim_mic_dma_mic_sampler_0_0.xci",
        "inst_hier_path": "mic_sampler_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mic_sampler",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "8",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "s_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "s_axis_aresetn",
                "value_src": "constant"
              },
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "constant"
              }
            }
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "SW": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "mic_sampler_0_m_axis": {
        "interface_ports": [
          "mic_sampler_0/m_axis",
          "axis_data_fifo_0/S_AXIS"
        ]
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk",
          "axis_data_fifo_0/s_axis_aclk",
          "mic_sampler_0/s_axis_aclk"
        ]
      },
      "fifo_block_1": {
        "ports": [
          "fifo_block",
          "axis_data_fifo_0/m_axis_tready"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rstn",
          "axis_data_fifo_0/s_axis_aresetn",
          "mic_sampler_0/s_axis_aresetn"
        ]
      }
    }
  }
}