 
****************************************
Report : area
Design : top
Version: O-2018.06
Date   : Tue Dec 19 22:40:27 2023
****************************************

Library(s) Used:

    fsa0m_a_generic_core_ss1p62v125c (File: /usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/synopsys/fsa0m_a_generic_core_ss1p62v125c.db)
    SRAM_WC (File: /home/user2/vsd23/vsd2329/2023_VSD_HW4_Cache1/sim/SRAM/SRAM_WC.db)
    tag_array_WC (File: /home/user2/vsd23/vsd2329/2023_VSD_HW4_Cache1/sim/tag_array/tag_array_WC.db)
    data_array_WC (File: /home/user2/vsd23/vsd2329/2023_VSD_HW4_Cache1/sim/data_array/data_array_WC.db)

Number of ports:                        27907
Number of nets:                        144528
Number of cells:                       117428
Number of combinational cells:          85155
Number of sequential cells:             31562
Number of macros/black boxes:               6
Number of buf/inv:                      21240
Number of references:                      20

Combinational area:            1458866.007023
Buf/Inv area:                   240859.581433
Noncombinational area:         1729873.674114
Macro/Black Box area:          6059206.679688
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               9247946.360825
Total area:                 undefined
1
