
snake_Game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019354  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c58  080194e4  080194e4  000294e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c13c  0801c13c  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  0801c13c  0801c13c  0002c13c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c144  0801c144  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c144  0801c144  0002c144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801c148  0801c148  0002c148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0801c14c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ff8c  20000210  0801c35c  00030210  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001019c  0801c35c  0004019c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00045321  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008925  00000000  00000000  00075561  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002fe0  00000000  00000000  0007de88  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002bc0  00000000  00000000  00080e68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003624a  00000000  00000000  00083a28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000308f6  00000000  00000000  000b9c72  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001153d1  00000000  00000000  000ea568  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001ff939  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cc20  00000000  00000000  001ff9b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080194cc 	.word	0x080194cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	080194cc 	.word	0x080194cc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000576:	4b0c      	ldr	r3, [pc, #48]	; (80005a8 <MX_DMA_Init+0x38>)
 8000578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800057a:	4a0b      	ldr	r2, [pc, #44]	; (80005a8 <MX_DMA_Init+0x38>)
 800057c:	f043 0302 	orr.w	r3, r3, #2
 8000580:	6493      	str	r3, [r2, #72]	; 0x48
 8000582:	4b09      	ldr	r3, [pc, #36]	; (80005a8 <MX_DMA_Init+0x38>)
 8000584:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000586:	f003 0302 	and.w	r3, r3, #2
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 800058e:	2200      	movs	r2, #0
 8000590:	2105      	movs	r1, #5
 8000592:	2038      	movs	r0, #56	; 0x38
 8000594:	f005 f818 	bl	80055c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000598:	2038      	movs	r0, #56	; 0x38
 800059a:	f005 f831 	bl	8005600 <HAL_NVIC_EnableIRQ>

}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40021000 	.word	0x40021000

080005ac <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005b0:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80005b4:	4b05      	ldr	r3, [pc, #20]	; (80005cc <__NVIC_SystemReset+0x20>)
 80005b6:	68db      	ldr	r3, [r3, #12]
 80005b8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80005bc:	4903      	ldr	r1, [pc, #12]	; (80005cc <__NVIC_SystemReset+0x20>)
 80005be:	4b04      	ldr	r3, [pc, #16]	; (80005d0 <__NVIC_SystemReset+0x24>)
 80005c0:	4313      	orrs	r3, r2
 80005c2:	60cb      	str	r3, [r1, #12]
 80005c4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80005c8:	bf00      	nop
 80005ca:	e7fd      	b.n	80005c8 <__NVIC_SystemReset+0x1c>
 80005cc:	e000ed00 	.word	0xe000ed00
 80005d0:	05fa0004 	.word	0x05fa0004

080005d4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005d4:	b480      	push	{r7}
 80005d6:	b085      	sub	sp, #20
 80005d8:	af00      	add	r7, sp, #0
 80005da:	60f8      	str	r0, [r7, #12]
 80005dc:	60b9      	str	r1, [r7, #8]
 80005de:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	4a07      	ldr	r2, [pc, #28]	; (8000600 <vApplicationGetIdleTaskMemory+0x2c>)
 80005e4:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005e6:	68bb      	ldr	r3, [r7, #8]
 80005e8:	4a06      	ldr	r2, [pc, #24]	; (8000604 <vApplicationGetIdleTaskMemory+0x30>)
 80005ea:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	2280      	movs	r2, #128	; 0x80
 80005f0:	601a      	str	r2, [r3, #0]
	/* place for user code */
}                   
 80005f2:	bf00      	nop
 80005f4:	3714      	adds	r7, #20
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	20000230 	.word	0x20000230
 8000604:	20000284 	.word	0x20000284

08000608 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000608:	b5b0      	push	{r4, r5, r7, lr}
 800060a:	b0a2      	sub	sp, #136	; 0x88
 800060c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of qspiMutex */
  osMutexDef(qspiMutex);
 800060e:	2300      	movs	r3, #0
 8000610:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000614:	2300      	movs	r3, #0
 8000616:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  qspiMutexHandle = osMutexCreate(osMutex(qspiMutex));
 800061a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800061e:	4618      	mov	r0, r3
 8000620:	f013 fdfe 	bl	8014220 <osMutexCreate>
 8000624:	4602      	mov	r2, r0
 8000626:	4b2f      	ldr	r3, [pc, #188]	; (80006e4 <MX_FREERTOS_Init+0xdc>)
 8000628:	601a      	str	r2, [r3, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of joystickInputQueue */
  osMessageQDef(joystickInputQueue, 1, uint16_t);
 800062a:	4b2f      	ldr	r3, [pc, #188]	; (80006e8 <MX_FREERTOS_Init+0xe0>)
 800062c:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000630:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000632:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  joystickInputQueueHandle = osMessageCreate(osMessageQ(joystickInputQueue), NULL);
 8000636:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800063a:	2100      	movs	r1, #0
 800063c:	4618      	mov	r0, r3
 800063e:	f013 ff56 	bl	80144ee <osMessageCreate>
 8000642:	4602      	mov	r2, r0
 8000644:	4b29      	ldr	r3, [pc, #164]	; (80006ec <MX_FREERTOS_Init+0xe4>)
 8000646:	601a      	str	r2, [r3, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of gameTask */
  osThreadDef(gameTask, gameTaskBody, osPriorityNormal, 0, 4096);
 8000648:	4b29      	ldr	r3, [pc, #164]	; (80006f0 <MX_FREERTOS_Init+0xe8>)
 800064a:	f107 0454 	add.w	r4, r7, #84	; 0x54
 800064e:	461d      	mov	r5, r3
 8000650:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000652:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000654:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000658:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  gameTaskHandle = osThreadCreate(osThread(gameTask), NULL);
 800065c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f013 fcf0 	bl	8014048 <osThreadCreate>
 8000668:	4602      	mov	r2, r0
 800066a:	4b22      	ldr	r3, [pc, #136]	; (80006f4 <MX_FREERTOS_Init+0xec>)
 800066c:	601a      	str	r2, [r3, #0]

  /* definition and creation of usbTask */
  osThreadDef(usbTask, usbTaskBody, osPriorityHigh, 0, 256);
 800066e:	4b22      	ldr	r3, [pc, #136]	; (80006f8 <MX_FREERTOS_Init+0xf0>)
 8000670:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000674:	461d      	mov	r5, r3
 8000676:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000678:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800067a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800067e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  usbTaskHandle = osThreadCreate(osThread(usbTask), NULL);
 8000682:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000686:	2100      	movs	r1, #0
 8000688:	4618      	mov	r0, r3
 800068a:	f013 fcdd 	bl	8014048 <osThreadCreate>
 800068e:	4602      	mov	r2, r0
 8000690:	4b1a      	ldr	r3, [pc, #104]	; (80006fc <MX_FREERTOS_Init+0xf4>)
 8000692:	601a      	str	r2, [r3, #0]

  /* definition and creation of audioTask */
  osThreadDef(audioTask, audioTaskBody, osPriorityNormal, 0, 1024);
 8000694:	4b1a      	ldr	r3, [pc, #104]	; (8000700 <MX_FREERTOS_Init+0xf8>)
 8000696:	f107 041c 	add.w	r4, r7, #28
 800069a:	461d      	mov	r5, r3
 800069c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800069e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  audioTaskHandle = osThreadCreate(osThread(audioTask), NULL);
 80006a8:	f107 031c 	add.w	r3, r7, #28
 80006ac:	2100      	movs	r1, #0
 80006ae:	4618      	mov	r0, r3
 80006b0:	f013 fcca 	bl	8014048 <osThreadCreate>
 80006b4:	4602      	mov	r2, r0
 80006b6:	4b13      	ldr	r3, [pc, #76]	; (8000704 <MX_FREERTOS_Init+0xfc>)
 80006b8:	601a      	str	r2, [r3, #0]

  /* definition and creation of inputTask */
  osThreadDef(inputTask, inputTaskBody, osPriorityNormal, 0, 128);
 80006ba:	4b13      	ldr	r3, [pc, #76]	; (8000708 <MX_FREERTOS_Init+0x100>)
 80006bc:	463c      	mov	r4, r7
 80006be:	461d      	mov	r5, r3
 80006c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  inputTaskHandle = osThreadCreate(osThread(inputTask), NULL);
 80006cc:	463b      	mov	r3, r7
 80006ce:	2100      	movs	r1, #0
 80006d0:	4618      	mov	r0, r3
 80006d2:	f013 fcb9 	bl	8014048 <osThreadCreate>
 80006d6:	4602      	mov	r2, r0
 80006d8:	4b0c      	ldr	r3, [pc, #48]	; (800070c <MX_FREERTOS_Init+0x104>)
 80006da:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80006dc:	bf00      	nop
 80006de:	3788      	adds	r7, #136	; 0x88
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bdb0      	pop	{r4, r5, r7, pc}
 80006e4:	2000ae14 	.word	0x2000ae14
 80006e8:	080194e4 	.word	0x080194e4
 80006ec:	2000ce28 	.word	0x2000ce28
 80006f0:	08019500 	.word	0x08019500
 80006f4:	2000ae20 	.word	0x2000ae20
 80006f8:	08019524 	.word	0x08019524
 80006fc:	2000ae18 	.word	0x2000ae18
 8000700:	0801954c 	.word	0x0801954c
 8000704:	2000ae10 	.word	0x2000ae10
 8000708:	08019574 	.word	0x08019574
 800070c:	2000ae1c 	.word	0x2000ae1c

08000710 <gameTaskBody>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_gameTaskBody */
void gameTaskBody(void const * argument)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af02      	add	r7, sp, #8
 8000716:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000718:	f016 ff90 	bl	801763c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN appTaskBody */

	/* Esperamos por el qspiMutex */
	osMutexWait(qspiMutexHandle, osWaitForever);
 800071c:	4b3f      	ldr	r3, [pc, #252]	; (800081c <gameTaskBody+0x10c>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f04f 31ff 	mov.w	r1, #4294967295
 8000724:	4618      	mov	r0, r3
 8000726:	f013 fd93 	bl	8014250 <osMutexWait>

	/* Montamos el sistema de archivos del módulo FatFs */
	if(f_mount(&FatFs, (TCHAR const*)USERPath, 1) != FR_OK)
 800072a:	2201      	movs	r2, #1
 800072c:	493c      	ldr	r1, [pc, #240]	; (8000820 <gameTaskBody+0x110>)
 800072e:	483d      	ldr	r0, [pc, #244]	; (8000824 <gameTaskBody+0x114>)
 8000730:	f011 fd84 	bl	801223c <f_mount>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d017      	beq.n	800076a <gameTaskBody+0x5a>
	{
		/* Error de inicialización de FatFs */
		if (f_mkfs((TCHAR const*)USERPath, 0, 128, NULL, 0) != FR_OK)
 800073a:	2300      	movs	r3, #0
 800073c:	9300      	str	r3, [sp, #0]
 800073e:	2300      	movs	r3, #0
 8000740:	2280      	movs	r2, #128	; 0x80
 8000742:	2100      	movs	r1, #0
 8000744:	4836      	ldr	r0, [pc, #216]	; (8000820 <gameTaskBody+0x110>)
 8000746:	f012 fce3 	bl	8013110 <f_mkfs>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d002      	beq.n	8000756 <gameTaskBody+0x46>
		{
			Error_Handler();
 8000750:	f002 fa70 	bl	8002c34 <Error_Handler>
 8000754:	e009      	b.n	800076a <gameTaskBody+0x5a>
		}
		else {
			/* Segundo intento de montar el sistema de archivos */
			if(f_mount(&FatFs, (TCHAR const*)USERPath, 1) != FR_OK)
 8000756:	2201      	movs	r2, #1
 8000758:	4931      	ldr	r1, [pc, #196]	; (8000820 <gameTaskBody+0x110>)
 800075a:	4832      	ldr	r0, [pc, #200]	; (8000824 <gameTaskBody+0x114>)
 800075c:	f011 fd6e 	bl	801223c <f_mount>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <gameTaskBody+0x5a>
			{
				Error_Handler();
 8000766:	f002 fa65 	bl	8002c34 <Error_Handler>
			}
		}
	}

	/* Soltamos el qspiMutex */
	osMutexRelease(qspiMutexHandle);
 800076a:	4b2c      	ldr	r3, [pc, #176]	; (800081c <gameTaskBody+0x10c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4618      	mov	r0, r3
 8000770:	f013 fdbc 	bl	80142ec <osMutexRelease>

	/* Inicializamos el driver de audio */
	if(CS43L22_ID != AUDIO_ReadID(AUDIO_I2C_ADDRESS))
 8000774:	2094      	movs	r0, #148	; 0x94
 8000776:	f000 ff27 	bl	80015c8 <AUDIO_ReadID>
 800077a:	4603      	mov	r3, r0
 800077c:	2be0      	cmp	r3, #224	; 0xe0
 800077e:	d001      	beq.n	8000784 <gameTaskBody+0x74>
	{
		Error_Handler();
 8000780:	f002 fa58 	bl	8002c34 <Error_Handler>
	}
	if(0 != AUDIO_Init(AUDIO_I2C_ADDRESS, OUTPUT_DEVICE_HEADPHONE, 60, AUDIO_FREQUENCY_44K))
 8000784:	f64a 4344 	movw	r3, #44100	; 0xac44
 8000788:	223c      	movs	r2, #60	; 0x3c
 800078a:	2102      	movs	r1, #2
 800078c:	2094      	movs	r0, #148	; 0x94
 800078e:	f000 fe37 	bl	8001400 <AUDIO_Init>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <gameTaskBody+0x8c>
	{
		Error_Handler();
 8000798:	f002 fa4c 	bl	8002c34 <Error_Handler>
	}

	/* Iniciamos el reproductor */
	AudioPlayer_Start("snake.wav", 0, 0);
 800079c:	2200      	movs	r2, #0
 800079e:	2100      	movs	r1, #0
 80007a0:	4821      	ldr	r0, [pc, #132]	; (8000828 <gameTaskBody+0x118>)
 80007a2:	f000 fac9 	bl	8000d38 <AudioPlayer_Start>

	/* Infinite loop */
	for(;;)
	{
		if(gameover == true)
 80007a6:	4b21      	ldr	r3, [pc, #132]	; (800082c <gameTaskBody+0x11c>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d02d      	beq.n	800080a <gameTaskBody+0xfa>
		{
			/* Audio y Pantalla de Game Over */
			AudioPlayer_Start("gameover.wav", 0, 1);
 80007ae:	2201      	movs	r2, #1
 80007b0:	2100      	movs	r1, #0
 80007b2:	481f      	ldr	r0, [pc, #124]	; (8000830 <gameTaskBody+0x120>)
 80007b4:	f000 fac0 	bl	8000d38 <AudioPlayer_Start>
			ssd1306_SetCursor(32, 4);
 80007b8:	2104      	movs	r1, #4
 80007ba:	2020      	movs	r0, #32
 80007bc:	f00d fadc 	bl	800dd78 <ssd1306_SetCursor>
			ssd1306_WriteString("GAME", Font_16x26, White);
 80007c0:	4a1c      	ldr	r2, [pc, #112]	; (8000834 <gameTaskBody+0x124>)
 80007c2:	2301      	movs	r3, #1
 80007c4:	ca06      	ldmia	r2, {r1, r2}
 80007c6:	481c      	ldr	r0, [pc, #112]	; (8000838 <gameTaskBody+0x128>)
 80007c8:	f00d fab0 	bl	800dd2c <ssd1306_WriteString>
			ssd1306_SetCursor(32, 34);
 80007cc:	2122      	movs	r1, #34	; 0x22
 80007ce:	2020      	movs	r0, #32
 80007d0:	f00d fad2 	bl	800dd78 <ssd1306_SetCursor>
			ssd1306_WriteString("OVER", Font_16x26, White);
 80007d4:	4a17      	ldr	r2, [pc, #92]	; (8000834 <gameTaskBody+0x124>)
 80007d6:	2301      	movs	r3, #1
 80007d8:	ca06      	ldmia	r2, {r1, r2}
 80007da:	4818      	ldr	r0, [pc, #96]	; (800083c <gameTaskBody+0x12c>)
 80007dc:	f00d faa6 	bl	800dd2c <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 80007e0:	f00d f996 	bl	800db10 <ssd1306_UpdateScreen>
			osDelay(1500);
 80007e4:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80007e8:	f013 fc7a 	bl	80140e0 <osDelay>

			/* Esperamos por el qspiMutex */
			osMutexWait(qspiMutexHandle, osWaitForever);
 80007ec:	4b0b      	ldr	r3, [pc, #44]	; (800081c <gameTaskBody+0x10c>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	f04f 31ff 	mov.w	r1, #4294967295
 80007f4:	4618      	mov	r0, r3
 80007f6:	f013 fd2b 	bl	8014250 <osMutexWait>

			GameOver();
 80007fa:	f001 fe0d 	bl	8002418 <GameOver>

			/* Soltamos el qspiMutex */
			osMutexRelease(qspiMutexHandle);
 80007fe:	4b07      	ldr	r3, [pc, #28]	; (800081c <gameTaskBody+0x10c>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4618      	mov	r0, r3
 8000804:	f013 fd72 	bl	80142ec <osMutexRelease>
 8000808:	e003      	b.n	8000812 <gameTaskBody+0x102>
		}
		else
		{
			Algoritmo();	// En caso contrario, calculamos lanueva configuración
 800080a:	f001 fca7 	bl	800215c <Algoritmo>
			DrawOled();		// y la mostramos por pantalla
 800080e:	f001 fbb1 	bl	8001f74 <DrawOled>
		}

		osDelay(100);		// Espera de 100 ms para que el juego no vaya demasiado rápido
 8000812:	2064      	movs	r0, #100	; 0x64
 8000814:	f013 fc64 	bl	80140e0 <osDelay>
		if(gameover == true)
 8000818:	e7c5      	b.n	80007a6 <gameTaskBody+0x96>
 800081a:	bf00      	nop
 800081c:	2000ae14 	.word	0x2000ae14
 8000820:	2000eae4 	.word	0x2000eae4
 8000824:	2000d308 	.word	0x2000d308
 8000828:	08019590 	.word	0x08019590
 800082c:	2000e780 	.word	0x2000e780
 8000830:	0801959c 	.word	0x0801959c
 8000834:	20000074 	.word	0x20000074
 8000838:	080195ac 	.word	0x080195ac
 800083c:	080195b4 	.word	0x080195b4

08000840 <usbTaskBody>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_usbTaskBody */
void usbTaskBody(void const * argument)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN usbTaskBody */
	uint32_t USB_VBUS_counter = 0;	// Variable del bus USB
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for(;;)
	{

		USB_VBUS_counter = 0;
 800084c:	2300      	movs	r3, #0
 800084e:	60fb      	str	r3, [r7, #12]
		/* Comprobamos si USB_VBUS está disponible */
		while (USB_VBUS_counter < 5)
 8000850:	e00d      	b.n	800086e <usbTaskBody+0x2e>
		{
			osDelay(10);
 8000852:	200a      	movs	r0, #10
 8000854:	f013 fc44 	bl	80140e0 <osDelay>
			if (HAL_GPIO_ReadPin(USB_VBUS_GPIO_Port, USB_VBUS_Pin) != GPIO_PIN_RESET)
 8000858:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800085c:	4836      	ldr	r0, [pc, #216]	; (8000938 <usbTaskBody+0xf8>)
 800085e:	f005 fbbd 	bl	8005fdc <HAL_GPIO_ReadPin>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d006      	beq.n	8000876 <usbTaskBody+0x36>
			{
				USB_VBUS_counter++;
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	3301      	adds	r3, #1
 800086c:	60fb      	str	r3, [r7, #12]
		while (USB_VBUS_counter < 5)
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	2b04      	cmp	r3, #4
 8000872:	d9ee      	bls.n	8000852 <usbTaskBody+0x12>
 8000874:	e000      	b.n	8000878 <usbTaskBody+0x38>
			}
			else {
				break;
 8000876:	bf00      	nop
			}
		}
		if(USB_VBUS_counter >= 5 && menu == 0)
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	2b04      	cmp	r3, #4
 800087c:	d956      	bls.n	800092c <usbTaskBody+0xec>
 800087e:	4b2f      	ldr	r3, [pc, #188]	; (800093c <usbTaskBody+0xfc>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	2b00      	cmp	r3, #0
 8000884:	d152      	bne.n	800092c <usbTaskBody+0xec>
		{

			ssd1306_Init();
 8000886:	f00d f8b3 	bl	800d9f0 <ssd1306_Init>
			ssd1306_Fill(Black);
 800088a:	2000      	movs	r0, #0
 800088c:	f00d f91e 	bl	800dacc <ssd1306_Fill>
			ssd1306_SetCursor(32, 4);
 8000890:	2104      	movs	r1, #4
 8000892:	2020      	movs	r0, #32
 8000894:	f00d fa70 	bl	800dd78 <ssd1306_SetCursor>
			ssd1306_WriteString("MODO", Font_16x26, White);
 8000898:	4a29      	ldr	r2, [pc, #164]	; (8000940 <usbTaskBody+0x100>)
 800089a:	2301      	movs	r3, #1
 800089c:	ca06      	ldmia	r2, {r1, r2}
 800089e:	4829      	ldr	r0, [pc, #164]	; (8000944 <usbTaskBody+0x104>)
 80008a0:	f00d fa44 	bl	800dd2c <ssd1306_WriteString>
			ssd1306_SetCursor(40, 34);
 80008a4:	2122      	movs	r1, #34	; 0x22
 80008a6:	2028      	movs	r0, #40	; 0x28
 80008a8:	f00d fa66 	bl	800dd78 <ssd1306_SetCursor>
			ssd1306_WriteString("USB", Font_16x26, White);
 80008ac:	4a24      	ldr	r2, [pc, #144]	; (8000940 <usbTaskBody+0x100>)
 80008ae:	2301      	movs	r3, #1
 80008b0:	ca06      	ldmia	r2, {r1, r2}
 80008b2:	4825      	ldr	r0, [pc, #148]	; (8000948 <usbTaskBody+0x108>)
 80008b4:	f00d fa3a 	bl	800dd2c <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 80008b8:	f00d f92a 	bl	800db10 <ssd1306_UpdateScreen>

			/* Paramos el reproductor de audio, si está funcionando */
			if (AppState != AUDIOPLAYER_STATE_STOPPED)
 80008bc:	4b23      	ldr	r3, [pc, #140]	; (800094c <usbTaskBody+0x10c>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d001      	beq.n	80008c8 <usbTaskBody+0x88>
			{
				AudioPlayer_Stop();
 80008c4:	f000 faaa 	bl	8000e1c <AudioPlayer_Stop>
			}

			/* Esperamos por el qspiMutex */
			osMutexWait(qspiMutexHandle, osWaitForever);
 80008c8:	4b21      	ldr	r3, [pc, #132]	; (8000950 <usbTaskBody+0x110>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	f04f 31ff 	mov.w	r1, #4294967295
 80008d0:	4618      	mov	r0, r3
 80008d2:	f013 fcbd 	bl	8014250 <osMutexWait>

			/* Inicializamos el USB */
			MX_USB_DEVICE_Init();
 80008d6:	f016 feb1 	bl	801763c <MX_USB_DEVICE_Init>

			/* RED LED ON */
			HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80008da:	2201      	movs	r2, #1
 80008dc:	2104      	movs	r1, #4
 80008de:	481d      	ldr	r0, [pc, #116]	; (8000954 <usbTaskBody+0x114>)
 80008e0:	f005 fb94 	bl	800600c <HAL_GPIO_WritePin>

			/* USB_VBUS availability check */
			while (USB_VBUS_counter)
 80008e4:	e010      	b.n	8000908 <usbTaskBody+0xc8>
			{
				/* Wait 100ms, then check the USB_VBUS availability */
				osDelay(100);
 80008e6:	2064      	movs	r0, #100	; 0x64
 80008e8:	f013 fbfa 	bl	80140e0 <osDelay>

				if (HAL_GPIO_ReadPin(USB_VBUS_GPIO_Port, USB_VBUS_Pin) == GPIO_PIN_RESET)
 80008ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008f0:	4811      	ldr	r0, [pc, #68]	; (8000938 <usbTaskBody+0xf8>)
 80008f2:	f005 fb73 	bl	8005fdc <HAL_GPIO_ReadPin>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d103      	bne.n	8000904 <usbTaskBody+0xc4>
				{
					USB_VBUS_counter--;
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	3b01      	subs	r3, #1
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	e001      	b.n	8000908 <usbTaskBody+0xc8>
				}
				else {
					USB_VBUS_counter = 5;
 8000904:	2305      	movs	r3, #5
 8000906:	60fb      	str	r3, [r7, #12]
			while (USB_VBUS_counter)
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	2b00      	cmp	r3, #0
 800090c:	d1eb      	bne.n	80008e6 <usbTaskBody+0xa6>
				}
			}

			/* Deinicializamos el USB */
			USBD_DeInit(&hUsbDeviceFS);
 800090e:	4812      	ldr	r0, [pc, #72]	; (8000958 <usbTaskBody+0x118>)
 8000910:	f00e fe6d 	bl	800f5ee <USBD_DeInit>

			/* Soltamos el qspiMutex */
			osMutexRelease(qspiMutexHandle);
 8000914:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <usbTaskBody+0x110>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4618      	mov	r0, r3
 800091a:	f013 fce7 	bl	80142ec <osMutexRelease>

			/* RED LED OFF */
			HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800091e:	2200      	movs	r2, #0
 8000920:	2104      	movs	r1, #4
 8000922:	480c      	ldr	r0, [pc, #48]	; (8000954 <usbTaskBody+0x114>)
 8000924:	f005 fb72 	bl	800600c <HAL_GPIO_WritePin>

			/* Reiniciamos el sistema para recargar la configuración */
			NVIC_SystemReset();
 8000928:	f7ff fe40 	bl	80005ac <__NVIC_SystemReset>
		}
		/* Cada 1 segundo comprobamos si el USB_VBUS está disponible */
		osDelay(1000);
 800092c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000930:	f013 fbd6 	bl	80140e0 <osDelay>
		USB_VBUS_counter = 0;
 8000934:	e78a      	b.n	800084c <usbTaskBody+0xc>
 8000936:	bf00      	nop
 8000938:	48000800 	.word	0x48000800
 800093c:	20000488 	.word	0x20000488
 8000940:	20000074 	.word	0x20000074
 8000944:	080195bc 	.word	0x080195bc
 8000948:	080195c4 	.word	0x080195c4
 800094c:	20000000 	.word	0x20000000
 8000950:	2000ae14 	.word	0x2000ae14
 8000954:	48000400 	.word	0x48000400
 8000958:	2000ab48 	.word	0x2000ab48

0800095c <audioTaskBody>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_audioTaskBody */
void audioTaskBody(void const * argument)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b088      	sub	sp, #32
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN audioTaskBody */
	UINT bufferOffset = 0;	// Offset del buffer
 8000964:	2300      	movs	r3, #0
 8000966:	61fb      	str	r3, [r7, #28]
	UINT bytesRead = 0;		// Número de bytes leidos del archivo
 8000968:	2300      	movs	r3, #0
 800096a:	61bb      	str	r3, [r7, #24]
	osEvent event;

	/* Pausamos la tarea */
	osThreadSuspend(NULL);
 800096c:	2000      	movs	r0, #0
 800096e:	f013 fe9b 	bl	80146a8 <osThreadSuspend>

	/* Infinite loop */
	for(;;)
	{
		event = osSignalWait(A | B, osWaitForever);
 8000972:	f107 030c 	add.w	r3, r7, #12
 8000976:	f04f 32ff 	mov.w	r2, #4294967295
 800097a:	2103      	movs	r1, #3
 800097c:	4618      	mov	r0, r3
 800097e:	f013 fc03 	bl	8014188 <osSignalWait>
		if( event.status == osEventSignal )
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	2b08      	cmp	r3, #8
 8000986:	d1f4      	bne.n	8000972 <audioTaskBody+0x16>
		{
			switch(event.value.v)
 8000988:	693b      	ldr	r3, [r7, #16]
 800098a:	2b01      	cmp	r3, #1
 800098c:	d006      	beq.n	800099c <audioTaskBody+0x40>
 800098e:	2b02      	cmp	r3, #2
 8000990:	d000      	beq.n	8000994 <audioTaskBody+0x38>
			case A:
				bufferOffset = 0;	// Offset para el canal A
				break;
			default:
				/* No somos capaces de streamear más datos => limpiamos el buffer => velocidad de SYSCLK */
				break;
 8000992:	e006      	b.n	80009a2 <audioTaskBody+0x46>
				bufferOffset = AUDIO_BUFFER_SIZE/2;	// Offset para el canal B
 8000994:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000998:	61fb      	str	r3, [r7, #28]
				break;
 800099a:	e002      	b.n	80009a2 <audioTaskBody+0x46>
				bufferOffset = 0;	// Offset para el canal A
 800099c:	2300      	movs	r3, #0
 800099e:	61fb      	str	r3, [r7, #28]
				break;
 80009a0:	bf00      	nop
			}

			/* Esperamos por el qspiMutex */
			osMutexWait(qspiMutexHandle, osWaitForever);
 80009a2:	4b40      	ldr	r3, [pc, #256]	; (8000aa4 <audioTaskBody+0x148>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f04f 31ff 	mov.w	r1, #4294967295
 80009aa:	4618      	mov	r0, r3
 80009ac:	f013 fc50 	bl	8014250 <osMutexWait>

			/* Llenamos el buffer con datos */
			if (f_read(&File, (uint8_t *)(Buffer + bufferOffset), AUDIO_BUFFER_SIZE/2, &bytesRead) != FR_OK)
 80009b0:	69fb      	ldr	r3, [r7, #28]
 80009b2:	4a3d      	ldr	r2, [pc, #244]	; (8000aa8 <audioTaskBody+0x14c>)
 80009b4:	1899      	adds	r1, r3, r2
 80009b6:	f107 0318 	add.w	r3, r7, #24
 80009ba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009be:	483b      	ldr	r0, [pc, #236]	; (8000aac <audioTaskBody+0x150>)
 80009c0:	f011 fe4c 	bl	801265c <f_read>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <audioTaskBody+0x72>
			{
				Error_Handler();
 80009ca:	f002 f933 	bl	8002c34 <Error_Handler>
			}

			/* GREEN LED ON */
			HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 80009ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d2:	4837      	ldr	r0, [pc, #220]	; (8000ab0 <audioTaskBody+0x154>)
 80009d4:	f005 fb32 	bl	800603c <HAL_GPIO_TogglePin>

			ActualPosition += bytesRead;
 80009d8:	4b36      	ldr	r3, [pc, #216]	; (8000ab4 <audioTaskBody+0x158>)
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	69bb      	ldr	r3, [r7, #24]
 80009de:	4413      	add	r3, r2
 80009e0:	4a34      	ldr	r2, [pc, #208]	; (8000ab4 <audioTaskBody+0x158>)
 80009e2:	6013      	str	r3, [r2, #0]

			/* Comprobamos si se ha llegado al final del archivo */
			if((ActualPosition + (AUDIO_BUFFER_SIZE/2)) > f_size(&File))
 80009e4:	4b33      	ldr	r3, [pc, #204]	; (8000ab4 <audioTaskBody+0x158>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 80009ec:	4b2f      	ldr	r3, [pc, #188]	; (8000aac <audioTaskBody+0x150>)
 80009ee:	68db      	ldr	r3, [r3, #12]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	d950      	bls.n	8000a96 <audioTaskBody+0x13a>
			{
				if(audio_flag == 1){	// En caso de no estar reproduciendo la música de fondo entramos aquí
 80009f4:	4b30      	ldr	r3, [pc, #192]	; (8000ab8 <audioTaskBody+0x15c>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d037      	beq.n	8000a6c <audioTaskBody+0x110>

					if (gameover == 1)	// Si estamos en la situación de Game Over necesitamos parar la reproducción
 80009fc:	4b2f      	ldr	r3, [pc, #188]	; (8000abc <audioTaskBody+0x160>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d018      	beq.n	8000a36 <audioTaskBody+0xda>
					{
						/* Paramos el playback */
						if (AUDIO_Stop(AUDIO_I2C_ADDRESS, CODEC_PDWN_SW) != 0)
 8000a04:	2102      	movs	r1, #2
 8000a06:	2094      	movs	r0, #148	; 0x94
 8000a08:	f000 fe24 	bl	8001654 <AUDIO_Stop>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <audioTaskBody+0xba>
						{
							Error_Handler();
 8000a12:	f002 f90f 	bl	8002c34 <Error_Handler>
						}
						/* Paramos la transferencia por DMA */
						if (HAL_SAI_DMAStop(&hsai_BlockA1) != HAL_OK)
 8000a16:	482a      	ldr	r0, [pc, #168]	; (8000ac0 <audioTaskBody+0x164>)
 8000a18:	f00a fb3e 	bl	800b098 <HAL_SAI_DMAStop>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <audioTaskBody+0xca>
						{
							Error_Handler();
 8000a22:	f002 f907 	bl	8002c34 <Error_Handler>
						}

						osMutexRelease(qspiMutexHandle);	// Soltamos el mutex
 8000a26:	4b1f      	ldr	r3, [pc, #124]	; (8000aa4 <audioTaskBody+0x148>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f013 fc5e 	bl	80142ec <osMutexRelease>
						vTaskSuspend( NULL );	// Y suspendemos la tarea
 8000a30:	2000      	movs	r0, #0
 8000a32:	f015 f853 	bl	8015adc <vTaskSuspend>
					}

					/* Cerramos el archivo de audio */
					if(f_close(&File) != FR_OK)
 8000a36:	481d      	ldr	r0, [pc, #116]	; (8000aac <audioTaskBody+0x150>)
 8000a38:	f012 f959 	bl	8012cee <f_close>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <audioTaskBody+0xea>
					{
						Error_Handler();
 8000a42:	f002 f8f7 	bl	8002c34 <Error_Handler>
					}

					osMutexRelease(qspiMutexHandle);	// Soltamos el mutex
 8000a46:	4b17      	ldr	r3, [pc, #92]	; (8000aa4 <audioTaskBody+0x148>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f013 fc4e 	bl	80142ec <osMutexRelease>

					/* Paramos la transferencia por DMA */
					if (HAL_SAI_DMAStop(&hsai_BlockA1) != HAL_OK)
 8000a50:	481b      	ldr	r0, [pc, #108]	; (8000ac0 <audioTaskBody+0x164>)
 8000a52:	f00a fb21 	bl	800b098 <HAL_SAI_DMAStop>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d001      	beq.n	8000a60 <audioTaskBody+0x104>
					{
						Error_Handler();
 8000a5c:	f002 f8ea 	bl	8002c34 <Error_Handler>
					}

					AudioPlayer_Start("snake.wav", 1, 0);	// Reiniciamos la reproducción de la música de fondo
 8000a60:	2200      	movs	r2, #0
 8000a62:	2101      	movs	r1, #1
 8000a64:	4817      	ldr	r0, [pc, #92]	; (8000ac4 <audioTaskBody+0x168>)
 8000a66:	f000 f967 	bl	8000d38 <AudioPlayer_Start>
 8000a6a:	e014      	b.n	8000a96 <audioTaskBody+0x13a>
				}
				else	// Si está cargada la música de fondo, rebobinamos el
				{		// archivo de audio para reproducirlo desde el principio

					if (f_rewind(&File) != FR_OK)
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	480f      	ldr	r0, [pc, #60]	; (8000aac <audioTaskBody+0x150>)
 8000a70:	f012 f96c 	bl	8012d4c <f_lseek>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <audioTaskBody+0x122>
					{
						Error_Handler();
 8000a7a:	f002 f8db 	bl	8002c34 <Error_Handler>
					}

					if (f_lseek(&File, WAV_FILE_HEADER_SIZE) != FR_OK)
 8000a7e:	212c      	movs	r1, #44	; 0x2c
 8000a80:	480a      	ldr	r0, [pc, #40]	; (8000aac <audioTaskBody+0x150>)
 8000a82:	f012 f963 	bl	8012d4c <f_lseek>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <audioTaskBody+0x134>
					{
						Error_Handler();
 8000a8c:	f002 f8d2 	bl	8002c34 <Error_Handler>
					}

					/* Nos saltamos la cabecera del archivo WAV */
					ActualPosition = WAV_FILE_HEADER_SIZE;
 8000a90:	4b08      	ldr	r3, [pc, #32]	; (8000ab4 <audioTaskBody+0x158>)
 8000a92:	222c      	movs	r2, #44	; 0x2c
 8000a94:	601a      	str	r2, [r3, #0]
				}
			}

			/* Soltamos el qspiMutex */
			osMutexRelease(qspiMutexHandle);
 8000a96:	4b03      	ldr	r3, [pc, #12]	; (8000aa4 <audioTaskBody+0x148>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f013 fc26 	bl	80142ec <osMutexRelease>
		event = osSignalWait(A | B, osWaitForever);
 8000aa0:	e767      	b.n	8000972 <audioTaskBody+0x16>
 8000aa2:	bf00      	nop
 8000aa4:	2000ae14 	.word	0x2000ae14
 8000aa8:	2000ae28 	.word	0x2000ae28
 8000aac:	2000e348 	.word	0x2000e348
 8000ab0:	48001000 	.word	0x48001000
 8000ab4:	2000ae24 	.word	0x2000ae24
 8000ab8:	2000022c 	.word	0x2000022c
 8000abc:	2000e780 	.word	0x2000e780
 8000ac0:	2000e8a8 	.word	0x2000e8a8
 8000ac4:	08019590 	.word	0x08019590

08000ac8 <inputTaskBody>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_inputTaskBody */
void inputTaskBody(void const * argument)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b08a      	sub	sp, #40	; 0x28
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
	osEvent event;

	/* Infinite loop */
	for(;;)
	{
		if (menu == 1)	// Juego usando el DPAD
 8000ad0:	4b83      	ldr	r3, [pc, #524]	; (8000ce0 <inputTaskBody+0x218>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d17d      	bne.n	8000bd4 <inputTaskBody+0x10c>
		{
			event = osMessageGet(joystickInputQueueHandle, osWaitForever);
 8000ad8:	4b82      	ldr	r3, [pc, #520]	; (8000ce4 <inputTaskBody+0x21c>)
 8000ada:	6819      	ldr	r1, [r3, #0]
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f013 fd6b 	bl	80145c0 <osMessageGet>

			if (event.status == osEventMessage)
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	2b10      	cmp	r3, #16
 8000aee:	f040 80ea 	bne.w	8000cc6 <inputTaskBody+0x1fe>
			{
				/* Leemos la entrada del DPAD, y cambiamos de estado de acuerdo a eso */
				switch(event.value.v)
 8000af2:	69bb      	ldr	r3, [r7, #24]
 8000af4:	3b01      	subs	r3, #1
 8000af6:	2b1f      	cmp	r3, #31
 8000af8:	f200 80e7 	bhi.w	8000cca <inputTaskBody+0x202>
 8000afc:	a201      	add	r2, pc, #4	; (adr r2, 8000b04 <inputTaskBody+0x3c>)
 8000afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b02:	bf00      	nop
 8000b04:	08000bcd 	.word	0x08000bcd
 8000b08:	08000b85 	.word	0x08000b85
 8000b0c:	08000ccb 	.word	0x08000ccb
 8000b10:	08000b97 	.word	0x08000b97
 8000b14:	08000ccb 	.word	0x08000ccb
 8000b18:	08000ccb 	.word	0x08000ccb
 8000b1c:	08000ccb 	.word	0x08000ccb
 8000b20:	08000ba9 	.word	0x08000ba9
 8000b24:	08000ccb 	.word	0x08000ccb
 8000b28:	08000ccb 	.word	0x08000ccb
 8000b2c:	08000ccb 	.word	0x08000ccb
 8000b30:	08000ccb 	.word	0x08000ccb
 8000b34:	08000ccb 	.word	0x08000ccb
 8000b38:	08000ccb 	.word	0x08000ccb
 8000b3c:	08000ccb 	.word	0x08000ccb
 8000b40:	08000ccb 	.word	0x08000ccb
 8000b44:	08000ccb 	.word	0x08000ccb
 8000b48:	08000ccb 	.word	0x08000ccb
 8000b4c:	08000ccb 	.word	0x08000ccb
 8000b50:	08000ccb 	.word	0x08000ccb
 8000b54:	08000ccb 	.word	0x08000ccb
 8000b58:	08000ccb 	.word	0x08000ccb
 8000b5c:	08000ccb 	.word	0x08000ccb
 8000b60:	08000ccb 	.word	0x08000ccb
 8000b64:	08000ccb 	.word	0x08000ccb
 8000b68:	08000ccb 	.word	0x08000ccb
 8000b6c:	08000ccb 	.word	0x08000ccb
 8000b70:	08000ccb 	.word	0x08000ccb
 8000b74:	08000ccb 	.word	0x08000ccb
 8000b78:	08000ccb 	.word	0x08000ccb
 8000b7c:	08000ccb 	.word	0x08000ccb
 8000b80:	08000bbb 	.word	0x08000bbb
				{
					case JOY_LEFT_Pin:
						if(prev_state!=2)
 8000b84:	4b58      	ldr	r3, [pc, #352]	; (8000ce8 <inputTaskBody+0x220>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	f000 80a0 	beq.w	8000cce <inputTaskBody+0x206>
							state = 1;
 8000b8e:	4b57      	ldr	r3, [pc, #348]	; (8000cec <inputTaskBody+0x224>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	601a      	str	r2, [r3, #0]
						break;
 8000b94:	e09b      	b.n	8000cce <inputTaskBody+0x206>
					case JOY_RIGHT_Pin:
						if(prev_state!=1)
 8000b96:	4b54      	ldr	r3, [pc, #336]	; (8000ce8 <inputTaskBody+0x220>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	f000 8099 	beq.w	8000cd2 <inputTaskBody+0x20a>
							state = 2;
 8000ba0:	4b52      	ldr	r3, [pc, #328]	; (8000cec <inputTaskBody+0x224>)
 8000ba2:	2202      	movs	r2, #2
 8000ba4:	601a      	str	r2, [r3, #0]
						break;
 8000ba6:	e094      	b.n	8000cd2 <inputTaskBody+0x20a>
					case JOY_UP_Pin:
						if(prev_state!=4)
 8000ba8:	4b4f      	ldr	r3, [pc, #316]	; (8000ce8 <inputTaskBody+0x220>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b04      	cmp	r3, #4
 8000bae:	f000 8092 	beq.w	8000cd6 <inputTaskBody+0x20e>
							state = 3;
 8000bb2:	4b4e      	ldr	r3, [pc, #312]	; (8000cec <inputTaskBody+0x224>)
 8000bb4:	2203      	movs	r2, #3
 8000bb6:	601a      	str	r2, [r3, #0]
						break;
 8000bb8:	e08d      	b.n	8000cd6 <inputTaskBody+0x20e>
					case JOY_DOWN_Pin:
						if(prev_state!=3)
 8000bba:	4b4b      	ldr	r3, [pc, #300]	; (8000ce8 <inputTaskBody+0x220>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2b03      	cmp	r3, #3
 8000bc0:	f000 808b 	beq.w	8000cda <inputTaskBody+0x212>
							state = 4;
 8000bc4:	4b49      	ldr	r3, [pc, #292]	; (8000cec <inputTaskBody+0x224>)
 8000bc6:	2204      	movs	r2, #4
 8000bc8:	601a      	str	r2, [r3, #0]
						break;
 8000bca:	e086      	b.n	8000cda <inputTaskBody+0x212>
					case JOY_CENTER_Pin:
						state = 5;
 8000bcc:	4b47      	ldr	r3, [pc, #284]	; (8000cec <inputTaskBody+0x224>)
 8000bce:	2205      	movs	r2, #5
 8000bd0:	601a      	str	r2, [r3, #0]
						break;
 8000bd2:	e083      	b.n	8000cdc <inputTaskBody+0x214>
					default:
						break;
				}
			}
		}
		else if (menu == 2)	// Juego usando el Giroscopio/Acelerómetro
 8000bd4:	4b42      	ldr	r3, [pc, #264]	; (8000ce0 <inputTaskBody+0x218>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2b02      	cmp	r3, #2
 8000bda:	f47f af79 	bne.w	8000ad0 <inputTaskBody+0x8>
		{
			float axis_gyro[3] = {0};
 8000bde:	f107 0308 	add.w	r3, r7, #8
 8000be2:	2200      	movs	r2, #0
 8000be4:	601a      	str	r2, [r3, #0]
 8000be6:	605a      	str	r2, [r3, #4]
 8000be8:	609a      	str	r2, [r3, #8]
			float Xval, Yval = 0;
 8000bea:	f04f 0300 	mov.w	r3, #0
 8000bee:	627b      	str	r3, [r7, #36]	; 0x24
			BSP_GYRO_Reset();	// Recalibramos el giroscopio
 8000bf0:	f004 f846 	bl	8004c80 <BSP_GYRO_Reset>

			while(1)
			{
				/* Leemos los datos angulares del Giroscopio */
				BSP_GYRO_GetXYZ(axis_gyro);
 8000bf4:	f107 0308 	add.w	r3, r7, #8
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f004 f851 	bl	8004ca0 <BSP_GYRO_GetXYZ>

				/* Damos formato a los nuevos valores y los evaluamos */
				Xval = abs((axis_gyro[0]));
 8000bfe:	edd7 7a02 	vldr	s15, [r7, #8]
 8000c02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c06:	ee17 3a90 	vmov	r3, s15
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	bfb8      	it	lt
 8000c0e:	425b      	neglt	r3, r3
 8000c10:	ee07 3a90 	vmov	s15, r3
 8000c14:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c18:	edc7 7a08 	vstr	s15, [r7, #32]
				Yval = abs((axis_gyro[1]));
 8000c1c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000c24:	ee17 3a90 	vmov	r3, s15
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	bfb8      	it	lt
 8000c2c:	425b      	neglt	r3, r3
 8000c2e:	ee07 3a90 	vmov	s15, r3
 8000c32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c36:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

				if(Xval>Yval){
 8000c3a:	ed97 7a08 	vldr	s14, [r7, #32]
 8000c3e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000c42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c4a:	dd19      	ble.n	8000c80 <inputTaskBody+0x1b8>
					if(axis_gyro[0] > 20000.0f){
 8000c4c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000c50:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8000cf0 <inputTaskBody+0x228>
 8000c54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c5c:	dd03      	ble.n	8000c66 <inputTaskBody+0x19e>
						//Arriba
						//Evitar que pueda girar 180º
						state = 3;
 8000c5e:	4b23      	ldr	r3, [pc, #140]	; (8000cec <inputTaskBody+0x224>)
 8000c60:	2203      	movs	r2, #3
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	e7c6      	b.n	8000bf4 <inputTaskBody+0x12c>
					}else if(axis_gyro[0] < -20000.0f){
 8000c66:	edd7 7a02 	vldr	s15, [r7, #8]
 8000c6a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8000cf4 <inputTaskBody+0x22c>
 8000c6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c76:	d525      	bpl.n	8000cc4 <inputTaskBody+0x1fc>
						//Abajo
						state = 4;
 8000c78:	4b1c      	ldr	r3, [pc, #112]	; (8000cec <inputTaskBody+0x224>)
 8000c7a:	2204      	movs	r2, #4
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	e7b9      	b.n	8000bf4 <inputTaskBody+0x12c>
					}
				}else if (Yval>Xval){
 8000c80:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000c84:	edd7 7a08 	vldr	s15, [r7, #32]
 8000c88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c90:	dd18      	ble.n	8000cc4 <inputTaskBody+0x1fc>
					if(axis_gyro[1] < -20000.0f){
 8000c92:	edd7 7a03 	vldr	s15, [r7, #12]
 8000c96:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8000cf4 <inputTaskBody+0x22c>
 8000c9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ca2:	d503      	bpl.n	8000cac <inputTaskBody+0x1e4>
						//Izquierda
						state = 1;
 8000ca4:	4b11      	ldr	r3, [pc, #68]	; (8000cec <inputTaskBody+0x224>)
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	e7a3      	b.n	8000bf4 <inputTaskBody+0x12c>
					}else if(axis_gyro[1] > 20000.0f){
 8000cac:	edd7 7a03 	vldr	s15, [r7, #12]
 8000cb0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000cf0 <inputTaskBody+0x228>
 8000cb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cbc:	dd02      	ble.n	8000cc4 <inputTaskBody+0x1fc>
						//Derecha
						state = 2;
 8000cbe:	4b0b      	ldr	r3, [pc, #44]	; (8000cec <inputTaskBody+0x224>)
 8000cc0:	2202      	movs	r2, #2
 8000cc2:	601a      	str	r2, [r3, #0]
				BSP_GYRO_GetXYZ(axis_gyro);
 8000cc4:	e796      	b.n	8000bf4 <inputTaskBody+0x12c>
			}
 8000cc6:	bf00      	nop
 8000cc8:	e702      	b.n	8000ad0 <inputTaskBody+0x8>
						break;
 8000cca:	bf00      	nop
 8000ccc:	e700      	b.n	8000ad0 <inputTaskBody+0x8>
						break;
 8000cce:	bf00      	nop
 8000cd0:	e6fe      	b.n	8000ad0 <inputTaskBody+0x8>
						break;
 8000cd2:	bf00      	nop
 8000cd4:	e6fc      	b.n	8000ad0 <inputTaskBody+0x8>
						break;
 8000cd6:	bf00      	nop
 8000cd8:	e6fa      	b.n	8000ad0 <inputTaskBody+0x8>
						break;
 8000cda:	bf00      	nop
		if (menu == 1)	// Juego usando el DPAD
 8000cdc:	e6f8      	b.n	8000ad0 <inputTaskBody+0x8>
 8000cde:	bf00      	nop
 8000ce0:	20000488 	.word	0x20000488
 8000ce4:	2000ce28 	.word	0x2000ce28
 8000ce8:	2000d304 	.word	0x2000d304
 8000cec:	2000e378 	.word	0x2000e378
 8000cf0:	469c4000 	.word	0x469c4000
 8000cf4:	c69c4000 	.word	0xc69c4000

08000cf8 <HAL_SAI_TxCpltCallback>:
 * @param  hsai : pointer to a SAI_HandleTypeDef structure that contains
 *                the configuration information for SAI module.
 * @retval None
 */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
	 */
	osSignalSet(audioTaskHandle, B);
 8000d00:	4b04      	ldr	r3, [pc, #16]	; (8000d14 <HAL_SAI_TxCpltCallback+0x1c>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	2102      	movs	r1, #2
 8000d06:	4618      	mov	r0, r3
 8000d08:	f013 f9fe 	bl	8014108 <osSignalSet>
}
 8000d0c:	bf00      	nop
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	2000ae10 	.word	0x2000ae10

08000d18 <HAL_SAI_TxHalfCpltCallback>:
 * @param  hsai : pointer to a SAI_HandleTypeDef structure that contains
 *                the configuration information for SAI module.
 * @retval None
 */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implenetd in the user file
	 */
	osSignalSet(audioTaskHandle, A);
 8000d20:	4b04      	ldr	r3, [pc, #16]	; (8000d34 <HAL_SAI_TxHalfCpltCallback+0x1c>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	2101      	movs	r1, #1
 8000d26:	4618      	mov	r0, r3
 8000d28:	f013 f9ee 	bl	8014108 <osSignalSet>
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	2000ae10 	.word	0x2000ae10

08000d38 <AudioPlayer_Start>:
 * @brief AudioPlayer Start method
 * @param  None
 * @retval None
 */
void AudioPlayer_Start(const TCHAR* file_name, bool bg_music, bool aflag)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	460b      	mov	r3, r1
 8000d42:	70fb      	strb	r3, [r7, #3]
 8000d44:	4613      	mov	r3, r2
 8000d46:	70bb      	strb	r3, [r7, #2]
	audio_flag = aflag;
 8000d48:	4a2b      	ldr	r2, [pc, #172]	; (8000df8 <AudioPlayer_Start+0xc0>)
 8000d4a:	78bb      	ldrb	r3, [r7, #2]
 8000d4c:	7013      	strb	r3, [r2, #0]

	/* Cargamos el codec de audio y habilitamos su reproducción */
	if(0 != AUDIO_Play(AUDIO_I2C_ADDRESS, NULL, 0))
 8000d4e:	2200      	movs	r2, #0
 8000d50:	2100      	movs	r1, #0
 8000d52:	2094      	movs	r0, #148	; 0x94
 8000d54:	f000 fc50 	bl	80015f8 <AUDIO_Play>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <AudioPlayer_Start+0x2a>
	{
		Error_Handler();
 8000d5e:	f001 ff69 	bl	8002c34 <Error_Handler>
	}

	/* Esperamos por el qspiMutex */
	osMutexWait(qspiMutexHandle, osWaitForever);
 8000d62:	4b26      	ldr	r3, [pc, #152]	; (8000dfc <AudioPlayer_Start+0xc4>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f04f 31ff 	mov.w	r1, #4294967295
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f013 fa70 	bl	8014250 <osMutexWait>

	/* Abrimos el archivo de audio en modo lectura */
	if(f_open(&File, file_name, FA_READ) != FR_OK)
 8000d70:	2201      	movs	r2, #1
 8000d72:	6879      	ldr	r1, [r7, #4]
 8000d74:	4822      	ldr	r0, [pc, #136]	; (8000e00 <AudioPlayer_Start+0xc8>)
 8000d76:	f011 fac5 	bl	8012304 <f_open>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <AudioPlayer_Start+0x4c>
	{
		Error_Handler();
 8000d80:	f001 ff58 	bl	8002c34 <Error_Handler>
	}

	if (bg_music == 0 )
 8000d84:	78fb      	ldrb	r3, [r7, #3]
 8000d86:	f083 0301 	eor.w	r3, r3, #1
 8000d8a:	b2db      	uxtb	r3, r3
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d007      	beq.n	8000da0 <AudioPlayer_Start+0x68>
	{
		/* Nos saltamos la cabacera del archivo WAV */
		PrevPosition = ActualPosition;
 8000d90:	4b1c      	ldr	r3, [pc, #112]	; (8000e04 <AudioPlayer_Start+0xcc>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a1c      	ldr	r2, [pc, #112]	; (8000e08 <AudioPlayer_Start+0xd0>)
 8000d96:	6013      	str	r3, [r2, #0]
		ActualPosition = WAV_FILE_HEADER_SIZE;
 8000d98:	4b1a      	ldr	r3, [pc, #104]	; (8000e04 <AudioPlayer_Start+0xcc>)
 8000d9a:	222c      	movs	r2, #44	; 0x2c
 8000d9c:	601a      	str	r2, [r3, #0]
 8000d9e:	e003      	b.n	8000da8 <AudioPlayer_Start+0x70>
	}
	else
	{
		/* Si venimos de una reproducción anterior, seguimos reproduciendo desde donde lo dejamos */
		ActualPosition = PrevPosition;
 8000da0:	4b19      	ldr	r3, [pc, #100]	; (8000e08 <AudioPlayer_Start+0xd0>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a17      	ldr	r2, [pc, #92]	; (8000e04 <AudioPlayer_Start+0xcc>)
 8000da6:	6013      	str	r3, [r2, #0]
	}

	/* Movemos el puntero del archivo hasta la dirección correcta */
	if (f_lseek(&File, ActualPosition) != FR_OK)
 8000da8:	4b16      	ldr	r3, [pc, #88]	; (8000e04 <AudioPlayer_Start+0xcc>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4619      	mov	r1, r3
 8000dae:	4814      	ldr	r0, [pc, #80]	; (8000e00 <AudioPlayer_Start+0xc8>)
 8000db0:	f011 ffcc 	bl	8012d4c <f_lseek>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <AudioPlayer_Start+0x86>
	{
		Error_Handler();
 8000dba:	f001 ff3b 	bl	8002c34 <Error_Handler>
	}

	/* Soltamos el qspiMutex */
	osMutexRelease(qspiMutexHandle);
 8000dbe:	4b0f      	ldr	r3, [pc, #60]	; (8000dfc <AudioPlayer_Start+0xc4>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f013 fa92 	bl	80142ec <osMutexRelease>

	/* Iniciamos la transferencia por el DMA desde el buffer */
	if(HAL_OK != HAL_SAI_Transmit_DMA(&hsai_BlockA1, (uint8_t *)Buffer, AUDIO_BUFFER_SIZE/2))
 8000dc8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000dcc:	490f      	ldr	r1, [pc, #60]	; (8000e0c <AudioPlayer_Start+0xd4>)
 8000dce:	4810      	ldr	r0, [pc, #64]	; (8000e10 <AudioPlayer_Start+0xd8>)
 8000dd0:	f00a f9b6 	bl	800b140 <HAL_SAI_Transmit_DMA>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <AudioPlayer_Start+0xa6>
	{
		Error_Handler();
 8000dda:	f001 ff2b 	bl	8002c34 <Error_Handler>
	}

	/* Cambiamos el estado de la aplicación */
	AppState = AUDIOPLAYER_STATE_RUNNING;
 8000dde:	4b0d      	ldr	r3, [pc, #52]	; (8000e14 <AudioPlayer_Start+0xdc>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	701a      	strb	r2, [r3, #0]

	/* Volvemos a activar la tarea */
	osThreadResume(audioTaskHandle);
 8000de4:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <AudioPlayer_Start+0xe0>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4618      	mov	r0, r3
 8000dea:	f013 fc69 	bl	80146c0 <osThreadResume>
}
 8000dee:	bf00      	nop
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	2000022c 	.word	0x2000022c
 8000dfc:	2000ae14 	.word	0x2000ae14
 8000e00:	2000e348 	.word	0x2000e348
 8000e04:	2000ae24 	.word	0x2000ae24
 8000e08:	2000ae0c 	.word	0x2000ae0c
 8000e0c:	2000ae28 	.word	0x2000ae28
 8000e10:	2000e8a8 	.word	0x2000e8a8
 8000e14:	20000000 	.word	0x20000000
 8000e18:	2000ae10 	.word	0x2000ae10

08000e1c <AudioPlayer_Stop>:
 * @brief AudioPlayer Stop method
 * @param  None
 * @retval None
 */
void AudioPlayer_Stop(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
	/* Paramos el playback */
	if (AUDIO_Stop(AUDIO_I2C_ADDRESS, CODEC_PDWN_SW) != 0)
 8000e20:	2102      	movs	r1, #2
 8000e22:	2094      	movs	r0, #148	; 0x94
 8000e24:	f000 fc16 	bl	8001654 <AUDIO_Stop>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <AudioPlayer_Stop+0x16>
	{
		Error_Handler();
 8000e2e:	f001 ff01 	bl	8002c34 <Error_Handler>
	}

	/* Paramos la tranferencia por DMA */
	if (HAL_SAI_DMAStop(&hsai_BlockA1) != HAL_OK)
 8000e32:	4816      	ldr	r0, [pc, #88]	; (8000e8c <AudioPlayer_Stop+0x70>)
 8000e34:	f00a f930 	bl	800b098 <HAL_SAI_DMAStop>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <AudioPlayer_Stop+0x26>
	{
		Error_Handler();
 8000e3e:	f001 fef9 	bl	8002c34 <Error_Handler>
	}

	/* Esperamos por el qspiMutex */
	osMutexWait(qspiMutexHandle, osWaitForever);
 8000e42:	4b13      	ldr	r3, [pc, #76]	; (8000e90 <AudioPlayer_Stop+0x74>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f04f 31ff 	mov.w	r1, #4294967295
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f013 fa00 	bl	8014250 <osMutexWait>

	/* Pausamos la tarea */
	osThreadSuspend(audioTaskHandle);
 8000e50:	4b10      	ldr	r3, [pc, #64]	; (8000e94 <AudioPlayer_Stop+0x78>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4618      	mov	r0, r3
 8000e56:	f013 fc27 	bl	80146a8 <osThreadSuspend>

	/* Cerramos el archivo de audio */
	if(f_close(&File) != FR_OK)
 8000e5a:	480f      	ldr	r0, [pc, #60]	; (8000e98 <AudioPlayer_Stop+0x7c>)
 8000e5c:	f011 ff47 	bl	8012cee <f_close>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <AudioPlayer_Stop+0x4e>
	{
		Error_Handler();
 8000e66:	f001 fee5 	bl	8002c34 <Error_Handler>
	}

	/* Soltamos el qspiMutex */
	osMutexRelease(qspiMutexHandle);
 8000e6a:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <AudioPlayer_Stop+0x74>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f013 fa3c 	bl	80142ec <osMutexRelease>

	/* Apagamos el LED Verde para indicar que ya no hay reproducción de audio */
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000e74:	2200      	movs	r2, #0
 8000e76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e7a:	4808      	ldr	r0, [pc, #32]	; (8000e9c <AudioPlayer_Stop+0x80>)
 8000e7c:	f005 f8c6 	bl	800600c <HAL_GPIO_WritePin>

	AppState = AUDIOPLAYER_STATE_STOPPED;
 8000e80:	4b07      	ldr	r3, [pc, #28]	; (8000ea0 <AudioPlayer_Stop+0x84>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	701a      	strb	r2, [r3, #0]
}
 8000e86:	bf00      	nop
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	2000e8a8 	.word	0x2000e8a8
 8000e90:	2000ae14 	.word	0x2000ae14
 8000e94:	2000ae10 	.word	0x2000ae10
 8000e98:	2000e348 	.word	0x2000e348
 8000e9c:	48001000 	.word	0x48001000
 8000ea0:	20000000 	.word	0x20000000

08000ea4 <HAL_GPIO_EXTI_Callback>:
  *         Handle USB VBUS detection upon External interrupt
  * @param  GPIO_Pin
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin) // Usamos las interrupciones para leer la entrada del DPAD
 8000eae:	88fb      	ldrh	r3, [r7, #6]
 8000eb0:	3b01      	subs	r3, #1
 8000eb2:	2b1f      	cmp	r3, #31
 8000eb4:	d86a      	bhi.n	8000f8c <HAL_GPIO_EXTI_Callback+0xe8>
 8000eb6:	a201      	add	r2, pc, #4	; (adr r2, 8000ebc <HAL_GPIO_EXTI_Callback+0x18>)
 8000eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ebc:	08000f3d 	.word	0x08000f3d
 8000ec0:	08000f4d 	.word	0x08000f4d
 8000ec4:	08000f8d 	.word	0x08000f8d
 8000ec8:	08000f5d 	.word	0x08000f5d
 8000ecc:	08000f8d 	.word	0x08000f8d
 8000ed0:	08000f8d 	.word	0x08000f8d
 8000ed4:	08000f8d 	.word	0x08000f8d
 8000ed8:	08000f6d 	.word	0x08000f6d
 8000edc:	08000f8d 	.word	0x08000f8d
 8000ee0:	08000f8d 	.word	0x08000f8d
 8000ee4:	08000f8d 	.word	0x08000f8d
 8000ee8:	08000f8d 	.word	0x08000f8d
 8000eec:	08000f8d 	.word	0x08000f8d
 8000ef0:	08000f8d 	.word	0x08000f8d
 8000ef4:	08000f8d 	.word	0x08000f8d
 8000ef8:	08000f8d 	.word	0x08000f8d
 8000efc:	08000f8d 	.word	0x08000f8d
 8000f00:	08000f8d 	.word	0x08000f8d
 8000f04:	08000f8d 	.word	0x08000f8d
 8000f08:	08000f8d 	.word	0x08000f8d
 8000f0c:	08000f8d 	.word	0x08000f8d
 8000f10:	08000f8d 	.word	0x08000f8d
 8000f14:	08000f8d 	.word	0x08000f8d
 8000f18:	08000f8d 	.word	0x08000f8d
 8000f1c:	08000f8d 	.word	0x08000f8d
 8000f20:	08000f8d 	.word	0x08000f8d
 8000f24:	08000f8d 	.word	0x08000f8d
 8000f28:	08000f8d 	.word	0x08000f8d
 8000f2c:	08000f8d 	.word	0x08000f8d
 8000f30:	08000f8d 	.word	0x08000f8d
 8000f34:	08000f8d 	.word	0x08000f8d
 8000f38:	08000f7d 	.word	0x08000f7d
  {
	case JOY_CENTER_Pin:
		osMessagePut(joystickInputQueueHandle, JOY_CENTER_Pin, 0);
 8000f3c:	4b17      	ldr	r3, [pc, #92]	; (8000f9c <HAL_GPIO_EXTI_Callback+0xf8>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2200      	movs	r2, #0
 8000f42:	2101      	movs	r1, #1
 8000f44:	4618      	mov	r0, r3
 8000f46:	f013 fafb 	bl	8014540 <osMessagePut>
		break;
 8000f4a:	e022      	b.n	8000f92 <HAL_GPIO_EXTI_Callback+0xee>
	case JOY_LEFT_Pin:
		osMessagePut(joystickInputQueueHandle, JOY_LEFT_Pin, 0);
 8000f4c:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <HAL_GPIO_EXTI_Callback+0xf8>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2200      	movs	r2, #0
 8000f52:	2102      	movs	r1, #2
 8000f54:	4618      	mov	r0, r3
 8000f56:	f013 faf3 	bl	8014540 <osMessagePut>
		break;
 8000f5a:	e01a      	b.n	8000f92 <HAL_GPIO_EXTI_Callback+0xee>
	case JOY_RIGHT_Pin:
		osMessagePut(joystickInputQueueHandle, JOY_RIGHT_Pin, 0);
 8000f5c:	4b0f      	ldr	r3, [pc, #60]	; (8000f9c <HAL_GPIO_EXTI_Callback+0xf8>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2200      	movs	r2, #0
 8000f62:	2104      	movs	r1, #4
 8000f64:	4618      	mov	r0, r3
 8000f66:	f013 faeb 	bl	8014540 <osMessagePut>
		break;
 8000f6a:	e012      	b.n	8000f92 <HAL_GPIO_EXTI_Callback+0xee>
	case JOY_UP_Pin:
		osMessagePut(joystickInputQueueHandle, JOY_UP_Pin, 0);
 8000f6c:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <HAL_GPIO_EXTI_Callback+0xf8>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2200      	movs	r2, #0
 8000f72:	2108      	movs	r1, #8
 8000f74:	4618      	mov	r0, r3
 8000f76:	f013 fae3 	bl	8014540 <osMessagePut>
		break;
 8000f7a:	e00a      	b.n	8000f92 <HAL_GPIO_EXTI_Callback+0xee>
	case JOY_DOWN_Pin:
		osMessagePut(joystickInputQueueHandle, JOY_DOWN_Pin, 0);
 8000f7c:	4b07      	ldr	r3, [pc, #28]	; (8000f9c <HAL_GPIO_EXTI_Callback+0xf8>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2200      	movs	r2, #0
 8000f82:	2120      	movs	r1, #32
 8000f84:	4618      	mov	r0, r3
 8000f86:	f013 fadb 	bl	8014540 <osMessagePut>
		break;
 8000f8a:	e002      	b.n	8000f92 <HAL_GPIO_EXTI_Callback+0xee>
	default:
		Error_Handler();
 8000f8c:	f001 fe52 	bl	8002c34 <Error_Handler>
		break;
 8000f90:	bf00      	nop
  }
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	2000ce28 	.word	0x2000ce28

08000fa0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b08a      	sub	sp, #40	; 0x28
 8000fa4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa6:	f107 0314 	add.w	r3, r7, #20
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	605a      	str	r2, [r3, #4]
 8000fb0:	609a      	str	r2, [r3, #8]
 8000fb2:	60da      	str	r2, [r3, #12]
 8000fb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fb6:	4b79      	ldr	r3, [pc, #484]	; (800119c <MX_GPIO_Init+0x1fc>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fba:	4a78      	ldr	r2, [pc, #480]	; (800119c <MX_GPIO_Init+0x1fc>)
 8000fbc:	f043 0310 	orr.w	r3, r3, #16
 8000fc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fc2:	4b76      	ldr	r3, [pc, #472]	; (800119c <MX_GPIO_Init+0x1fc>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc6:	f003 0310 	and.w	r3, r3, #16
 8000fca:	613b      	str	r3, [r7, #16]
 8000fcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fce:	4b73      	ldr	r3, [pc, #460]	; (800119c <MX_GPIO_Init+0x1fc>)
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd2:	4a72      	ldr	r2, [pc, #456]	; (800119c <MX_GPIO_Init+0x1fc>)
 8000fd4:	f043 0304 	orr.w	r3, r3, #4
 8000fd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fda:	4b70      	ldr	r3, [pc, #448]	; (800119c <MX_GPIO_Init+0x1fc>)
 8000fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fde:	f003 0304 	and.w	r3, r3, #4
 8000fe2:	60fb      	str	r3, [r7, #12]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fe6:	4b6d      	ldr	r3, [pc, #436]	; (800119c <MX_GPIO_Init+0x1fc>)
 8000fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fea:	4a6c      	ldr	r2, [pc, #432]	; (800119c <MX_GPIO_Init+0x1fc>)
 8000fec:	f043 0301 	orr.w	r3, r3, #1
 8000ff0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ff2:	4b6a      	ldr	r3, [pc, #424]	; (800119c <MX_GPIO_Init+0x1fc>)
 8000ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff6:	f003 0301 	and.w	r3, r3, #1
 8000ffa:	60bb      	str	r3, [r7, #8]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ffe:	4b67      	ldr	r3, [pc, #412]	; (800119c <MX_GPIO_Init+0x1fc>)
 8001000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001002:	4a66      	ldr	r2, [pc, #408]	; (800119c <MX_GPIO_Init+0x1fc>)
 8001004:	f043 0302 	orr.w	r3, r3, #2
 8001008:	64d3      	str	r3, [r2, #76]	; 0x4c
 800100a:	4b64      	ldr	r3, [pc, #400]	; (800119c <MX_GPIO_Init+0x1fc>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800100e:	f003 0302 	and.w	r3, r3, #2
 8001012:	607b      	str	r3, [r7, #4]
 8001014:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001016:	4b61      	ldr	r3, [pc, #388]	; (800119c <MX_GPIO_Init+0x1fc>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101a:	4a60      	ldr	r2, [pc, #384]	; (800119c <MX_GPIO_Init+0x1fc>)
 800101c:	f043 0308 	orr.w	r3, r3, #8
 8001020:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001022:	4b5e      	ldr	r3, [pc, #376]	; (800119c <MX_GPIO_Init+0x1fc>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001026:	f003 0308 	and.w	r3, r3, #8
 800102a:	603b      	str	r3, [r7, #0]
 800102c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RESET_Pin|LED_GREEN_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	f240 1109 	movw	r1, #265	; 0x109
 8001034:	485a      	ldr	r0, [pc, #360]	; (80011a0 <MX_GPIO_Init+0x200>)
 8001036:	f004 ffe9 	bl	800600c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	2104      	movs	r1, #4
 800103e:	4859      	ldr	r0, [pc, #356]	; (80011a4 <MX_GPIO_Init+0x204>)
 8001040:	f004 ffe4 	bl	800600c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	2180      	movs	r1, #128	; 0x80
 8001048:	4857      	ldr	r0, [pc, #348]	; (80011a8 <MX_GPIO_Init+0x208>)
 800104a:	f004 ffdf 	bl	800600c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = AUDIO_RESET_Pin|XL_CS_Pin;
 800104e:	2309      	movs	r3, #9
 8001050:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001052:	2301      	movs	r3, #1
 8001054:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001056:	2300      	movs	r3, #0
 8001058:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800105a:	2300      	movs	r3, #0
 800105c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800105e:	f107 0314 	add.w	r3, r7, #20
 8001062:	4619      	mov	r1, r3
 8001064:	484e      	ldr	r0, [pc, #312]	; (80011a0 <MX_GPIO_Init+0x200>)
 8001066:	f004 fd1d 	bl	8005aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 800106a:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 800106e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001070:	4b4e      	ldr	r3, [pc, #312]	; (80011ac <MX_GPIO_Init+0x20c>)
 8001072:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	4619      	mov	r1, r3
 800107e:	484c      	ldr	r0, [pc, #304]	; (80011b0 <MX_GPIO_Init+0x210>)
 8001080:	f004 fd10 	bl	8005aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = MAG_CS_Pin|MAG_INT_Pin|MAG_DRDY_Pin|USB_VBUS_Pin;
 8001084:	f640 0307 	movw	r3, #2055	; 0x807
 8001088:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800108a:	2300      	movs	r3, #0
 800108c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001092:	f107 0314 	add.w	r3, r7, #20
 8001096:	4619      	mov	r1, r3
 8001098:	4845      	ldr	r0, [pc, #276]	; (80011b0 <MX_GPIO_Init+0x210>)
 800109a:	f004 fd03 	bl	8005aa4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin 
 800109e:	232f      	movs	r3, #47	; 0x2f
 80010a0:	617b      	str	r3, [r7, #20]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010a2:	4b42      	ldr	r3, [pc, #264]	; (80011ac <MX_GPIO_Init+0x20c>)
 80010a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80010a6:	2302      	movs	r3, #2
 80010a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	4619      	mov	r1, r3
 80010b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010b4:	f004 fcf6 	bl	8005aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 80010b8:	2310      	movs	r3, #16
 80010ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010bc:	4b3b      	ldr	r3, [pc, #236]	; (80011ac <MX_GPIO_Init+0x20c>)
 80010be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 80010c4:	f107 0314 	add.w	r3, r7, #20
 80010c8:	4619      	mov	r1, r3
 80010ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ce:	f004 fce9 	bl	8005aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 80010d2:	2304      	movs	r3, #4
 80010d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d6:	2301      	movs	r3, #1
 80010d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010da:	2301      	movs	r3, #1
 80010dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010de:	2300      	movs	r3, #0
 80010e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 80010e2:	f107 0314 	add.w	r3, r7, #20
 80010e6:	4619      	mov	r1, r3
 80010e8:	482e      	ldr	r0, [pc, #184]	; (80011a4 <MX_GPIO_Init+0x204>)
 80010ea:	f004 fcdb 	bl	8005aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 80010ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f4:	2301      	movs	r3, #1
 80010f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010f8:	2301      	movs	r3, #1
 80010fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010fc:	2300      	movs	r3, #0
 80010fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8001100:	f107 0314 	add.w	r3, r7, #20
 8001104:	4619      	mov	r1, r3
 8001106:	4826      	ldr	r0, [pc, #152]	; (80011a0 <MX_GPIO_Init+0x200>)
 8001108:	f004 fccc 	bl	8005aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 800110c:	2380      	movs	r3, #128	; 0x80
 800110e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001110:	2301      	movs	r3, #1
 8001112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001118:	2300      	movs	r3, #0
 800111a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 800111c:	f107 0314 	add.w	r3, r7, #20
 8001120:	4619      	mov	r1, r3
 8001122:	4821      	ldr	r0, [pc, #132]	; (80011a8 <MX_GPIO_Init+0x208>)
 8001124:	f004 fcbe 	bl	8005aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8001128:	f44f 7380 	mov.w	r3, #256	; 0x100
 800112c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800112e:	4b21      	ldr	r3, [pc, #132]	; (80011b4 <MX_GPIO_Init+0x214>)
 8001130:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8001136:	f107 0314 	add.w	r3, r7, #20
 800113a:	4619      	mov	r1, r3
 800113c:	4819      	ldr	r0, [pc, #100]	; (80011a4 <MX_GPIO_Init+0x204>)
 800113e:	f004 fcb1 	bl	8005aa4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001142:	2200      	movs	r2, #0
 8001144:	2105      	movs	r1, #5
 8001146:	2006      	movs	r0, #6
 8001148:	f004 fa3e 	bl	80055c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800114c:	2006      	movs	r0, #6
 800114e:	f004 fa57 	bl	8005600 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001152:	2200      	movs	r2, #0
 8001154:	2105      	movs	r1, #5
 8001156:	2007      	movs	r0, #7
 8001158:	f004 fa36 	bl	80055c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800115c:	2007      	movs	r0, #7
 800115e:	f004 fa4f 	bl	8005600 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8001162:	2200      	movs	r2, #0
 8001164:	2105      	movs	r1, #5
 8001166:	2008      	movs	r0, #8
 8001168:	f004 fa2e 	bl	80055c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800116c:	2008      	movs	r0, #8
 800116e:	f004 fa47 	bl	8005600 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001172:	2200      	movs	r2, #0
 8001174:	2105      	movs	r1, #5
 8001176:	2009      	movs	r0, #9
 8001178:	f004 fa26 	bl	80055c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800117c:	2009      	movs	r0, #9
 800117e:	f004 fa3f 	bl	8005600 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	2105      	movs	r1, #5
 8001186:	2017      	movs	r0, #23
 8001188:	f004 fa1e 	bl	80055c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800118c:	2017      	movs	r0, #23
 800118e:	f004 fa37 	bl	8005600 <HAL_NVIC_EnableIRQ>

}
 8001192:	bf00      	nop
 8001194:	3728      	adds	r7, #40	; 0x28
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40021000 	.word	0x40021000
 80011a0:	48001000 	.word	0x48001000
 80011a4:	48000400 	.word	0x48000400
 80011a8:	48000c00 	.word	0x48000c00
 80011ac:	10110000 	.word	0x10110000
 80011b0:	48000800 	.word	0x48000800
 80011b4:	10120000 	.word	0x10120000

080011b8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80011bc:	4b1b      	ldr	r3, [pc, #108]	; (800122c <MX_I2C1_Init+0x74>)
 80011be:	4a1c      	ldr	r2, [pc, #112]	; (8001230 <MX_I2C1_Init+0x78>)
 80011c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40E03E53;
 80011c2:	4b1a      	ldr	r3, [pc, #104]	; (800122c <MX_I2C1_Init+0x74>)
 80011c4:	4a1b      	ldr	r2, [pc, #108]	; (8001234 <MX_I2C1_Init+0x7c>)
 80011c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011c8:	4b18      	ldr	r3, [pc, #96]	; (800122c <MX_I2C1_Init+0x74>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011ce:	4b17      	ldr	r3, [pc, #92]	; (800122c <MX_I2C1_Init+0x74>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011d4:	4b15      	ldr	r3, [pc, #84]	; (800122c <MX_I2C1_Init+0x74>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011da:	4b14      	ldr	r3, [pc, #80]	; (800122c <MX_I2C1_Init+0x74>)
 80011dc:	2200      	movs	r2, #0
 80011de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011e0:	4b12      	ldr	r3, [pc, #72]	; (800122c <MX_I2C1_Init+0x74>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011e6:	4b11      	ldr	r3, [pc, #68]	; (800122c <MX_I2C1_Init+0x74>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	; (800122c <MX_I2C1_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011f2:	480e      	ldr	r0, [pc, #56]	; (800122c <MX_I2C1_Init+0x74>)
 80011f4:	f004 ff54 	bl	80060a0 <HAL_I2C_Init>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011fe:	f001 fd19 	bl	8002c34 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001202:	2100      	movs	r1, #0
 8001204:	4809      	ldr	r0, [pc, #36]	; (800122c <MX_I2C1_Init+0x74>)
 8001206:	f005 fc61 	bl	8006acc <HAL_I2CEx_ConfigAnalogFilter>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001210:	f001 fd10 	bl	8002c34 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001214:	2100      	movs	r1, #0
 8001216:	4805      	ldr	r0, [pc, #20]	; (800122c <MX_I2C1_Init+0x74>)
 8001218:	f005 fca3 	bl	8006b62 <HAL_I2CEx_ConfigDigitalFilter>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001222:	f001 fd07 	bl	8002c34 <Error_Handler>
  }

}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	2000ce2c 	.word	0x2000ce2c
 8001230:	40005400 	.word	0x40005400
 8001234:	40e03e53 	.word	0x40e03e53

08001238 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 800123c:	4b1b      	ldr	r3, [pc, #108]	; (80012ac <MX_I2C2_Init+0x74>)
 800123e:	4a1c      	ldr	r2, [pc, #112]	; (80012b0 <MX_I2C2_Init+0x78>)
 8001240:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8001242:	4b1a      	ldr	r3, [pc, #104]	; (80012ac <MX_I2C2_Init+0x74>)
 8001244:	4a1b      	ldr	r2, [pc, #108]	; (80012b4 <MX_I2C2_Init+0x7c>)
 8001246:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001248:	4b18      	ldr	r3, [pc, #96]	; (80012ac <MX_I2C2_Init+0x74>)
 800124a:	2200      	movs	r2, #0
 800124c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800124e:	4b17      	ldr	r3, [pc, #92]	; (80012ac <MX_I2C2_Init+0x74>)
 8001250:	2201      	movs	r2, #1
 8001252:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001254:	4b15      	ldr	r3, [pc, #84]	; (80012ac <MX_I2C2_Init+0x74>)
 8001256:	2200      	movs	r2, #0
 8001258:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800125a:	4b14      	ldr	r3, [pc, #80]	; (80012ac <MX_I2C2_Init+0x74>)
 800125c:	2200      	movs	r2, #0
 800125e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001260:	4b12      	ldr	r3, [pc, #72]	; (80012ac <MX_I2C2_Init+0x74>)
 8001262:	2200      	movs	r2, #0
 8001264:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001266:	4b11      	ldr	r3, [pc, #68]	; (80012ac <MX_I2C2_Init+0x74>)
 8001268:	2200      	movs	r2, #0
 800126a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800126c:	4b0f      	ldr	r3, [pc, #60]	; (80012ac <MX_I2C2_Init+0x74>)
 800126e:	2200      	movs	r2, #0
 8001270:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001272:	480e      	ldr	r0, [pc, #56]	; (80012ac <MX_I2C2_Init+0x74>)
 8001274:	f004 ff14 	bl	80060a0 <HAL_I2C_Init>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800127e:	f001 fcd9 	bl	8002c34 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001282:	2100      	movs	r1, #0
 8001284:	4809      	ldr	r0, [pc, #36]	; (80012ac <MX_I2C2_Init+0x74>)
 8001286:	f005 fc21 	bl	8006acc <HAL_I2CEx_ConfigAnalogFilter>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001290:	f001 fcd0 	bl	8002c34 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001294:	2100      	movs	r1, #0
 8001296:	4805      	ldr	r0, [pc, #20]	; (80012ac <MX_I2C2_Init+0x74>)
 8001298:	f005 fc63 	bl	8006b62 <HAL_I2CEx_ConfigDigitalFilter>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80012a2:	f001 fcc7 	bl	8002c34 <Error_Handler>
  }

}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	2000ce78 	.word	0x2000ce78
 80012b0:	40005800 	.word	0x40005800
 80012b4:	10909cec 	.word	0x10909cec

080012b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b08c      	sub	sp, #48	; 0x30
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c0:	f107 031c 	add.w	r3, r7, #28
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a2e      	ldr	r2, [pc, #184]	; (8001390 <HAL_I2C_MspInit+0xd8>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d128      	bne.n	800132c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012da:	4b2e      	ldr	r3, [pc, #184]	; (8001394 <HAL_I2C_MspInit+0xdc>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012de:	4a2d      	ldr	r2, [pc, #180]	; (8001394 <HAL_I2C_MspInit+0xdc>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012e6:	4b2b      	ldr	r3, [pc, #172]	; (8001394 <HAL_I2C_MspInit+0xdc>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	61bb      	str	r3, [r7, #24]
 80012f0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012f2:	23c0      	movs	r3, #192	; 0xc0
 80012f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012f6:	2312      	movs	r3, #18
 80012f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012fa:	2301      	movs	r3, #1
 80012fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fe:	2303      	movs	r3, #3
 8001300:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001302:	2304      	movs	r3, #4
 8001304:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001306:	f107 031c 	add.w	r3, r7, #28
 800130a:	4619      	mov	r1, r3
 800130c:	4822      	ldr	r0, [pc, #136]	; (8001398 <HAL_I2C_MspInit+0xe0>)
 800130e:	f004 fbc9 	bl	8005aa4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001312:	4b20      	ldr	r3, [pc, #128]	; (8001394 <HAL_I2C_MspInit+0xdc>)
 8001314:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001316:	4a1f      	ldr	r2, [pc, #124]	; (8001394 <HAL_I2C_MspInit+0xdc>)
 8001318:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800131c:	6593      	str	r3, [r2, #88]	; 0x58
 800131e:	4b1d      	ldr	r3, [pc, #116]	; (8001394 <HAL_I2C_MspInit+0xdc>)
 8001320:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001322:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001326:	617b      	str	r3, [r7, #20]
 8001328:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800132a:	e02d      	b.n	8001388 <HAL_I2C_MspInit+0xd0>
  else if(i2cHandle->Instance==I2C2)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a1a      	ldr	r2, [pc, #104]	; (800139c <HAL_I2C_MspInit+0xe4>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d128      	bne.n	8001388 <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001336:	4b17      	ldr	r3, [pc, #92]	; (8001394 <HAL_I2C_MspInit+0xdc>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800133a:	4a16      	ldr	r2, [pc, #88]	; (8001394 <HAL_I2C_MspInit+0xdc>)
 800133c:	f043 0302 	orr.w	r3, r3, #2
 8001340:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001342:	4b14      	ldr	r3, [pc, #80]	; (8001394 <HAL_I2C_MspInit+0xdc>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001346:	f003 0302 	and.w	r3, r3, #2
 800134a:	613b      	str	r3, [r7, #16]
 800134c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800134e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001352:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001354:	2312      	movs	r3, #18
 8001356:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001358:	2301      	movs	r3, #1
 800135a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135c:	2303      	movs	r3, #3
 800135e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001360:	2304      	movs	r3, #4
 8001362:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001364:	f107 031c 	add.w	r3, r7, #28
 8001368:	4619      	mov	r1, r3
 800136a:	480b      	ldr	r0, [pc, #44]	; (8001398 <HAL_I2C_MspInit+0xe0>)
 800136c:	f004 fb9a 	bl	8005aa4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001370:	4b08      	ldr	r3, [pc, #32]	; (8001394 <HAL_I2C_MspInit+0xdc>)
 8001372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001374:	4a07      	ldr	r2, [pc, #28]	; (8001394 <HAL_I2C_MspInit+0xdc>)
 8001376:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800137a:	6593      	str	r3, [r2, #88]	; 0x58
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <HAL_I2C_MspInit+0xdc>)
 800137e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001380:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001384:	60fb      	str	r3, [r7, #12]
 8001386:	68fb      	ldr	r3, [r7, #12]
}
 8001388:	bf00      	nop
 800138a:	3730      	adds	r7, #48	; 0x30
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	40005400 	.word	0x40005400
 8001394:	40021000 	.word	0x40021000
 8001398:	48000400 	.word	0x48000400
 800139c:	40005800 	.word	0x40005800

080013a0 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a10      	ldr	r2, [pc, #64]	; (80013f0 <HAL_I2C_MspDeInit+0x50>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d10a      	bne.n	80013c8 <HAL_I2C_MspDeInit+0x28>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80013b2:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <HAL_I2C_MspDeInit+0x54>)
 80013b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013b6:	4a0f      	ldr	r2, [pc, #60]	; (80013f4 <HAL_I2C_MspDeInit+0x54>)
 80013b8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80013bc:	6593      	str	r3, [r2, #88]	; 0x58
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 80013be:	21c0      	movs	r1, #192	; 0xc0
 80013c0:	480d      	ldr	r0, [pc, #52]	; (80013f8 <HAL_I2C_MspDeInit+0x58>)
 80013c2:	f004 fd17 	bl	8005df4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
} 
 80013c6:	e00f      	b.n	80013e8 <HAL_I2C_MspDeInit+0x48>
  else if(i2cHandle->Instance==I2C2)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a0b      	ldr	r2, [pc, #44]	; (80013fc <HAL_I2C_MspDeInit+0x5c>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d10a      	bne.n	80013e8 <HAL_I2C_MspDeInit+0x48>
    __HAL_RCC_I2C2_CLK_DISABLE();
 80013d2:	4b08      	ldr	r3, [pc, #32]	; (80013f4 <HAL_I2C_MspDeInit+0x54>)
 80013d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013d6:	4a07      	ldr	r2, [pc, #28]	; (80013f4 <HAL_I2C_MspDeInit+0x54>)
 80013d8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80013dc:	6593      	str	r3, [r2, #88]	; 0x58
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 80013de:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80013e2:	4805      	ldr	r0, [pc, #20]	; (80013f8 <HAL_I2C_MspDeInit+0x58>)
 80013e4:	f004 fd06 	bl	8005df4 <HAL_GPIO_DeInit>
} 
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40005400 	.word	0x40005400
 80013f4:	40021000 	.word	0x40021000
 80013f8:	48000400 	.word	0x48000400
 80013fc:	40005800 	.word	0x40005800

08001400 <AUDIO_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t AUDIO_Init(uint16_t DeviceAddr, uint16_t OutputDev2ice, uint8_t Volume, uint32_t AudioFreq)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b086      	sub	sp, #24
 8001404:	af00      	add	r7, sp, #0
 8001406:	607b      	str	r3, [r7, #4]
 8001408:	4603      	mov	r3, r0
 800140a:	81fb      	strh	r3, [r7, #14]
 800140c:	460b      	mov	r3, r1
 800140e:	81bb      	strh	r3, [r7, #12]
 8001410:	4613      	mov	r3, r2
 8001412:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8001414:	2300      	movs	r3, #0
 8001416:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8001418:	f002 fde6 	bl	8003fe8 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);  
 800141c:	89fb      	ldrh	r3, [r7, #14]
 800141e:	b2db      	uxtb	r3, r3
 8001420:	2201      	movs	r2, #1
 8001422:	2102      	movs	r1, #2
 8001424:	4618      	mov	r0, r3
 8001426:	f000 f9c9 	bl	80017bc <CODEC_IO_Write>
 800142a:	4603      	mov	r3, r0
 800142c:	461a      	mov	r2, r3
 800142e:	697b      	ldr	r3, [r7, #20]
 8001430:	4413      	add	r3, r2
 8001432:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDev2ice)
 8001434:	89bb      	ldrh	r3, [r7, #12]
 8001436:	3b01      	subs	r3, #1
 8001438:	2b03      	cmp	r3, #3
 800143a:	d81b      	bhi.n	8001474 <AUDIO_Init+0x74>
 800143c:	a201      	add	r2, pc, #4	; (adr r2, 8001444 <AUDIO_Init+0x44>)
 800143e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001442:	bf00      	nop
 8001444:	08001455 	.word	0x08001455
 8001448:	0800145d 	.word	0x0800145d
 800144c:	08001465 	.word	0x08001465
 8001450:	0800146d 	.word	0x0800146d
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev2 = 0xFA;
 8001454:	4b5b      	ldr	r3, [pc, #364]	; (80015c4 <AUDIO_Init+0x1c4>)
 8001456:	22fa      	movs	r2, #250	; 0xfa
 8001458:	701a      	strb	r2, [r3, #0]
    break;
 800145a:	e00f      	b.n	800147c <AUDIO_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev2 = 0xAF;
 800145c:	4b59      	ldr	r3, [pc, #356]	; (80015c4 <AUDIO_Init+0x1c4>)
 800145e:	22af      	movs	r2, #175	; 0xaf
 8001460:	701a      	strb	r2, [r3, #0]
    break;
 8001462:	e00b      	b.n	800147c <AUDIO_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev2 = 0xAA;
 8001464:	4b57      	ldr	r3, [pc, #348]	; (80015c4 <AUDIO_Init+0x1c4>)
 8001466:	22aa      	movs	r2, #170	; 0xaa
 8001468:	701a      	strb	r2, [r3, #0]
    break;
 800146a:	e007      	b.n	800147c <AUDIO_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev2 = 0x05;
 800146c:	4b55      	ldr	r3, [pc, #340]	; (80015c4 <AUDIO_Init+0x1c4>)
 800146e:	2205      	movs	r2, #5
 8001470:	701a      	strb	r2, [r3, #0]
    break;    
 8001472:	e003      	b.n	800147c <AUDIO_Init+0x7c>
    
  default:
    OutputDev2 = 0x05;
 8001474:	4b53      	ldr	r3, [pc, #332]	; (80015c4 <AUDIO_Init+0x1c4>)
 8001476:	2205      	movs	r2, #5
 8001478:	701a      	strb	r2, [r3, #0]
    break;    
 800147a:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, 0x04, OutputDev2);
 800147c:	89fb      	ldrh	r3, [r7, #14]
 800147e:	b2d8      	uxtb	r0, r3
 8001480:	4b50      	ldr	r3, [pc, #320]	; (80015c4 <AUDIO_Init+0x1c4>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	b2db      	uxtb	r3, r3
 8001486:	461a      	mov	r2, r3
 8001488:	2104      	movs	r1, #4
 800148a:	f000 f997 	bl	80017bc <CODEC_IO_Write>
 800148e:	4603      	mov	r3, r0
 8001490:	461a      	mov	r2, r3
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	4413      	add	r3, r2
 8001496:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x81);
 8001498:	89fb      	ldrh	r3, [r7, #14]
 800149a:	b2db      	uxtb	r3, r3
 800149c:	2281      	movs	r2, #129	; 0x81
 800149e:	2105      	movs	r1, #5
 80014a0:	4618      	mov	r0, r3
 80014a2:	f000 f98b 	bl	80017bc <CODEC_IO_Write>
 80014a6:	4603      	mov	r3, r0
 80014a8:	461a      	mov	r2, r3
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	4413      	add	r3, r2
 80014ae:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, 0x06, CODEC_STANDARD);
 80014b0:	89fb      	ldrh	r3, [r7, #14]
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	2204      	movs	r2, #4
 80014b6:	2106      	movs	r1, #6
 80014b8:	4618      	mov	r0, r3
 80014ba:	f000 f97f 	bl	80017bc <CODEC_IO_Write>
 80014be:	4603      	mov	r3, r0
 80014c0:	461a      	mov	r2, r3
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	4413      	add	r3, r2
 80014c6:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += AUDIO_SetVolume(DeviceAddr, Volume);
 80014c8:	7afa      	ldrb	r2, [r7, #11]
 80014ca:	89fb      	ldrh	r3, [r7, #14]
 80014cc:	4611      	mov	r1, r2
 80014ce:	4618      	mov	r0, r3
 80014d0:	f000 f8e8 	bl	80016a4 <AUDIO_SetVolume>
 80014d4:	4602      	mov	r2, r0
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	4413      	add	r3, r2
 80014da:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDev2ice != OUTPUT_DEVICE_HEADPHONE)
 80014dc:	89bb      	ldrh	r3, [r7, #12]
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d023      	beq.n	800152a <AUDIO_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, 0x0F , 0x06);
 80014e2:	89fb      	ldrh	r3, [r7, #14]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2206      	movs	r2, #6
 80014e8:	210f      	movs	r1, #15
 80014ea:	4618      	mov	r0, r3
 80014ec:	f000 f966 	bl	80017bc <CODEC_IO_Write>
 80014f0:	4603      	mov	r3, r0
 80014f2:	461a      	mov	r2, r3
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	4413      	add	r3, r2
 80014f8:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, 0x24, 0x00);
 80014fa:	89fb      	ldrh	r3, [r7, #14]
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2200      	movs	r2, #0
 8001500:	2124      	movs	r1, #36	; 0x24
 8001502:	4618      	mov	r0, r3
 8001504:	f000 f95a 	bl	80017bc <CODEC_IO_Write>
 8001508:	4603      	mov	r3, r0
 800150a:	461a      	mov	r2, r3
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	4413      	add	r3, r2
 8001510:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, 0x25, 0x00);
 8001512:	89fb      	ldrh	r3, [r7, #14]
 8001514:	b2db      	uxtb	r3, r3
 8001516:	2200      	movs	r2, #0
 8001518:	2125      	movs	r1, #37	; 0x25
 800151a:	4618      	mov	r0, r3
 800151c:	f000 f94e 	bl	80017bc <CODEC_IO_Write>
 8001520:	4603      	mov	r3, r0
 8001522:	461a      	mov	r2, r3
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	4413      	add	r3, r2
 8001528:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, 0x0A, 0x00);
 800152a:	89fb      	ldrh	r3, [r7, #14]
 800152c:	b2db      	uxtb	r3, r3
 800152e:	2200      	movs	r2, #0
 8001530:	210a      	movs	r1, #10
 8001532:	4618      	mov	r0, r3
 8001534:	f000 f942 	bl	80017bc <CODEC_IO_Write>
 8001538:	4603      	mov	r3, r0
 800153a:	461a      	mov	r2, r3
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	4413      	add	r3, r2
 8001540:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, 0x0E, 0x04);
 8001542:	89fb      	ldrh	r3, [r7, #14]
 8001544:	b2db      	uxtb	r3, r3
 8001546:	2204      	movs	r2, #4
 8001548:	210e      	movs	r1, #14
 800154a:	4618      	mov	r0, r3
 800154c:	f000 f936 	bl	80017bc <CODEC_IO_Write>
 8001550:	4603      	mov	r3, r0
 8001552:	461a      	mov	r2, r3
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	4413      	add	r3, r2
 8001558:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x00);
 800155a:	89fb      	ldrh	r3, [r7, #14]
 800155c:	b2db      	uxtb	r3, r3
 800155e:	2200      	movs	r2, #0
 8001560:	2127      	movs	r1, #39	; 0x27
 8001562:	4618      	mov	r0, r3
 8001564:	f000 f92a 	bl	80017bc <CODEC_IO_Write>
 8001568:	4603      	mov	r3, r0
 800156a:	461a      	mov	r2, r3
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	4413      	add	r3, r2
 8001570:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, 0x1F, 0x0F);
 8001572:	89fb      	ldrh	r3, [r7, #14]
 8001574:	b2db      	uxtb	r3, r3
 8001576:	220f      	movs	r2, #15
 8001578:	211f      	movs	r1, #31
 800157a:	4618      	mov	r0, r3
 800157c:	f000 f91e 	bl	80017bc <CODEC_IO_Write>
 8001580:	4603      	mov	r3, r0
 8001582:	461a      	mov	r2, r3
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	4413      	add	r3, r2
 8001588:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x0A);
 800158a:	89fb      	ldrh	r3, [r7, #14]
 800158c:	b2db      	uxtb	r3, r3
 800158e:	220a      	movs	r2, #10
 8001590:	211a      	movs	r1, #26
 8001592:	4618      	mov	r0, r3
 8001594:	f000 f912 	bl	80017bc <CODEC_IO_Write>
 8001598:	4603      	mov	r3, r0
 800159a:	461a      	mov	r2, r3
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	4413      	add	r3, r2
 80015a0:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, 0x1B, 0x0A);
 80015a2:	89fb      	ldrh	r3, [r7, #14]
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	220a      	movs	r2, #10
 80015a8:	211b      	movs	r1, #27
 80015aa:	4618      	mov	r0, r3
 80015ac:	f000 f906 	bl	80017bc <CODEC_IO_Write>
 80015b0:	4603      	mov	r3, r0
 80015b2:	461a      	mov	r2, r3
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	4413      	add	r3, r2
 80015b8:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 80015ba:	697b      	ldr	r3, [r7, #20]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3718      	adds	r7, #24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	20000484 	.word	0x20000484

080015c8 <AUDIO_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t AUDIO_ReadID(uint16_t DeviceAddr)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 80015d2:	f002 fd09 	bl	8003fe8 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 80015d6:	88fb      	ldrh	r3, [r7, #6]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2101      	movs	r1, #1
 80015dc:	4618      	mov	r0, r3
 80015de:	f002 fd51 	bl	8004084 <AUDIO_IO_Read>
 80015e2:	4603      	mov	r3, r0
 80015e4:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 80015e6:	7bfb      	ldrb	r3, [r7, #15]
 80015e8:	f023 0307 	bic.w	r3, r3, #7
 80015ec:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 80015ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <AUDIO_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t AUDIO_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	6039      	str	r1, [r7, #0]
 8001602:	80fb      	strh	r3, [r7, #6]
 8001604:	4613      	mov	r3, r2
 8001606:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	60fb      	str	r3, [r7, #12]
  
  if(Is_AUDIO_Stop == 1)
 800160c:	4b10      	ldr	r3, [pc, #64]	; (8001650 <AUDIO_Play+0x58>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d117      	bne.n	8001644 <AUDIO_Play+0x4c>
  {
    /* Enable Output device */  
    counter += AUDIO_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001614:	88fb      	ldrh	r3, [r7, #6]
 8001616:	2100      	movs	r1, #0
 8001618:	4618      	mov	r0, r3
 800161a:	f000 f8a1 	bl	8001760 <AUDIO_SetMute>
 800161e:	4602      	mov	r2, r0
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4413      	add	r3, r2
 8001624:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x9E);  
 8001626:	88fb      	ldrh	r3, [r7, #6]
 8001628:	b2db      	uxtb	r3, r3
 800162a:	229e      	movs	r2, #158	; 0x9e
 800162c:	2102      	movs	r1, #2
 800162e:	4618      	mov	r0, r3
 8001630:	f000 f8c4 	bl	80017bc <CODEC_IO_Write>
 8001634:	4603      	mov	r3, r0
 8001636:	461a      	mov	r2, r3
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	4413      	add	r3, r2
 800163c:	60fb      	str	r3, [r7, #12]
    Is_AUDIO_Stop = 0;
 800163e:	4b04      	ldr	r3, [pc, #16]	; (8001650 <AUDIO_Play+0x58>)
 8001640:	2200      	movs	r2, #0
 8001642:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8001644:	68fb      	ldr	r3, [r7, #12]
}
 8001646:	4618      	mov	r0, r3
 8001648:	3710      	adds	r7, #16
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000001 	.word	0x20000001

08001654 <AUDIO_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t AUDIO_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	6039      	str	r1, [r7, #0]
 800165e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += AUDIO_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001664:	88fb      	ldrh	r3, [r7, #6]
 8001666:	2101      	movs	r1, #1
 8001668:	4618      	mov	r0, r3
 800166a:	f000 f879 	bl	8001760 <AUDIO_SetMute>
 800166e:	4602      	mov	r2, r0
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	4413      	add	r3, r2
 8001674:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x9F);
 8001676:	88fb      	ldrh	r3, [r7, #6]
 8001678:	b2db      	uxtb	r3, r3
 800167a:	229f      	movs	r2, #159	; 0x9f
 800167c:	2102      	movs	r1, #2
 800167e:	4618      	mov	r0, r3
 8001680:	f000 f89c 	bl	80017bc <CODEC_IO_Write>
 8001684:	4603      	mov	r3, r0
 8001686:	461a      	mov	r2, r3
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	4413      	add	r3, r2
 800168c:	60fb      	str	r3, [r7, #12]
  
  Is_AUDIO_Stop = 1;
 800168e:	4b04      	ldr	r3, [pc, #16]	; (80016a0 <AUDIO_Stop+0x4c>)
 8001690:	2201      	movs	r2, #1
 8001692:	701a      	strb	r2, [r3, #0]
  return counter;    
 8001694:	68fb      	ldr	r3, [r7, #12]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	20000001 	.word	0x20000001

080016a4 <AUDIO_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t AUDIO_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	4603      	mov	r3, r0
 80016ac:	460a      	mov	r2, r1
 80016ae:	80fb      	strh	r3, [r7, #6]
 80016b0:	4613      	mov	r3, r2
 80016b2:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80016b4:	2300      	movs	r3, #0
 80016b6:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80016b8:	797b      	ldrb	r3, [r7, #5]
 80016ba:	2b64      	cmp	r3, #100	; 0x64
 80016bc:	d80b      	bhi.n	80016d6 <AUDIO_SetVolume+0x32>
 80016be:	797a      	ldrb	r2, [r7, #5]
 80016c0:	4613      	mov	r3, r2
 80016c2:	021b      	lsls	r3, r3, #8
 80016c4:	1a9b      	subs	r3, r3, r2
 80016c6:	4a25      	ldr	r2, [pc, #148]	; (800175c <AUDIO_SetVolume+0xb8>)
 80016c8:	fb82 1203 	smull	r1, r2, r2, r3
 80016cc:	1152      	asrs	r2, r2, #5
 80016ce:	17db      	asrs	r3, r3, #31
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	e000      	b.n	80016d8 <AUDIO_SetVolume+0x34>
 80016d6:	2364      	movs	r3, #100	; 0x64
 80016d8:	72fb      	strb	r3, [r7, #11]

  if(Volume > 0xE6)
 80016da:	797b      	ldrb	r3, [r7, #5]
 80016dc:	2be6      	cmp	r3, #230	; 0xe6
 80016de:	d91c      	bls.n	800171a <AUDIO_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x20, convertedvol - 0xE7); 
 80016e0:	88fb      	ldrh	r3, [r7, #6]
 80016e2:	b2d8      	uxtb	r0, r3
 80016e4:	7afb      	ldrb	r3, [r7, #11]
 80016e6:	3319      	adds	r3, #25
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	461a      	mov	r2, r3
 80016ec:	2120      	movs	r1, #32
 80016ee:	f000 f865 	bl	80017bc <CODEC_IO_Write>
 80016f2:	4603      	mov	r3, r0
 80016f4:	461a      	mov	r2, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	4413      	add	r3, r2
 80016fa:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, 0x21, convertedvol - 0xE7);     
 80016fc:	88fb      	ldrh	r3, [r7, #6]
 80016fe:	b2d8      	uxtb	r0, r3
 8001700:	7afb      	ldrb	r3, [r7, #11]
 8001702:	3319      	adds	r3, #25
 8001704:	b2db      	uxtb	r3, r3
 8001706:	461a      	mov	r2, r3
 8001708:	2121      	movs	r1, #33	; 0x21
 800170a:	f000 f857 	bl	80017bc <CODEC_IO_Write>
 800170e:	4603      	mov	r3, r0
 8001710:	461a      	mov	r2, r3
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	4413      	add	r3, r2
 8001716:	60fb      	str	r3, [r7, #12]
 8001718:	e01b      	b.n	8001752 <AUDIO_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x20, convertedvol + 0x19); 
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	b2d8      	uxtb	r0, r3
 800171e:	7afb      	ldrb	r3, [r7, #11]
 8001720:	3319      	adds	r3, #25
 8001722:	b2db      	uxtb	r3, r3
 8001724:	461a      	mov	r2, r3
 8001726:	2120      	movs	r1, #32
 8001728:	f000 f848 	bl	80017bc <CODEC_IO_Write>
 800172c:	4603      	mov	r3, r0
 800172e:	461a      	mov	r2, r3
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4413      	add	r3, r2
 8001734:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, 0x21, convertedvol + 0x19); 
 8001736:	88fb      	ldrh	r3, [r7, #6]
 8001738:	b2d8      	uxtb	r0, r3
 800173a:	7afb      	ldrb	r3, [r7, #11]
 800173c:	3319      	adds	r3, #25
 800173e:	b2db      	uxtb	r3, r3
 8001740:	461a      	mov	r2, r3
 8001742:	2121      	movs	r1, #33	; 0x21
 8001744:	f000 f83a 	bl	80017bc <CODEC_IO_Write>
 8001748:	4603      	mov	r3, r0
 800174a:	461a      	mov	r2, r3
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	4413      	add	r3, r2
 8001750:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8001752:	68fb      	ldr	r3, [r7, #12]
}
 8001754:	4618      	mov	r0, r3
 8001756:	3710      	adds	r7, #16
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	51eb851f 	.word	0x51eb851f

08001760 <AUDIO_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t AUDIO_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	6039      	str	r1, [r7, #0]
 800176a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800176c:	2300      	movs	r3, #0
 800176e:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	2b01      	cmp	r3, #1
 8001774:	d10c      	bne.n	8001790 <AUDIO_SetMute+0x30>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x04, 0xFF);
 8001776:	88fb      	ldrh	r3, [r7, #6]
 8001778:	b2db      	uxtb	r3, r3
 800177a:	22ff      	movs	r2, #255	; 0xff
 800177c:	2104      	movs	r1, #4
 800177e:	4618      	mov	r0, r3
 8001780:	f000 f81c 	bl	80017bc <CODEC_IO_Write>
 8001784:	4603      	mov	r3, r0
 8001786:	461a      	mov	r2, r3
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	4413      	add	r3, r2
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	e00d      	b.n	80017ac <AUDIO_SetMute+0x4c>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x04, OutputDev2);
 8001790:	88fb      	ldrh	r3, [r7, #6]
 8001792:	b2d8      	uxtb	r0, r3
 8001794:	4b08      	ldr	r3, [pc, #32]	; (80017b8 <AUDIO_SetMute+0x58>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	b2db      	uxtb	r3, r3
 800179a:	461a      	mov	r2, r3
 800179c:	2104      	movs	r1, #4
 800179e:	f000 f80d 	bl	80017bc <CODEC_IO_Write>
 80017a2:	4603      	mov	r3, r0
 80017a4:	461a      	mov	r2, r3
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	4413      	add	r3, r2
 80017aa:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 80017ac:	68fb      	ldr	r3, [r7, #12]
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000484 	.word	0x20000484

080017bc <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	71fb      	strb	r3, [r7, #7]
 80017c6:	460b      	mov	r3, r1
 80017c8:	71bb      	strb	r3, [r7, #6]
 80017ca:	4613      	mov	r3, r2
 80017cc:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 80017d2:	797a      	ldrb	r2, [r7, #5]
 80017d4:	79b9      	ldrb	r1, [r7, #6]
 80017d6:	79fb      	ldrb	r3, [r7, #7]
 80017d8:	4618      	mov	r0, r3
 80017da:	f002 fc3b 	bl	8004054 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	b2db      	uxtb	r3, r3
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
	...

080017ec <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0

  hlcd.Instance = LCD;
 80017f0:	4b19      	ldr	r3, [pc, #100]	; (8001858 <MX_LCD_Init+0x6c>)
 80017f2:	4a1a      	ldr	r2, [pc, #104]	; (800185c <MX_LCD_Init+0x70>)
 80017f4:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80017f6:	4b18      	ldr	r3, [pc, #96]	; (8001858 <MX_LCD_Init+0x6c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_31;
 80017fc:	4b16      	ldr	r3, [pc, #88]	; (8001858 <MX_LCD_Init+0x6c>)
 80017fe:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001802:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8001804:	4b14      	ldr	r3, [pc, #80]	; (8001858 <MX_LCD_Init+0x6c>)
 8001806:	220c      	movs	r2, #12
 8001808:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_3;
 800180a:	4b13      	ldr	r3, [pc, #76]	; (8001858 <MX_LCD_Init+0x6c>)
 800180c:	2240      	movs	r2, #64	; 0x40
 800180e:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8001810:	4b11      	ldr	r3, [pc, #68]	; (8001858 <MX_LCD_Init+0x6c>)
 8001812:	2200      	movs	r2, #0
 8001814:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_5;
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <MX_LCD_Init+0x6c>)
 8001818:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800181c:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800181e:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <MX_LCD_Init+0x6c>)
 8001820:	2200      	movs	r2, #0
 8001822:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <MX_LCD_Init+0x6c>)
 8001826:	2200      	movs	r2, #0
 8001828:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800182a:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <MX_LCD_Init+0x6c>)
 800182c:	2200      	movs	r2, #0
 800182e:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8001830:	4b09      	ldr	r3, [pc, #36]	; (8001858 <MX_LCD_Init+0x6c>)
 8001832:	2200      	movs	r2, #0
 8001834:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8001836:	4b08      	ldr	r3, [pc, #32]	; (8001858 <MX_LCD_Init+0x6c>)
 8001838:	2200      	movs	r2, #0
 800183a:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 800183c:	4b06      	ldr	r3, [pc, #24]	; (8001858 <MX_LCD_Init+0x6c>)
 800183e:	2200      	movs	r2, #0
 8001840:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <MX_LCD_Init+0x6c>)
 8001844:	f005 f9da 	bl	8006bfc <HAL_LCD_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_LCD_Init+0x66>
  {
    Error_Handler();
 800184e:	f001 f9f1 	bl	8002c34 <Error_Handler>
  }

}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	2000cec4 	.word	0x2000cec4
 800185c:	40002400 	.word	0x40002400

08001860 <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b08c      	sub	sp, #48	; 0x30
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001868:	f107 031c 	add.w	r3, r7, #28
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	605a      	str	r2, [r3, #4]
 8001872:	609a      	str	r2, [r3, #8]
 8001874:	60da      	str	r2, [r3, #12]
 8001876:	611a      	str	r2, [r3, #16]
  if(lcdHandle->Instance==LCD)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a44      	ldr	r2, [pc, #272]	; (8001990 <HAL_LCD_MspInit+0x130>)
 800187e:	4293      	cmp	r3, r2
 8001880:	f040 8081 	bne.w	8001986 <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001884:	4b43      	ldr	r3, [pc, #268]	; (8001994 <HAL_LCD_MspInit+0x134>)
 8001886:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001888:	4a42      	ldr	r2, [pc, #264]	; (8001994 <HAL_LCD_MspInit+0x134>)
 800188a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800188e:	6593      	str	r3, [r2, #88]	; 0x58
 8001890:	4b40      	ldr	r3, [pc, #256]	; (8001994 <HAL_LCD_MspInit+0x134>)
 8001892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001894:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001898:	61bb      	str	r3, [r7, #24]
 800189a:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800189c:	4b3d      	ldr	r3, [pc, #244]	; (8001994 <HAL_LCD_MspInit+0x134>)
 800189e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a0:	4a3c      	ldr	r2, [pc, #240]	; (8001994 <HAL_LCD_MspInit+0x134>)
 80018a2:	f043 0304 	orr.w	r3, r3, #4
 80018a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018a8:	4b3a      	ldr	r3, [pc, #232]	; (8001994 <HAL_LCD_MspInit+0x134>)
 80018aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ac:	f003 0304 	and.w	r3, r3, #4
 80018b0:	617b      	str	r3, [r7, #20]
 80018b2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b4:	4b37      	ldr	r3, [pc, #220]	; (8001994 <HAL_LCD_MspInit+0x134>)
 80018b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018b8:	4a36      	ldr	r2, [pc, #216]	; (8001994 <HAL_LCD_MspInit+0x134>)
 80018ba:	f043 0301 	orr.w	r3, r3, #1
 80018be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018c0:	4b34      	ldr	r3, [pc, #208]	; (8001994 <HAL_LCD_MspInit+0x134>)
 80018c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018cc:	4b31      	ldr	r3, [pc, #196]	; (8001994 <HAL_LCD_MspInit+0x134>)
 80018ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d0:	4a30      	ldr	r2, [pc, #192]	; (8001994 <HAL_LCD_MspInit+0x134>)
 80018d2:	f043 0302 	orr.w	r3, r3, #2
 80018d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018d8:	4b2e      	ldr	r3, [pc, #184]	; (8001994 <HAL_LCD_MspInit+0x134>)
 80018da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018dc:	f003 0302 	and.w	r3, r3, #2
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018e4:	4b2b      	ldr	r3, [pc, #172]	; (8001994 <HAL_LCD_MspInit+0x134>)
 80018e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e8:	4a2a      	ldr	r2, [pc, #168]	; (8001994 <HAL_LCD_MspInit+0x134>)
 80018ea:	f043 0308 	orr.w	r3, r3, #8
 80018ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f0:	4b28      	ldr	r3, [pc, #160]	; (8001994 <HAL_LCD_MspInit+0x134>)
 80018f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f4:	f003 0308 	and.w	r3, r3, #8
 80018f8:	60bb      	str	r3, [r7, #8]
 80018fa:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
 80018fc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 8001900:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001902:	2302      	movs	r3, #2
 8001904:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2300      	movs	r3, #0
 800190c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800190e:	230b      	movs	r3, #11
 8001910:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001912:	f107 031c 	add.w	r3, r7, #28
 8001916:	4619      	mov	r1, r3
 8001918:	481f      	ldr	r0, [pc, #124]	; (8001998 <HAL_LCD_MspInit+0x138>)
 800191a:	f004 f8c3 	bl	8005aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 800191e:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8001922:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_10|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001924:	2302      	movs	r3, #2
 8001926:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	2300      	movs	r3, #0
 800192a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800192c:	2300      	movs	r3, #0
 800192e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001930:	230b      	movs	r3, #11
 8001932:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001934:	f107 031c 	add.w	r3, r7, #28
 8001938:	4619      	mov	r1, r3
 800193a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800193e:	f004 f8b1 	bl	8005aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_13 
 8001942:	f24f 2333 	movw	r3, #62003	; 0xf233
 8001946:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5 
                          |GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001948:	2302      	movs	r3, #2
 800194a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001950:	2300      	movs	r3, #0
 8001952:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001954:	230b      	movs	r3, #11
 8001956:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001958:	f107 031c 	add.w	r3, r7, #28
 800195c:	4619      	mov	r1, r3
 800195e:	480f      	ldr	r0, [pc, #60]	; (800199c <HAL_LCD_MspInit+0x13c>)
 8001960:	f004 f8a0 	bl	8005aa4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8001964:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001968:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196a:	2302      	movs	r3, #2
 800196c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001972:	2300      	movs	r3, #0
 8001974:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001976:	230b      	movs	r3, #11
 8001978:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800197a:	f107 031c 	add.w	r3, r7, #28
 800197e:	4619      	mov	r1, r3
 8001980:	4807      	ldr	r0, [pc, #28]	; (80019a0 <HAL_LCD_MspInit+0x140>)
 8001982:	f004 f88f 	bl	8005aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 8001986:	bf00      	nop
 8001988:	3730      	adds	r7, #48	; 0x30
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	40002400 	.word	0x40002400
 8001994:	40021000 	.word	0x40021000
 8001998:	48000800 	.word	0x48000800
 800199c:	48000400 	.word	0x48000400
 80019a0:	48000c00 	.word	0x48000c00

080019a4 <__NVIC_SystemReset>:
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80019ac:	4b05      	ldr	r3, [pc, #20]	; (80019c4 <__NVIC_SystemReset+0x20>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80019b4:	4903      	ldr	r1, [pc, #12]	; (80019c4 <__NVIC_SystemReset+0x20>)
 80019b6:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <__NVIC_SystemReset+0x24>)
 80019b8:	4313      	orrs	r3, r2
 80019ba:	60cb      	str	r3, [r1, #12]
 80019bc:	f3bf 8f4f 	dsb	sy
    __NOP();
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <__NVIC_SystemReset+0x1c>
 80019c4:	e000ed00 	.word	0xe000ed00
 80019c8:	05fa0004 	.word	0x05fa0004

080019cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019d2:	f003 fcc7 	bl	8005364 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019d6:	f000 f9cf 	bl	8001d78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019da:	f7ff fae1 	bl	8000fa0 <MX_GPIO_Init>
  MX_DMA_Init();
 80019de:	f7fe fdc7 	bl	8000570 <MX_DMA_Init>
  MX_I2C1_Init();
 80019e2:	f7ff fbe9 	bl	80011b8 <MX_I2C1_Init>
  MX_I2C2_Init();
 80019e6:	f7ff fc27 	bl	8001238 <MX_I2C2_Init>
  MX_LCD_Init();
 80019ea:	f7ff feff 	bl	80017ec <MX_LCD_Init>
  MX_QUADSPI_Init();
 80019ee:	f001 f929 	bl	8002c44 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 80019f2:	f001 f9af 	bl	8002d54 <MX_SAI1_Init>
  MX_SPI2_Init();
 80019f6:	f001 faf3 	bl	8002fe0 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80019fa:	f001 fd1d 	bl	8003438 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 80019fe:	f00c f9d3 	bl	800dda8 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  // Inicializamos los módulos BSP
  //BSP_COMPASS_Init();
  BSP_GYRO_Init();
 8001a02:	f003 f8d3 	bl	8004bac <BSP_GYRO_Init>
  BSP_LCD_GLASS_Init();
 8001a06:	f002 fb59 	bl	80040bc <BSP_LCD_GLASS_Init>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8001a0a:	f7fe fdfd 	bl	8000608 <MX_FREERTOS_Init>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  // Mostramos la pantalla de inicio
	ssd1306_Init();	// Iniciamos la comunicación con la pantalla oled
 8001a0e:	f00b ffef 	bl	800d9f0 <ssd1306_Init>
	ssd1306_Fill(Black);	// Dibujamos toda la pantalla de negro
 8001a12:	2000      	movs	r0, #0
 8001a14:	f00c f85a 	bl	800dacc <ssd1306_Fill>
	ssd1306_SetCursor(24, 4);	// Situamos el cursor en las coordenadas indicadas
 8001a18:	2104      	movs	r1, #4
 8001a1a:	2018      	movs	r0, #24
 8001a1c:	f00c f9ac 	bl	800dd78 <ssd1306_SetCursor>
	ssd1306_WriteString("SNAKE", Font_16x26, White);	// Escribimos el string con la fuente
 8001a20:	4aa3      	ldr	r2, [pc, #652]	; (8001cb0 <main+0x2e4>)
 8001a22:	2301      	movs	r3, #1
 8001a24:	ca06      	ldmia	r2, {r1, r2}
 8001a26:	48a3      	ldr	r0, [pc, #652]	; (8001cb4 <main+0x2e8>)
 8001a28:	f00c f980 	bl	800dd2c <ssd1306_WriteString>
	ssd1306_SetCursor(24, 34);						 	// y el color indicado
 8001a2c:	2122      	movs	r1, #34	; 0x22
 8001a2e:	2018      	movs	r0, #24
 8001a30:	f00c f9a2 	bl	800dd78 <ssd1306_SetCursor>
	ssd1306_WriteString("START", Font_16x26, White);	// Repetimos para cada string
 8001a34:	4a9e      	ldr	r2, [pc, #632]	; (8001cb0 <main+0x2e4>)
 8001a36:	2301      	movs	r3, #1
 8001a38:	ca06      	ldmia	r2, {r1, r2}
 8001a3a:	489f      	ldr	r0, [pc, #636]	; (8001cb8 <main+0x2ec>)
 8001a3c:	f00c f976 	bl	800dd2c <ssd1306_WriteString>
	ssd1306_UpdateScreen();	// Actualizamos la pantalla con lo que hemos dibujado
 8001a40:	f00c f866 	bl	800db10 <ssd1306_UpdateScreen>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

		// ***** Pantalla de Inicio *****
		if (menu == 0)
 8001a44:	4b9d      	ldr	r3, [pc, #628]	; (8001cbc <main+0x2f0>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d163      	bne.n	8001b14 <main+0x148>
		{
			for(int i = 0; i < 100; i++)	// Realizamos una espera de 500 ms
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	607b      	str	r3, [r7, #4]
 8001a50:	e040      	b.n	8001ad4 <main+0x108>
			{
				JOYState_TypeDef JoyState = BSP_JOY_GetState();	// Obetenemos la entrada del DPAD
 8001a52:	f001 ffbd 	bl	80039d0 <BSP_JOY_GetState>
 8001a56:	4603      	mov	r3, r0
 8001a58:	70bb      	strb	r3, [r7, #2]

				if(JoyState == JOY_SEL){	// Si el usuario pulsa el botón central mostramos el menú
 8001a5a:	78bb      	ldrb	r3, [r7, #2]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d133      	bne.n	8001ac8 <main+0xfc>
					menu = 1;	// Cambiamos el índice del menú para indicar que hemos entrado
 8001a60:	4b96      	ldr	r3, [pc, #600]	; (8001cbc <main+0x2f0>)
 8001a62:	2201      	movs	r2, #1
 8001a64:	601a      	str	r2, [r3, #0]
					ssd1306_Fill(Black);	// Y dibujamos el menú de inicio
 8001a66:	2000      	movs	r0, #0
 8001a68:	f00c f830 	bl	800dacc <ssd1306_Fill>
					ssd1306_SetCursor(42, 1);
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	202a      	movs	r0, #42	; 0x2a
 8001a70:	f00c f982 	bl	800dd78 <ssd1306_SetCursor>
					ssd1306_WriteString("MENU", Font_11x18, White);
 8001a74:	4a92      	ldr	r2, [pc, #584]	; (8001cc0 <main+0x2f4>)
 8001a76:	2301      	movs	r3, #1
 8001a78:	ca06      	ldmia	r2, {r1, r2}
 8001a7a:	4892      	ldr	r0, [pc, #584]	; (8001cc4 <main+0x2f8>)
 8001a7c:	f00c f956 	bl	800dd2c <ssd1306_WriteString>
					ssd1306_SetCursor(13, 20);
 8001a80:	2114      	movs	r1, #20
 8001a82:	200d      	movs	r0, #13
 8001a84:	f00c f978 	bl	800dd78 <ssd1306_SetCursor>
					ssd1306_WriteString("DPAD", Font_11x18, White);
 8001a88:	4a8d      	ldr	r2, [pc, #564]	; (8001cc0 <main+0x2f4>)
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	ca06      	ldmia	r2, {r1, r2}
 8001a8e:	488e      	ldr	r0, [pc, #568]	; (8001cc8 <main+0x2fc>)
 8001a90:	f00c f94c 	bl	800dd2c <ssd1306_WriteString>
					ssd1306_SetCursor(70, 20);
 8001a94:	2114      	movs	r1, #20
 8001a96:	2046      	movs	r0, #70	; 0x46
 8001a98:	f00c f96e 	bl	800dd78 <ssd1306_SetCursor>
					ssd1306_WriteString("GYRO", Font_11x18, White);
 8001a9c:	4a88      	ldr	r2, [pc, #544]	; (8001cc0 <main+0x2f4>)
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	ca06      	ldmia	r2, {r1, r2}
 8001aa2:	488a      	ldr	r0, [pc, #552]	; (8001ccc <main+0x300>)
 8001aa4:	f00c f942 	bl	800dd2c <ssd1306_WriteString>
					ssd1306_SetCursor(31, 40);
 8001aa8:	2128      	movs	r1, #40	; 0x28
 8001aaa:	201f      	movs	r0, #31
 8001aac:	f00c f964 	bl	800dd78 <ssd1306_SetCursor>
					ssd1306_WriteString("SCORES", Font_11x18, White);
 8001ab0:	4a83      	ldr	r2, [pc, #524]	; (8001cc0 <main+0x2f4>)
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	ca06      	ldmia	r2, {r1, r2}
 8001ab6:	4886      	ldr	r0, [pc, #536]	; (8001cd0 <main+0x304>)
 8001ab8:	f00c f938 	bl	800dd2c <ssd1306_WriteString>
					ssd1306_UpdateScreen();
 8001abc:	f00c f828 	bl	800db10 <ssd1306_UpdateScreen>
					HAL_Delay(100);
 8001ac0:	2064      	movs	r0, #100	; 0x64
 8001ac2:	f003 fc85 	bl	80053d0 <HAL_Delay>
					break;
 8001ac6:	e008      	b.n	8001ada <main+0x10e>
				}
				HAL_Delay(5);
 8001ac8:	2005      	movs	r0, #5
 8001aca:	f003 fc81 	bl	80053d0 <HAL_Delay>
			for(int i = 0; i < 100; i++)	// Realizamos una espera de 500 ms
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	607b      	str	r3, [r7, #4]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2b63      	cmp	r3, #99	; 0x63
 8001ad8:	ddbb      	ble.n	8001a52 <main+0x86>
			}

			if(menu == 0)	// Cada 500 ms cambiamos el color de fondo del botón START
 8001ada:	4b78      	ldr	r3, [pc, #480]	; (8001cbc <main+0x2f0>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d10c      	bne.n	8001afc <main+0x130>
			{
				ssd1306_SetCursor(24, 34);
 8001ae2:	2122      	movs	r1, #34	; 0x22
 8001ae4:	2018      	movs	r0, #24
 8001ae6:	f00c f947 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("START", Font_16x26, color);
 8001aea:	4b7a      	ldr	r3, [pc, #488]	; (8001cd4 <main+0x308>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	4a70      	ldr	r2, [pc, #448]	; (8001cb0 <main+0x2e4>)
 8001af0:	ca06      	ldmia	r2, {r1, r2}
 8001af2:	4871      	ldr	r0, [pc, #452]	; (8001cb8 <main+0x2ec>)
 8001af4:	f00c f91a 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_UpdateScreen();
 8001af8:	f00c f80a 	bl	800db10 <ssd1306_UpdateScreen>
			}

			if (color == Black)	// Con este IF intercambiamos el color de fondo
 8001afc:	4b75      	ldr	r3, [pc, #468]	; (8001cd4 <main+0x308>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d103      	bne.n	8001b0c <main+0x140>
				color = White;	// del botón de START para crear el efecto de intermitencia
 8001b04:	4b73      	ldr	r3, [pc, #460]	; (8001cd4 <main+0x308>)
 8001b06:	2201      	movs	r2, #1
 8001b08:	701a      	strb	r2, [r3, #0]
 8001b0a:	e116      	b.n	8001d3a <main+0x36e>
			else
				color = Black;
 8001b0c:	4b71      	ldr	r3, [pc, #452]	; (8001cd4 <main+0x308>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	701a      	strb	r2, [r3, #0]
 8001b12:	e112      	b.n	8001d3a <main+0x36e>
		}
		else // ***** Menu principal *****
		{
			JOYState_TypeDef JoyState = BSP_JOY_GetState();
 8001b14:	f001 ff5c 	bl	80039d0 <BSP_JOY_GetState>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	70fb      	strb	r3, [r7, #3]

			switch(JoyState) {	// Leemos el valor de entrada del DPAD y cambiamos
 8001b1c:	78fb      	ldrb	r3, [r7, #3]
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	d856      	bhi.n	8001bd0 <main+0x204>
 8001b22:	a201      	add	r2, pc, #4	; (adr r2, 8001b28 <main+0x15c>)
 8001b24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b28:	08001b85 	.word	0x08001b85
 8001b2c:	08001b3d 	.word	0x08001b3d
 8001b30:	08001b4d 	.word	0x08001b4d
 8001b34:	08001b6d 	.word	0x08001b6d
 8001b38:	08001b5d 	.word	0x08001b5d
			case JOY_LEFT:		// la selección del menú de acuerdo a eso
				if(menu == 2)
 8001b3c:	4b5f      	ldr	r3, [pc, #380]	; (8001cbc <main+0x2f0>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d147      	bne.n	8001bd4 <main+0x208>
					menu = 1;
 8001b44:	4b5d      	ldr	r3, [pc, #372]	; (8001cbc <main+0x2f0>)
 8001b46:	2201      	movs	r2, #1
 8001b48:	601a      	str	r2, [r3, #0]
				break;
 8001b4a:	e043      	b.n	8001bd4 <main+0x208>
			case JOY_RIGHT:
				if(menu == 1)
 8001b4c:	4b5b      	ldr	r3, [pc, #364]	; (8001cbc <main+0x2f0>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d141      	bne.n	8001bd8 <main+0x20c>
					menu = 2;
 8001b54:	4b59      	ldr	r3, [pc, #356]	; (8001cbc <main+0x2f0>)
 8001b56:	2202      	movs	r2, #2
 8001b58:	601a      	str	r2, [r3, #0]
				break;
 8001b5a:	e03d      	b.n	8001bd8 <main+0x20c>
			case JOY_UP:
				if(menu == 3)
 8001b5c:	4b57      	ldr	r3, [pc, #348]	; (8001cbc <main+0x2f0>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2b03      	cmp	r3, #3
 8001b62:	d13b      	bne.n	8001bdc <main+0x210>
					menu = 1;
 8001b64:	4b55      	ldr	r3, [pc, #340]	; (8001cbc <main+0x2f0>)
 8001b66:	2201      	movs	r2, #1
 8001b68:	601a      	str	r2, [r3, #0]
				break;
 8001b6a:	e037      	b.n	8001bdc <main+0x210>
			case JOY_DOWN:
				if(menu == 1 || menu == 2)
 8001b6c:	4b53      	ldr	r3, [pc, #332]	; (8001cbc <main+0x2f0>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b01      	cmp	r3, #1
 8001b72:	d003      	beq.n	8001b7c <main+0x1b0>
 8001b74:	4b51      	ldr	r3, [pc, #324]	; (8001cbc <main+0x2f0>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b02      	cmp	r3, #2
 8001b7a:	d131      	bne.n	8001be0 <main+0x214>
					menu = 3;
 8001b7c:	4b4f      	ldr	r3, [pc, #316]	; (8001cbc <main+0x2f0>)
 8001b7e:	2203      	movs	r2, #3
 8001b80:	601a      	str	r2, [r3, #0]
				break;
 8001b82:	e02d      	b.n	8001be0 <main+0x214>
			case JOY_SEL:
				if(menu == 1)			// Si estamos en la opción 1 ejecutamos el juego usando
 8001b84:	4b4d      	ldr	r3, [pc, #308]	; (8001cbc <main+0x2f0>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2b01      	cmp	r3, #1
 8001b8a:	d109      	bne.n	8001ba0 <main+0x1d4>
				{						// como entrada el DPAD para jugar
					HAL_Delay(100);
 8001b8c:	2064      	movs	r0, #100	; 0x64
 8001b8e:	f003 fc1f 	bl	80053d0 <HAL_Delay>
					Setup();
 8001b92:	f000 f997 	bl	8001ec4 <Setup>
					DrawOled();			// Dibujamos la pantalla de juego
 8001b96:	f000 f9ed 	bl	8001f74 <DrawOled>
					osKernelStart();	// e iniciamos el planificador
 8001b9a:	f012 fa4e 	bl	801403a <osKernelStart>
				else if(menu == 3)		// Si estamos en la opción 3 ejecutamos la función para
				{						// mostrar las mejores puntuaciones que estén guardadas
					HAL_Delay(100);
					Leaderboard();
				}
				break;
 8001b9e:	e021      	b.n	8001be4 <main+0x218>
				else if(menu == 2)		// Si estamos en la opción 2 ejecutamos el juego usando
 8001ba0:	4b46      	ldr	r3, [pc, #280]	; (8001cbc <main+0x2f0>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2b02      	cmp	r3, #2
 8001ba6:	d109      	bne.n	8001bbc <main+0x1f0>
					HAL_Delay(100);
 8001ba8:	2064      	movs	r0, #100	; 0x64
 8001baa:	f003 fc11 	bl	80053d0 <HAL_Delay>
					Setup();
 8001bae:	f000 f989 	bl	8001ec4 <Setup>
					DrawOled();			// Dibujamos la pantalla de juego
 8001bb2:	f000 f9df 	bl	8001f74 <DrawOled>
					osKernelStart();	// e iniciamos el planificador
 8001bb6:	f012 fa40 	bl	801403a <osKernelStart>
				break;
 8001bba:	e013      	b.n	8001be4 <main+0x218>
				else if(menu == 3)		// Si estamos en la opción 3 ejecutamos la función para
 8001bbc:	4b3f      	ldr	r3, [pc, #252]	; (8001cbc <main+0x2f0>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b03      	cmp	r3, #3
 8001bc2:	d10f      	bne.n	8001be4 <main+0x218>
					HAL_Delay(100);
 8001bc4:	2064      	movs	r0, #100	; 0x64
 8001bc6:	f003 fc03 	bl	80053d0 <HAL_Delay>
					Leaderboard();
 8001bca:	f000 feeb 	bl	80029a4 <Leaderboard>
				break;
 8001bce:	e009      	b.n	8001be4 <main+0x218>
			default:	// Si no hay entrada, no ejecutamos nada
				break;
 8001bd0:	bf00      	nop
 8001bd2:	e008      	b.n	8001be6 <main+0x21a>
				break;
 8001bd4:	bf00      	nop
 8001bd6:	e006      	b.n	8001be6 <main+0x21a>
				break;
 8001bd8:	bf00      	nop
 8001bda:	e004      	b.n	8001be6 <main+0x21a>
				break;
 8001bdc:	bf00      	nop
 8001bde:	e002      	b.n	8001be6 <main+0x21a>
				break;
 8001be0:	bf00      	nop
 8001be2:	e000      	b.n	8001be6 <main+0x21a>
				break;
 8001be4:	bf00      	nop
			}

			if(menu == 1)	// Mostramos la opción de DPAD como seleccionada
 8001be6:	4b35      	ldr	r3, [pc, #212]	; (8001cbc <main+0x2f0>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d12d      	bne.n	8001c4a <main+0x27e>
			{
				ssd1306_Fill(Black);
 8001bee:	2000      	movs	r0, #0
 8001bf0:	f00b ff6c 	bl	800dacc <ssd1306_Fill>
				ssd1306_SetCursor(42, 1);
 8001bf4:	2101      	movs	r1, #1
 8001bf6:	202a      	movs	r0, #42	; 0x2a
 8001bf8:	f00c f8be 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("MENU", Font_11x18, White);
 8001bfc:	4a30      	ldr	r2, [pc, #192]	; (8001cc0 <main+0x2f4>)
 8001bfe:	2301      	movs	r3, #1
 8001c00:	ca06      	ldmia	r2, {r1, r2}
 8001c02:	4830      	ldr	r0, [pc, #192]	; (8001cc4 <main+0x2f8>)
 8001c04:	f00c f892 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_SetCursor(13, 20);
 8001c08:	2114      	movs	r1, #20
 8001c0a:	200d      	movs	r0, #13
 8001c0c:	f00c f8b4 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("DPAD", Font_11x18, Black);
 8001c10:	4a2b      	ldr	r2, [pc, #172]	; (8001cc0 <main+0x2f4>)
 8001c12:	2300      	movs	r3, #0
 8001c14:	ca06      	ldmia	r2, {r1, r2}
 8001c16:	482c      	ldr	r0, [pc, #176]	; (8001cc8 <main+0x2fc>)
 8001c18:	f00c f888 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_SetCursor(70, 20);
 8001c1c:	2114      	movs	r1, #20
 8001c1e:	2046      	movs	r0, #70	; 0x46
 8001c20:	f00c f8aa 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("GYRO", Font_11x18, White);
 8001c24:	4a26      	ldr	r2, [pc, #152]	; (8001cc0 <main+0x2f4>)
 8001c26:	2301      	movs	r3, #1
 8001c28:	ca06      	ldmia	r2, {r1, r2}
 8001c2a:	4828      	ldr	r0, [pc, #160]	; (8001ccc <main+0x300>)
 8001c2c:	f00c f87e 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_SetCursor(31, 40);
 8001c30:	2128      	movs	r1, #40	; 0x28
 8001c32:	201f      	movs	r0, #31
 8001c34:	f00c f8a0 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("SCORES", Font_11x18, White);
 8001c38:	4a21      	ldr	r2, [pc, #132]	; (8001cc0 <main+0x2f4>)
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	ca06      	ldmia	r2, {r1, r2}
 8001c3e:	4824      	ldr	r0, [pc, #144]	; (8001cd0 <main+0x304>)
 8001c40:	f00c f874 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_UpdateScreen();
 8001c44:	f00b ff64 	bl	800db10 <ssd1306_UpdateScreen>
 8001c48:	e077      	b.n	8001d3a <main+0x36e>
			}
			else if(menu == 2)	// Mostramos la opción de GYRO como seleccionada
 8001c4a:	4b1c      	ldr	r3, [pc, #112]	; (8001cbc <main+0x2f0>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d142      	bne.n	8001cd8 <main+0x30c>
			{
				ssd1306_Fill(Black);
 8001c52:	2000      	movs	r0, #0
 8001c54:	f00b ff3a 	bl	800dacc <ssd1306_Fill>
				ssd1306_SetCursor(42, 1);
 8001c58:	2101      	movs	r1, #1
 8001c5a:	202a      	movs	r0, #42	; 0x2a
 8001c5c:	f00c f88c 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("MENU", Font_11x18, White);
 8001c60:	4a17      	ldr	r2, [pc, #92]	; (8001cc0 <main+0x2f4>)
 8001c62:	2301      	movs	r3, #1
 8001c64:	ca06      	ldmia	r2, {r1, r2}
 8001c66:	4817      	ldr	r0, [pc, #92]	; (8001cc4 <main+0x2f8>)
 8001c68:	f00c f860 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_SetCursor(13, 20);
 8001c6c:	2114      	movs	r1, #20
 8001c6e:	200d      	movs	r0, #13
 8001c70:	f00c f882 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("DPAD", Font_11x18, White);
 8001c74:	4a12      	ldr	r2, [pc, #72]	; (8001cc0 <main+0x2f4>)
 8001c76:	2301      	movs	r3, #1
 8001c78:	ca06      	ldmia	r2, {r1, r2}
 8001c7a:	4813      	ldr	r0, [pc, #76]	; (8001cc8 <main+0x2fc>)
 8001c7c:	f00c f856 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_SetCursor(70, 20);
 8001c80:	2114      	movs	r1, #20
 8001c82:	2046      	movs	r0, #70	; 0x46
 8001c84:	f00c f878 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("GYRO", Font_11x18, Black);
 8001c88:	4a0d      	ldr	r2, [pc, #52]	; (8001cc0 <main+0x2f4>)
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	ca06      	ldmia	r2, {r1, r2}
 8001c8e:	480f      	ldr	r0, [pc, #60]	; (8001ccc <main+0x300>)
 8001c90:	f00c f84c 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_SetCursor(31, 40);
 8001c94:	2128      	movs	r1, #40	; 0x28
 8001c96:	201f      	movs	r0, #31
 8001c98:	f00c f86e 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("SCORES", Font_11x18, White);
 8001c9c:	4a08      	ldr	r2, [pc, #32]	; (8001cc0 <main+0x2f4>)
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	ca06      	ldmia	r2, {r1, r2}
 8001ca2:	480b      	ldr	r0, [pc, #44]	; (8001cd0 <main+0x304>)
 8001ca4:	f00c f842 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_UpdateScreen();
 8001ca8:	f00b ff32 	bl	800db10 <ssd1306_UpdateScreen>
 8001cac:	e045      	b.n	8001d3a <main+0x36e>
 8001cae:	bf00      	nop
 8001cb0:	20000074 	.word	0x20000074
 8001cb4:	080195c8 	.word	0x080195c8
 8001cb8:	080195d0 	.word	0x080195d0
 8001cbc:	20000488 	.word	0x20000488
 8001cc0:	2000006c 	.word	0x2000006c
 8001cc4:	080195d8 	.word	0x080195d8
 8001cc8:	080195e0 	.word	0x080195e0
 8001ccc:	080195e8 	.word	0x080195e8
 8001cd0:	080195f0 	.word	0x080195f0
 8001cd4:	20000485 	.word	0x20000485
			}
			else if(menu == 3)	// Mostramos la opción de SCORES como seleccionada
 8001cd8:	4b20      	ldr	r3, [pc, #128]	; (8001d5c <main+0x390>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b03      	cmp	r3, #3
 8001cde:	d12c      	bne.n	8001d3a <main+0x36e>
			{
				ssd1306_Fill(Black);
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	f00b fef3 	bl	800dacc <ssd1306_Fill>
				ssd1306_SetCursor(42, 1);
 8001ce6:	2101      	movs	r1, #1
 8001ce8:	202a      	movs	r0, #42	; 0x2a
 8001cea:	f00c f845 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("MENU", Font_11x18, White);
 8001cee:	4a1c      	ldr	r2, [pc, #112]	; (8001d60 <main+0x394>)
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	ca06      	ldmia	r2, {r1, r2}
 8001cf4:	481b      	ldr	r0, [pc, #108]	; (8001d64 <main+0x398>)
 8001cf6:	f00c f819 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_SetCursor(13, 20);
 8001cfa:	2114      	movs	r1, #20
 8001cfc:	200d      	movs	r0, #13
 8001cfe:	f00c f83b 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("DPAD", Font_11x18, White);
 8001d02:	4a17      	ldr	r2, [pc, #92]	; (8001d60 <main+0x394>)
 8001d04:	2301      	movs	r3, #1
 8001d06:	ca06      	ldmia	r2, {r1, r2}
 8001d08:	4817      	ldr	r0, [pc, #92]	; (8001d68 <main+0x39c>)
 8001d0a:	f00c f80f 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_SetCursor(70, 20);
 8001d0e:	2114      	movs	r1, #20
 8001d10:	2046      	movs	r0, #70	; 0x46
 8001d12:	f00c f831 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("GYRO", Font_11x18, White);
 8001d16:	4a12      	ldr	r2, [pc, #72]	; (8001d60 <main+0x394>)
 8001d18:	2301      	movs	r3, #1
 8001d1a:	ca06      	ldmia	r2, {r1, r2}
 8001d1c:	4813      	ldr	r0, [pc, #76]	; (8001d6c <main+0x3a0>)
 8001d1e:	f00c f805 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_SetCursor(31, 40);
 8001d22:	2128      	movs	r1, #40	; 0x28
 8001d24:	201f      	movs	r0, #31
 8001d26:	f00c f827 	bl	800dd78 <ssd1306_SetCursor>
				ssd1306_WriteString("SCORES", Font_11x18, Black);
 8001d2a:	4a0d      	ldr	r2, [pc, #52]	; (8001d60 <main+0x394>)
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	ca06      	ldmia	r2, {r1, r2}
 8001d30:	480f      	ldr	r0, [pc, #60]	; (8001d70 <main+0x3a4>)
 8001d32:	f00b fffb 	bl	800dd2c <ssd1306_WriteString>
				ssd1306_UpdateScreen();
 8001d36:	f00b feeb 	bl	800db10 <ssd1306_UpdateScreen>
			}
		}

		// Comprobamos si se ha conectado el USB, y en caso de que sí iniciamos el scheduler
		if ((HAL_GPIO_ReadPin(USB_VBUS_GPIO_Port, USB_VBUS_Pin) != GPIO_PIN_RESET) && menu == 0)
 8001d3a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d3e:	480d      	ldr	r0, [pc, #52]	; (8001d74 <main+0x3a8>)
 8001d40:	f004 f94c 	bl	8005fdc <HAL_GPIO_ReadPin>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	f43f ae7c 	beq.w	8001a44 <main+0x78>
 8001d4c:	4b03      	ldr	r3, [pc, #12]	; (8001d5c <main+0x390>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	f47f ae77 	bne.w	8001a44 <main+0x78>
		{
			osKernelStart();
 8001d56:	f012 f970 	bl	801403a <osKernelStart>
		if (menu == 0)
 8001d5a:	e673      	b.n	8001a44 <main+0x78>
 8001d5c:	20000488 	.word	0x20000488
 8001d60:	2000006c 	.word	0x2000006c
 8001d64:	080195d8 	.word	0x080195d8
 8001d68:	080195e0 	.word	0x080195e0
 8001d6c:	080195e8 	.word	0x080195e8
 8001d70:	080195f0 	.word	0x080195f0
 8001d74:	48000800 	.word	0x48000800

08001d78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b0b8      	sub	sp, #224	; 0xe0
 8001d7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d7e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d82:	2244      	movs	r2, #68	; 0x44
 8001d84:	2100      	movs	r1, #0
 8001d86:	4618      	mov	r0, r3
 8001d88:	f016 fbcc 	bl	8018524 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d8c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	605a      	str	r2, [r3, #4]
 8001d96:	609a      	str	r2, [r3, #8]
 8001d98:	60da      	str	r2, [r3, #12]
 8001d9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d9c:	463b      	mov	r3, r7
 8001d9e:	2288      	movs	r2, #136	; 0x88
 8001da0:	2100      	movs	r1, #0
 8001da2:	4618      	mov	r0, r3
 8001da4:	f016 fbbe 	bl	8018524 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8001da8:	f006 fa18 	bl	80081dc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001dac:	4b43      	ldr	r3, [pc, #268]	; (8001ebc <SystemClock_Config+0x144>)
 8001dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001db2:	4a42      	ldr	r2, [pc, #264]	; (8001ebc <SystemClock_Config+0x144>)
 8001db4:	f023 0318 	bic.w	r3, r3, #24
 8001db8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001dbc:	2314      	movs	r3, #20
 8001dbe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001dd4:	2360      	movs	r3, #96	; 0x60
 8001dd6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dda:	2302      	movs	r3, #2
 8001ddc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001de0:	2301      	movs	r3, #1
 8001de2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001de6:	2301      	movs	r3, #1
 8001de8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001dec:	2328      	movs	r3, #40	; 0x28
 8001dee:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001df2:	2307      	movs	r3, #7
 8001df4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001df8:	2302      	movs	r3, #2
 8001dfa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001dfe:	2302      	movs	r3, #2
 8001e00:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e04:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f006 ff83 	bl	8008d14 <HAL_RCC_OscConfig>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001e14:	f000 ff0e 	bl	8002c34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e18:	230f      	movs	r3, #15
 8001e1a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e24:	2300      	movs	r3, #0
 8001e26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e30:	2300      	movs	r3, #0
 8001e32:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e36:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001e3a:	2104      	movs	r1, #4
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f007 fb4f 	bl	80094e0 <HAL_RCC_ClockConfig>
 8001e42:	4603      	mov	r3, r0
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d001      	beq.n	8001e4c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001e48:	f000 fef4 	bl	8002c34 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8001e4c:	4b1c      	ldr	r3, [pc, #112]	; (8001ec0 <SystemClock_Config+0x148>)
 8001e4e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e50:	2300      	movs	r3, #0
 8001e52:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001e54:	2300      	movs	r3, #0
 8001e56:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001e60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001e68:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001e6c:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001e72:	2301      	movs	r3, #1
 8001e74:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 48;
 8001e76:	2330      	movs	r3, #48	; 0x30
 8001e78:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8001e7a:	2311      	movs	r3, #17
 8001e7c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8001e7e:	2304      	movs	r3, #4
 8001e80:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001e82:	2302      	movs	r3, #2
 8001e84:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK;
 8001e86:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e8a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e8c:	463b      	mov	r3, r7
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f007 fd5c 	bl	800994c <HAL_RCCEx_PeriphCLKConfig>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <SystemClock_Config+0x126>
  {
    Error_Handler();
 8001e9a:	f000 fecb 	bl	8002c34 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001e9e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001ea2:	f006 f9b9 	bl	8008218 <HAL_PWREx_ControlVoltageScaling>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <SystemClock_Config+0x138>
  {
    Error_Handler();
 8001eac:	f000 fec2 	bl	8002c34 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001eb0:	f008 fcb8 	bl	800a824 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001eb4:	bf00      	nop
 8001eb6:	37e0      	adds	r7, #224	; 0xe0
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	000228c2 	.word	0x000228c2

08001ec4 <Setup>:

/* USER CODE BEGIN 4 */
void Setup()	//  Función de inicialización de las variables del juego
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b09a      	sub	sp, #104	; 0x68
 8001ec8:	af00      	add	r7, sp, #0
	char string[100];

	// Variables
	gameover = false;
 8001eca:	4b20      	ldr	r3, [pc, #128]	; (8001f4c <Setup+0x88>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	701a      	strb	r2, [r3, #0]
	state = 0;
 8001ed0:	4b1f      	ldr	r3, [pc, #124]	; (8001f50 <Setup+0x8c>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	601a      	str	r2, [r3, #0]
	prev_state = 0;
 8001ed6:	4b1f      	ldr	r3, [pc, #124]	; (8001f54 <Setup+0x90>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	601a      	str	r2, [r3, #0]
	x = width / 2;
 8001edc:	2380      	movs	r3, #128	; 0x80
 8001ede:	0fda      	lsrs	r2, r3, #31
 8001ee0:	4413      	add	r3, r2
 8001ee2:	105b      	asrs	r3, r3, #1
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	4b1c      	ldr	r3, [pc, #112]	; (8001f58 <Setup+0x94>)
 8001ee8:	601a      	str	r2, [r3, #0]
	y = height / 2;
 8001eea:	2340      	movs	r3, #64	; 0x40
 8001eec:	0fda      	lsrs	r2, r3, #31
 8001eee:	4413      	add	r3, r2
 8001ef0:	105b      	asrs	r3, r3, #1
 8001ef2:	461a      	mov	r2, r3
 8001ef4:	4b19      	ldr	r3, [pc, #100]	; (8001f5c <Setup+0x98>)
 8001ef6:	601a      	str	r2, [r3, #0]
	nTail = 0;
 8001ef8:	4b19      	ldr	r3, [pc, #100]	; (8001f60 <Setup+0x9c>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]

	// Reseteamos la puntuación
	score = 0;
 8001efe:	4b19      	ldr	r3, [pc, #100]	; (8001f64 <Setup+0xa0>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
	sprintf(string, "%d", score);
 8001f04:	4b17      	ldr	r3, [pc, #92]	; (8001f64 <Setup+0xa0>)
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	1d3b      	adds	r3, r7, #4
 8001f0a:	4917      	ldr	r1, [pc, #92]	; (8001f68 <Setup+0xa4>)
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f016 fba9 	bl	8018664 <siprintf>
	BSP_LCD_GLASS_DisplayString((uint8_t *)string);
 8001f12:	1d3b      	adds	r3, r7, #4
 8001f14:	4618      	mov	r0, r3
 8001f16:	f002 f90b 	bl	8004130 <BSP_LCD_GLASS_DisplayString>

	// Reseteamos las coordenadas de las frutas
	fruitX[0] = 0; fruitY[0] = 0;
 8001f1a:	4b14      	ldr	r3, [pc, #80]	; (8001f6c <Setup+0xa8>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	4b13      	ldr	r3, [pc, #76]	; (8001f70 <Setup+0xac>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	601a      	str	r2, [r3, #0]
	fruitX[1] = 0; fruitY[1] = 0;
 8001f26:	4b11      	ldr	r3, [pc, #68]	; (8001f6c <Setup+0xa8>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	605a      	str	r2, [r3, #4]
 8001f2c:	4b10      	ldr	r3, [pc, #64]	; (8001f70 <Setup+0xac>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	605a      	str	r2, [r3, #4]
	fruitX[2] = 0; fruitY[2] = 0;
 8001f32:	4b0e      	ldr	r3, [pc, #56]	; (8001f6c <Setup+0xa8>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	4b0d      	ldr	r3, [pc, #52]	; (8001f70 <Setup+0xac>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	609a      	str	r2, [r3, #8]
	Fruta();	// Generamos 3 nuevas frutas
 8001f3e:	f000 fa0b 	bl	8002358 <Fruta>
}
 8001f42:	bf00      	nop
 8001f44:	3768      	adds	r7, #104	; 0x68
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	2000e780 	.word	0x2000e780
 8001f50:	2000e378 	.word	0x2000e378
 8001f54:	2000d304 	.word	0x2000d304
 8001f58:	2000cf00 	.word	0x2000cf00
 8001f5c:	2000e784 	.word	0x2000e784
 8001f60:	2000e788 	.word	0x2000e788
 8001f64:	2000e37c 	.word	0x2000e37c
 8001f68:	080195f8 	.word	0x080195f8
 8001f6c:	2000e78c 	.word	0x2000e78c
 8001f70:	2000e33c 	.word	0x2000e33c

08001f74 <DrawOled>:

void DrawOled(){
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af00      	add	r7, sp, #0
	ssd1306_Fill(Black);	// Limpiamos la pantalla
 8001f7a:	2000      	movs	r0, #0
 8001f7c:	f00b fda6 	bl	800dacc <ssd1306_Fill>

	// Dibujamos los muros
	for (int i = 0; i < width ; i++){
 8001f80:	2300      	movs	r3, #0
 8001f82:	617b      	str	r3, [r7, #20]
 8001f84:	e03f      	b.n	8002006 <DrawOled+0x92>
		for (int j = 0; j < height; j++)
 8001f86:	2300      	movs	r3, #0
 8001f88:	613b      	str	r3, [r7, #16]
 8001f8a:	e035      	b.n	8001ff8 <DrawOled+0x84>
		{
			if (i == 0)
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d108      	bne.n	8001fa4 <DrawOled+0x30>
				ssd1306_DrawPixel(i, j, White);
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	693a      	ldr	r2, [r7, #16]
 8001f98:	b2d1      	uxtb	r1, r2
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f00b fddd 	bl	800db5c <ssd1306_DrawPixel>
 8001fa2:	e026      	b.n	8001ff2 <DrawOled+0x7e>
			else if (i == width - 1)
 8001fa4:	2380      	movs	r3, #128	; 0x80
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	697a      	ldr	r2, [r7, #20]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d108      	bne.n	8001fc0 <DrawOled+0x4c>
				ssd1306_DrawPixel(i, j, White);
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	b2db      	uxtb	r3, r3
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	b2d1      	uxtb	r1, r2
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f00b fdcf 	bl	800db5c <ssd1306_DrawPixel>
 8001fbe:	e018      	b.n	8001ff2 <DrawOled+0x7e>
			else if (j == 0)
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d108      	bne.n	8001fd8 <DrawOled+0x64>
				ssd1306_DrawPixel(i, j, White);
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	693a      	ldr	r2, [r7, #16]
 8001fcc:	b2d1      	uxtb	r1, r2
 8001fce:	2201      	movs	r2, #1
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f00b fdc3 	bl	800db5c <ssd1306_DrawPixel>
 8001fd6:	e00c      	b.n	8001ff2 <DrawOled+0x7e>
			else if (j == height - 1)
 8001fd8:	2340      	movs	r3, #64	; 0x40
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d107      	bne.n	8001ff2 <DrawOled+0x7e>
				ssd1306_DrawPixel(i, j, White);
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	b2d1      	uxtb	r1, r2
 8001fea:	2201      	movs	r2, #1
 8001fec:	4618      	mov	r0, r3
 8001fee:	f00b fdb5 	bl	800db5c <ssd1306_DrawPixel>
		for (int j = 0; j < height; j++)
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	2240      	movs	r2, #64	; 0x40
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	dbc5      	blt.n	8001f8c <DrawOled+0x18>
	for (int i = 0; i < width ; i++){
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	3301      	adds	r3, #1
 8002004:	617b      	str	r3, [r7, #20]
 8002006:	2280      	movs	r2, #128	; 0x80
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	4293      	cmp	r3, r2
 800200c:	dbbb      	blt.n	8001f86 <DrawOled+0x12>
		}
	}

	// Dibujamos las frutas y la serpiente
	for (int i = 0; i < width; i++)
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
 8002012:	e067      	b.n	80020e4 <DrawOled+0x170>
	{
		for (int j = 0; j < height; j++)
 8002014:	2300      	movs	r3, #0
 8002016:	60bb      	str	r3, [r7, #8]
 8002018:	e05d      	b.n	80020d6 <DrawOled+0x162>
		{
			if (i == x && j == y)
 800201a:	4b44      	ldr	r3, [pc, #272]	; (800212c <DrawOled+0x1b8>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	68fa      	ldr	r2, [r7, #12]
 8002020:	429a      	cmp	r2, r3
 8002022:	d10d      	bne.n	8002040 <DrawOled+0xcc>
 8002024:	4b42      	ldr	r3, [pc, #264]	; (8002130 <DrawOled+0x1bc>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	68ba      	ldr	r2, [r7, #8]
 800202a:	429a      	cmp	r2, r3
 800202c:	d108      	bne.n	8002040 <DrawOled+0xcc>
				ssd1306_DrawPixel(i, j, White); // Cola
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	b2db      	uxtb	r3, r3
 8002032:	68ba      	ldr	r2, [r7, #8]
 8002034:	b2d1      	uxtb	r1, r2
 8002036:	2201      	movs	r2, #1
 8002038:	4618      	mov	r0, r3
 800203a:	f00b fd8f 	bl	800db5c <ssd1306_DrawPixel>
 800203e:	e047      	b.n	80020d0 <DrawOled+0x15c>
			else if ((i == fruitX[0] && j == fruitY[0]) || (i == fruitX[1] && j == fruitY[1]) || (i == fruitX[2] && j == fruitY[2]))
 8002040:	4b3c      	ldr	r3, [pc, #240]	; (8002134 <DrawOled+0x1c0>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	68fa      	ldr	r2, [r7, #12]
 8002046:	429a      	cmp	r2, r3
 8002048:	d104      	bne.n	8002054 <DrawOled+0xe0>
 800204a:	4b3b      	ldr	r3, [pc, #236]	; (8002138 <DrawOled+0x1c4>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	68ba      	ldr	r2, [r7, #8]
 8002050:	429a      	cmp	r2, r3
 8002052:	d013      	beq.n	800207c <DrawOled+0x108>
 8002054:	4b37      	ldr	r3, [pc, #220]	; (8002134 <DrawOled+0x1c0>)
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	68fa      	ldr	r2, [r7, #12]
 800205a:	429a      	cmp	r2, r3
 800205c:	d104      	bne.n	8002068 <DrawOled+0xf4>
 800205e:	4b36      	ldr	r3, [pc, #216]	; (8002138 <DrawOled+0x1c4>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	68ba      	ldr	r2, [r7, #8]
 8002064:	429a      	cmp	r2, r3
 8002066:	d009      	beq.n	800207c <DrawOled+0x108>
 8002068:	4b32      	ldr	r3, [pc, #200]	; (8002134 <DrawOled+0x1c0>)
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	68fa      	ldr	r2, [r7, #12]
 800206e:	429a      	cmp	r2, r3
 8002070:	d10d      	bne.n	800208e <DrawOled+0x11a>
 8002072:	4b31      	ldr	r3, [pc, #196]	; (8002138 <DrawOled+0x1c4>)
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	68ba      	ldr	r2, [r7, #8]
 8002078:	429a      	cmp	r2, r3
 800207a:	d108      	bne.n	800208e <DrawOled+0x11a>
				ssd1306_DrawPixel(i, j, White); // Coincide con alguna de las frutas
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	b2db      	uxtb	r3, r3
 8002080:	68ba      	ldr	r2, [r7, #8]
 8002082:	b2d1      	uxtb	r1, r2
 8002084:	2201      	movs	r2, #1
 8002086:	4618      	mov	r0, r3
 8002088:	f00b fd68 	bl	800db5c <ssd1306_DrawPixel>
 800208c:	e020      	b.n	80020d0 <DrawOled+0x15c>
			else
			{
				for (int k = 0; k < nTail; k++)
 800208e:	2300      	movs	r3, #0
 8002090:	607b      	str	r3, [r7, #4]
 8002092:	e018      	b.n	80020c6 <DrawOled+0x152>
				{
					if (snakeX[k] == i && snakeY[k] == j)
 8002094:	4a29      	ldr	r2, [pc, #164]	; (800213c <DrawOled+0x1c8>)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800209c:	68fa      	ldr	r2, [r7, #12]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d10e      	bne.n	80020c0 <DrawOled+0x14c>
 80020a2:	4a27      	ldr	r2, [pc, #156]	; (8002140 <DrawOled+0x1cc>)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020aa:	68ba      	ldr	r2, [r7, #8]
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d107      	bne.n	80020c0 <DrawOled+0x14c>
					{
						ssd1306_DrawPixel(i, j, White);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	68ba      	ldr	r2, [r7, #8]
 80020b6:	b2d1      	uxtb	r1, r2
 80020b8:	2201      	movs	r2, #1
 80020ba:	4618      	mov	r0, r3
 80020bc:	f00b fd4e 	bl	800db5c <ssd1306_DrawPixel>
				for (int k = 0; k < nTail; k++)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	3301      	adds	r3, #1
 80020c4:	607b      	str	r3, [r7, #4]
 80020c6:	4b1f      	ldr	r3, [pc, #124]	; (8002144 <DrawOled+0x1d0>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	dbe1      	blt.n	8002094 <DrawOled+0x120>
		for (int j = 0; j < height; j++)
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	3301      	adds	r3, #1
 80020d4:	60bb      	str	r3, [r7, #8]
 80020d6:	2240      	movs	r2, #64	; 0x40
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	4293      	cmp	r3, r2
 80020dc:	db9d      	blt.n	800201a <DrawOled+0xa6>
	for (int i = 0; i < width; i++)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	3301      	adds	r3, #1
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	2280      	movs	r2, #128	; 0x80
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	4293      	cmp	r3, r2
 80020ea:	db93      	blt.n	8002014 <DrawOled+0xa0>
			}
		}
	}

	// Juego en pausa cuando se pulsa el botón central
	if (state == 5 && prev_state!=0 && gameover==false)
 80020ec:	4b16      	ldr	r3, [pc, #88]	; (8002148 <DrawOled+0x1d4>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2b05      	cmp	r3, #5
 80020f2:	d114      	bne.n	800211e <DrawOled+0x1aa>
 80020f4:	4b15      	ldr	r3, [pc, #84]	; (800214c <DrawOled+0x1d8>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d010      	beq.n	800211e <DrawOled+0x1aa>
 80020fc:	4b14      	ldr	r3, [pc, #80]	; (8002150 <DrawOled+0x1dc>)
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	f083 0301 	eor.w	r3, r3, #1
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2b00      	cmp	r3, #0
 8002108:	d009      	beq.n	800211e <DrawOled+0x1aa>
	{
		ssd1306_SetCursor(36, 22);
 800210a:	2116      	movs	r1, #22
 800210c:	2024      	movs	r0, #36	; 0x24
 800210e:	f00b fe33 	bl	800dd78 <ssd1306_SetCursor>
		ssd1306_WriteString("PAUSA", Font_11x18, White);
 8002112:	4a10      	ldr	r2, [pc, #64]	; (8002154 <DrawOled+0x1e0>)
 8002114:	2301      	movs	r3, #1
 8002116:	ca06      	ldmia	r2, {r1, r2}
 8002118:	480f      	ldr	r0, [pc, #60]	; (8002158 <DrawOled+0x1e4>)
 800211a:	f00b fe07 	bl	800dd2c <ssd1306_WriteString>
	}

	ssd1306_UpdateScreen();
 800211e:	f00b fcf7 	bl	800db10 <ssd1306_UpdateScreen>
}
 8002122:	bf00      	nop
 8002124:	3718      	adds	r7, #24
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	2000cf00 	.word	0x2000cf00
 8002130:	2000e784 	.word	0x2000e784
 8002134:	2000e78c 	.word	0x2000e78c
 8002138:	2000e33c 	.word	0x2000e33c
 800213c:	2000cf04 	.word	0x2000cf04
 8002140:	2000e380 	.word	0x2000e380
 8002144:	2000e788 	.word	0x2000e788
 8002148:	2000e378 	.word	0x2000e378
 800214c:	2000d304 	.word	0x2000d304
 8002150:	2000e780 	.word	0x2000e780
 8002154:	2000006c 	.word	0x2000006c
 8002158:	080195fc 	.word	0x080195fc

0800215c <Algoritmo>:

void Algoritmo(){	// Función principal que define el funcionamiento
 800215c:	b580      	push	{r7, lr}
 800215e:	b0a0      	sub	sp, #128	; 0x80
 8002160:	af00      	add	r7, sp, #0
	int prevX, prevY, prev2X, prev2Y;
	char string[100];

	// Actualizamos la cola
	if (state != 5)
 8002162:	4b70      	ldr	r3, [pc, #448]	; (8002324 <Algoritmo+0x1c8>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2b05      	cmp	r3, #5
 8002168:	d030      	beq.n	80021cc <Algoritmo+0x70>
	{
		prevX = snakeX[0];
 800216a:	4b6f      	ldr	r3, [pc, #444]	; (8002328 <Algoritmo+0x1cc>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	67fb      	str	r3, [r7, #124]	; 0x7c
		prevY = snakeY[0];
 8002170:	4b6e      	ldr	r3, [pc, #440]	; (800232c <Algoritmo+0x1d0>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	67bb      	str	r3, [r7, #120]	; 0x78
		snakeX[0] = x;
 8002176:	4b6e      	ldr	r3, [pc, #440]	; (8002330 <Algoritmo+0x1d4>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a6b      	ldr	r2, [pc, #428]	; (8002328 <Algoritmo+0x1cc>)
 800217c:	6013      	str	r3, [r2, #0]
		snakeY[0] = y;
 800217e:	4b6d      	ldr	r3, [pc, #436]	; (8002334 <Algoritmo+0x1d8>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a6a      	ldr	r2, [pc, #424]	; (800232c <Algoritmo+0x1d0>)
 8002184:	6013      	str	r3, [r2, #0]

		for (int i = 1; i < nTail; i++)
 8002186:	2301      	movs	r3, #1
 8002188:	677b      	str	r3, [r7, #116]	; 0x74
 800218a:	e01a      	b.n	80021c2 <Algoritmo+0x66>
		{
			prev2X = snakeX[i];
 800218c:	4a66      	ldr	r2, [pc, #408]	; (8002328 <Algoritmo+0x1cc>)
 800218e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002190:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002194:	66bb      	str	r3, [r7, #104]	; 0x68
			prev2Y = snakeY[i];
 8002196:	4a65      	ldr	r2, [pc, #404]	; (800232c <Algoritmo+0x1d0>)
 8002198:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800219a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800219e:	667b      	str	r3, [r7, #100]	; 0x64
			snakeX[i] = prevX;
 80021a0:	4961      	ldr	r1, [pc, #388]	; (8002328 <Algoritmo+0x1cc>)
 80021a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021a4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80021a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			snakeY[i] = prevY;
 80021aa:	4960      	ldr	r1, [pc, #384]	; (800232c <Algoritmo+0x1d0>)
 80021ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021ae:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80021b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			prevX = prev2X;
 80021b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80021b6:	67fb      	str	r3, [r7, #124]	; 0x7c
			prevY = prev2Y;
 80021b8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80021ba:	67bb      	str	r3, [r7, #120]	; 0x78
		for (int i = 1; i < nTail; i++)
 80021bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021be:	3301      	adds	r3, #1
 80021c0:	677b      	str	r3, [r7, #116]	; 0x74
 80021c2:	4b5d      	ldr	r3, [pc, #372]	; (8002338 <Algoritmo+0x1dc>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80021c8:	429a      	cmp	r2, r3
 80021ca:	dbdf      	blt.n	800218c <Algoritmo+0x30>
		}
	}

	// Izquierda - Variación en el eje X
	if(state == 1){
 80021cc:	4b55      	ldr	r3, [pc, #340]	; (8002324 <Algoritmo+0x1c8>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2b01      	cmp	r3, #1
 80021d2:	d108      	bne.n	80021e6 <Algoritmo+0x8a>
		x -= 1;
 80021d4:	4b56      	ldr	r3, [pc, #344]	; (8002330 <Algoritmo+0x1d4>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	3b01      	subs	r3, #1
 80021da:	4a55      	ldr	r2, [pc, #340]	; (8002330 <Algoritmo+0x1d4>)
 80021dc:	6013      	str	r3, [r2, #0]
		prev_state = 1;
 80021de:	4b57      	ldr	r3, [pc, #348]	; (800233c <Algoritmo+0x1e0>)
 80021e0:	2201      	movs	r2, #1
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	e025      	b.n	8002232 <Algoritmo+0xd6>
	}//Derecha
	else if(state == 2){
 80021e6:	4b4f      	ldr	r3, [pc, #316]	; (8002324 <Algoritmo+0x1c8>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d108      	bne.n	8002200 <Algoritmo+0xa4>
		x += 1;
 80021ee:	4b50      	ldr	r3, [pc, #320]	; (8002330 <Algoritmo+0x1d4>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	3301      	adds	r3, #1
 80021f4:	4a4e      	ldr	r2, [pc, #312]	; (8002330 <Algoritmo+0x1d4>)
 80021f6:	6013      	str	r3, [r2, #0]
		prev_state = 2;
 80021f8:	4b50      	ldr	r3, [pc, #320]	; (800233c <Algoritmo+0x1e0>)
 80021fa:	2202      	movs	r2, #2
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	e018      	b.n	8002232 <Algoritmo+0xd6>
	}// Arriba - Variación en el eje Y
	else if(state == 3){
 8002200:	4b48      	ldr	r3, [pc, #288]	; (8002324 <Algoritmo+0x1c8>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2b03      	cmp	r3, #3
 8002206:	d108      	bne.n	800221a <Algoritmo+0xbe>
		y -= 1;
 8002208:	4b4a      	ldr	r3, [pc, #296]	; (8002334 <Algoritmo+0x1d8>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	3b01      	subs	r3, #1
 800220e:	4a49      	ldr	r2, [pc, #292]	; (8002334 <Algoritmo+0x1d8>)
 8002210:	6013      	str	r3, [r2, #0]
		prev_state = 3;
 8002212:	4b4a      	ldr	r3, [pc, #296]	; (800233c <Algoritmo+0x1e0>)
 8002214:	2203      	movs	r2, #3
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	e00b      	b.n	8002232 <Algoritmo+0xd6>
	}// Abajo
	else if(state == 4){
 800221a:	4b42      	ldr	r3, [pc, #264]	; (8002324 <Algoritmo+0x1c8>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2b04      	cmp	r3, #4
 8002220:	d107      	bne.n	8002232 <Algoritmo+0xd6>
		y += 1;
 8002222:	4b44      	ldr	r3, [pc, #272]	; (8002334 <Algoritmo+0x1d8>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	3301      	adds	r3, #1
 8002228:	4a42      	ldr	r2, [pc, #264]	; (8002334 <Algoritmo+0x1d8>)
 800222a:	6013      	str	r3, [r2, #0]
		prev_state = 4;
 800222c:	4b43      	ldr	r3, [pc, #268]	; (800233c <Algoritmo+0x1e0>)
 800222e:	2204      	movs	r2, #4
 8002230:	601a      	str	r2, [r3, #0]
	}

	// Situaciones de Game Over
	if (x >= (width-1)) // Chocarse con las paredes laterales
 8002232:	2380      	movs	r3, #128	; 0x80
 8002234:	1e5a      	subs	r2, r3, #1
 8002236:	4b3e      	ldr	r3, [pc, #248]	; (8002330 <Algoritmo+0x1d4>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	429a      	cmp	r2, r3
 800223c:	dc03      	bgt.n	8002246 <Algoritmo+0xea>
		gameover = true;
 800223e:	4b40      	ldr	r3, [pc, #256]	; (8002340 <Algoritmo+0x1e4>)
 8002240:	2201      	movs	r2, #1
 8002242:	701a      	strb	r2, [r3, #0]
 8002244:	e006      	b.n	8002254 <Algoritmo+0xf8>
	else if (x <= 0)
 8002246:	4b3a      	ldr	r3, [pc, #232]	; (8002330 <Algoritmo+0x1d4>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2b00      	cmp	r3, #0
 800224c:	dc02      	bgt.n	8002254 <Algoritmo+0xf8>
		gameover = true;
 800224e:	4b3c      	ldr	r3, [pc, #240]	; (8002340 <Algoritmo+0x1e4>)
 8002250:	2201      	movs	r2, #1
 8002252:	701a      	strb	r2, [r3, #0]

	if (y >= (height-1)) // Chocarse con la pared superior o inferior
 8002254:	2340      	movs	r3, #64	; 0x40
 8002256:	1e5a      	subs	r2, r3, #1
 8002258:	4b36      	ldr	r3, [pc, #216]	; (8002334 <Algoritmo+0x1d8>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	429a      	cmp	r2, r3
 800225e:	dc03      	bgt.n	8002268 <Algoritmo+0x10c>
		gameover = true;
 8002260:	4b37      	ldr	r3, [pc, #220]	; (8002340 <Algoritmo+0x1e4>)
 8002262:	2201      	movs	r2, #1
 8002264:	701a      	strb	r2, [r3, #0]
 8002266:	e006      	b.n	8002276 <Algoritmo+0x11a>
	else if (y <= 0)
 8002268:	4b32      	ldr	r3, [pc, #200]	; (8002334 <Algoritmo+0x1d8>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2b00      	cmp	r3, #0
 800226e:	dc02      	bgt.n	8002276 <Algoritmo+0x11a>
		gameover = true;
 8002270:	4b33      	ldr	r3, [pc, #204]	; (8002340 <Algoritmo+0x1e4>)
 8002272:	2201      	movs	r2, #1
 8002274:	701a      	strb	r2, [r3, #0]

	for (int i = 0; i < nTail; i++) // Choca con su propia cola
 8002276:	2300      	movs	r3, #0
 8002278:	673b      	str	r3, [r7, #112]	; 0x70
 800227a:	e015      	b.n	80022a8 <Algoritmo+0x14c>
	{
		if (snakeX[i] == x && snakeY[i] == y)
 800227c:	4a2a      	ldr	r2, [pc, #168]	; (8002328 <Algoritmo+0x1cc>)
 800227e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002280:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002284:	4b2a      	ldr	r3, [pc, #168]	; (8002330 <Algoritmo+0x1d4>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	429a      	cmp	r2, r3
 800228a:	d10a      	bne.n	80022a2 <Algoritmo+0x146>
 800228c:	4a27      	ldr	r2, [pc, #156]	; (800232c <Algoritmo+0x1d0>)
 800228e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002290:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002294:	4b27      	ldr	r3, [pc, #156]	; (8002334 <Algoritmo+0x1d8>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	429a      	cmp	r2, r3
 800229a:	d102      	bne.n	80022a2 <Algoritmo+0x146>
			gameover = true;
 800229c:	4b28      	ldr	r3, [pc, #160]	; (8002340 <Algoritmo+0x1e4>)
 800229e:	2201      	movs	r2, #1
 80022a0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < nTail; i++) // Choca con su propia cola
 80022a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80022a4:	3301      	adds	r3, #1
 80022a6:	673b      	str	r3, [r7, #112]	; 0x70
 80022a8:	4b23      	ldr	r3, [pc, #140]	; (8002338 <Algoritmo+0x1dc>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80022ae:	429a      	cmp	r2, r3
 80022b0:	dbe4      	blt.n	800227c <Algoritmo+0x120>
	}

	// Comprobamos si se ha comido una fruta
	for (int i = 0; i < 3; i++)
 80022b2:	2300      	movs	r3, #0
 80022b4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80022b6:	e02e      	b.n	8002316 <Algoritmo+0x1ba>
	{
		if (x == fruitX[i] && y == fruitY[i])
 80022b8:	4a22      	ldr	r2, [pc, #136]	; (8002344 <Algoritmo+0x1e8>)
 80022ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80022c0:	4b1b      	ldr	r3, [pc, #108]	; (8002330 <Algoritmo+0x1d4>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d123      	bne.n	8002310 <Algoritmo+0x1b4>
 80022c8:	4a1f      	ldr	r2, [pc, #124]	; (8002348 <Algoritmo+0x1ec>)
 80022ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022cc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80022d0:	4b18      	ldr	r3, [pc, #96]	; (8002334 <Algoritmo+0x1d8>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d11b      	bne.n	8002310 <Algoritmo+0x1b4>
		{
			AudioPlayer_Start("fruit.wav", 0, 1);	// Reproducimos el audio asignada a las frutas
 80022d8:	2201      	movs	r2, #1
 80022da:	2100      	movs	r1, #0
 80022dc:	481b      	ldr	r0, [pc, #108]	; (800234c <Algoritmo+0x1f0>)
 80022de:	f7fe fd2b 	bl	8000d38 <AudioPlayer_Start>
			score += 10;	// Sumamos 10 puntos a la puntuación
 80022e2:	4b1b      	ldr	r3, [pc, #108]	; (8002350 <Algoritmo+0x1f4>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	330a      	adds	r3, #10
 80022e8:	4a19      	ldr	r2, [pc, #100]	; (8002350 <Algoritmo+0x1f4>)
 80022ea:	6013      	str	r3, [r2, #0]
			sprintf(string, "%d", score);
 80022ec:	4b18      	ldr	r3, [pc, #96]	; (8002350 <Algoritmo+0x1f4>)
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	463b      	mov	r3, r7
 80022f2:	4918      	ldr	r1, [pc, #96]	; (8002354 <Algoritmo+0x1f8>)
 80022f4:	4618      	mov	r0, r3
 80022f6:	f016 f9b5 	bl	8018664 <siprintf>
			BSP_LCD_GLASS_DisplayString((uint8_t *)string);	// Actualizamos la puntuación en el LCD
 80022fa:	463b      	mov	r3, r7
 80022fc:	4618      	mov	r0, r3
 80022fe:	f001 ff17 	bl	8004130 <BSP_LCD_GLASS_DisplayString>
			Fruta();	// Generamos una nueva fruta
 8002302:	f000 f829 	bl	8002358 <Fruta>
			nTail++;	// Aumentamos longitud de la cola
 8002306:	4b0c      	ldr	r3, [pc, #48]	; (8002338 <Algoritmo+0x1dc>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	3301      	adds	r3, #1
 800230c:	4a0a      	ldr	r2, [pc, #40]	; (8002338 <Algoritmo+0x1dc>)
 800230e:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < 3; i++)
 8002310:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002312:	3301      	adds	r3, #1
 8002314:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002316:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002318:	2b02      	cmp	r3, #2
 800231a:	ddcd      	ble.n	80022b8 <Algoritmo+0x15c>
		}
	}
}
 800231c:	bf00      	nop
 800231e:	3780      	adds	r7, #128	; 0x80
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	2000e378 	.word	0x2000e378
 8002328:	2000cf04 	.word	0x2000cf04
 800232c:	2000e380 	.word	0x2000e380
 8002330:	2000cf00 	.word	0x2000cf00
 8002334:	2000e784 	.word	0x2000e784
 8002338:	2000e788 	.word	0x2000e788
 800233c:	2000d304 	.word	0x2000d304
 8002340:	2000e780 	.word	0x2000e780
 8002344:	2000e78c 	.word	0x2000e78c
 8002348:	2000e33c 	.word	0x2000e33c
 800234c:	08019604 	.word	0x08019604
 8002350:	2000e37c 	.word	0x2000e37c
 8002354:	080195f8 	.word	0x080195f8

08002358 <Fruta>:

void Fruta(){	// Genera una fruta en una posición aleatoria
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0

	for( int i=0; i < 3; i++)	// Comprobamos cuantas frutas faltan y si se encuentran dentro de los límites
 800235e:	2300      	movs	r3, #0
 8002360:	607b      	str	r3, [r7, #4]
 8002362:	e049      	b.n	80023f8 <Fruta+0xa0>
	{
		if(fruitX[i] <= 0 || fruitY[i] <= 0 || fruitX[i] >= height || fruitX[i] >= width || (fruitX[i] == x && fruitY[i] == y)){
 8002364:	4a28      	ldr	r2, [pc, #160]	; (8002408 <Fruta+0xb0>)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800236c:	2b00      	cmp	r3, #0
 800236e:	dd23      	ble.n	80023b8 <Fruta+0x60>
 8002370:	4a26      	ldr	r2, [pc, #152]	; (800240c <Fruta+0xb4>)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002378:	2b00      	cmp	r3, #0
 800237a:	dd1d      	ble.n	80023b8 <Fruta+0x60>
 800237c:	4a22      	ldr	r2, [pc, #136]	; (8002408 <Fruta+0xb0>)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002384:	2240      	movs	r2, #64	; 0x40
 8002386:	4293      	cmp	r3, r2
 8002388:	da16      	bge.n	80023b8 <Fruta+0x60>
 800238a:	4a1f      	ldr	r2, [pc, #124]	; (8002408 <Fruta+0xb0>)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002392:	2280      	movs	r2, #128	; 0x80
 8002394:	4293      	cmp	r3, r2
 8002396:	da0f      	bge.n	80023b8 <Fruta+0x60>
 8002398:	4a1b      	ldr	r2, [pc, #108]	; (8002408 <Fruta+0xb0>)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80023a0:	4b1b      	ldr	r3, [pc, #108]	; (8002410 <Fruta+0xb8>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d124      	bne.n	80023f2 <Fruta+0x9a>
 80023a8:	4a18      	ldr	r2, [pc, #96]	; (800240c <Fruta+0xb4>)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80023b0:	4b18      	ldr	r3, [pc, #96]	; (8002414 <Fruta+0xbc>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d11c      	bne.n	80023f2 <Fruta+0x9a>
			fruitX[i] = (rand()%width);
 80023b8:	f016 f920 	bl	80185fc <rand>
 80023bc:	4602      	mov	r2, r0
 80023be:	2380      	movs	r3, #128	; 0x80
 80023c0:	fb92 f1f3 	sdiv	r1, r2, r3
 80023c4:	fb03 f301 	mul.w	r3, r3, r1
 80023c8:	1ad2      	subs	r2, r2, r3
 80023ca:	490f      	ldr	r1, [pc, #60]	; (8002408 <Fruta+0xb0>)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			fruitY[i] = (rand()%height);
 80023d2:	f016 f913 	bl	80185fc <rand>
 80023d6:	4602      	mov	r2, r0
 80023d8:	2340      	movs	r3, #64	; 0x40
 80023da:	fb92 f1f3 	sdiv	r1, r2, r3
 80023de:	fb03 f301 	mul.w	r3, r3, r1
 80023e2:	1ad2      	subs	r2, r2, r3
 80023e4:	4909      	ldr	r1, [pc, #36]	; (800240c <Fruta+0xb4>)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			i--;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3b01      	subs	r3, #1
 80023f0:	607b      	str	r3, [r7, #4]
	for( int i=0; i < 3; i++)	// Comprobamos cuantas frutas faltan y si se encuentran dentro de los límites
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	3301      	adds	r3, #1
 80023f6:	607b      	str	r3, [r7, #4]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	ddb2      	ble.n	8002364 <Fruta+0xc>
		}
	}
}
 80023fe:	bf00      	nop
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	2000e78c 	.word	0x2000e78c
 800240c:	2000e33c 	.word	0x2000e33c
 8002410:	2000cf00 	.word	0x2000cf00
 8002414:	2000e784 	.word	0x2000e784

08002418 <GameOver>:

void GameOver(){		// Pantalla de GameOver
 8002418:	b5b0      	push	{r4, r5, r7, lr}
 800241a:	b0d6      	sub	sp, #344	; 0x158
 800241c:	af02      	add	r7, sp, #8

	char string[100];
	char alphabet[] = "ABCDEFGHIJKLMNOPQRSTUVWXYZ";	// String para obtener las letras en función de su posición
 800241e:	4bd9      	ldr	r3, [pc, #868]	; (8002784 <GameOver+0x36c>)
 8002420:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 8002424:	461d      	mov	r5, r3
 8002426:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002428:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800242a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800242e:	c403      	stmia	r4!, {r0, r1}
 8002430:	8022      	strh	r2, [r4, #0]
 8002432:	3402      	adds	r4, #2
 8002434:	0c13      	lsrs	r3, r2, #16
 8002436:	7023      	strb	r3, [r4, #0]
	int char_sel[3] = { 0, 0, 0};	// Variable para guardar la selección de letras
 8002438:	2300      	movs	r3, #0
 800243a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800243e:	2300      	movs	r3, #0
 8002440:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002444:	2300      	movs	r3, #0
 8002446:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	int p = 0;
 800244a:	2300      	movs	r3, #0
 800244c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
	uint br;

	char players[80];	// String para cargar las puntuaciones guardadas
	char player[7];		// String del jugador actual
	char buffer[7];
	int ctrl = 0;
 8002450:	2300      	movs	r3, #0
 8002452:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148

	color = Black;		// Declaramos el color de la fuente de texto como negro
 8002456:	4bcc      	ldr	r3, [pc, #816]	; (8002788 <GameOver+0x370>)
 8002458:	2200      	movs	r2, #0
 800245a:	701a      	strb	r2, [r3, #0]

	// Dibujamos la pantalla principal de Game Over
	ssd1306_Fill(Black);
 800245c:	2000      	movs	r0, #0
 800245e:	f00b fb35 	bl	800dacc <ssd1306_Fill>
	ssd1306_SetCursor(14, 1);
 8002462:	2101      	movs	r1, #1
 8002464:	200e      	movs	r0, #14
 8002466:	f00b fc87 	bl	800dd78 <ssd1306_SetCursor>
	ssd1306_WriteString("GAME OVER", Font_11x18, White);
 800246a:	4ac8      	ldr	r2, [pc, #800]	; (800278c <GameOver+0x374>)
 800246c:	2301      	movs	r3, #1
 800246e:	ca06      	ldmia	r2, {r1, r2}
 8002470:	48c7      	ldr	r0, [pc, #796]	; (8002790 <GameOver+0x378>)
 8002472:	f00b fc5b 	bl	800dd2c <ssd1306_WriteString>
	ssd1306_SetCursor(2, 22);
 8002476:	2116      	movs	r1, #22
 8002478:	2002      	movs	r0, #2
 800247a:	f00b fc7d 	bl	800dd78 <ssd1306_SetCursor>
	ssd1306_WriteString("Name:", Font_11x18, White);
 800247e:	4ac3      	ldr	r2, [pc, #780]	; (800278c <GameOver+0x374>)
 8002480:	2301      	movs	r3, #1
 8002482:	ca06      	ldmia	r2, {r1, r2}
 8002484:	48c3      	ldr	r0, [pc, #780]	; (8002794 <GameOver+0x37c>)
 8002486:	f00b fc51 	bl	800dd2c <ssd1306_WriteString>
	ssd1306_SetCursor(74, 22);
 800248a:	2116      	movs	r1, #22
 800248c:	204a      	movs	r0, #74	; 0x4a
 800248e:	f00b fc73 	bl	800dd78 <ssd1306_SetCursor>
	ssd1306_WriteString("A", Font_11x18, White);
 8002492:	4abe      	ldr	r2, [pc, #760]	; (800278c <GameOver+0x374>)
 8002494:	2301      	movs	r3, #1
 8002496:	ca06      	ldmia	r2, {r1, r2}
 8002498:	48bf      	ldr	r0, [pc, #764]	; (8002798 <GameOver+0x380>)
 800249a:	f00b fc47 	bl	800dd2c <ssd1306_WriteString>
	ssd1306_SetCursor(87, 22);
 800249e:	2116      	movs	r1, #22
 80024a0:	2057      	movs	r0, #87	; 0x57
 80024a2:	f00b fc69 	bl	800dd78 <ssd1306_SetCursor>
	ssd1306_WriteString("A", Font_11x18, White);
 80024a6:	4ab9      	ldr	r2, [pc, #740]	; (800278c <GameOver+0x374>)
 80024a8:	2301      	movs	r3, #1
 80024aa:	ca06      	ldmia	r2, {r1, r2}
 80024ac:	48ba      	ldr	r0, [pc, #744]	; (8002798 <GameOver+0x380>)
 80024ae:	f00b fc3d 	bl	800dd2c <ssd1306_WriteString>
	ssd1306_SetCursor(100, 22);
 80024b2:	2116      	movs	r1, #22
 80024b4:	2064      	movs	r0, #100	; 0x64
 80024b6:	f00b fc5f 	bl	800dd78 <ssd1306_SetCursor>
	ssd1306_WriteString("A", Font_11x18, White);
 80024ba:	4ab4      	ldr	r2, [pc, #720]	; (800278c <GameOver+0x374>)
 80024bc:	2301      	movs	r3, #1
 80024be:	ca06      	ldmia	r2, {r1, r2}
 80024c0:	48b5      	ldr	r0, [pc, #724]	; (8002798 <GameOver+0x380>)
 80024c2:	f00b fc33 	bl	800dd2c <ssd1306_WriteString>
	ssd1306_SetCursor(2, 42);
 80024c6:	212a      	movs	r1, #42	; 0x2a
 80024c8:	2002      	movs	r0, #2
 80024ca:	f00b fc55 	bl	800dd78 <ssd1306_SetCursor>
	sprintf(string, "Score: %d", score);
 80024ce:	4bb3      	ldr	r3, [pc, #716]	; (800279c <GameOver+0x384>)
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80024d6:	49b2      	ldr	r1, [pc, #712]	; (80027a0 <GameOver+0x388>)
 80024d8:	4618      	mov	r0, r3
 80024da:	f016 f8c3 	bl	8018664 <siprintf>
	ssd1306_WriteString(string, Font_11x18, White);
 80024de:	4aab      	ldr	r2, [pc, #684]	; (800278c <GameOver+0x374>)
 80024e0:	f107 00c4 	add.w	r0, r7, #196	; 0xc4
 80024e4:	2301      	movs	r3, #1
 80024e6:	ca06      	ldmia	r2, {r1, r2}
 80024e8:	f00b fc20 	bl	800dd2c <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80024ec:	f00b fb10 	bl	800db10 <ssd1306_UpdateScreen>

	// Introducción de las iniciales del jugador
	while(1)
	{
		for (int t=0; t<5; t++)
 80024f0:	2300      	movs	r3, #0
 80024f2:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80024f6:	e23e      	b.n	8002976 <GameOver+0x55e>
		{
			JOYState_TypeDef JoyState = BSP_JOY_GetState();
 80024f8:	f001 fa6a 	bl	80039d0 <BSP_JOY_GetState>
 80024fc:	4603      	mov	r3, r0
 80024fe:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b

			switch(JoyState) {	// Leemos la entrada del DPAD y aumentamos o disminuimos
 8002502:	f897 312b 	ldrb.w	r3, [r7, #299]	; 0x12b
 8002506:	2b04      	cmp	r3, #4
 8002508:	f200 81d4 	bhi.w	80028b4 <GameOver+0x49c>
 800250c:	a201      	add	r2, pc, #4	; (adr r2, 8002514 <GameOver+0xfc>)
 800250e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002512:	bf00      	nop
 8002514:	080025c9 	.word	0x080025c9
 8002518:	08002529 	.word	0x08002529
 800251c:	0800253f 	.word	0x0800253f
 8002520:	0800258f 	.word	0x0800258f
 8002524:	08002555 	.word	0x08002555
				case JOY_LEFT:	// el índice de cada de las letras
					if(p > 0)
 8002528:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800252c:	2b00      	cmp	r3, #0
 800252e:	f340 81c3 	ble.w	80028b8 <GameOver+0x4a0>
						p--;
 8002532:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002536:	3b01      	subs	r3, #1
 8002538:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
					break;
 800253c:	e1bc      	b.n	80028b8 <GameOver+0x4a0>
				case JOY_RIGHT:
					if(p < 2)
 800253e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002542:	2b01      	cmp	r3, #1
 8002544:	f300 81ba 	bgt.w	80028bc <GameOver+0x4a4>
						p++;
 8002548:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800254c:	3301      	adds	r3, #1
 800254e:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
					break;
 8002552:	e1b3      	b.n	80028bc <GameOver+0x4a4>
				case JOY_UP:
					if(char_sel[p] < 25)
 8002554:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 800255e:	4413      	add	r3, r2
 8002560:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 8002564:	2b18      	cmp	r3, #24
 8002566:	f300 81ab 	bgt.w	80028c0 <GameOver+0x4a8>
						char_sel[p]++;
 800256a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8002574:	4413      	add	r3, r2
 8002576:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 800257a:	1c5a      	adds	r2, r3, #1
 800257c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 8002586:	440b      	add	r3, r1
 8002588:	f843 2cb4 	str.w	r2, [r3, #-180]
					break;
 800258c:	e198      	b.n	80028c0 <GameOver+0x4a8>
				case JOY_DOWN:
					if(char_sel[p] > 0)
 800258e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8002598:	4413      	add	r3, r2
 800259a:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	f340 8190 	ble.w	80028c4 <GameOver+0x4ac>
						char_sel[p]--;
 80025a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 80025ae:	4413      	add	r3, r2
 80025b0:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 80025b4:	1e5a      	subs	r2, r3, #1
 80025b6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 80025c0:	440b      	add	r3, r1
 80025c2:	f843 2cb4 	str.w	r2, [r3, #-180]
					break;
 80025c6:	e17d      	b.n	80028c4 <GameOver+0x4ac>
				case JOY_SEL:	// Si el usuario presiona el boton central, comprobamos la puntuación

					/* Montamos el sistema de archivos del módulo FatFs */
					if(f_mount(&FatFs, (TCHAR const*)USERPath, 1) != FR_OK)
 80025c8:	2201      	movs	r2, #1
 80025ca:	4976      	ldr	r1, [pc, #472]	; (80027a4 <GameOver+0x38c>)
 80025cc:	4876      	ldr	r0, [pc, #472]	; (80027a8 <GameOver+0x390>)
 80025ce:	f00f fe35 	bl	801223c <f_mount>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d017      	beq.n	8002608 <GameOver+0x1f0>
					{
						/* Error de inicialización de FatFs */
						if (f_mkfs((TCHAR const*)USERPath, 0, 128, NULL, 0) != FR_OK)
 80025d8:	2300      	movs	r3, #0
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	2300      	movs	r3, #0
 80025de:	2280      	movs	r2, #128	; 0x80
 80025e0:	2100      	movs	r1, #0
 80025e2:	4870      	ldr	r0, [pc, #448]	; (80027a4 <GameOver+0x38c>)
 80025e4:	f010 fd94 	bl	8013110 <f_mkfs>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d002      	beq.n	80025f4 <GameOver+0x1dc>
						{
							Error_Handler();
 80025ee:	f000 fb21 	bl	8002c34 <Error_Handler>
 80025f2:	e009      	b.n	8002608 <GameOver+0x1f0>
						}
						else {
							/* Segundo intento de montar el sistema de archivos */
							if(f_mount(&FatFs, (TCHAR const*)USERPath, 1) != FR_OK)
 80025f4:	2201      	movs	r2, #1
 80025f6:	496b      	ldr	r1, [pc, #428]	; (80027a4 <GameOver+0x38c>)
 80025f8:	486b      	ldr	r0, [pc, #428]	; (80027a8 <GameOver+0x390>)
 80025fa:	f00f fe1f 	bl	801223c <f_mount>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	d001      	beq.n	8002608 <GameOver+0x1f0>
							{
								Error_Handler();
 8002604:	f000 fb16 	bl	8002c34 <Error_Handler>
							}
						}
					}

					/* FatFS read */
					if (f_open(&File, "score.txt", FA_READ) == FR_OK) { // Abrimos el archivo de puntuaciones
 8002608:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800260c:	2201      	movs	r2, #1
 800260e:	4967      	ldr	r1, [pc, #412]	; (80027ac <GameOver+0x394>)
 8002610:	4618      	mov	r0, r3
 8002612:	f00f fe77 	bl	8012304 <f_open>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d10d      	bne.n	8002638 <GameOver+0x220>
					  f_read(&File, players, 72, &br);	// Leemos el contenido y lo guardamos en el buffer
 800261c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002620:	f107 0118 	add.w	r1, r7, #24
 8002624:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 8002628:	2248      	movs	r2, #72	; 0x48
 800262a:	f010 f817 	bl	801265c <f_read>
					  f_close(&File);
 800262e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002632:	4618      	mov	r0, r3
 8002634:	f010 fb5b 	bl	8012cee <f_close>
					}

					// Corregimos el string si es menor de 100, ya que tiene un dígito menos
					if (score >= 100)
 8002638:	4b58      	ldr	r3, [pc, #352]	; (800279c <GameOver+0x384>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	2b63      	cmp	r3, #99	; 0x63
 800263e:	dd23      	ble.n	8002688 <GameOver+0x270>
						sprintf(player, "%c%c%c %d", alphabet[char_sel[0]], alphabet[char_sel[1]], alphabet[char_sel[2]], score);
 8002640:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002644:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8002648:	4413      	add	r3, r2
 800264a:	f813 3ca8 	ldrb.w	r3, [r3, #-168]
 800264e:	4619      	mov	r1, r3
 8002650:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002654:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8002658:	4413      	add	r3, r2
 800265a:	f813 3ca8 	ldrb.w	r3, [r3, #-168]
 800265e:	461c      	mov	r4, r3
 8002660:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002664:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8002668:	4413      	add	r3, r2
 800266a:	f813 3ca8 	ldrb.w	r3, [r3, #-168]
 800266e:	461a      	mov	r2, r3
 8002670:	4b4a      	ldr	r3, [pc, #296]	; (800279c <GameOver+0x384>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f107 0010 	add.w	r0, r7, #16
 8002678:	9301      	str	r3, [sp, #4]
 800267a:	9200      	str	r2, [sp, #0]
 800267c:	4623      	mov	r3, r4
 800267e:	460a      	mov	r2, r1
 8002680:	494b      	ldr	r1, [pc, #300]	; (80027b0 <GameOver+0x398>)
 8002682:	f015 ffef 	bl	8018664 <siprintf>
 8002686:	e022      	b.n	80026ce <GameOver+0x2b6>
					else
						sprintf(player, "%c%c%c  %d", alphabet[char_sel[0]], alphabet[char_sel[1]], alphabet[char_sel[2]], score);
 8002688:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800268c:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8002690:	4413      	add	r3, r2
 8002692:	f813 3ca8 	ldrb.w	r3, [r3, #-168]
 8002696:	4619      	mov	r1, r3
 8002698:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800269c:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 80026a0:	4413      	add	r3, r2
 80026a2:	f813 3ca8 	ldrb.w	r3, [r3, #-168]
 80026a6:	461c      	mov	r4, r3
 80026a8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80026ac:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 80026b0:	4413      	add	r3, r2
 80026b2:	f813 3ca8 	ldrb.w	r3, [r3, #-168]
 80026b6:	461a      	mov	r2, r3
 80026b8:	4b38      	ldr	r3, [pc, #224]	; (800279c <GameOver+0x384>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f107 0010 	add.w	r0, r7, #16
 80026c0:	9301      	str	r3, [sp, #4]
 80026c2:	9200      	str	r2, [sp, #0]
 80026c4:	4623      	mov	r3, r4
 80026c6:	460a      	mov	r2, r1
 80026c8:	493a      	ldr	r1, [pc, #232]	; (80027b4 <GameOver+0x39c>)
 80026ca:	f015 ffcb 	bl	8018664 <siprintf>

					/* FatFS file write - Escribimos las puntuaciones en el archivo de nuevo */
					if (f_open(&File, "score.txt", FA_CREATE_ALWAYS | FA_WRITE) == FR_OK) {
 80026ce:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80026d2:	220a      	movs	r2, #10
 80026d4:	4935      	ldr	r1, [pc, #212]	; (80027ac <GameOver+0x394>)
 80026d6:	4618      	mov	r0, r3
 80026d8:	f00f fe14 	bl	8012304 <f_open>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f040 80e6 	bne.w	80028b0 <GameOver+0x498>

						// Este algoritmo comprobará la puntuación obtenida con las guardadas
						// y en el caso de que sea más alta la añadirá a la lista
						for(int i=0; i<8; i++){
 80026e4:	2300      	movs	r3, #0
 80026e6:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80026ea:	e0d7      	b.n	800289c <GameOver+0x484>
							for(int j=0; j<7; j++){
 80026ec:	2300      	movs	r3, #0
 80026ee:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 80026f2:	e019      	b.n	8002728 <GameOver+0x310>
								buffer[j] = players[j+(i-ctrl)*9];
 80026f4:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 80026f8:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80026fc:	1ad2      	subs	r2, r2, r3
 80026fe:	4613      	mov	r3, r2
 8002700:	00db      	lsls	r3, r3, #3
 8002702:	441a      	add	r2, r3
 8002704:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002708:	4413      	add	r3, r2
 800270a:	f107 0218 	add.w	r2, r7, #24
 800270e:	5cd1      	ldrb	r1, [r2, r3]
 8002710:	f107 0208 	add.w	r2, r7, #8
 8002714:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002718:	4413      	add	r3, r2
 800271a:	460a      	mov	r2, r1
 800271c:	701a      	strb	r2, [r3, #0]
							for(int j=0; j<7; j++){
 800271e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002722:	3301      	adds	r3, #1
 8002724:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8002728:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800272c:	2b06      	cmp	r3, #6
 800272e:	dde1      	ble.n	80026f4 <GameOver+0x2dc>
							}

							// Comprobamos si la puntuación es más alta
							if ((player[4] > buffer[4]) && ctrl==0)
 8002730:	f107 0310 	add.w	r3, r7, #16
 8002734:	791a      	ldrb	r2, [r3, #4]
 8002736:	f107 0308 	add.w	r3, r7, #8
 800273a:	791b      	ldrb	r3, [r3, #4]
 800273c:	429a      	cmp	r2, r3
 800273e:	d93b      	bls.n	80027b8 <GameOver+0x3a0>
 8002740:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002744:	2b00      	cmp	r3, #0
 8002746:	d137      	bne.n	80027b8 <GameOver+0x3a0>
							{
								for(int k=0; k<7; k++)
 8002748:	2300      	movs	r3, #0
 800274a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800274e:	e011      	b.n	8002774 <GameOver+0x35c>
									buffer[k] = player[k];
 8002750:	f107 0210 	add.w	r2, r7, #16
 8002754:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002758:	4413      	add	r3, r2
 800275a:	7819      	ldrb	r1, [r3, #0]
 800275c:	f107 0208 	add.w	r2, r7, #8
 8002760:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002764:	4413      	add	r3, r2
 8002766:	460a      	mov	r2, r1
 8002768:	701a      	strb	r2, [r3, #0]
								for(int k=0; k<7; k++)
 800276a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800276e:	3301      	adds	r3, #1
 8002770:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8002774:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8002778:	2b06      	cmp	r3, #6
 800277a:	dde9      	ble.n	8002750 <GameOver+0x338>
								ctrl = 1;
 800277c:	2301      	movs	r3, #1
 800277e:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8002782:	e078      	b.n	8002876 <GameOver+0x45e>
 8002784:	0801965c 	.word	0x0801965c
 8002788:	20000485 	.word	0x20000485
 800278c:	2000006c 	.word	0x2000006c
 8002790:	08019610 	.word	0x08019610
 8002794:	0801961c 	.word	0x0801961c
 8002798:	08019624 	.word	0x08019624
 800279c:	2000e37c 	.word	0x2000e37c
 80027a0:	08019628 	.word	0x08019628
 80027a4:	2000eae4 	.word	0x2000eae4
 80027a8:	2000d308 	.word	0x2000d308
 80027ac:	08019634 	.word	0x08019634
 80027b0:	08019640 	.word	0x08019640
 80027b4:	0801964c 	.word	0x0801964c
							}
							else if ((player[4] == buffer[4]) && ctrl==0)
 80027b8:	f107 0310 	add.w	r3, r7, #16
 80027bc:	791a      	ldrb	r2, [r3, #4]
 80027be:	f107 0308 	add.w	r3, r7, #8
 80027c2:	791b      	ldrb	r3, [r3, #4]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d156      	bne.n	8002876 <GameOver+0x45e>
 80027c8:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d152      	bne.n	8002876 <GameOver+0x45e>
							{
								if(player[5] > buffer[5])
 80027d0:	f107 0310 	add.w	r3, r7, #16
 80027d4:	795a      	ldrb	r2, [r3, #5]
 80027d6:	f107 0308 	add.w	r3, r7, #8
 80027da:	795b      	ldrb	r3, [r3, #5]
 80027dc:	429a      	cmp	r2, r3
 80027de:	d91d      	bls.n	800281c <GameOver+0x404>
								{
									for(int k=0; k<7; k++)
 80027e0:	2300      	movs	r3, #0
 80027e2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80027e6:	e011      	b.n	800280c <GameOver+0x3f4>
										buffer[k] = player[k];
 80027e8:	f107 0210 	add.w	r2, r7, #16
 80027ec:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80027f0:	4413      	add	r3, r2
 80027f2:	7819      	ldrb	r1, [r3, #0]
 80027f4:	f107 0208 	add.w	r2, r7, #8
 80027f8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80027fc:	4413      	add	r3, r2
 80027fe:	460a      	mov	r2, r1
 8002800:	701a      	strb	r2, [r3, #0]
									for(int k=0; k<7; k++)
 8002802:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002806:	3301      	adds	r3, #1
 8002808:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800280c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8002810:	2b06      	cmp	r3, #6
 8002812:	dde9      	ble.n	80027e8 <GameOver+0x3d0>
									ctrl = 1;
 8002814:	2301      	movs	r3, #1
 8002816:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800281a:	e02c      	b.n	8002876 <GameOver+0x45e>
								}
								else if (player[5] == buffer[5])
 800281c:	f107 0310 	add.w	r3, r7, #16
 8002820:	795a      	ldrb	r2, [r3, #5]
 8002822:	f107 0308 	add.w	r3, r7, #8
 8002826:	795b      	ldrb	r3, [r3, #5]
 8002828:	429a      	cmp	r2, r3
 800282a:	d124      	bne.n	8002876 <GameOver+0x45e>
								{
									if(player[6] >= buffer[6])
 800282c:	f107 0310 	add.w	r3, r7, #16
 8002830:	799a      	ldrb	r2, [r3, #6]
 8002832:	f107 0308 	add.w	r3, r7, #8
 8002836:	799b      	ldrb	r3, [r3, #6]
 8002838:	429a      	cmp	r2, r3
 800283a:	d31c      	bcc.n	8002876 <GameOver+0x45e>
									{
										for(int k=0; k<7; k++)
 800283c:	2300      	movs	r3, #0
 800283e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8002842:	e011      	b.n	8002868 <GameOver+0x450>
											buffer[k] = player[k];
 8002844:	f107 0210 	add.w	r2, r7, #16
 8002848:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800284c:	4413      	add	r3, r2
 800284e:	7819      	ldrb	r1, [r3, #0]
 8002850:	f107 0208 	add.w	r2, r7, #8
 8002854:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002858:	4413      	add	r3, r2
 800285a:	460a      	mov	r2, r1
 800285c:	701a      	strb	r2, [r3, #0]
										for(int k=0; k<7; k++)
 800285e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002862:	3301      	adds	r3, #1
 8002864:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8002868:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800286c:	2b06      	cmp	r3, #6
 800286e:	dde9      	ble.n	8002844 <GameOver+0x42c>
										ctrl = 1;
 8002870:	2301      	movs	r3, #1
 8002872:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
									}
								}
							}

							// Añadimos al jugador
							f_printf(&File, buffer);
 8002876:	f107 0208 	add.w	r2, r7, #8
 800287a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800287e:	4611      	mov	r1, r2
 8002880:	4618      	mov	r0, r3
 8002882:	f011 f8e9 	bl	8013a58 <f_printf>
							f_printf(&File, "\n");
 8002886:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800288a:	4943      	ldr	r1, [pc, #268]	; (8002998 <GameOver+0x580>)
 800288c:	4618      	mov	r0, r3
 800288e:	f011 f8e3 	bl	8013a58 <f_printf>
						for(int i=0; i<8; i++){
 8002892:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8002896:	3301      	adds	r3, #1
 8002898:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800289c:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80028a0:	2b07      	cmp	r3, #7
 80028a2:	f77f af23 	ble.w	80026ec <GameOver+0x2d4>
						}

						f_close(&File);
 80028a6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80028aa:	4618      	mov	r0, r3
 80028ac:	f010 fa1f 	bl	8012cee <f_close>
					}

					// Reiniciamos a la pantalla de inicio, como en las máquinas arcade antiguas
					NVIC_SystemReset();
 80028b0:	f7ff f878 	bl	80019a4 <__NVIC_SystemReset>
					break;
				default:
					break;
 80028b4:	bf00      	nop
 80028b6:	e006      	b.n	80028c6 <GameOver+0x4ae>
					break;
 80028b8:	bf00      	nop
 80028ba:	e004      	b.n	80028c6 <GameOver+0x4ae>
					break;
 80028bc:	bf00      	nop
 80028be:	e002      	b.n	80028c6 <GameOver+0x4ae>
					break;
 80028c0:	bf00      	nop
 80028c2:	e000      	b.n	80028c6 <GameOver+0x4ae>
					break;
 80028c4:	bf00      	nop
			}

			// Impresión en pantalla de las iniciales
			for (int i=0; i<3; i++)
 80028c6:	2300      	movs	r3, #0
 80028c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80028cc:	e045      	b.n	800295a <GameOver+0x542>
			{
				char letter = alphabet[char_sel[i]];
 80028ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 80028d8:	4413      	add	r3, r2
 80028da:	f853 3cb4 	ldr.w	r3, [r3, #-180]
 80028de:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 80028e2:	4413      	add	r3, r2
 80028e4:	f813 2ca8 	ldrb.w	r2, [r3, #-168]
 80028e8:	1dfb      	adds	r3, r7, #7
 80028ea:	701a      	strb	r2, [r3, #0]

				if (i == p)
 80028ec:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 80028f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d116      	bne.n	8002926 <GameOver+0x50e>
				{
					ssd1306_SetCursor(74+i*13, 22);
 80028f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	461a      	mov	r2, r3
 8002900:	0052      	lsls	r2, r2, #1
 8002902:	441a      	add	r2, r3
 8002904:	0092      	lsls	r2, r2, #2
 8002906:	4413      	add	r3, r2
 8002908:	b2db      	uxtb	r3, r3
 800290a:	334a      	adds	r3, #74	; 0x4a
 800290c:	b2db      	uxtb	r3, r3
 800290e:	2116      	movs	r1, #22
 8002910:	4618      	mov	r0, r3
 8002912:	f00b fa31 	bl	800dd78 <ssd1306_SetCursor>
					ssd1306_WriteString(&letter, Font_11x18, color);
 8002916:	4b21      	ldr	r3, [pc, #132]	; (800299c <GameOver+0x584>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	4a21      	ldr	r2, [pc, #132]	; (80029a0 <GameOver+0x588>)
 800291c:	1df8      	adds	r0, r7, #7
 800291e:	ca06      	ldmia	r2, {r1, r2}
 8002920:	f00b fa04 	bl	800dd2c <ssd1306_WriteString>
 8002924:	e014      	b.n	8002950 <GameOver+0x538>
				}
				else
				{
					ssd1306_SetCursor(74+i*13, 22);
 8002926:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800292a:	b2db      	uxtb	r3, r3
 800292c:	461a      	mov	r2, r3
 800292e:	0052      	lsls	r2, r2, #1
 8002930:	441a      	add	r2, r3
 8002932:	0092      	lsls	r2, r2, #2
 8002934:	4413      	add	r3, r2
 8002936:	b2db      	uxtb	r3, r3
 8002938:	334a      	adds	r3, #74	; 0x4a
 800293a:	b2db      	uxtb	r3, r3
 800293c:	2116      	movs	r1, #22
 800293e:	4618      	mov	r0, r3
 8002940:	f00b fa1a 	bl	800dd78 <ssd1306_SetCursor>
					ssd1306_WriteString(&letter, Font_11x18, White);
 8002944:	4a16      	ldr	r2, [pc, #88]	; (80029a0 <GameOver+0x588>)
 8002946:	1df8      	adds	r0, r7, #7
 8002948:	2301      	movs	r3, #1
 800294a:	ca06      	ldmia	r2, {r1, r2}
 800294c:	f00b f9ee 	bl	800dd2c <ssd1306_WriteString>
			for (int i=0; i<3; i++)
 8002950:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002954:	3301      	adds	r3, #1
 8002956:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800295a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800295e:	2b02      	cmp	r3, #2
 8002960:	ddb5      	ble.n	80028ce <GameOver+0x4b6>
				}
			}

			ssd1306_UpdateScreen();
 8002962:	f00b f8d5 	bl	800db10 <ssd1306_UpdateScreen>
			HAL_Delay(50);
 8002966:	2032      	movs	r0, #50	; 0x32
 8002968:	f002 fd32 	bl	80053d0 <HAL_Delay>
		for (int t=0; t<5; t++)
 800296c:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8002970:	3301      	adds	r3, #1
 8002972:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8002976:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800297a:	2b04      	cmp	r3, #4
 800297c:	f77f adbc 	ble.w	80024f8 <GameOver+0xe0>
		}

		// Rotación de color de las letras
		if (color == Black)
 8002980:	4b06      	ldr	r3, [pc, #24]	; (800299c <GameOver+0x584>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d103      	bne.n	8002990 <GameOver+0x578>
			color = White;
 8002988:	4b04      	ldr	r3, [pc, #16]	; (800299c <GameOver+0x584>)
 800298a:	2201      	movs	r2, #1
 800298c:	701a      	strb	r2, [r3, #0]
 800298e:	e5af      	b.n	80024f0 <GameOver+0xd8>
		else
			color = Black;
 8002990:	4b02      	ldr	r3, [pc, #8]	; (800299c <GameOver+0x584>)
 8002992:	2200      	movs	r2, #0
 8002994:	701a      	strb	r2, [r3, #0]
		for (int t=0; t<5; t++)
 8002996:	e5ab      	b.n	80024f0 <GameOver+0xd8>
 8002998:	08019658 	.word	0x08019658
 800299c:	20000485 	.word	0x20000485
 80029a0:	2000006c 	.word	0x2000006c

080029a4 <Leaderboard>:
	}
}

void Leaderboard(){	// Función para mostrar las puntuaciones guardadas
 80029a4:	b580      	push	{r7, lr}
 80029a6:	f5ad 5d87 	sub.w	sp, sp, #4320	; 0x10e0
 80029aa:	b082      	sub	sp, #8
 80029ac:	af02      	add	r7, sp, #8
	char players[80];
	char buffer[10];

	// Variables para el control del dibujado en la pantalla
	int uix = 7;
 80029ae:	2307      	movs	r3, #7
 80029b0:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 80029b4:	f102 021c 	add.w	r2, r2, #28
 80029b8:	6013      	str	r3, [r2, #0]
	int uiy = 21;
 80029ba:	2315      	movs	r3, #21
 80029bc:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 80029c0:	f102 0218 	add.w	r2, r2, #24
 80029c4:	6013      	str	r3, [r2, #0]
	int ctrl = 0;
 80029c6:	2300      	movs	r3, #0
 80029c8:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 80029cc:	f102 020c 	add.w	r2, r2, #12
 80029d0:	6013      	str	r3, [r2, #0]
	FIL File;
	FATFS FatFs;
	uint br;

	/* init code for USB_DEVICE - Iniciamos el periférico USB */
	MX_USB_DEVICE_Init();
 80029d2:	f014 fe33 	bl	801763c <MX_USB_DEVICE_Init>

	/* Register the file system object to the FatFs module */
	if (f_mount(&FatFs, (TCHAR const*) USERPath, 1) != FR_OK) {
 80029d6:	f107 0320 	add.w	r3, r7, #32
 80029da:	3b18      	subs	r3, #24
 80029dc:	2201      	movs	r2, #1
 80029de:	4987      	ldr	r1, [pc, #540]	; (8002bfc <Leaderboard+0x258>)
 80029e0:	4618      	mov	r0, r3
 80029e2:	f00f fc2b 	bl	801223c <f_mount>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d01a      	beq.n	8002a22 <Leaderboard+0x7e>
	  /* FatFs Initialization Error */
	  if (f_mkfs((TCHAR const*)USERPath, 0, 128, NULL, 0) != FR_OK) {
 80029ec:	2300      	movs	r3, #0
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	2300      	movs	r3, #0
 80029f2:	2280      	movs	r2, #128	; 0x80
 80029f4:	2100      	movs	r1, #0
 80029f6:	4881      	ldr	r0, [pc, #516]	; (8002bfc <Leaderboard+0x258>)
 80029f8:	f010 fb8a 	bl	8013110 <f_mkfs>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d002      	beq.n	8002a08 <Leaderboard+0x64>
		  Error_Handler();
 8002a02:	f000 f917 	bl	8002c34 <Error_Handler>
 8002a06:	e00c      	b.n	8002a22 <Leaderboard+0x7e>
	  } else {
		  /* Second trial to register the file system object */
		  if (f_mount(&FatFs, (TCHAR const*) USERPath, 1) != FR_OK) {
 8002a08:	f107 0320 	add.w	r3, r7, #32
 8002a0c:	3b18      	subs	r3, #24
 8002a0e:	2201      	movs	r2, #1
 8002a10:	497a      	ldr	r1, [pc, #488]	; (8002bfc <Leaderboard+0x258>)
 8002a12:	4618      	mov	r0, r3
 8002a14:	f00f fc12 	bl	801223c <f_mount>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <Leaderboard+0x7e>
			  Error_Handler();
 8002a1e:	f000 f909 	bl	8002c34 <Error_Handler>
		  }
	  }
	}

	/* FatFS read - Leemos el archivo de puntuaciones*/
	if (f_open(&File, "score.txt", FA_READ) == FR_OK) {
 8002a22:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002a26:	f103 031c 	add.w	r3, r3, #28
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	4974      	ldr	r1, [pc, #464]	; (8002c00 <Leaderboard+0x25c>)
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f00f fc68 	bl	8012304 <f_open>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d11b      	bne.n	8002a72 <Leaderboard+0xce>
	  f_read(&File, players, 72, &br);
 8002a3a:	f107 0320 	add.w	r3, r7, #32
 8002a3e:	3b1c      	subs	r3, #28
 8002a40:	f507 5183 	add.w	r1, r7, #4192	; 0x1060
 8002a44:	f101 0118 	add.w	r1, r1, #24
 8002a48:	f507 5081 	add.w	r0, r7, #4128	; 0x1020
 8002a4c:	f100 001c 	add.w	r0, r0, #28
 8002a50:	2248      	movs	r2, #72	; 0x48
 8002a52:	f00f fe03 	bl	801265c <f_read>
	  puts(players);
 8002a56:	f507 5383 	add.w	r3, r7, #4192	; 0x1060
 8002a5a:	f103 0318 	add.w	r3, r3, #24
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f015 fdc4 	bl	80185ec <puts>
	  f_close(&File);
 8002a64:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8002a68:	f103 031c 	add.w	r3, r3, #28
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f010 f93e 	bl	8012cee <f_close>
	}

	// Mostramos las puntuaciones guardadas
	ssd1306_Fill(Black);
 8002a72:	2000      	movs	r0, #0
 8002a74:	f00b f82a 	bl	800dacc <ssd1306_Fill>
	ssd1306_SetCursor(3, 1);
 8002a78:	2101      	movs	r1, #1
 8002a7a:	2003      	movs	r0, #3
 8002a7c:	f00b f97c 	bl	800dd78 <ssd1306_SetCursor>
	ssd1306_WriteString("BEST SCORES", Font_11x18, White);
 8002a80:	4a60      	ldr	r2, [pc, #384]	; (8002c04 <Leaderboard+0x260>)
 8002a82:	2301      	movs	r3, #1
 8002a84:	ca06      	ldmia	r2, {r1, r2}
 8002a86:	4860      	ldr	r0, [pc, #384]	; (8002c08 <Leaderboard+0x264>)
 8002a88:	f00b f950 	bl	800dd2c <ssd1306_WriteString>

	for(int i=0; i<8; i++){
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8002a92:	f102 0214 	add.w	r2, r2, #20
 8002a96:	6013      	str	r3, [r2, #0]
 8002a98:	e08e      	b.n	8002bb8 <Leaderboard+0x214>
		for(int j=0; j<7; j++){
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8002aa0:	f102 0210 	add.w	r2, r2, #16
 8002aa4:	6013      	str	r3, [r2, #0]
 8002aa6:	e02f      	b.n	8002b08 <Leaderboard+0x164>
			buffer[j] = players[j+(i-ctrl)*9];
 8002aa8:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002aac:	f103 0314 	add.w	r3, r3, #20
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002ab6:	f103 030c 	add.w	r3, r3, #12
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	1ad2      	subs	r2, r2, r3
 8002abe:	4613      	mov	r3, r2
 8002ac0:	00db      	lsls	r3, r3, #3
 8002ac2:	441a      	add	r2, r3
 8002ac4:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002ac8:	f103 0310 	add.w	r3, r3, #16
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4413      	add	r3, r2
 8002ad0:	f507 5287 	add.w	r2, r7, #4320	; 0x10e0
 8002ad4:	4413      	add	r3, r2
 8002ad6:	f813 1c68 	ldrb.w	r1, [r3, #-104]
 8002ada:	f507 5283 	add.w	r2, r7, #4192	; 0x1060
 8002ade:	f102 020c 	add.w	r2, r2, #12
 8002ae2:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002ae6:	f103 0310 	add.w	r3, r3, #16
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4413      	add	r3, r2
 8002aee:	460a      	mov	r2, r1
 8002af0:	701a      	strb	r2, [r3, #0]
		for(int j=0; j<7; j++){
 8002af2:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002af6:	f103 0310 	add.w	r3, r3, #16
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	3301      	adds	r3, #1
 8002afe:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8002b02:	f102 0210 	add.w	r2, r2, #16
 8002b06:	6013      	str	r3, [r2, #0]
 8002b08:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002b0c:	f103 0310 	add.w	r3, r3, #16
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2b06      	cmp	r3, #6
 8002b14:	ddc8      	ble.n	8002aa8 <Leaderboard+0x104>
		}

		// Imprimimos la puntuación
		ssd1306_SetCursor(uix, uiy);
 8002b16:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002b1a:	f103 031c 	add.w	r3, r3, #28
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8002b26:	f102 0218 	add.w	r2, r2, #24
 8002b2a:	6812      	ldr	r2, [r2, #0]
 8002b2c:	b2d2      	uxtb	r2, r2
 8002b2e:	4611      	mov	r1, r2
 8002b30:	4618      	mov	r0, r3
 8002b32:	f00b f921 	bl	800dd78 <ssd1306_SetCursor>
		ssd1306_WriteString(buffer, Font_7x10, White);
 8002b36:	4a35      	ldr	r2, [pc, #212]	; (8002c0c <Leaderboard+0x268>)
 8002b38:	f507 5083 	add.w	r0, r7, #4192	; 0x1060
 8002b3c:	f100 000c 	add.w	r0, r0, #12
 8002b40:	2301      	movs	r3, #1
 8002b42:	ca06      	ldmia	r2, {r1, r2}
 8002b44:	f00b f8f2 	bl	800dd2c <ssd1306_WriteString>

		// Variamos la posición del cursor
		if (i<3)
 8002b48:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002b4c:	f103 0314 	add.w	r3, r3, #20
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	dc06      	bgt.n	8002b64 <Leaderboard+0x1c0>
			uix = 7;
 8002b56:	2307      	movs	r3, #7
 8002b58:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8002b5c:	f102 021c 	add.w	r2, r2, #28
 8002b60:	6013      	str	r3, [r2, #0]
 8002b62:	e005      	b.n	8002b70 <Leaderboard+0x1cc>
		else
			uix = 63;
 8002b64:	233f      	movs	r3, #63	; 0x3f
 8002b66:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8002b6a:	f102 021c 	add.w	r2, r2, #28
 8002b6e:	6013      	str	r3, [r2, #0]

		if (uiy <51)
 8002b70:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002b74:	f103 0318 	add.w	r3, r3, #24
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	2b32      	cmp	r3, #50	; 0x32
 8002b7c:	dc0b      	bgt.n	8002b96 <Leaderboard+0x1f2>
			uiy = uiy+10;
 8002b7e:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002b82:	f103 0318 	add.w	r3, r3, #24
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	330a      	adds	r3, #10
 8002b8a:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8002b8e:	f102 0218 	add.w	r2, r2, #24
 8002b92:	6013      	str	r3, [r2, #0]
 8002b94:	e005      	b.n	8002ba2 <Leaderboard+0x1fe>
		else
			uiy = 21;
 8002b96:	2315      	movs	r3, #21
 8002b98:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8002b9c:	f102 0218 	add.w	r2, r2, #24
 8002ba0:	6013      	str	r3, [r2, #0]
	for(int i=0; i<8; i++){
 8002ba2:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002ba6:	f103 0314 	add.w	r3, r3, #20
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	3301      	adds	r3, #1
 8002bae:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8002bb2:	f102 0214 	add.w	r2, r2, #20
 8002bb6:	6013      	str	r3, [r2, #0]
 8002bb8:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002bbc:	f103 0314 	add.w	r3, r3, #20
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2b07      	cmp	r3, #7
 8002bc4:	f77f af69 	ble.w	8002a9a <Leaderboard+0xf6>
	}

	ssd1306_UpdateScreen();
 8002bc8:	f00a ffa2 	bl	800db10 <ssd1306_UpdateScreen>

	// Si presionamos el botón central volvemos al menu
	while(1)
	{
		JOYState_TypeDef JoyState = BSP_JOY_GetState();
 8002bcc:	f000 ff00 	bl	80039d0 <BSP_JOY_GetState>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	f507 5286 	add.w	r2, r7, #4288	; 0x10c0
 8002bd6:	f102 020b 	add.w	r2, r2, #11
 8002bda:	7013      	strb	r3, [r2, #0]
		if(JoyState == JOY_SEL){
 8002bdc:	f507 5386 	add.w	r3, r7, #4288	; 0x10c0
 8002be0:	f103 030b 	add.w	r3, r3, #11
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1f0      	bne.n	8002bcc <Leaderboard+0x228>
			HAL_Delay(100);
 8002bea:	2064      	movs	r0, #100	; 0x64
 8002bec:	f002 fbf0 	bl	80053d0 <HAL_Delay>
			return;
 8002bf0:	bf00      	nop
		}
	}
}
 8002bf2:	f507 5787 	add.w	r7, r7, #4320	; 0x10e0
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	2000eae4 	.word	0x2000eae4
 8002c00:	08019634 	.word	0x08019634
 8002c04:	2000006c 	.word	0x2000006c
 8002c08:	08019678 	.word	0x08019678
 8002c0c:	20000064 	.word	0x20000064

08002c10 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a04      	ldr	r2, [pc, #16]	; (8002c30 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d101      	bne.n	8002c26 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002c22:	f002 fbb7 	bl	8005394 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002c26:	bf00      	nop
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	40012c00 	.word	0x40012c00

08002c34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002c38:	bf00      	nop
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
	...

08002c44 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 8002c48:	4b0f      	ldr	r3, [pc, #60]	; (8002c88 <MX_QUADSPI_Init+0x44>)
 8002c4a:	4a10      	ldr	r2, [pc, #64]	; (8002c8c <MX_QUADSPI_Init+0x48>)
 8002c4c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8002c4e:	4b0e      	ldr	r3, [pc, #56]	; (8002c88 <MX_QUADSPI_Init+0x44>)
 8002c50:	22ff      	movs	r2, #255	; 0xff
 8002c52:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8002c54:	4b0c      	ldr	r3, [pc, #48]	; (8002c88 <MX_QUADSPI_Init+0x44>)
 8002c56:	2201      	movs	r2, #1
 8002c58:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8002c5a:	4b0b      	ldr	r3, [pc, #44]	; (8002c88 <MX_QUADSPI_Init+0x44>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 0x17;
 8002c60:	4b09      	ldr	r3, [pc, #36]	; (8002c88 <MX_QUADSPI_Init+0x44>)
 8002c62:	2217      	movs	r2, #23
 8002c64:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002c66:	4b08      	ldr	r3, [pc, #32]	; (8002c88 <MX_QUADSPI_Init+0x44>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002c6c:	4b06      	ldr	r3, [pc, #24]	; (8002c88 <MX_QUADSPI_Init+0x44>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002c72:	4805      	ldr	r0, [pc, #20]	; (8002c88 <MX_QUADSPI_Init+0x44>)
 8002c74:	f005 fb56 	bl	8008324 <HAL_QSPI_Init>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8002c7e:	f7ff ffd9 	bl	8002c34 <Error_Handler>
  }

}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	2000e798 	.word	0x2000e798
 8002c8c:	a0001000 	.word	0xa0001000

08002c90 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08a      	sub	sp, #40	; 0x28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c98:	f107 0314 	add.w	r3, r7, #20
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a17      	ldr	r2, [pc, #92]	; (8002d0c <HAL_QSPI_MspInit+0x7c>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d128      	bne.n	8002d04 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002cb2:	4b17      	ldr	r3, [pc, #92]	; (8002d10 <HAL_QSPI_MspInit+0x80>)
 8002cb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cb6:	4a16      	ldr	r2, [pc, #88]	; (8002d10 <HAL_QSPI_MspInit+0x80>)
 8002cb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cbc:	6513      	str	r3, [r2, #80]	; 0x50
 8002cbe:	4b14      	ldr	r3, [pc, #80]	; (8002d10 <HAL_QSPI_MspInit+0x80>)
 8002cc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc6:	613b      	str	r3, [r7, #16]
 8002cc8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cca:	4b11      	ldr	r3, [pc, #68]	; (8002d10 <HAL_QSPI_MspInit+0x80>)
 8002ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cce:	4a10      	ldr	r2, [pc, #64]	; (8002d10 <HAL_QSPI_MspInit+0x80>)
 8002cd0:	f043 0310 	orr.w	r3, r3, #16
 8002cd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cd6:	4b0e      	ldr	r3, [pc, #56]	; (8002d10 <HAL_QSPI_MspInit+0x80>)
 8002cd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cda:	f003 0310 	and.w	r3, r3, #16
 8002cde:	60fb      	str	r3, [r7, #12]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 8002ce2:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8002ce6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce8:	2302      	movs	r3, #2
 8002cea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cec:	2300      	movs	r3, #0
 8002cee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002cf4:	230a      	movs	r3, #10
 8002cf6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cf8:	f107 0314 	add.w	r3, r7, #20
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	4805      	ldr	r0, [pc, #20]	; (8002d14 <HAL_QSPI_MspInit+0x84>)
 8002d00:	f002 fed0 	bl	8005aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8002d04:	bf00      	nop
 8002d06:	3728      	adds	r7, #40	; 0x28
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	a0001000 	.word	0xa0001000
 8002d10:	40021000 	.word	0x40021000
 8002d14:	48001000 	.word	0x48001000

08002d18 <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a08      	ldr	r2, [pc, #32]	; (8002d48 <HAL_QSPI_MspDeInit+0x30>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d10a      	bne.n	8002d40 <HAL_QSPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <HAL_QSPI_MspDeInit+0x34>)
 8002d2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d2e:	4a07      	ldr	r2, [pc, #28]	; (8002d4c <HAL_QSPI_MspDeInit+0x34>)
 8002d30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d34:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13 
 8002d36:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8002d3a:	4805      	ldr	r0, [pc, #20]	; (8002d50 <HAL_QSPI_MspDeInit+0x38>)
 8002d3c:	f003 f85a 	bl	8005df4 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
} 
 8002d40:	bf00      	nop
 8002d42:	3708      	adds	r7, #8
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	a0001000 	.word	0xa0001000
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	48001000 	.word	0x48001000

08002d54 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockB1;
DMA_HandleTypeDef hdma_sai1_a;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 8002d58:	4b4f      	ldr	r3, [pc, #316]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002d5a:	4a50      	ldr	r2, [pc, #320]	; (8002e9c <MX_SAI1_Init+0x148>)
 8002d5c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8002d5e:	4b4e      	ldr	r3, [pc, #312]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8002d64:	4b4c      	ldr	r3, [pc, #304]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_16;
 8002d6a:	4b4b      	ldr	r3, [pc, #300]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002d6c:	2280      	movs	r2, #128	; 0x80
 8002d6e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002d70:	4b49      	ldr	r3, [pc, #292]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8002d76:	4b48      	ldr	r3, [pc, #288]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002d78:	2201      	movs	r2, #1
 8002d7a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8002d7c:	4b46      	ldr	r3, [pc, #280]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 8002d82:	4b45      	ldr	r3, [pc, #276]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002d84:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d88:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8002d8a:	4b43      	ldr	r3, [pc, #268]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8002d90:	4b41      	ldr	r3, [pc, #260]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002d92:	2201      	movs	r2, #1
 8002d94:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_44K;
 8002d96:	4b40      	ldr	r3, [pc, #256]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002d98:	f64a 4244 	movw	r2, #44100	; 0xac44
 8002d9c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002d9e:	4b3e      	ldr	r3, [pc, #248]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8002da4:	4b3c      	ldr	r3, [pc, #240]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8002daa:	4b3b      	ldr	r3, [pc, #236]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002db0:	4b39      	ldr	r3, [pc, #228]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 32;
 8002db6:	4b38      	ldr	r3, [pc, #224]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002db8:	2220      	movs	r2, #32
 8002dba:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 16;
 8002dbc:	4b36      	ldr	r3, [pc, #216]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002dbe:	2210      	movs	r2, #16
 8002dc0:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8002dc2:	4b35      	ldr	r3, [pc, #212]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002dc4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002dc8:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002dca:	4b33      	ldr	r3, [pc, #204]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8002dd0:	4b31      	ldr	r3, [pc, #196]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002dd2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002dd6:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8002dd8:	4b2f      	ldr	r3, [pc, #188]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002dde:	4b2e      	ldr	r3, [pc, #184]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 2;
 8002de4:	4b2c      	ldr	r3, [pc, #176]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002de6:	2202      	movs	r2, #2
 8002de8:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000003;
 8002dea:	4b2b      	ldr	r3, [pc, #172]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002dec:	2203      	movs	r2, #3
 8002dee:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8002df0:	4829      	ldr	r0, [pc, #164]	; (8002e98 <MX_SAI1_Init+0x144>)
 8002df2:	f007 ffe1 	bl	800adb8 <HAL_SAI_Init>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d001      	beq.n	8002e00 <MX_SAI1_Init+0xac>
  {
    Error_Handler();
 8002dfc:	f7ff ff1a 	bl	8002c34 <Error_Handler>
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 8002e00:	4b27      	ldr	r3, [pc, #156]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e02:	4a28      	ldr	r2, [pc, #160]	; (8002ea4 <MX_SAI1_Init+0x150>)
 8002e04:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 8002e06:	4b26      	ldr	r3, [pc, #152]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8002e0c:	4b24      	ldr	r3, [pc, #144]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e0e:	2203      	movs	r2, #3
 8002e10:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 8002e12:	4b23      	ldr	r3, [pc, #140]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e14:	2240      	movs	r2, #64	; 0x40
 8002e16:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8002e18:	4b21      	ldr	r3, [pc, #132]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8002e1e:	4b20      	ldr	r3, [pc, #128]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 8002e24:	4b1e      	ldr	r3, [pc, #120]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e26:	2201      	movs	r2, #1
 8002e28:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8002e2a:	4b1d      	ldr	r3, [pc, #116]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8002e30:	4b1b      	ldr	r3, [pc, #108]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8002e36:	4b1a      	ldr	r3, [pc, #104]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8002e3c:	4b18      	ldr	r3, [pc, #96]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8002e42:	4b17      	ldr	r3, [pc, #92]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8002e48:	4b15      	ldr	r3, [pc, #84]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 32;
 8002e4e:	4b14      	ldr	r3, [pc, #80]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e50:	2220      	movs	r2, #32
 8002e52:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 8002e54:	4b12      	ldr	r3, [pc, #72]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e56:	2201      	movs	r2, #1
 8002e58:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8002e5a:	4b11      	ldr	r3, [pc, #68]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8002e60:	4b0f      	ldr	r3, [pc, #60]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8002e66:	4b0e      	ldr	r3, [pc, #56]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8002e6c:	4b0c      	ldr	r3, [pc, #48]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8002e72:	4b0b      	ldr	r3, [pc, #44]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8002e78:	4b09      	ldr	r3, [pc, #36]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8002e7e:	4b08      	ldr	r3, [pc, #32]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8002e84:	4806      	ldr	r0, [pc, #24]	; (8002ea0 <MX_SAI1_Init+0x14c>)
 8002e86:	f007 ff97 	bl	800adb8 <HAL_SAI_Init>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d001      	beq.n	8002e94 <MX_SAI1_Init+0x140>
  {
    Error_Handler();
 8002e90:	f7ff fed0 	bl	8002c34 <Error_Handler>
  }

}
 8002e94:	bf00      	nop
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	2000e8a8 	.word	0x2000e8a8
 8002e9c:	40015404 	.word	0x40015404
 8002ea0:	2000e7dc 	.word	0x2000e7dc
 8002ea4:	40015424 	.word	0x40015424

08002ea8 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b08a      	sub	sp, #40	; 0x28
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a43      	ldr	r2, [pc, #268]	; (8002fc4 <HAL_SAI_MspInit+0x11c>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d156      	bne.n	8002f68 <HAL_SAI_MspInit+0xc0>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8002eba:	4b43      	ldr	r3, [pc, #268]	; (8002fc8 <HAL_SAI_MspInit+0x120>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10b      	bne.n	8002eda <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002ec2:	4b42      	ldr	r3, [pc, #264]	; (8002fcc <HAL_SAI_MspInit+0x124>)
 8002ec4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ec6:	4a41      	ldr	r2, [pc, #260]	; (8002fcc <HAL_SAI_MspInit+0x124>)
 8002ec8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ecc:	6613      	str	r3, [r2, #96]	; 0x60
 8002ece:	4b3f      	ldr	r3, [pc, #252]	; (8002fcc <HAL_SAI_MspInit+0x124>)
 8002ed0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ed2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ed6:	613b      	str	r3, [r7, #16]
 8002ed8:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8002eda:	4b3b      	ldr	r3, [pc, #236]	; (8002fc8 <HAL_SAI_MspInit+0x120>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	3301      	adds	r3, #1
 8002ee0:	4a39      	ldr	r2, [pc, #228]	; (8002fc8 <HAL_SAI_MspInit+0x120>)
 8002ee2:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002ee4:	2374      	movs	r3, #116	; 0x74
 8002ee6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee8:	2302      	movs	r3, #2
 8002eea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eec:	2300      	movs	r3, #0
 8002eee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002ef4:	230d      	movs	r3, #13
 8002ef6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ef8:	f107 0314 	add.w	r3, r7, #20
 8002efc:	4619      	mov	r1, r3
 8002efe:	4834      	ldr	r0, [pc, #208]	; (8002fd0 <HAL_SAI_MspInit+0x128>)
 8002f00:	f002 fdd0 	bl	8005aa4 <HAL_GPIO_Init>

    /* Peripheral DMA init*/
    
    hdma_sai1_a.Instance = DMA2_Channel1;
 8002f04:	4b33      	ldr	r3, [pc, #204]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f06:	4a34      	ldr	r2, [pc, #208]	; (8002fd8 <HAL_SAI_MspInit+0x130>)
 8002f08:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_1;
 8002f0a:	4b32      	ldr	r3, [pc, #200]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f10:	4b30      	ldr	r3, [pc, #192]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f12:	2210      	movs	r2, #16
 8002f14:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f16:	4b2f      	ldr	r3, [pc, #188]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 8002f1c:	4b2d      	ldr	r3, [pc, #180]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f1e:	2280      	movs	r2, #128	; 0x80
 8002f20:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f22:	4b2c      	ldr	r3, [pc, #176]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f28:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f2a:	4b2a      	ldr	r3, [pc, #168]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f30:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8002f32:	4b28      	ldr	r3, [pc, #160]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f34:	2220      	movs	r2, #32
 8002f36:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 8002f38:	4b26      	ldr	r3, [pc, #152]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f3e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 8002f40:	4824      	ldr	r0, [pc, #144]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f42:	f002 fb79 	bl	8005638 <HAL_DMA_Init>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <HAL_SAI_MspInit+0xa8>
    {
      Error_Handler();
 8002f4c:	f7ff fe72 	bl	8002c34 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai1_a);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	4a20      	ldr	r2, [pc, #128]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f54:	671a      	str	r2, [r3, #112]	; 0x70
 8002f56:	4a1f      	ldr	r2, [pc, #124]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai1_a);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a1d      	ldr	r2, [pc, #116]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f60:	66da      	str	r2, [r3, #108]	; 0x6c
 8002f62:	4a1c      	ldr	r2, [pc, #112]	; (8002fd4 <HAL_SAI_MspInit+0x12c>)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6293      	str	r3, [r2, #40]	; 0x28
    }
    if(hsai->Instance==SAI1_Block_B)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a1b      	ldr	r2, [pc, #108]	; (8002fdc <HAL_SAI_MspInit+0x134>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d124      	bne.n	8002fbc <HAL_SAI_MspInit+0x114>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8002f72:	4b15      	ldr	r3, [pc, #84]	; (8002fc8 <HAL_SAI_MspInit+0x120>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d10b      	bne.n	8002f92 <HAL_SAI_MspInit+0xea>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8002f7a:	4b14      	ldr	r3, [pc, #80]	; (8002fcc <HAL_SAI_MspInit+0x124>)
 8002f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f7e:	4a13      	ldr	r2, [pc, #76]	; (8002fcc <HAL_SAI_MspInit+0x124>)
 8002f80:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f84:	6613      	str	r3, [r2, #96]	; 0x60
 8002f86:	4b11      	ldr	r3, [pc, #68]	; (8002fcc <HAL_SAI_MspInit+0x124>)
 8002f88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8002f92:	4b0d      	ldr	r3, [pc, #52]	; (8002fc8 <HAL_SAI_MspInit+0x120>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	3301      	adds	r3, #1
 8002f98:	4a0b      	ldr	r2, [pc, #44]	; (8002fc8 <HAL_SAI_MspInit+0x120>)
 8002f9a:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE7     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002f9c:	2380      	movs	r3, #128	; 0x80
 8002f9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8002fac:	230d      	movs	r3, #13
 8002fae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002fb0:	f107 0314 	add.w	r3, r7, #20
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	4806      	ldr	r0, [pc, #24]	; (8002fd0 <HAL_SAI_MspInit+0x128>)
 8002fb8:	f002 fd74 	bl	8005aa4 <HAL_GPIO_Init>

    }
}
 8002fbc:	bf00      	nop
 8002fbe:	3728      	adds	r7, #40	; 0x28
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	40015404 	.word	0x40015404
 8002fc8:	2000048c 	.word	0x2000048c
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	48001000 	.word	0x48001000
 8002fd4:	2000e860 	.word	0x2000e860
 8002fd8:	40020408 	.word	0x40020408
 8002fdc:	40015424 	.word	0x40015424

08002fe0 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8002fe4:	4b1b      	ldr	r3, [pc, #108]	; (8003054 <MX_SPI2_Init+0x74>)
 8002fe6:	4a1c      	ldr	r2, [pc, #112]	; (8003058 <MX_SPI2_Init+0x78>)
 8002fe8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002fea:	4b1a      	ldr	r3, [pc, #104]	; (8003054 <MX_SPI2_Init+0x74>)
 8002fec:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002ff0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002ff2:	4b18      	ldr	r3, [pc, #96]	; (8003054 <MX_SPI2_Init+0x74>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ff8:	4b16      	ldr	r3, [pc, #88]	; (8003054 <MX_SPI2_Init+0x74>)
 8002ffa:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002ffe:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003000:	4b14      	ldr	r3, [pc, #80]	; (8003054 <MX_SPI2_Init+0x74>)
 8003002:	2200      	movs	r2, #0
 8003004:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003006:	4b13      	ldr	r3, [pc, #76]	; (8003054 <MX_SPI2_Init+0x74>)
 8003008:	2200      	movs	r2, #0
 800300a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800300c:	4b11      	ldr	r3, [pc, #68]	; (8003054 <MX_SPI2_Init+0x74>)
 800300e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003012:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003014:	4b0f      	ldr	r3, [pc, #60]	; (8003054 <MX_SPI2_Init+0x74>)
 8003016:	2210      	movs	r2, #16
 8003018:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800301a:	4b0e      	ldr	r3, [pc, #56]	; (8003054 <MX_SPI2_Init+0x74>)
 800301c:	2200      	movs	r2, #0
 800301e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003020:	4b0c      	ldr	r3, [pc, #48]	; (8003054 <MX_SPI2_Init+0x74>)
 8003022:	2200      	movs	r2, #0
 8003024:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003026:	4b0b      	ldr	r3, [pc, #44]	; (8003054 <MX_SPI2_Init+0x74>)
 8003028:	2200      	movs	r2, #0
 800302a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800302c:	4b09      	ldr	r3, [pc, #36]	; (8003054 <MX_SPI2_Init+0x74>)
 800302e:	2207      	movs	r2, #7
 8003030:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003032:	4b08      	ldr	r3, [pc, #32]	; (8003054 <MX_SPI2_Init+0x74>)
 8003034:	2200      	movs	r2, #0
 8003036:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003038:	4b06      	ldr	r3, [pc, #24]	; (8003054 <MX_SPI2_Init+0x74>)
 800303a:	2208      	movs	r2, #8
 800303c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800303e:	4805      	ldr	r0, [pc, #20]	; (8003054 <MX_SPI2_Init+0x74>)
 8003040:	f008 fa0a 	bl	800b458 <HAL_SPI_Init>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800304a:	f7ff fdf3 	bl	8002c34 <Error_Handler>
  }

}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	2000e92c 	.word	0x2000e92c
 8003058:	40003800 	.word	0x40003800

0800305c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b08a      	sub	sp, #40	; 0x28
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003064:	f107 0314 	add.w	r3, r7, #20
 8003068:	2200      	movs	r2, #0
 800306a:	601a      	str	r2, [r3, #0]
 800306c:	605a      	str	r2, [r3, #4]
 800306e:	609a      	str	r2, [r3, #8]
 8003070:	60da      	str	r2, [r3, #12]
 8003072:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a17      	ldr	r2, [pc, #92]	; (80030d8 <HAL_SPI_MspInit+0x7c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d127      	bne.n	80030ce <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */
  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800307e:	4b17      	ldr	r3, [pc, #92]	; (80030dc <HAL_SPI_MspInit+0x80>)
 8003080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003082:	4a16      	ldr	r2, [pc, #88]	; (80030dc <HAL_SPI_MspInit+0x80>)
 8003084:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003088:	6593      	str	r3, [r2, #88]	; 0x58
 800308a:	4b14      	ldr	r3, [pc, #80]	; (80030dc <HAL_SPI_MspInit+0x80>)
 800308c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800308e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003092:	613b      	str	r3, [r7, #16]
 8003094:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003096:	4b11      	ldr	r3, [pc, #68]	; (80030dc <HAL_SPI_MspInit+0x80>)
 8003098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800309a:	4a10      	ldr	r2, [pc, #64]	; (80030dc <HAL_SPI_MspInit+0x80>)
 800309c:	f043 0308 	orr.w	r3, r3, #8
 80030a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80030a2:	4b0e      	ldr	r3, [pc, #56]	; (80030dc <HAL_SPI_MspInit+0x80>)
 80030a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030a6:	f003 0308 	and.w	r3, r3, #8
 80030aa:	60fb      	str	r3, [r7, #12]
 80030ac:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 80030ae:	231a      	movs	r3, #26
 80030b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b2:	2302      	movs	r3, #2
 80030b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030b6:	2300      	movs	r3, #0
 80030b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030ba:	2303      	movs	r3, #3
 80030bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80030be:	2305      	movs	r3, #5
 80030c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80030c2:	f107 0314 	add.w	r3, r7, #20
 80030c6:	4619      	mov	r1, r3
 80030c8:	4805      	ldr	r0, [pc, #20]	; (80030e0 <HAL_SPI_MspInit+0x84>)
 80030ca:	f002 fceb 	bl	8005aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */
  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80030ce:	bf00      	nop
 80030d0:	3728      	adds	r7, #40	; 0x28
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	40003800 	.word	0x40003800
 80030dc:	40021000 	.word	0x40021000
 80030e0:	48000c00 	.word	0x48000c00

080030e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ea:	4b11      	ldr	r3, [pc, #68]	; (8003130 <HAL_MspInit+0x4c>)
 80030ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030ee:	4a10      	ldr	r2, [pc, #64]	; (8003130 <HAL_MspInit+0x4c>)
 80030f0:	f043 0301 	orr.w	r3, r3, #1
 80030f4:	6613      	str	r3, [r2, #96]	; 0x60
 80030f6:	4b0e      	ldr	r3, [pc, #56]	; (8003130 <HAL_MspInit+0x4c>)
 80030f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	607b      	str	r3, [r7, #4]
 8003100:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003102:	4b0b      	ldr	r3, [pc, #44]	; (8003130 <HAL_MspInit+0x4c>)
 8003104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003106:	4a0a      	ldr	r2, [pc, #40]	; (8003130 <HAL_MspInit+0x4c>)
 8003108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800310c:	6593      	str	r3, [r2, #88]	; 0x58
 800310e:	4b08      	ldr	r3, [pc, #32]	; (8003130 <HAL_MspInit+0x4c>)
 8003110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003116:	603b      	str	r3, [r7, #0]
 8003118:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800311a:	2200      	movs	r2, #0
 800311c:	210f      	movs	r1, #15
 800311e:	f06f 0001 	mvn.w	r0, #1
 8003122:	f002 fa51 	bl	80055c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003126:	bf00      	nop
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}
 800312e:	bf00      	nop
 8003130:	40021000 	.word	0x40021000

08003134 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b08c      	sub	sp, #48	; 0x30
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800313c:	2300      	movs	r3, #0
 800313e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003140:	2300      	movs	r3, #0
 8003142:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8003144:	2200      	movs	r2, #0
 8003146:	6879      	ldr	r1, [r7, #4]
 8003148:	2019      	movs	r0, #25
 800314a:	f002 fa3d 	bl	80055c8 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 800314e:	2019      	movs	r0, #25
 8003150:	f002 fa56 	bl	8005600 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003154:	4b1e      	ldr	r3, [pc, #120]	; (80031d0 <HAL_InitTick+0x9c>)
 8003156:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003158:	4a1d      	ldr	r2, [pc, #116]	; (80031d0 <HAL_InitTick+0x9c>)
 800315a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800315e:	6613      	str	r3, [r2, #96]	; 0x60
 8003160:	4b1b      	ldr	r3, [pc, #108]	; (80031d0 <HAL_InitTick+0x9c>)
 8003162:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003164:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003168:	60fb      	str	r3, [r7, #12]
 800316a:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800316c:	f107 0210 	add.w	r2, r7, #16
 8003170:	f107 0314 	add.w	r3, r7, #20
 8003174:	4611      	mov	r1, r2
 8003176:	4618      	mov	r0, r3
 8003178:	f006 fb56 	bl	8009828 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800317c:	f006 fb3e 	bl	80097fc <HAL_RCC_GetPCLK2Freq>
 8003180:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8003182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003184:	4a13      	ldr	r2, [pc, #76]	; (80031d4 <HAL_InitTick+0xa0>)
 8003186:	fba2 2303 	umull	r2, r3, r2, r3
 800318a:	0c9b      	lsrs	r3, r3, #18
 800318c:	3b01      	subs	r3, #1
 800318e:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003190:	4b11      	ldr	r3, [pc, #68]	; (80031d8 <HAL_InitTick+0xa4>)
 8003192:	4a12      	ldr	r2, [pc, #72]	; (80031dc <HAL_InitTick+0xa8>)
 8003194:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8003196:	4b10      	ldr	r3, [pc, #64]	; (80031d8 <HAL_InitTick+0xa4>)
 8003198:	f240 32e7 	movw	r2, #999	; 0x3e7
 800319c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800319e:	4a0e      	ldr	r2, [pc, #56]	; (80031d8 <HAL_InitTick+0xa4>)
 80031a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80031a4:	4b0c      	ldr	r3, [pc, #48]	; (80031d8 <HAL_InitTick+0xa4>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031aa:	4b0b      	ldr	r3, [pc, #44]	; (80031d8 <HAL_InitTick+0xa4>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80031b0:	4809      	ldr	r0, [pc, #36]	; (80031d8 <HAL_InitTick+0xa4>)
 80031b2:	f008 f9e9 	bl	800b588 <HAL_TIM_Base_Init>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d104      	bne.n	80031c6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80031bc:	4806      	ldr	r0, [pc, #24]	; (80031d8 <HAL_InitTick+0xa4>)
 80031be:	f008 fa19 	bl	800b5f4 <HAL_TIM_Base_Start_IT>
 80031c2:	4603      	mov	r3, r0
 80031c4:	e000      	b.n	80031c8 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3730      	adds	r7, #48	; 0x30
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	40021000 	.word	0x40021000
 80031d4:	431bde83 	.word	0x431bde83
 80031d8:	2000e990 	.word	0x2000e990
 80031dc:	40012c00 	.word	0x40012c00

080031e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80031e4:	bf00      	nop
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr

080031ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031ee:	b480      	push	{r7}
 80031f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031f2:	e7fe      	b.n	80031f2 <HardFault_Handler+0x4>

080031f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80031f4:	b480      	push	{r7}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031f8:	e7fe      	b.n	80031f8 <MemManage_Handler+0x4>

080031fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031fa:	b480      	push	{r7}
 80031fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031fe:	e7fe      	b.n	80031fe <BusFault_Handler+0x4>

08003200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003204:	e7fe      	b.n	8003204 <UsageFault_Handler+0x4>

08003206 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003206:	b480      	push	{r7}
 8003208:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800320a:	bf00      	nop
 800320c:	46bd      	mov	sp, r7
 800320e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003212:	4770      	bx	lr

08003214 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003218:	2001      	movs	r0, #1
 800321a:	f002 ff29 	bl	8006070 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800321e:	bf00      	nop
 8003220:	bd80      	pop	{r7, pc}

08003222 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003222:	b580      	push	{r7, lr}
 8003224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003226:	2002      	movs	r0, #2
 8003228:	f002 ff22 	bl	8006070 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800322c:	bf00      	nop
 800322e:	bd80      	pop	{r7, pc}

08003230 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003234:	2004      	movs	r0, #4
 8003236:	f002 ff1b 	bl	8006070 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800323a:	bf00      	nop
 800323c:	bd80      	pop	{r7, pc}

0800323e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003242:	2008      	movs	r0, #8
 8003244:	f002 ff14 	bl	8006070 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003248:	bf00      	nop
 800324a:	bd80      	pop	{r7, pc}

0800324c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003250:	2020      	movs	r0, #32
 8003252:	f002 ff0d 	bl	8006070 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003256:	bf00      	nop
 8003258:	bd80      	pop	{r7, pc}
	...

0800325c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003260:	4802      	ldr	r0, [pc, #8]	; (800326c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8003262:	f008 f9f1 	bl	800b648 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003266:	bf00      	nop
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	2000e990 	.word	0x2000e990

08003270 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8003274:	4802      	ldr	r0, [pc, #8]	; (8003280 <DMA2_Channel1_IRQHandler+0x10>)
 8003276:	f002 fb35 	bl	80058e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 800327a:	bf00      	nop
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	2000e860 	.word	0x2000e860

08003284 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003288:	4802      	ldr	r0, [pc, #8]	; (8003294 <OTG_FS_IRQHandler+0x10>)
 800328a:	f004 f821 	bl	80072d0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800328e:	bf00      	nop
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	2000fd90 	.word	0x2000fd90

08003298 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032a4:	2300      	movs	r3, #0
 80032a6:	617b      	str	r3, [r7, #20]
 80032a8:	e00a      	b.n	80032c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80032aa:	f3af 8000 	nop.w
 80032ae:	4601      	mov	r1, r0
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	1c5a      	adds	r2, r3, #1
 80032b4:	60ba      	str	r2, [r7, #8]
 80032b6:	b2ca      	uxtb	r2, r1
 80032b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	3301      	adds	r3, #1
 80032be:	617b      	str	r3, [r7, #20]
 80032c0:	697a      	ldr	r2, [r7, #20]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	dbf0      	blt.n	80032aa <_read+0x12>
	}

return len;
 80032c8:	687b      	ldr	r3, [r7, #4]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3718      	adds	r7, #24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	b086      	sub	sp, #24
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	60f8      	str	r0, [r7, #12]
 80032da:	60b9      	str	r1, [r7, #8]
 80032dc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032de:	2300      	movs	r3, #0
 80032e0:	617b      	str	r3, [r7, #20]
 80032e2:	e009      	b.n	80032f8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	1c5a      	adds	r2, r3, #1
 80032e8:	60ba      	str	r2, [r7, #8]
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	3301      	adds	r3, #1
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	697a      	ldr	r2, [r7, #20]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	dbf1      	blt.n	80032e4 <_write+0x12>
	}
	return len;
 8003300:	687b      	ldr	r3, [r7, #4]
}
 8003302:	4618      	mov	r0, r3
 8003304:	3718      	adds	r7, #24
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <_close>:

int _close(int file)
{
 800330a:	b480      	push	{r7}
 800330c:	b083      	sub	sp, #12
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
	return -1;
 8003312:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003316:	4618      	mov	r0, r3
 8003318:	370c      	adds	r7, #12
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr

08003322 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003322:	b480      	push	{r7}
 8003324:	b083      	sub	sp, #12
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
 800332a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003332:	605a      	str	r2, [r3, #4]
	return 0;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	370c      	adds	r7, #12
 800333a:	46bd      	mov	sp, r7
 800333c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003340:	4770      	bx	lr

08003342 <_isatty>:

int _isatty(int file)
{
 8003342:	b480      	push	{r7}
 8003344:	b083      	sub	sp, #12
 8003346:	af00      	add	r7, sp, #0
 8003348:	6078      	str	r0, [r7, #4]
	return 1;
 800334a:	2301      	movs	r3, #1
}
 800334c:	4618      	mov	r0, r3
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003358:	b480      	push	{r7}
 800335a:	b085      	sub	sp, #20
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	607a      	str	r2, [r7, #4]
	return 0;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
	...

08003374 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b084      	sub	sp, #16
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800337c:	4b11      	ldr	r3, [pc, #68]	; (80033c4 <_sbrk+0x50>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d102      	bne.n	800338a <_sbrk+0x16>
		heap_end = &end;
 8003384:	4b0f      	ldr	r3, [pc, #60]	; (80033c4 <_sbrk+0x50>)
 8003386:	4a10      	ldr	r2, [pc, #64]	; (80033c8 <_sbrk+0x54>)
 8003388:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800338a:	4b0e      	ldr	r3, [pc, #56]	; (80033c4 <_sbrk+0x50>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003390:	4b0c      	ldr	r3, [pc, #48]	; (80033c4 <_sbrk+0x50>)
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4413      	add	r3, r2
 8003398:	466a      	mov	r2, sp
 800339a:	4293      	cmp	r3, r2
 800339c:	d907      	bls.n	80033ae <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800339e:	f015 f873 	bl	8018488 <__errno>
 80033a2:	4602      	mov	r2, r0
 80033a4:	230c      	movs	r3, #12
 80033a6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80033a8:	f04f 33ff 	mov.w	r3, #4294967295
 80033ac:	e006      	b.n	80033bc <_sbrk+0x48>
	}

	heap_end += incr;
 80033ae:	4b05      	ldr	r3, [pc, #20]	; (80033c4 <_sbrk+0x50>)
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4413      	add	r3, r2
 80033b6:	4a03      	ldr	r2, [pc, #12]	; (80033c4 <_sbrk+0x50>)
 80033b8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80033ba:	68fb      	ldr	r3, [r7, #12]
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	20000490 	.word	0x20000490
 80033c8:	200101a0 	.word	0x200101a0

080033cc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80033cc:	b480      	push	{r7}
 80033ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033d0:	4b17      	ldr	r3, [pc, #92]	; (8003430 <SystemInit+0x64>)
 80033d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d6:	4a16      	ldr	r2, [pc, #88]	; (8003430 <SystemInit+0x64>)
 80033d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80033dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80033e0:	4b14      	ldr	r3, [pc, #80]	; (8003434 <SystemInit+0x68>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a13      	ldr	r2, [pc, #76]	; (8003434 <SystemInit+0x68>)
 80033e6:	f043 0301 	orr.w	r3, r3, #1
 80033ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80033ec:	4b11      	ldr	r3, [pc, #68]	; (8003434 <SystemInit+0x68>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80033f2:	4b10      	ldr	r3, [pc, #64]	; (8003434 <SystemInit+0x68>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a0f      	ldr	r2, [pc, #60]	; (8003434 <SystemInit+0x68>)
 80033f8:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80033fc:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003400:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8003402:	4b0c      	ldr	r3, [pc, #48]	; (8003434 <SystemInit+0x68>)
 8003404:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003408:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800340a:	4b0a      	ldr	r3, [pc, #40]	; (8003434 <SystemInit+0x68>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a09      	ldr	r2, [pc, #36]	; (8003434 <SystemInit+0x68>)
 8003410:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003414:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003416:	4b07      	ldr	r3, [pc, #28]	; (8003434 <SystemInit+0x68>)
 8003418:	2200      	movs	r2, #0
 800341a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800341c:	4b04      	ldr	r3, [pc, #16]	; (8003430 <SystemInit+0x64>)
 800341e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003422:	609a      	str	r2, [r3, #8]
#endif
}
 8003424:	bf00      	nop
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	e000ed00 	.word	0xe000ed00
 8003434:	40021000 	.word	0x40021000

08003438 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800343c:	4b14      	ldr	r3, [pc, #80]	; (8003490 <MX_USART2_UART_Init+0x58>)
 800343e:	4a15      	ldr	r2, [pc, #84]	; (8003494 <MX_USART2_UART_Init+0x5c>)
 8003440:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003442:	4b13      	ldr	r3, [pc, #76]	; (8003490 <MX_USART2_UART_Init+0x58>)
 8003444:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003448:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800344a:	4b11      	ldr	r3, [pc, #68]	; (8003490 <MX_USART2_UART_Init+0x58>)
 800344c:	2200      	movs	r2, #0
 800344e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003450:	4b0f      	ldr	r3, [pc, #60]	; (8003490 <MX_USART2_UART_Init+0x58>)
 8003452:	2200      	movs	r2, #0
 8003454:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003456:	4b0e      	ldr	r3, [pc, #56]	; (8003490 <MX_USART2_UART_Init+0x58>)
 8003458:	2200      	movs	r2, #0
 800345a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800345c:	4b0c      	ldr	r3, [pc, #48]	; (8003490 <MX_USART2_UART_Init+0x58>)
 800345e:	220c      	movs	r2, #12
 8003460:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003462:	4b0b      	ldr	r3, [pc, #44]	; (8003490 <MX_USART2_UART_Init+0x58>)
 8003464:	2200      	movs	r2, #0
 8003466:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003468:	4b09      	ldr	r3, [pc, #36]	; (8003490 <MX_USART2_UART_Init+0x58>)
 800346a:	2200      	movs	r2, #0
 800346c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800346e:	4b08      	ldr	r3, [pc, #32]	; (8003490 <MX_USART2_UART_Init+0x58>)
 8003470:	2200      	movs	r2, #0
 8003472:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003474:	4b06      	ldr	r3, [pc, #24]	; (8003490 <MX_USART2_UART_Init+0x58>)
 8003476:	2200      	movs	r2, #0
 8003478:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800347a:	4805      	ldr	r0, [pc, #20]	; (8003490 <MX_USART2_UART_Init+0x58>)
 800347c:	f008 fae4 	bl	800ba48 <HAL_UART_Init>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003486:	f7ff fbd5 	bl	8002c34 <Error_Handler>
  }

}
 800348a:	bf00      	nop
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	2000e9d0 	.word	0x2000e9d0
 8003494:	40004400 	.word	0x40004400

08003498 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b08a      	sub	sp, #40	; 0x28
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034a0:	f107 0314 	add.w	r3, r7, #20
 80034a4:	2200      	movs	r2, #0
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	605a      	str	r2, [r3, #4]
 80034aa:	609a      	str	r2, [r3, #8]
 80034ac:	60da      	str	r2, [r3, #12]
 80034ae:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a17      	ldr	r2, [pc, #92]	; (8003514 <HAL_UART_MspInit+0x7c>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d127      	bne.n	800350a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80034ba:	4b17      	ldr	r3, [pc, #92]	; (8003518 <HAL_UART_MspInit+0x80>)
 80034bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034be:	4a16      	ldr	r2, [pc, #88]	; (8003518 <HAL_UART_MspInit+0x80>)
 80034c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034c4:	6593      	str	r3, [r2, #88]	; 0x58
 80034c6:	4b14      	ldr	r3, [pc, #80]	; (8003518 <HAL_UART_MspInit+0x80>)
 80034c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ce:	613b      	str	r3, [r7, #16]
 80034d0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80034d2:	4b11      	ldr	r3, [pc, #68]	; (8003518 <HAL_UART_MspInit+0x80>)
 80034d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034d6:	4a10      	ldr	r2, [pc, #64]	; (8003518 <HAL_UART_MspInit+0x80>)
 80034d8:	f043 0308 	orr.w	r3, r3, #8
 80034dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034de:	4b0e      	ldr	r3, [pc, #56]	; (8003518 <HAL_UART_MspInit+0x80>)
 80034e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034e2:	f003 0308 	and.w	r3, r3, #8
 80034e6:	60fb      	str	r3, [r7, #12]
 80034e8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80034ea:	2360      	movs	r3, #96	; 0x60
 80034ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ee:	2302      	movs	r3, #2
 80034f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f2:	2300      	movs	r3, #0
 80034f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034f6:	2303      	movs	r3, #3
 80034f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80034fa:	2307      	movs	r3, #7
 80034fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034fe:	f107 0314 	add.w	r3, r7, #20
 8003502:	4619      	mov	r1, r3
 8003504:	4805      	ldr	r0, [pc, #20]	; (800351c <HAL_UART_MspInit+0x84>)
 8003506:	f002 facd 	bl	8005aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800350a:	bf00      	nop
 800350c:	3728      	adds	r7, #40	; 0x28
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	40004400 	.word	0x40004400
 8003518:	40021000 	.word	0x40021000
 800351c:	48000c00 	.word	0x48000c00

08003520 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003520:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003558 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003524:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003526:	e003      	b.n	8003530 <LoopCopyDataInit>

08003528 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003528:	4b0c      	ldr	r3, [pc, #48]	; (800355c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800352a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800352c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800352e:	3104      	adds	r1, #4

08003530 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003530:	480b      	ldr	r0, [pc, #44]	; (8003560 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003532:	4b0c      	ldr	r3, [pc, #48]	; (8003564 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003534:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003536:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003538:	d3f6      	bcc.n	8003528 <CopyDataInit>
	ldr	r2, =_sbss
 800353a:	4a0b      	ldr	r2, [pc, #44]	; (8003568 <LoopForever+0x12>)
	b	LoopFillZerobss
 800353c:	e002      	b.n	8003544 <LoopFillZerobss>

0800353e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800353e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003540:	f842 3b04 	str.w	r3, [r2], #4

08003544 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003544:	4b09      	ldr	r3, [pc, #36]	; (800356c <LoopForever+0x16>)
	cmp	r2, r3
 8003546:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003548:	d3f9      	bcc.n	800353e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800354a:	f7ff ff3f 	bl	80033cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800354e:	f014 ffa1 	bl	8018494 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003552:	f7fe fa3b 	bl	80019cc <main>

08003556 <LoopForever>:

LoopForever:
    b LoopForever
 8003556:	e7fe      	b.n	8003556 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003558:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800355c:	0801c14c 	.word	0x0801c14c
	ldr	r0, =_sdata
 8003560:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003564:	20000210 	.word	0x20000210
	ldr	r2, =_sbss
 8003568:	20000210 	.word	0x20000210
	ldr	r3, = _ebss
 800356c:	2001019c 	.word	0x2001019c

08003570 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003570:	e7fe      	b.n	8003570 <ADC1_2_IRQHandler>

08003572 <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8003572:	b580      	push	{r7, lr}
 8003574:	b084      	sub	sp, #16
 8003576:	af00      	add	r7, sp, #0
 8003578:	4603      	mov	r3, r0
 800357a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800357c:	2300      	movs	r3, #0
 800357e:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 8003580:	f000 fc12 	bl	8003da8 <GYRO_IO_Init>
  
  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8003584:	88fb      	ldrh	r3, [r7, #6]
 8003586:	b2db      	uxtb	r3, r3
 8003588:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 800358a:	f107 030f 	add.w	r3, r7, #15
 800358e:	2201      	movs	r2, #1
 8003590:	2120      	movs	r1, #32
 8003592:	4618      	mov	r0, r3
 8003594:	f000 fca8 	bl	8003ee8 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 register */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8003598:	88fb      	ldrh	r3, [r7, #6]
 800359a:	0a1b      	lsrs	r3, r3, #8
 800359c:	b29b      	uxth	r3, r3
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 80035a2:	f107 030f 	add.w	r3, r7, #15
 80035a6:	2201      	movs	r2, #1
 80035a8:	2123      	movs	r1, #35	; 0x23
 80035aa:	4618      	mov	r0, r3
 80035ac:	f000 fc9c 	bl	8003ee8 <GYRO_IO_Write>
}
 80035b0:	bf00      	nop
 80035b2:	3710      	adds	r7, #16
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <L3GD20_DeInit>:
  * @brief L3GD20 De-initialization
  * @param  None
  * @retval None
  */
void L3GD20_DeInit(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
}
 80035bc:	bf00      	nop
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr

080035c6 <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  None
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 80035c6:	b580      	push	{r7, lr}
 80035c8:	b082      	sub	sp, #8
 80035ca:	af00      	add	r7, sp, #0
  uint8_t tmp;
  
  /* Configure the low level interface */
  GYRO_IO_Init();
 80035cc:	f000 fbec 	bl	8003da8 <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 80035d0:	1dfb      	adds	r3, r7, #7
 80035d2:	2201      	movs	r2, #1
 80035d4:	210f      	movs	r1, #15
 80035d6:	4618      	mov	r0, r3
 80035d8:	f000 fcc2 	bl	8003f60 <GYRO_IO_Read>
  
  /* Return the ID */
  return (uint8_t)tmp;
 80035dc:	79fb      	ldrb	r3, [r7, #7]
}
 80035de:	4618      	mov	r0, r3
 80035e0:	3708      	adds	r7, #8
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}

080035e6 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 80035e6:	b580      	push	{r7, lr}
 80035e8:	b082      	sub	sp, #8
 80035ea:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80035ec:	1dfb      	adds	r3, r7, #7
 80035ee:	2201      	movs	r2, #1
 80035f0:	2124      	movs	r1, #36	; 0x24
 80035f2:	4618      	mov	r0, r3
 80035f4:	f000 fcb4 	bl	8003f60 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 80035f8:	79fb      	ldrb	r3, [r7, #7]
 80035fa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8003602:	1dfb      	adds	r3, r7, #7
 8003604:	2201      	movs	r2, #1
 8003606:	2124      	movs	r1, #36	; 0x24
 8003608:	4618      	mov	r0, r3
 800360a:	f000 fc6d 	bl	8003ee8 <GYRO_IO_Write>
}
 800360e:	bf00      	nop
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <L3GD20_LowPower>:
  * @brief Set L3GD20 in low-power mode
  * @param 
  * @retval  None
  */
void L3GD20_LowPower(uint16_t InitStruct)
{  
 8003616:	b580      	push	{r7, lr}
 8003618:	b084      	sub	sp, #16
 800361a:	af00      	add	r7, sp, #0
 800361c:	4603      	mov	r3, r0
 800361e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8003620:	2300      	movs	r3, #0
 8003622:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
 8003624:	88fb      	ldrh	r3, [r7, #6]
 8003626:	b2db      	uxtb	r3, r3
 8003628:	73fb      	strb	r3, [r7, #15]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 800362a:	f107 030f 	add.w	r3, r7, #15
 800362e:	2201      	movs	r2, #1
 8003630:	2120      	movs	r1, #32
 8003632:	4618      	mov	r0, r3
 8003634:	f000 fc58 	bl	8003ee8 <GYRO_IO_Write>
}
 8003638:	bf00      	nop
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <L3GD20_INT1InterruptConfig>:
  * @brief  Set L3GD20 Interrupt INT1 configuration
  * @param  Int1Config: the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	4603      	mov	r3, r0
 8003648:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 800364a:	2300      	movs	r3, #0
 800364c:	73fb      	strb	r3, [r7, #15]
 800364e:	2300      	movs	r3, #0
 8003650:	73bb      	strb	r3, [r7, #14]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8003652:	f107 030f 	add.w	r3, r7, #15
 8003656:	2201      	movs	r2, #1
 8003658:	2130      	movs	r1, #48	; 0x30
 800365a:	4618      	mov	r0, r3
 800365c:	f000 fc80 	bl	8003f60 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8003660:	f107 030e 	add.w	r3, r7, #14
 8003664:	2201      	movs	r2, #1
 8003666:	2122      	movs	r1, #34	; 0x22
 8003668:	4618      	mov	r0, r3
 800366a:	f000 fc79 	bl	8003f60 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 800366e:	7bfb      	ldrb	r3, [r7, #15]
 8003670:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003674:	b2db      	uxtb	r3, r3
 8003676:	73fb      	strb	r3, [r7, #15]
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	b2db      	uxtb	r3, r3
 800367c:	121b      	asrs	r3, r3, #8
 800367e:	b25a      	sxtb	r2, r3
 8003680:	7bfb      	ldrb	r3, [r7, #15]
 8003682:	b25b      	sxtb	r3, r3
 8003684:	4313      	orrs	r3, r2
 8003686:	b25b      	sxtb	r3, r3
 8003688:	b2db      	uxtb	r3, r3
 800368a:	73fb      	strb	r3, [r7, #15]
  
  ctrl3 &= 0xDF;
 800368c:	7bbb      	ldrb	r3, [r7, #14]
 800368e:	f023 0320 	bic.w	r3, r3, #32
 8003692:	b2db      	uxtb	r3, r3
 8003694:	73bb      	strb	r3, [r7, #14]
  ctrl3 |= ((uint8_t) Int1Config);   
 8003696:	88fb      	ldrh	r3, [r7, #6]
 8003698:	b2da      	uxtb	r2, r3
 800369a:	7bbb      	ldrb	r3, [r7, #14]
 800369c:	4313      	orrs	r3, r2
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	73bb      	strb	r3, [r7, #14]
  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 80036a2:	f107 030f 	add.w	r3, r7, #15
 80036a6:	2201      	movs	r2, #1
 80036a8:	2130      	movs	r1, #48	; 0x30
 80036aa:	4618      	mov	r0, r3
 80036ac:	f000 fc1c 	bl	8003ee8 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 80036b0:	f107 030e 	add.w	r3, r7, #14
 80036b4:	2201      	movs	r2, #1
 80036b6:	2122      	movs	r1, #34	; 0x22
 80036b8:	4618      	mov	r0, r3
 80036ba:	f000 fc15 	bl	8003ee8 <GYRO_IO_Write>
}
 80036be:	bf00      	nop
 80036c0:	3710      	adds	r7, #16
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 80036c6:	b580      	push	{r7, lr}
 80036c8:	b084      	sub	sp, #16
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	4603      	mov	r3, r0
 80036ce:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 80036d0:	f107 030f 	add.w	r3, r7, #15
 80036d4:	2201      	movs	r2, #1
 80036d6:	2122      	movs	r1, #34	; 0x22
 80036d8:	4618      	mov	r0, r3
 80036da:	f000 fc41 	bl	8003f60 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 80036de:	79fb      	ldrb	r3, [r7, #7]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d10a      	bne.n	80036fa <L3GD20_EnableIT+0x34>
  {
    tmpreg &= 0x7F;	
 80036e4:	7bfb      	ldrb	r3, [r7, #15]
 80036e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 80036ee:	7bfb      	ldrb	r3, [r7, #15]
 80036f0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	73fb      	strb	r3, [r7, #15]
 80036f8:	e00c      	b.n	8003714 <L3GD20_EnableIT+0x4e>
  }
  else if(IntSel == L3GD20_INT2)
 80036fa:	79fb      	ldrb	r3, [r7, #7]
 80036fc:	2b01      	cmp	r3, #1
 80036fe:	d109      	bne.n	8003714 <L3GD20_EnableIT+0x4e>
  {
    tmpreg &= 0xF7;
 8003700:	7bfb      	ldrb	r3, [r7, #15]
 8003702:	f023 0308 	bic.w	r3, r3, #8
 8003706:	b2db      	uxtb	r3, r3
 8003708:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 800370a:	7bfb      	ldrb	r3, [r7, #15]
 800370c:	f043 0308 	orr.w	r3, r3, #8
 8003710:	b2db      	uxtb	r3, r3
 8003712:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8003714:	f107 030f 	add.w	r3, r7, #15
 8003718:	2201      	movs	r2, #1
 800371a:	2122      	movs	r1, #34	; 0x22
 800371c:	4618      	mov	r0, r3
 800371e:	f000 fbe3 	bl	8003ee8 <GYRO_IO_Write>
}
 8003722:	bf00      	nop
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 800372a:	b580      	push	{r7, lr}
 800372c:	b084      	sub	sp, #16
 800372e:	af00      	add	r7, sp, #0
 8003730:	4603      	mov	r3, r0
 8003732:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8003734:	f107 030f 	add.w	r3, r7, #15
 8003738:	2201      	movs	r2, #1
 800373a:	2122      	movs	r1, #34	; 0x22
 800373c:	4618      	mov	r0, r3
 800373e:	f000 fc0f 	bl	8003f60 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8003742:	79fb      	ldrb	r3, [r7, #7]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d107      	bne.n	8003758 <L3GD20_DisableIT+0x2e>
  {
    tmpreg &= 0x7F;	
 8003748:	7bfb      	ldrb	r3, [r7, #15]
 800374a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800374e:	b2db      	uxtb	r3, r3
 8003750:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
 8003752:	7bfb      	ldrb	r3, [r7, #15]
 8003754:	73fb      	strb	r3, [r7, #15]
 8003756:	e009      	b.n	800376c <L3GD20_DisableIT+0x42>
  }
  else if(IntSel == L3GD20_INT2)
 8003758:	79fb      	ldrb	r3, [r7, #7]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d106      	bne.n	800376c <L3GD20_DisableIT+0x42>
  {
    tmpreg &= 0xF7;
 800375e:	7bfb      	ldrb	r3, [r7, #15]
 8003760:	f023 0308 	bic.w	r3, r3, #8
 8003764:	b2db      	uxtb	r3, r3
 8003766:	73fb      	strb	r3, [r7, #15]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
 8003768:	7bfb      	ldrb	r3, [r7, #15]
 800376a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 800376c:	f107 030f 	add.w	r3, r7, #15
 8003770:	2201      	movs	r2, #1
 8003772:	2122      	movs	r1, #34	; 0x22
 8003774:	4618      	mov	r0, r3
 8003776:	f000 fbb7 	bl	8003ee8 <GYRO_IO_Write>
}
 800377a:	bf00      	nop
 800377c:	3710      	adds	r7, #16
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b084      	sub	sp, #16
 8003786:	af00      	add	r7, sp, #0
 8003788:	4603      	mov	r3, r0
 800378a:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 800378c:	f107 030f 	add.w	r3, r7, #15
 8003790:	2201      	movs	r2, #1
 8003792:	2121      	movs	r1, #33	; 0x21
 8003794:	4618      	mov	r0, r3
 8003796:	f000 fbe3 	bl	8003f60 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 800379a:	7bfb      	ldrb	r3, [r7, #15]
 800379c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	73fb      	strb	r3, [r7, #15]
  
  /* Configure MEMS: mode and cutoff frequency */
  tmpreg |= FilterStruct;
 80037a4:	7bfa      	ldrb	r2, [r7, #15]
 80037a6:	79fb      	ldrb	r3, [r7, #7]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	b2db      	uxtb	r3, r3
 80037ac:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 80037ae:	f107 030f 	add.w	r3, r7, #15
 80037b2:	2201      	movs	r2, #1
 80037b4:	2121      	movs	r1, #33	; 0x21
 80037b6:	4618      	mov	r0, r3
 80037b8:	f000 fb96 	bl	8003ee8 <GYRO_IO_Write>
}
 80037bc:	bf00      	nop
 80037be:	3710      	adds	r7, #16
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	4603      	mov	r3, r0
 80037cc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80037ce:	f107 030f 	add.w	r3, r7, #15
 80037d2:	2201      	movs	r2, #1
 80037d4:	2124      	movs	r1, #36	; 0x24
 80037d6:	4618      	mov	r0, r3
 80037d8:	f000 fbc2 	bl	8003f60 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 80037dc:	7bfb      	ldrb	r3, [r7, #15]
 80037de:	f023 0310 	bic.w	r3, r3, #16
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	73fb      	strb	r3, [r7, #15]
  
  tmpreg |= HighPassFilterState;
 80037e6:	7bfa      	ldrb	r2, [r7, #15]
 80037e8:	79fb      	ldrb	r3, [r7, #7]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 80037f0:	f107 030f 	add.w	r3, r7, #15
 80037f4:	2201      	movs	r2, #1
 80037f6:	2124      	movs	r1, #36	; 0x24
 80037f8:	4618      	mov	r0, r3
 80037fa:	f000 fb75 	bl	8003ee8 <GYRO_IO_Write>
}
 80037fe:	bf00      	nop
 8003800:	3710      	adds	r7, #16
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
	...

08003808 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData: Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float *pfData)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b08a      	sub	sp, #40	; 0x28
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint8_t tmpbuffer[6] ={0};
 8003810:	f107 0318 	add.w	r3, r7, #24
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	809a      	strh	r2, [r3, #4]
  int16_t RawData[3] = {0};
 800381a:	f107 0310 	add.w	r3, r7, #16
 800381e:	2200      	movs	r2, #0
 8003820:	601a      	str	r2, [r3, #0]
 8003822:	809a      	strh	r2, [r3, #4]
  uint8_t tmpreg = 0;
 8003824:	2300      	movs	r3, #0
 8003826:	73fb      	strb	r3, [r7, #15]
  float sensitivity = 0;
 8003828:	f04f 0300 	mov.w	r3, #0
 800382c:	627b      	str	r3, [r7, #36]	; 0x24
  int i =0;
 800382e:	2300      	movs	r3, #0
 8003830:	623b      	str	r3, [r7, #32]
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8003832:	f107 030f 	add.w	r3, r7, #15
 8003836:	2201      	movs	r2, #1
 8003838:	2123      	movs	r1, #35	; 0x23
 800383a:	4618      	mov	r0, r3
 800383c:	f000 fb90 	bl	8003f60 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8003840:	f107 0318 	add.w	r3, r7, #24
 8003844:	2206      	movs	r2, #6
 8003846:	2128      	movs	r1, #40	; 0x28
 8003848:	4618      	mov	r0, r3
 800384a:	f000 fb89 	bl	8003f60 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 800384e:	7bfb      	ldrb	r3, [r7, #15]
 8003850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003854:	2b00      	cmp	r3, #0
 8003856:	d126      	bne.n	80038a6 <L3GD20_ReadXYZAngRate+0x9e>
  {
    for(i=0; i<3; i++)
 8003858:	2300      	movs	r3, #0
 800385a:	623b      	str	r3, [r7, #32]
 800385c:	e01f      	b.n	800389e <L3GD20_ReadXYZAngRate+0x96>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 800385e:	6a3b      	ldr	r3, [r7, #32]
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	3301      	adds	r3, #1
 8003864:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003868:	4413      	add	r3, r2
 800386a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800386e:	b29b      	uxth	r3, r3
 8003870:	021b      	lsls	r3, r3, #8
 8003872:	b29a      	uxth	r2, r3
 8003874:	6a3b      	ldr	r3, [r7, #32]
 8003876:	005b      	lsls	r3, r3, #1
 8003878:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800387c:	440b      	add	r3, r1
 800387e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003882:	b29b      	uxth	r3, r3
 8003884:	4413      	add	r3, r2
 8003886:	b29b      	uxth	r3, r3
 8003888:	b21a      	sxth	r2, r3
 800388a:	6a3b      	ldr	r3, [r7, #32]
 800388c:	005b      	lsls	r3, r3, #1
 800388e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003892:	440b      	add	r3, r1
 8003894:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 8003898:	6a3b      	ldr	r3, [r7, #32]
 800389a:	3301      	adds	r3, #1
 800389c:	623b      	str	r3, [r7, #32]
 800389e:	6a3b      	ldr	r3, [r7, #32]
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	dddc      	ble.n	800385e <L3GD20_ReadXYZAngRate+0x56>
 80038a4:	e025      	b.n	80038f2 <L3GD20_ReadXYZAngRate+0xea>
    }
  }
  else
  {
    for(i=0; i<3; i++)
 80038a6:	2300      	movs	r3, #0
 80038a8:	623b      	str	r3, [r7, #32]
 80038aa:	e01f      	b.n	80038ec <L3GD20_ReadXYZAngRate+0xe4>
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 80038ac:	6a3b      	ldr	r3, [r7, #32]
 80038ae:	005b      	lsls	r3, r3, #1
 80038b0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80038b4:	4413      	add	r3, r2
 80038b6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	021b      	lsls	r3, r3, #8
 80038be:	b29a      	uxth	r2, r3
 80038c0:	6a3b      	ldr	r3, [r7, #32]
 80038c2:	005b      	lsls	r3, r3, #1
 80038c4:	3301      	adds	r3, #1
 80038c6:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80038ca:	440b      	add	r3, r1
 80038cc:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	4413      	add	r3, r2
 80038d4:	b29b      	uxth	r3, r3
 80038d6:	b21a      	sxth	r2, r3
 80038d8:	6a3b      	ldr	r3, [r7, #32]
 80038da:	005b      	lsls	r3, r3, #1
 80038dc:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80038e0:	440b      	add	r3, r1
 80038e2:	f823 2c18 	strh.w	r2, [r3, #-24]
    for(i=0; i<3; i++)
 80038e6:	6a3b      	ldr	r3, [r7, #32]
 80038e8:	3301      	adds	r3, #1
 80038ea:	623b      	str	r3, [r7, #32]
 80038ec:	6a3b      	ldr	r3, [r7, #32]
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	dddc      	ble.n	80038ac <L3GD20_ReadXYZAngRate+0xa4>
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 80038f2:	7bfb      	ldrb	r3, [r7, #15]
 80038f4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80038f8:	2b10      	cmp	r3, #16
 80038fa:	d006      	beq.n	800390a <L3GD20_ReadXYZAngRate+0x102>
 80038fc:	2b20      	cmp	r3, #32
 80038fe:	d007      	beq.n	8003910 <L3GD20_ReadXYZAngRate+0x108>
 8003900:	2b00      	cmp	r3, #0
 8003902:	d108      	bne.n	8003916 <L3GD20_ReadXYZAngRate+0x10e>
  {
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
 8003904:	4b15      	ldr	r3, [pc, #84]	; (800395c <L3GD20_ReadXYZAngRate+0x154>)
 8003906:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8003908:	e005      	b.n	8003916 <L3GD20_ReadXYZAngRate+0x10e>
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 800390a:	4b15      	ldr	r3, [pc, #84]	; (8003960 <L3GD20_ReadXYZAngRate+0x158>)
 800390c:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 800390e:	e002      	b.n	8003916 <L3GD20_ReadXYZAngRate+0x10e>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8003910:	4b14      	ldr	r3, [pc, #80]	; (8003964 <L3GD20_ReadXYZAngRate+0x15c>)
 8003912:	627b      	str	r3, [r7, #36]	; 0x24
    break;
 8003914:	bf00      	nop
  }
  /* Divide by sensitivity */
  for(i=0; i<3; i++)
 8003916:	2300      	movs	r3, #0
 8003918:	623b      	str	r3, [r7, #32]
 800391a:	e017      	b.n	800394c <L3GD20_ReadXYZAngRate+0x144>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 800391c:	6a3b      	ldr	r3, [r7, #32]
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003924:	4413      	add	r3, r2
 8003926:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 800392a:	ee07 3a90 	vmov	s15, r3
 800392e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003932:	6a3b      	ldr	r3, [r7, #32]
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	687a      	ldr	r2, [r7, #4]
 8003938:	4413      	add	r3, r2
 800393a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800393e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003942:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 8003946:	6a3b      	ldr	r3, [r7, #32]
 8003948:	3301      	adds	r3, #1
 800394a:	623b      	str	r3, [r7, #32]
 800394c:	6a3b      	ldr	r3, [r7, #32]
 800394e:	2b02      	cmp	r3, #2
 8003950:	dde4      	ble.n	800391c <L3GD20_ReadXYZAngRate+0x114>
  }
}
 8003952:	bf00      	nop
 8003954:	3728      	adds	r7, #40	; 0x28
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	410c0000 	.word	0x410c0000
 8003960:	418c0000 	.word	0x418c0000
 8003964:	428c0000 	.word	0x428c0000

08003968 <BSP_LED_On>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_On(Led_TypeDef Led)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	4603      	mov	r3, r0
 8003970:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8003972:	79fb      	ldrb	r3, [r7, #7]
 8003974:	4a07      	ldr	r2, [pc, #28]	; (8003994 <BSP_LED_On+0x2c>)
 8003976:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800397a:	79fb      	ldrb	r3, [r7, #7]
 800397c:	4a06      	ldr	r2, [pc, #24]	; (8003998 <BSP_LED_On+0x30>)
 800397e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003982:	2201      	movs	r2, #1
 8003984:	4619      	mov	r1, r3
 8003986:	f002 fb41 	bl	800600c <HAL_GPIO_WritePin>
}
 800398a:	bf00      	nop
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	2000003c 	.word	0x2000003c
 8003998:	0801975c 	.word	0x0801975c

0800399c <BSP_LED_Off>:
  *     @arg LED4
  * @retval None
  */
#endif
void BSP_LED_Off(Led_TypeDef Led)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b082      	sub	sp, #8
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	4603      	mov	r3, r0
 80039a4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80039a6:	79fb      	ldrb	r3, [r7, #7]
 80039a8:	4a07      	ldr	r2, [pc, #28]	; (80039c8 <BSP_LED_Off+0x2c>)
 80039aa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80039ae:	79fb      	ldrb	r3, [r7, #7]
 80039b0:	4a06      	ldr	r2, [pc, #24]	; (80039cc <BSP_LED_Off+0x30>)
 80039b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039b6:	2200      	movs	r2, #0
 80039b8:	4619      	mov	r1, r3
 80039ba:	f002 fb27 	bl	800600c <HAL_GPIO_WritePin>
}
 80039be:	bf00      	nop
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	2000003c 	.word	0x2000003c
 80039cc:	0801975c 	.word	0x0801975c

080039d0 <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 80039d6:	2300      	movs	r3, #0
 80039d8:	71fb      	strb	r3, [r7, #7]
 80039da:	e012      	b.n	8003a02 <BSP_JOY_GetState+0x32>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 80039dc:	79fb      	ldrb	r3, [r7, #7]
 80039de:	4a0d      	ldr	r2, [pc, #52]	; (8003a14 <BSP_JOY_GetState+0x44>)
 80039e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80039e4:	79fb      	ldrb	r3, [r7, #7]
 80039e6:	4a0c      	ldr	r2, [pc, #48]	; (8003a18 <BSP_JOY_GetState+0x48>)
 80039e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039ec:	4619      	mov	r1, r3
 80039ee:	f002 faf5 	bl	8005fdc <HAL_GPIO_ReadPin>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d101      	bne.n	80039fc <BSP_JOY_GetState+0x2c>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 80039f8:	79fb      	ldrb	r3, [r7, #7]
 80039fa:	e006      	b.n	8003a0a <BSP_JOY_GetState+0x3a>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 80039fc:	79fb      	ldrb	r3, [r7, #7]
 80039fe:	3301      	adds	r3, #1
 8003a00:	71fb      	strb	r3, [r7, #7]
 8003a02:	79fb      	ldrb	r3, [r7, #7]
 8003a04:	2b04      	cmp	r3, #4
 8003a06:	d9e9      	bls.n	80039dc <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 8003a08:	2305      	movs	r3, #5
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3708      	adds	r7, #8
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	20000044 	.word	0x20000044
 8003a18:	08019760 	.word	0x08019760

08003a1c <SPIx_Init>:
/**
  * @brief SPIx Bus initialization
  * @retval None
  */
static void SPIx_Init(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8003a20:	481a      	ldr	r0, [pc, #104]	; (8003a8c <SPIx_Init+0x70>)
 8003a22:	f007 fda3 	bl	800b56c <HAL_SPI_GetState>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d12c      	bne.n	8003a86 <SPIx_Init+0x6a>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 8003a2c:	4b17      	ldr	r3, [pc, #92]	; (8003a8c <SPIx_Init+0x70>)
 8003a2e:	4a18      	ldr	r2, [pc, #96]	; (8003a90 <SPIx_Init+0x74>)
 8003a30:	601a      	str	r2, [r3, #0]
    /* SPI baudrate is set to 10 MHz (PCLK1/SPI_BaudRatePrescaler = 80/8 = 10 MHz)
      to verify these constraints:
      lsm303c SPI interface max baudrate is 10MHz for write/read
      PCLK1 max frequency is set to 80 MHz
      */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003a32:	4b16      	ldr	r3, [pc, #88]	; (8003a8c <SPIx_Init+0x70>)
 8003a34:	2210      	movs	r2, #16
 8003a36:	61da      	str	r2, [r3, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 8003a38:	4b14      	ldr	r3, [pc, #80]	; (8003a8c <SPIx_Init+0x70>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a3e:	4b13      	ldr	r3, [pc, #76]	; (8003a8c <SPIx_Init+0x70>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a44:	4b11      	ldr	r3, [pc, #68]	; (8003a8c <SPIx_Init+0x70>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a4a:	4b10      	ldr	r3, [pc, #64]	; (8003a8c <SPIx_Init+0x70>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
 8003a50:	4b0e      	ldr	r3, [pc, #56]	; (8003a8c <SPIx_Init+0x70>)
 8003a52:	2207      	movs	r2, #7
 8003a54:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a56:	4b0d      	ldr	r3, [pc, #52]	; (8003a8c <SPIx_Init+0x70>)
 8003a58:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003a5c:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a5e:	4b0b      	ldr	r3, [pc, #44]	; (8003a8c <SPIx_Init+0x70>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 8003a64:	4b09      	ldr	r3, [pc, #36]	; (8003a8c <SPIx_Init+0x70>)
 8003a66:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a6a:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a6c:	4b07      	ldr	r3, [pc, #28]	; (8003a8c <SPIx_Init+0x70>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8003a72:	4b06      	ldr	r3, [pc, #24]	; (8003a8c <SPIx_Init+0x70>)
 8003a74:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003a78:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8003a7a:	4804      	ldr	r0, [pc, #16]	; (8003a8c <SPIx_Init+0x70>)
 8003a7c:	f000 f80a 	bl	8003a94 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8003a80:	4802      	ldr	r0, [pc, #8]	; (8003a8c <SPIx_Init+0x70>)
 8003a82:	f007 fce9 	bl	800b458 <HAL_SPI_Init>
  }
}
 8003a86:	bf00      	nop
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	200004e0 	.word	0x200004e0
 8003a90:	40003800 	.word	0x40003800

08003a94 <SPIx_MspInit>:
  * @brief SPI MSP Init
  * @param hspi: SPI handle
  * @retval None
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b08a      	sub	sp, #40	; 0x28
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock  */
  DISCOVERY_SPIx_CLOCK_ENABLE();
 8003a9c:	4b15      	ldr	r3, [pc, #84]	; (8003af4 <SPIx_MspInit+0x60>)
 8003a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa0:	4a14      	ldr	r2, [pc, #80]	; (8003af4 <SPIx_MspInit+0x60>)
 8003aa2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003aa6:	6593      	str	r3, [r2, #88]	; 0x58
 8003aa8:	4b12      	ldr	r3, [pc, #72]	; (8003af4 <SPIx_MspInit+0x60>)
 8003aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ab0:	613b      	str	r3, [r7, #16]
 8003ab2:	693b      	ldr	r3, [r7, #16]

  /* enable SPIx gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8003ab4:	4b0f      	ldr	r3, [pc, #60]	; (8003af4 <SPIx_MspInit+0x60>)
 8003ab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ab8:	4a0e      	ldr	r2, [pc, #56]	; (8003af4 <SPIx_MspInit+0x60>)
 8003aba:	f043 0308 	orr.w	r3, r3, #8
 8003abe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ac0:	4b0c      	ldr	r3, [pc, #48]	; (8003af4 <SPIx_MspInit+0x60>)
 8003ac2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ac4:	f003 0308 	and.w	r3, r3, #8
 8003ac8:	60fb      	str	r3, [r7, #12]
 8003aca:	68fb      	ldr	r3, [r7, #12]

  /* configure SPIx SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8003acc:	231a      	movs	r3, #26
 8003ace:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; // GPIO_PULLDOWN;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8003ad8:	2302      	movs	r3, #2
 8003ada:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8003adc:	2305      	movs	r3, #5
 8003ade:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8003ae0:	f107 0314 	add.w	r3, r7, #20
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	4804      	ldr	r0, [pc, #16]	; (8003af8 <SPIx_MspInit+0x64>)
 8003ae8:	f001 ffdc 	bl	8005aa4 <HAL_GPIO_Init>
}
 8003aec:	bf00      	nop
 8003aee:	3728      	adds	r7, #40	; 0x28
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	40021000 	.word	0x40021000
 8003af8:	48000c00 	.word	0x48000c00

08003afc <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval none.
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8003afc:	b480      	push	{r7}
 8003afe:	b085      	sub	sp, #20
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	4603      	mov	r3, r0
 8003b04:	71fb      	strb	r3, [r7, #7]
  uint8_t receivedbyte;

  /* Enable the SPI */
  __HAL_SPI_ENABLE(&SpiHandle);
 8003b06:	4b20      	ldr	r3, [pc, #128]	; (8003b88 <SPIx_WriteRead+0x8c>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	4b1e      	ldr	r3, [pc, #120]	; (8003b88 <SPIx_WriteRead+0x8c>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b14:	601a      	str	r2, [r3, #0]
  /* check TXE flag */
  while ((SpiHandle.Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 8003b16:	bf00      	nop
 8003b18:	4b1b      	ldr	r3, [pc, #108]	; (8003b88 <SPIx_WriteRead+0x8c>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	f003 0302 	and.w	r3, r3, #2
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d1f8      	bne.n	8003b18 <SPIx_WriteRead+0x1c>

  /* Write the data */
  *((__IO uint8_t *)&SpiHandle.Instance->DR) = Byte;
 8003b26:	4b18      	ldr	r3, [pc, #96]	; (8003b88 <SPIx_WriteRead+0x8c>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	330c      	adds	r3, #12
 8003b2c:	79fa      	ldrb	r2, [r7, #7]
 8003b2e:	701a      	strb	r2, [r3, #0]

  while ((SpiHandle.Instance->SR & SPI_FLAG_RXNE) != SPI_FLAG_RXNE);
 8003b30:	bf00      	nop
 8003b32:	4b15      	ldr	r3, [pc, #84]	; (8003b88 <SPIx_WriteRead+0x8c>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f003 0301 	and.w	r3, r3, #1
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d1f8      	bne.n	8003b32 <SPIx_WriteRead+0x36>
  receivedbyte = *((__IO uint8_t *)&SpiHandle.Instance->DR);
 8003b40:	4b11      	ldr	r3, [pc, #68]	; (8003b88 <SPIx_WriteRead+0x8c>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	330c      	adds	r3, #12
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	73fb      	strb	r3, [r7, #15]

  /* Wait BSY flag */
  while ((SpiHandle.Instance->SR & SPI_FLAG_FTLVL) != SPI_FTLVL_EMPTY);
 8003b4a:	bf00      	nop
 8003b4c:	4b0e      	ldr	r3, [pc, #56]	; (8003b88 <SPIx_WriteRead+0x8c>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1f8      	bne.n	8003b4c <SPIx_WriteRead+0x50>
  while ((SpiHandle.Instance->SR & SPI_FLAG_BSY) == SPI_FLAG_BSY);
 8003b5a:	bf00      	nop
 8003b5c:	4b0a      	ldr	r3, [pc, #40]	; (8003b88 <SPIx_WriteRead+0x8c>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b66:	2b80      	cmp	r3, #128	; 0x80
 8003b68:	d0f8      	beq.n	8003b5c <SPIx_WriteRead+0x60>

  /* disable the SPI */
  __HAL_SPI_DISABLE(&SpiHandle);
 8003b6a:	4b07      	ldr	r3, [pc, #28]	; (8003b88 <SPIx_WriteRead+0x8c>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	4b05      	ldr	r3, [pc, #20]	; (8003b88 <SPIx_WriteRead+0x8c>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b78:	601a      	str	r2, [r3, #0]

  return receivedbyte;
 8003b7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3714      	adds	r7, #20
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr
 8003b88:	200004e0 	.word	0x200004e0

08003b8c <I2C1_Init>:
/**
  * @brief Discovery I2C1 Bus initialization
  * @retval None
  */
static void I2C1_Init(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	af00      	add	r7, sp, #0
  if (HAL_I2C_GetState(&I2c1Handle) == HAL_I2C_STATE_RESET)
 8003b90:	4812      	ldr	r0, [pc, #72]	; (8003bdc <I2C1_Init+0x50>)
 8003b92:	f002 fd71 	bl	8006678 <HAL_I2C_GetState>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d11d      	bne.n	8003bd8 <I2C1_Init+0x4c>
  {
    I2c1Handle.Instance              = DISCOVERY_I2C1;
 8003b9c:	4b0f      	ldr	r3, [pc, #60]	; (8003bdc <I2C1_Init+0x50>)
 8003b9e:	4a10      	ldr	r2, [pc, #64]	; (8003be0 <I2C1_Init+0x54>)
 8003ba0:	601a      	str	r2, [r3, #0]
    I2c1Handle.Init.Timing           = DISCOVERY_I2C1_TIMING;
 8003ba2:	4b0e      	ldr	r3, [pc, #56]	; (8003bdc <I2C1_Init+0x50>)
 8003ba4:	4a0f      	ldr	r2, [pc, #60]	; (8003be4 <I2C1_Init+0x58>)
 8003ba6:	605a      	str	r2, [r3, #4]
    I2c1Handle.Init.OwnAddress1      = 0;
 8003ba8:	4b0c      	ldr	r3, [pc, #48]	; (8003bdc <I2C1_Init+0x50>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	609a      	str	r2, [r3, #8]
    I2c1Handle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8003bae:	4b0b      	ldr	r3, [pc, #44]	; (8003bdc <I2C1_Init+0x50>)
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	60da      	str	r2, [r3, #12]
    I2c1Handle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003bb4:	4b09      	ldr	r3, [pc, #36]	; (8003bdc <I2C1_Init+0x50>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	611a      	str	r2, [r3, #16]
    I2c1Handle.Init.OwnAddress2      = 0;
 8003bba:	4b08      	ldr	r3, [pc, #32]	; (8003bdc <I2C1_Init+0x50>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	615a      	str	r2, [r3, #20]
    I2c1Handle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003bc0:	4b06      	ldr	r3, [pc, #24]	; (8003bdc <I2C1_Init+0x50>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	61da      	str	r2, [r3, #28]
    I2c1Handle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003bc6:	4b05      	ldr	r3, [pc, #20]	; (8003bdc <I2C1_Init+0x50>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2C1_MspInit(&I2c1Handle);
 8003bcc:	4803      	ldr	r0, [pc, #12]	; (8003bdc <I2C1_Init+0x50>)
 8003bce:	f000 f80b 	bl	8003be8 <I2C1_MspInit>
    HAL_I2C_Init(&I2c1Handle);
 8003bd2:	4802      	ldr	r0, [pc, #8]	; (8003bdc <I2C1_Init+0x50>)
 8003bd4:	f002 fa64 	bl	80060a0 <HAL_I2C_Init>
  }
}
 8003bd8:	bf00      	nop
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	20000494 	.word	0x20000494
 8003be0:	40005400 	.word	0x40005400
 8003be4:	90112626 	.word	0x90112626

08003be8 <I2C1_MspInit>:
  * @brief Discovery I2C1 MSP Initialization
  * @param hi2c: I2C handle
  * @retval None
  */
static void I2C1_MspInit(I2C_HandleTypeDef *hi2c)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b0ae      	sub	sp, #184	; 0xb8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStructure;
  RCC_PeriphCLKInitTypeDef  RCC_PeriphCLKInitStruct;

  /* IOSV bit MUST be set to access GPIO port G[2:15] */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003bf0:	4b3a      	ldr	r3, [pc, #232]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003bf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf4:	4a39      	ldr	r2, [pc, #228]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003bf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bfa:	6593      	str	r3, [r2, #88]	; 0x58
 8003bfc:	4b37      	ldr	r3, [pc, #220]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003bfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c04:	61bb      	str	r3, [r7, #24]
 8003c06:	69bb      	ldr	r3, [r7, #24]
  HAL_PWREx_EnableVddIO2();
 8003c08:	f004 fb7c 	bl	8008304 <HAL_PWREx_EnableVddIO2>

  if (hi2c->Instance == DISCOVERY_I2C1)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a33      	ldr	r2, [pc, #204]	; (8003ce0 <I2C1_MspInit+0xf8>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d15e      	bne.n	8003cd4 <I2C1_MspInit+0xec>
  {
    /*##-1- Configure the Discovery I2C clock source. The clock is derived from the SYSCLK #*/
    RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003c16:	2340      	movs	r3, #64	; 0x40
 8003c18:	61fb      	str	r3, [r7, #28]
    RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8003c1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c1e:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 8003c20:	f107 031c 	add.w	r3, r7, #28
 8003c24:	4618      	mov	r0, r3
 8003c26:	f005 fe91 	bl	800994c <HAL_RCCEx_PeriphCLKConfig>

    /*##-2- Configure the GPIOs ################################################*/
    /* Enable GPIO clock */
    DISCOVERY_I2C1_SDA_GPIO_CLK_ENABLE();
 8003c2a:	4b2c      	ldr	r3, [pc, #176]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003c2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c2e:	4a2b      	ldr	r2, [pc, #172]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003c30:	f043 0302 	orr.w	r3, r3, #2
 8003c34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c36:	4b29      	ldr	r3, [pc, #164]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	617b      	str	r3, [r7, #20]
 8003c40:	697b      	ldr	r3, [r7, #20]
    DISCOVERY_I2C1_SCL_GPIO_CLK_ENABLE();
 8003c42:	4b26      	ldr	r3, [pc, #152]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c46:	4a25      	ldr	r2, [pc, #148]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003c48:	f043 0302 	orr.w	r3, r3, #2
 8003c4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c4e:	4b23      	ldr	r3, [pc, #140]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	613b      	str	r3, [r7, #16]
 8003c58:	693b      	ldr	r3, [r7, #16]

    /* Configure I2C Rx/Tx as alternate function  */
    GPIO_InitStructure.Pin       = DISCOVERY_I2C1_SCL_PIN | DISCOVERY_I2C1_SDA_PIN;
 8003c5a:	23c0      	movs	r3, #192	; 0xc0
 8003c5c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStructure.Mode      = GPIO_MODE_AF_OD;
 8003c60:	2312      	movs	r3, #18
 8003c62:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStructure.Pull      = GPIO_PULLUP;
 8003c66:	2301      	movs	r3, #1
 8003c68:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStructure.Alternate = DISCOVERY_I2C1_SCL_SDA_AF;
 8003c72:	2304      	movs	r3, #4
 8003c74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(DISCOVERY_I2C1_SCL_GPIO_PORT, &GPIO_InitStructure);
 8003c78:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003c7c:	4619      	mov	r1, r3
 8003c7e:	4819      	ldr	r0, [pc, #100]	; (8003ce4 <I2C1_MspInit+0xfc>)
 8003c80:	f001 ff10 	bl	8005aa4 <HAL_GPIO_Init>

    /*##-3- Configure the Discovery I2C1 peripheral #######################################*/
    /* Enable Discovery I2C1 clock */
    DISCOVERY_I2C1_CLK_ENABLE();
 8003c84:	4b15      	ldr	r3, [pc, #84]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c88:	4a14      	ldr	r2, [pc, #80]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003c8a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003c8e:	6593      	str	r3, [r2, #88]	; 0x58
 8003c90:	4b12      	ldr	r3, [pc, #72]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c98:	60fb      	str	r3, [r7, #12]
 8003c9a:	68fb      	ldr	r3, [r7, #12]

    /* Force and release the I2C Peripheral Clock Reset */
    DISCOVERY_I2C1_FORCE_RESET();
 8003c9c:	4b0f      	ldr	r3, [pc, #60]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003c9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca0:	4a0e      	ldr	r2, [pc, #56]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003ca2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003ca6:	6393      	str	r3, [r2, #56]	; 0x38
    DISCOVERY_I2C1_RELEASE_RESET();
 8003ca8:	4b0c      	ldr	r3, [pc, #48]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cac:	4a0b      	ldr	r2, [pc, #44]	; (8003cdc <I2C1_MspInit+0xf4>)
 8003cae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003cb2:	6393      	str	r3, [r2, #56]	; 0x38

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_EV_IRQn, 0x00, 0);
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	201f      	movs	r0, #31
 8003cba:	f001 fc85 	bl	80055c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_EV_IRQn);
 8003cbe:	201f      	movs	r0, #31
 8003cc0:	f001 fc9e 	bl	8005600 <HAL_NVIC_EnableIRQ>

    /* Enable and set Discovery I2C1 Interrupt to the highest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2C1_ER_IRQn, 0x00, 0);
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	2100      	movs	r1, #0
 8003cc8:	2020      	movs	r0, #32
 8003cca:	f001 fc7d 	bl	80055c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2C1_ER_IRQn);
 8003cce:	2020      	movs	r0, #32
 8003cd0:	f001 fc96 	bl	8005600 <HAL_NVIC_EnableIRQ>
  }
}
 8003cd4:	bf00      	nop
 8003cd6:	37b8      	adds	r7, #184	; 0xb8
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	40005400 	.word	0x40005400
 8003ce4:	48000400 	.word	0x48000400

08003ce8 <I2C1_WriteBuffer>:
  * @param  pBuffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval None
  */
static HAL_StatusTypeDef I2C1_WriteBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b08a      	sub	sp, #40	; 0x28
 8003cec:	af04      	add	r7, sp, #16
 8003cee:	607b      	str	r3, [r7, #4]
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	81fb      	strh	r3, [r7, #14]
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	81bb      	strh	r3, [r7, #12]
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8003d00:	4b0c      	ldr	r3, [pc, #48]	; (8003d34 <I2C1_WriteBuffer+0x4c>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	8978      	ldrh	r0, [r7, #10]
 8003d06:	89ba      	ldrh	r2, [r7, #12]
 8003d08:	89f9      	ldrh	r1, [r7, #14]
 8003d0a:	9302      	str	r3, [sp, #8]
 8003d0c:	8c3b      	ldrh	r3, [r7, #32]
 8003d0e:	9301      	str	r3, [sp, #4]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	9300      	str	r3, [sp, #0]
 8003d14:	4603      	mov	r3, r0
 8003d16:	4808      	ldr	r0, [pc, #32]	; (8003d38 <I2C1_WriteBuffer+0x50>)
 8003d18:	f002 fa80 	bl	800621c <HAL_I2C_Mem_Write>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8003d20:	7dfb      	ldrb	r3, [r7, #23]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d001      	beq.n	8003d2a <I2C1_WriteBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8003d26:	f000 f833 	bl	8003d90 <I2C1_Error>
  }
  return status;
 8003d2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3718      	adds	r7, #24
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	20000058 	.word	0x20000058
 8003d38:	20000494 	.word	0x20000494

08003d3c <I2C1_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static HAL_StatusTypeDef I2C1_ReadBuffer(uint16_t Addr, uint16_t Reg, uint16_t RegSize, uint8_t *pBuffer, uint16_t Length)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b08a      	sub	sp, #40	; 0x28
 8003d40:	af04      	add	r7, sp, #16
 8003d42:	607b      	str	r3, [r7, #4]
 8003d44:	4603      	mov	r3, r0
 8003d46:	81fb      	strh	r3, [r7, #14]
 8003d48:	460b      	mov	r3, r1
 8003d4a:	81bb      	strh	r3, [r7, #12]
 8003d4c:	4613      	mov	r3, r2
 8003d4e:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef status = HAL_OK;
 8003d50:	2300      	movs	r3, #0
 8003d52:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(&I2c1Handle, Addr, (uint16_t)Reg, RegSize, pBuffer, Length, I2c1Timeout);
 8003d54:	4b0c      	ldr	r3, [pc, #48]	; (8003d88 <I2C1_ReadBuffer+0x4c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	8978      	ldrh	r0, [r7, #10]
 8003d5a:	89ba      	ldrh	r2, [r7, #12]
 8003d5c:	89f9      	ldrh	r1, [r7, #14]
 8003d5e:	9302      	str	r3, [sp, #8]
 8003d60:	8c3b      	ldrh	r3, [r7, #32]
 8003d62:	9301      	str	r3, [sp, #4]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	9300      	str	r3, [sp, #0]
 8003d68:	4603      	mov	r3, r0
 8003d6a:	4808      	ldr	r0, [pc, #32]	; (8003d8c <I2C1_ReadBuffer+0x50>)
 8003d6c:	f002 fb6a 	bl	8006444 <HAL_I2C_Mem_Read>
 8003d70:	4603      	mov	r3, r0
 8003d72:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if (status != HAL_OK)
 8003d74:	7dfb      	ldrb	r3, [r7, #23]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <I2C1_ReadBuffer+0x42>
  {
    /* Re-Initiaize the BUS */
    I2C1_Error();
 8003d7a:	f000 f809 	bl	8003d90 <I2C1_Error>
  }
  return status;
 8003d7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3718      	adds	r7, #24
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	20000058 	.word	0x20000058
 8003d8c:	20000494 	.word	0x20000494

08003d90 <I2C1_Error>:
/**
  * @brief Discovery I2C1 error treatment function
  * @retval None
  */
static void I2C1_Error(void)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	af00      	add	r7, sp, #0
  /* De-initialize the I2C communication BUS */
  HAL_I2C_DeInit(&I2c1Handle);
 8003d94:	4803      	ldr	r0, [pc, #12]	; (8003da4 <I2C1_Error+0x14>)
 8003d96:	f002 fa12 	bl	80061be <HAL_I2C_DeInit>

  /* Re- Initiaize the I2C communication BUS */
  I2C1_Init();
 8003d9a:	f7ff fef7 	bl	8003b8c <I2C1_Init>
}
 8003d9e:	bf00      	nop
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	20000494 	.word	0x20000494

08003da8 <GYRO_IO_Init>:
/**
  * @brief  Configures the GYRO SPI interface.
  * @retval None
  */
void GYRO_IO_Init(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b08a      	sub	sp, #40	; 0x28
 8003dac:	af00      	add	r7, sp, #0

  /* Case GYRO not used in the demonstration software except being set in
     low power mode.
     To avoid access conflicts with accelerometer and magnetometer,
     initialize  XL_CS and MAG_CS pins then deselect these I/O */
  ACCELERO_CS_GPIO_CLK_ENABLE();
 8003dae:	4b49      	ldr	r3, [pc, #292]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003db2:	4a48      	ldr	r2, [pc, #288]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003db4:	f043 0310 	orr.w	r3, r3, #16
 8003db8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003dba:	4b46      	ldr	r3, [pc, #280]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dbe:	f003 0310 	and.w	r3, r3, #16
 8003dc2:	613b      	str	r3, [r7, #16]
 8003dc4:	693b      	ldr	r3, [r7, #16]
  GPIO_InitStructure.Pin = ACCELERO_CS_PIN;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dd2:	2303      	movs	r3, #3
 8003dd4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ACCELERO_CS_GPIO_PORT, &GPIO_InitStructure);
 8003dd6:	f107 0314 	add.w	r3, r7, #20
 8003dda:	4619      	mov	r1, r3
 8003ddc:	483e      	ldr	r0, [pc, #248]	; (8003ed8 <GYRO_IO_Init+0x130>)
 8003dde:	f001 fe61 	bl	8005aa4 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  ACCELERO_CS_HIGH();
 8003de2:	2201      	movs	r2, #1
 8003de4:	2101      	movs	r1, #1
 8003de6:	483c      	ldr	r0, [pc, #240]	; (8003ed8 <GYRO_IO_Init+0x130>)
 8003de8:	f002 f910 	bl	800600c <HAL_GPIO_WritePin>

  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */
  MAGNETO_CS_GPIO_CLK_ENABLE();
 8003dec:	4b39      	ldr	r3, [pc, #228]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003df0:	4a38      	ldr	r2, [pc, #224]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003df2:	f043 0304 	orr.w	r3, r3, #4
 8003df6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003df8:	4b36      	ldr	r3, [pc, #216]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dfc:	f003 0304 	and.w	r3, r3, #4
 8003e00:	60fb      	str	r3, [r7, #12]
 8003e02:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStructure.Pin = MAGNETO_CS_PIN;
 8003e04:	2301      	movs	r3, #1
 8003e06:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e10:	2303      	movs	r3, #3
 8003e12:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MAGNETO_CS_GPIO_PORT, &GPIO_InitStructure);
 8003e14:	f107 0314 	add.w	r3, r7, #20
 8003e18:	4619      	mov	r1, r3
 8003e1a:	4830      	ldr	r0, [pc, #192]	; (8003edc <GYRO_IO_Init+0x134>)
 8003e1c:	f001 fe42 	bl	8005aa4 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  MAGNETO_CS_HIGH();
 8003e20:	2201      	movs	r2, #1
 8003e22:	2101      	movs	r1, #1
 8003e24:	482d      	ldr	r0, [pc, #180]	; (8003edc <GYRO_IO_Init+0x134>)
 8003e26:	f002 f8f1 	bl	800600c <HAL_GPIO_WritePin>


  /* Configure the Gyroscope Control pins ---------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */
  GYRO_CS_GPIO_CLK_ENABLE();
 8003e2a:	4b2a      	ldr	r3, [pc, #168]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e2e:	4a29      	ldr	r2, [pc, #164]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003e30:	f043 0308 	orr.w	r3, r3, #8
 8003e34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e36:	4b27      	ldr	r3, [pc, #156]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e3a:	f003 0308 	and.w	r3, r3, #8
 8003e3e:	60bb      	str	r3, [r7, #8]
 8003e40:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8003e42:	2380      	movs	r3, #128	; 0x80
 8003e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8003e46:	2301      	movs	r3, #1
 8003e48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e4e:	2303      	movs	r3, #3
 8003e50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8003e52:	f107 0314 	add.w	r3, r7, #20
 8003e56:	4619      	mov	r1, r3
 8003e58:	4821      	ldr	r0, [pc, #132]	; (8003ee0 <GYRO_IO_Init+0x138>)
 8003e5a:	f001 fe23 	bl	8005aa4 <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 8003e5e:	2201      	movs	r2, #1
 8003e60:	2180      	movs	r1, #128	; 0x80
 8003e62:	481f      	ldr	r0, [pc, #124]	; (8003ee0 <GYRO_IO_Init+0x138>)
 8003e64:	f002 f8d2 	bl	800600c <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT1_GPIO_CLK_ENABLE();
 8003e68:	4b1a      	ldr	r3, [pc, #104]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003e6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e6c:	4a19      	ldr	r2, [pc, #100]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003e6e:	f043 0308 	orr.w	r3, r3, #8
 8003e72:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003e74:	4b17      	ldr	r3, [pc, #92]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003e76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e78:	f003 0308 	and.w	r3, r3, #8
 8003e7c:	607b      	str	r3, [r7, #4]
 8003e7e:	687b      	ldr	r3, [r7, #4]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN;
 8003e80:	2304      	movs	r3, #4
 8003e82:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8003e84:	2300      	movs	r3, #0
 8003e86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e88:	2303      	movs	r3, #3
 8003e8a:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GYRO_INT1_GPIO_PORT, &GPIO_InitStructure);
 8003e90:	f107 0314 	add.w	r3, r7, #20
 8003e94:	4619      	mov	r1, r3
 8003e96:	4812      	ldr	r0, [pc, #72]	; (8003ee0 <GYRO_IO_Init+0x138>)
 8003e98:	f001 fe04 	bl	8005aa4 <HAL_GPIO_Init>

  GYRO_INT2_GPIO_CLK_ENABLE();
 8003e9c:	4b0d      	ldr	r3, [pc, #52]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003e9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ea0:	4a0c      	ldr	r2, [pc, #48]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003ea2:	f043 0302 	orr.w	r3, r3, #2
 8003ea6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ea8:	4b0a      	ldr	r3, [pc, #40]	; (8003ed4 <GYRO_IO_Init+0x12c>)
 8003eaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eac:	f003 0302 	and.w	r3, r3, #2
 8003eb0:	603b      	str	r3, [r7, #0]
 8003eb2:	683b      	ldr	r3, [r7, #0]
  GPIO_InitStructure.Pin = GYRO_INT2_PIN;
 8003eb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003eb8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GYRO_INT2_GPIO_PORT, &GPIO_InitStructure);
 8003eba:	f107 0314 	add.w	r3, r7, #20
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	4808      	ldr	r0, [pc, #32]	; (8003ee4 <GYRO_IO_Init+0x13c>)
 8003ec2:	f001 fdef 	bl	8005aa4 <HAL_GPIO_Init>

  SPIx_Init();
 8003ec6:	f7ff fda9 	bl	8003a1c <SPIx_Init>

}
 8003eca:	bf00      	nop
 8003ecc:	3728      	adds	r7, #40	; 0x28
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	48001000 	.word	0x48001000
 8003edc:	48000800 	.word	0x48000800
 8003ee0:	48000c00 	.word	0x48000c00
 8003ee4:	48000400 	.word	0x48000400

08003ee8 <GYRO_IO_Write>:
  * @param  WriteAddr : GYRO's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t *pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	70fb      	strb	r3, [r7, #3]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit:
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if (NumByteToWrite > 0x01)
 8003ef8:	883b      	ldrh	r3, [r7, #0]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d903      	bls.n	8003f06 <GYRO_IO_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8003efe:	78fb      	ldrb	r3, [r7, #3]
 8003f00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f04:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8003f06:	2200      	movs	r2, #0
 8003f08:	2180      	movs	r1, #128	; 0x80
 8003f0a:	4813      	ldr	r0, [pc, #76]	; (8003f58 <GYRO_IO_Write+0x70>)
 8003f0c:	f002 f87e 	bl	800600c <HAL_GPIO_WritePin>
  __SPI_DIRECTION_2LINES(&SpiHandle);
 8003f10:	4b12      	ldr	r3, [pc, #72]	; (8003f5c <GYRO_IO_Write+0x74>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	4b11      	ldr	r3, [pc, #68]	; (8003f5c <GYRO_IO_Write+0x74>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8003f1e:	601a      	str	r2, [r3, #0]

  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 8003f20:	78fb      	ldrb	r3, [r7, #3]
 8003f22:	4618      	mov	r0, r3
 8003f24:	f7ff fdea 	bl	8003afc <SPIx_WriteRead>

  /* Send the data that will be written into the device (MSB First) */
  while (NumByteToWrite >= 0x01)
 8003f28:	e00a      	b.n	8003f40 <GYRO_IO_Write+0x58>
  {
    SPIx_WriteRead(*pBuffer);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7ff fde4 	bl	8003afc <SPIx_WriteRead>
    NumByteToWrite--;
 8003f34:	883b      	ldrh	r3, [r7, #0]
 8003f36:	3b01      	subs	r3, #1
 8003f38:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	607b      	str	r3, [r7, #4]
  while (NumByteToWrite >= 0x01)
 8003f40:	883b      	ldrh	r3, [r7, #0]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1f1      	bne.n	8003f2a <GYRO_IO_Write+0x42>
  }

  /* Set chip select High at the end of the transmission */
  GYRO_CS_HIGH();
 8003f46:	2201      	movs	r2, #1
 8003f48:	2180      	movs	r1, #128	; 0x80
 8003f4a:	4803      	ldr	r0, [pc, #12]	; (8003f58 <GYRO_IO_Write+0x70>)
 8003f4c:	f002 f85e 	bl	800600c <HAL_GPIO_WritePin>
}
 8003f50:	bf00      	nop
 8003f52:	3708      	adds	r7, #8
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	48000c00 	.word	0x48000c00
 8003f5c:	200004e0 	.word	0x200004e0

08003f60 <GYRO_IO_Read>:
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t *pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	460b      	mov	r3, r1
 8003f6a:	70fb      	strb	r3, [r7, #3]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	803b      	strh	r3, [r7, #0]
  if (NumByteToRead > 0x01)
 8003f70:	883b      	ldrh	r3, [r7, #0]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d904      	bls.n	8003f80 <GYRO_IO_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8003f76:	78fb      	ldrb	r3, [r7, #3]
 8003f78:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8003f7c:	70fb      	strb	r3, [r7, #3]
 8003f7e:	e003      	b.n	8003f88 <GYRO_IO_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8003f80:	78fb      	ldrb	r3, [r7, #3]
 8003f82:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003f86:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 8003f88:	2200      	movs	r2, #0
 8003f8a:	2180      	movs	r1, #128	; 0x80
 8003f8c:	4814      	ldr	r0, [pc, #80]	; (8003fe0 <GYRO_IO_Read+0x80>)
 8003f8e:	f002 f83d 	bl	800600c <HAL_GPIO_WritePin>
  __SPI_DIRECTION_2LINES(&SpiHandle);
 8003f92:	4b14      	ldr	r3, [pc, #80]	; (8003fe4 <GYRO_IO_Read+0x84>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	4b12      	ldr	r3, [pc, #72]	; (8003fe4 <GYRO_IO_Read+0x84>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f422 4244 	bic.w	r2, r2, #50176	; 0xc400
 8003fa0:	601a      	str	r2, [r3, #0]
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8003fa2:	78fb      	ldrb	r3, [r7, #3]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7ff fda9 	bl	8003afc <SPIx_WriteRead>

  /* Receive the data that will be read from the device (MSB First) */
  while (NumByteToRead > 0x00)
 8003faa:	e00c      	b.n	8003fc6 <GYRO_IO_Read+0x66>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(0x00);
 8003fac:	2000      	movs	r0, #0
 8003fae:	f7ff fda5 	bl	8003afc <SPIx_WriteRead>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 8003fba:	883b      	ldrh	r3, [r7, #0]
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	3301      	adds	r3, #1
 8003fc4:	607b      	str	r3, [r7, #4]
  while (NumByteToRead > 0x00)
 8003fc6:	883b      	ldrh	r3, [r7, #0]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1ef      	bne.n	8003fac <GYRO_IO_Read+0x4c>
  }

  /* Set chip select High at the end of the transmission */
  GYRO_CS_HIGH();
 8003fcc:	2201      	movs	r2, #1
 8003fce:	2180      	movs	r1, #128	; 0x80
 8003fd0:	4803      	ldr	r0, [pc, #12]	; (8003fe0 <GYRO_IO_Read+0x80>)
 8003fd2:	f002 f81b 	bl	800600c <HAL_GPIO_WritePin>
}
 8003fd6:	bf00      	nop
 8003fd8:	3708      	adds	r7, #8
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	48000c00 	.word	0x48000c00
 8003fe4:	200004e0 	.word	0x200004e0

08003fe8 <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b086      	sub	sp, #24
 8003fec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8003fee:	4b17      	ldr	r3, [pc, #92]	; (800404c <AUDIO_IO_Init+0x64>)
 8003ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff2:	4a16      	ldr	r2, [pc, #88]	; (800404c <AUDIO_IO_Init+0x64>)
 8003ff4:	f043 0310 	orr.w	r3, r3, #16
 8003ff8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ffa:	4b14      	ldr	r3, [pc, #80]	; (800404c <AUDIO_IO_Init+0x64>)
 8003ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ffe:	f003 0310 	and.w	r3, r3, #16
 8004002:	603b      	str	r3, [r7, #0]
 8004004:	683b      	ldr	r3, [r7, #0]

  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8004006:	2308      	movs	r3, #8
 8004008:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800400a:	2301      	movs	r3, #1
 800400c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800400e:	2302      	movs	r3, #2
 8004010:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8004012:	2300      	movs	r3, #0
 8004014:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8004016:	1d3b      	adds	r3, r7, #4
 8004018:	4619      	mov	r1, r3
 800401a:	480d      	ldr	r0, [pc, #52]	; (8004050 <AUDIO_IO_Init+0x68>)
 800401c:	f001 fd42 	bl	8005aa4 <HAL_GPIO_Init>

  /* I2C bus init */
  I2C1_Init();
 8004020:	f7ff fdb4 	bl	8003b8c <I2C1_Init>

  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8004024:	2200      	movs	r2, #0
 8004026:	2108      	movs	r1, #8
 8004028:	4809      	ldr	r0, [pc, #36]	; (8004050 <AUDIO_IO_Init+0x68>)
 800402a:	f001 ffef 	bl	800600c <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 800402e:	2005      	movs	r0, #5
 8004030:	f001 f9ce 	bl	80053d0 <HAL_Delay>

  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8004034:	2201      	movs	r2, #1
 8004036:	2108      	movs	r1, #8
 8004038:	4805      	ldr	r0, [pc, #20]	; (8004050 <AUDIO_IO_Init+0x68>)
 800403a:	f001 ffe7 	bl	800600c <HAL_GPIO_WritePin>

  /* wait for a delay to insure registers erasing */
  HAL_Delay(5);
 800403e:	2005      	movs	r0, #5
 8004040:	f001 f9c6 	bl	80053d0 <HAL_Delay>
}
 8004044:	bf00      	nop
 8004046:	3718      	adds	r7, #24
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	40021000 	.word	0x40021000
 8004050:	48001000 	.word	0x48001000

08004054 <AUDIO_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af02      	add	r7, sp, #8
 800405a:	4603      	mov	r3, r0
 800405c:	71fb      	strb	r3, [r7, #7]
 800405e:	460b      	mov	r3, r1
 8004060:	71bb      	strb	r3, [r7, #6]
 8004062:	4613      	mov	r3, r2
 8004064:	717b      	strb	r3, [r7, #5]
  I2C1_WriteBuffer(Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1);
 8004066:	79fb      	ldrb	r3, [r7, #7]
 8004068:	b298      	uxth	r0, r3
 800406a:	79bb      	ldrb	r3, [r7, #6]
 800406c:	b299      	uxth	r1, r3
 800406e:	1d7a      	adds	r2, r7, #5
 8004070:	2301      	movs	r3, #1
 8004072:	9300      	str	r3, [sp, #0]
 8004074:	4613      	mov	r3, r2
 8004076:	2201      	movs	r2, #1
 8004078:	f7ff fe36 	bl	8003ce8 <I2C1_WriteBuffer>
}
 800407c:	bf00      	nop
 800407e:	3708      	adds	r7, #8
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b086      	sub	sp, #24
 8004088:	af02      	add	r7, sp, #8
 800408a:	4603      	mov	r3, r0
 800408c:	460a      	mov	r2, r1
 800408e:	71fb      	strb	r3, [r7, #7]
 8004090:	4613      	mov	r3, r2
 8004092:	71bb      	strb	r3, [r7, #6]
  uint8_t Read_Value = 0;
 8004094:	2300      	movs	r3, #0
 8004096:	73fb      	strb	r3, [r7, #15]

  I2C1_ReadBuffer((uint16_t) Addr, (uint16_t) Reg, I2C_MEMADD_SIZE_8BIT, &Read_Value, 1);
 8004098:	79fb      	ldrb	r3, [r7, #7]
 800409a:	b298      	uxth	r0, r3
 800409c:	79bb      	ldrb	r3, [r7, #6]
 800409e:	b299      	uxth	r1, r3
 80040a0:	f107 020f 	add.w	r2, r7, #15
 80040a4:	2301      	movs	r3, #1
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	4613      	mov	r3, r2
 80040aa:	2201      	movs	r2, #1
 80040ac:	f7ff fe46 	bl	8003d3c <I2C1_ReadBuffer>

  return Read_Value;
 80040b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
	...

080040bc <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80040c0:	4b19      	ldr	r3, [pc, #100]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 80040c2:	4a1a      	ldr	r2, [pc, #104]	; (800412c <BSP_LCD_GLASS_Init+0x70>)
 80040c4:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80040c6:	4b18      	ldr	r3, [pc, #96]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80040cc:	4b16      	ldr	r3, [pc, #88]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 80040ce:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80040d2:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80040d4:	4b14      	ldr	r3, [pc, #80]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 80040d6:	220c      	movs	r2, #12
 80040d8:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80040da:	4b13      	ldr	r3, [pc, #76]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 80040dc:	2240      	movs	r2, #64	; 0x40
 80040de:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80040e0:	4b11      	ldr	r3, [pc, #68]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80040e6:	4b10      	ldr	r3, [pc, #64]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 80040e8:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80040ec:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80040ee:	4b0e      	ldr	r3, [pc, #56]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80040f4:	4b0c      	ldr	r3, [pc, #48]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 80040f6:	2240      	movs	r2, #64	; 0x40
 80040f8:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80040fa:	4b0b      	ldr	r3, [pc, #44]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8004100:	4b09      	ldr	r3, [pc, #36]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 8004102:	2200      	movs	r2, #0
 8004104:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8004106:	4b08      	ldr	r3, [pc, #32]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 8004108:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800410c:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800410e:	4b06      	ldr	r3, [pc, #24]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 8004110:	2200      	movs	r2, #0
 8004112:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8004114:	4804      	ldr	r0, [pc, #16]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 8004116:	f000 f839 	bl	800418c <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 800411a:	4803      	ldr	r0, [pc, #12]	; (8004128 <BSP_LCD_GLASS_Init+0x6c>)
 800411c:	f002 fd6e 	bl	8006bfc <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 8004120:	f000 f82a 	bl	8004178 <BSP_LCD_GLASS_Clear>
}
 8004124:	bf00      	nop
 8004126:	bd80      	pop	{r7, pc}
 8004128:	2000ea60 	.word	0x2000ea60
 800412c:	40002400 	.word	0x40002400

08004130 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b084      	sub	sp, #16
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8004138:	2300      	movs	r3, #0
 800413a:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 800413c:	e00b      	b.n	8004156 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800413e:	7bfb      	ldrb	r3, [r7, #15]
 8004140:	2200      	movs	r2, #0
 8004142:	2100      	movs	r1, #0
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f000 f9b1 	bl	80044ac <WriteChar>

    /* Point on the next character */
    ptr++;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	3301      	adds	r3, #1
 800414e:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8004150:	7bfb      	ldrb	r3, [r7, #15]
 8004152:	3301      	adds	r3, #1
 8004154:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d002      	beq.n	8004164 <BSP_LCD_GLASS_DisplayString+0x34>
 800415e:	7bfb      	ldrb	r3, [r7, #15]
 8004160:	2b05      	cmp	r3, #5
 8004162:	d9ec      	bls.n	800413e <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8004164:	4803      	ldr	r0, [pc, #12]	; (8004174 <BSP_LCD_GLASS_DisplayString+0x44>)
 8004166:	f002 feba 	bl	8006ede <HAL_LCD_UpdateDisplayRequest>
}
 800416a:	bf00      	nop
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	2000ea60 	.word	0x2000ea60

08004178 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 800417c:	4802      	ldr	r0, [pc, #8]	; (8004188 <BSP_LCD_GLASS_Clear+0x10>)
 800417e:	f002 fe58 	bl	8006e32 <HAL_LCD_Clear>
}
 8004182:	bf00      	nop
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	2000ea60 	.word	0x2000ea60

0800418c <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b0c0      	sub	sp, #256	; 0x100
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8004194:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004198:	2200      	movs	r2, #0
 800419a:	601a      	str	r2, [r3, #0]
 800419c:	605a      	str	r2, [r3, #4]
 800419e:	609a      	str	r2, [r3, #8]
 80041a0:	60da      	str	r2, [r3, #12]
 80041a2:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80041a4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80041a8:	2244      	movs	r2, #68	; 0x44
 80041aa:	2100      	movs	r1, #0
 80041ac:	4618      	mov	r0, r3
 80041ae:	f014 f9b9 	bl	8018524 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80041b2:	f107 0320 	add.w	r3, r7, #32
 80041b6:	2288      	movs	r2, #136	; 0x88
 80041b8:	2100      	movs	r1, #0
 80041ba:	4618      	mov	r0, r3
 80041bc:	f014 f9b2 	bl	8018524 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80041c0:	4b51      	ldr	r3, [pc, #324]	; (8004308 <LCD_MspInit+0x17c>)
 80041c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041c4:	4a50      	ldr	r2, [pc, #320]	; (8004308 <LCD_MspInit+0x17c>)
 80041c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041ca:	6593      	str	r3, [r2, #88]	; 0x58
 80041cc:	4b4e      	ldr	r3, [pc, #312]	; (8004308 <LCD_MspInit+0x17c>)
 80041ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041d4:	61fb      	str	r3, [r7, #28]
 80041d6:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80041d8:	2304      	movs	r3, #4
 80041da:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80041de:	2300      	movs	r3, #0
 80041e0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80041e4:	2301      	movs	r3, #1
 80041e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80041ea:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80041ee:	4618      	mov	r0, r3
 80041f0:	f004 fd90 	bl	8008d14 <HAL_RCC_OscConfig>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d000      	beq.n	80041fc <LCD_MspInit+0x70>
  {
    while (1);
 80041fa:	e7fe      	b.n	80041fa <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80041fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004200:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004202:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004206:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800420a:	f107 0320 	add.w	r3, r7, #32
 800420e:	4618      	mov	r0, r3
 8004210:	f005 fb9c 	bl	800994c <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004214:	4b3c      	ldr	r3, [pc, #240]	; (8004308 <LCD_MspInit+0x17c>)
 8004216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004218:	4a3b      	ldr	r2, [pc, #236]	; (8004308 <LCD_MspInit+0x17c>)
 800421a:	f043 0301 	orr.w	r3, r3, #1
 800421e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004220:	4b39      	ldr	r3, [pc, #228]	; (8004308 <LCD_MspInit+0x17c>)
 8004222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004224:	f003 0301 	and.w	r3, r3, #1
 8004228:	61bb      	str	r3, [r7, #24]
 800422a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800422c:	4b36      	ldr	r3, [pc, #216]	; (8004308 <LCD_MspInit+0x17c>)
 800422e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004230:	4a35      	ldr	r2, [pc, #212]	; (8004308 <LCD_MspInit+0x17c>)
 8004232:	f043 0302 	orr.w	r3, r3, #2
 8004236:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004238:	4b33      	ldr	r3, [pc, #204]	; (8004308 <LCD_MspInit+0x17c>)
 800423a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	617b      	str	r3, [r7, #20]
 8004242:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004244:	4b30      	ldr	r3, [pc, #192]	; (8004308 <LCD_MspInit+0x17c>)
 8004246:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004248:	4a2f      	ldr	r2, [pc, #188]	; (8004308 <LCD_MspInit+0x17c>)
 800424a:	f043 0304 	orr.w	r3, r3, #4
 800424e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004250:	4b2d      	ldr	r3, [pc, #180]	; (8004308 <LCD_MspInit+0x17c>)
 8004252:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004254:	f003 0304 	and.w	r3, r3, #4
 8004258:	613b      	str	r3, [r7, #16]
 800425a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800425c:	4b2a      	ldr	r3, [pc, #168]	; (8004308 <LCD_MspInit+0x17c>)
 800425e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004260:	4a29      	ldr	r2, [pc, #164]	; (8004308 <LCD_MspInit+0x17c>)
 8004262:	f043 0308 	orr.w	r3, r3, #8
 8004266:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004268:	4b27      	ldr	r3, [pc, #156]	; (8004308 <LCD_MspInit+0x17c>)
 800426a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800426c:	f003 0308 	and.w	r3, r3, #8
 8004270:	60fb      	str	r3, [r7, #12]
 8004272:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8004274:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8004278:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 800427c:	2302      	movs	r3, #2
 800427e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 8004282:	2300      	movs	r3, #0
 8004284:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8004288:	2303      	movs	r3, #3
 800428a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800428e:	230b      	movs	r3, #11
 8004290:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8004294:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8004298:	4619      	mov	r1, r3
 800429a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800429e:	f001 fc01 	bl	8005aa4 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80042a2:	f24f 2333 	movw	r3, #62003	; 0xf233
 80042a6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80042aa:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80042ae:	4619      	mov	r1, r3
 80042b0:	4816      	ldr	r0, [pc, #88]	; (800430c <LCD_MspInit+0x180>)
 80042b2:	f001 fbf7 	bl	8005aa4 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80042b6:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80042ba:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80042be:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80042c2:	4619      	mov	r1, r3
 80042c4:	4812      	ldr	r0, [pc, #72]	; (8004310 <LCD_MspInit+0x184>)
 80042c6:	f001 fbed 	bl	8005aa4 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80042ca:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80042ce:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 80042d2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80042d6:	4619      	mov	r1, r3
 80042d8:	480e      	ldr	r0, [pc, #56]	; (8004314 <LCD_MspInit+0x188>)
 80042da:	f001 fbe3 	bl	8005aa4 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80042de:	2002      	movs	r0, #2
 80042e0:	f001 f876 	bl	80053d0 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80042e4:	4b08      	ldr	r3, [pc, #32]	; (8004308 <LCD_MspInit+0x17c>)
 80042e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042e8:	4a07      	ldr	r2, [pc, #28]	; (8004308 <LCD_MspInit+0x17c>)
 80042ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042ee:	6593      	str	r3, [r2, #88]	; 0x58
 80042f0:	4b05      	ldr	r3, [pc, #20]	; (8004308 <LCD_MspInit+0x17c>)
 80042f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042f8:	60bb      	str	r3, [r7, #8]
 80042fa:	68bb      	ldr	r3, [r7, #8]
}
 80042fc:	bf00      	nop
 80042fe:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	40021000 	.word	0x40021000
 800430c:	48000400 	.word	0x48000400
 8004310:	48000800 	.word	0x48000800
 8004314:	48000c00 	.word	0x48000c00

08004318 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	460b      	mov	r3, r1
 8004322:	70fb      	strb	r3, [r7, #3]
 8004324:	4613      	mov	r3, r2
 8004326:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8004328:	2300      	movs	r3, #0
 800432a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 800432c:	2300      	movs	r3, #0
 800432e:	737b      	strb	r3, [r7, #13]
 8004330:	2300      	movs	r3, #0
 8004332:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	781b      	ldrb	r3, [r3, #0]
 8004338:	2b2f      	cmp	r3, #47	; 0x2f
 800433a:	d04d      	beq.n	80043d8 <Convert+0xc0>
 800433c:	2b2f      	cmp	r3, #47	; 0x2f
 800433e:	dc11      	bgt.n	8004364 <Convert+0x4c>
 8004340:	2b29      	cmp	r3, #41	; 0x29
 8004342:	d02e      	beq.n	80043a2 <Convert+0x8a>
 8004344:	2b29      	cmp	r3, #41	; 0x29
 8004346:	dc06      	bgt.n	8004356 <Convert+0x3e>
 8004348:	2b25      	cmp	r3, #37	; 0x25
 800434a:	d04c      	beq.n	80043e6 <Convert+0xce>
 800434c:	2b28      	cmp	r3, #40	; 0x28
 800434e:	d025      	beq.n	800439c <Convert+0x84>
 8004350:	2b20      	cmp	r3, #32
 8004352:	d01c      	beq.n	800438e <Convert+0x76>
 8004354:	e057      	b.n	8004406 <Convert+0xee>
 8004356:	2b2b      	cmp	r3, #43	; 0x2b
 8004358:	d03a      	beq.n	80043d0 <Convert+0xb8>
 800435a:	2b2b      	cmp	r3, #43	; 0x2b
 800435c:	db1a      	blt.n	8004394 <Convert+0x7c>
 800435e:	2b2d      	cmp	r3, #45	; 0x2d
 8004360:	d032      	beq.n	80043c8 <Convert+0xb0>
 8004362:	e050      	b.n	8004406 <Convert+0xee>
 8004364:	2b6d      	cmp	r3, #109	; 0x6d
 8004366:	d023      	beq.n	80043b0 <Convert+0x98>
 8004368:	2b6d      	cmp	r3, #109	; 0x6d
 800436a:	dc04      	bgt.n	8004376 <Convert+0x5e>
 800436c:	2b39      	cmp	r3, #57	; 0x39
 800436e:	dd42      	ble.n	80043f6 <Convert+0xde>
 8004370:	2b64      	cmp	r3, #100	; 0x64
 8004372:	d019      	beq.n	80043a8 <Convert+0x90>
 8004374:	e047      	b.n	8004406 <Convert+0xee>
 8004376:	2bb0      	cmp	r3, #176	; 0xb0
 8004378:	d031      	beq.n	80043de <Convert+0xc6>
 800437a:	2bb0      	cmp	r3, #176	; 0xb0
 800437c:	dc02      	bgt.n	8004384 <Convert+0x6c>
 800437e:	2b6e      	cmp	r3, #110	; 0x6e
 8004380:	d01a      	beq.n	80043b8 <Convert+0xa0>
 8004382:	e040      	b.n	8004406 <Convert+0xee>
 8004384:	2bb5      	cmp	r3, #181	; 0xb5
 8004386:	d01b      	beq.n	80043c0 <Convert+0xa8>
 8004388:	2bff      	cmp	r3, #255	; 0xff
 800438a:	d030      	beq.n	80043ee <Convert+0xd6>
 800438c:	e03b      	b.n	8004406 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 800438e:	2300      	movs	r3, #0
 8004390:	81fb      	strh	r3, [r7, #14]
      break;
 8004392:	e057      	b.n	8004444 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 8004394:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8004398:	81fb      	strh	r3, [r7, #14]
      break;
 800439a:	e053      	b.n	8004444 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 800439c:	2328      	movs	r3, #40	; 0x28
 800439e:	81fb      	strh	r3, [r7, #14]
      break;
 80043a0:	e050      	b.n	8004444 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80043a2:	2311      	movs	r3, #17
 80043a4:	81fb      	strh	r3, [r7, #14]
      break;
 80043a6:	e04d      	b.n	8004444 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 80043a8:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 80043ac:	81fb      	strh	r3, [r7, #14]
      break;
 80043ae:	e049      	b.n	8004444 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 80043b0:	f24b 2310 	movw	r3, #45584	; 0xb210
 80043b4:	81fb      	strh	r3, [r7, #14]
      break;
 80043b6:	e045      	b.n	8004444 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 80043b8:	f242 2310 	movw	r3, #8720	; 0x2210
 80043bc:	81fb      	strh	r3, [r7, #14]
      break;
 80043be:	e041      	b.n	8004444 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 80043c0:	f246 0384 	movw	r3, #24708	; 0x6084
 80043c4:	81fb      	strh	r3, [r7, #14]
      break;
 80043c6:	e03d      	b.n	8004444 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80043c8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80043cc:	81fb      	strh	r3, [r7, #14]
      break;
 80043ce:	e039      	b.n	8004444 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 80043d0:	f24a 0314 	movw	r3, #40980	; 0xa014
 80043d4:	81fb      	strh	r3, [r7, #14]
      break;
 80043d6:	e035      	b.n	8004444 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80043d8:	23c0      	movs	r3, #192	; 0xc0
 80043da:	81fb      	strh	r3, [r7, #14]
      break;
 80043dc:	e032      	b.n	8004444 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 80043de:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80043e2:	81fb      	strh	r3, [r7, #14]
      break;
 80043e4:	e02e      	b.n	8004444 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 80043e6:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80043ea:	81fb      	strh	r3, [r7, #14]
      break;
 80043ec:	e02a      	b.n	8004444 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 80043ee:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80043f2:	81fb      	strh	r3, [r7, #14]
      break ;
 80043f4:	e026      	b.n	8004444 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	3b30      	subs	r3, #48	; 0x30
 80043fc:	4a28      	ldr	r2, [pc, #160]	; (80044a0 <Convert+0x188>)
 80043fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004402:	81fb      	strh	r3, [r7, #14]
      break;
 8004404:	e01e      	b.n	8004444 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	2b5a      	cmp	r3, #90	; 0x5a
 800440c:	d80a      	bhi.n	8004424 <Convert+0x10c>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	2b40      	cmp	r3, #64	; 0x40
 8004414:	d906      	bls.n	8004424 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	781b      	ldrb	r3, [r3, #0]
 800441a:	3b41      	subs	r3, #65	; 0x41
 800441c:	4a21      	ldr	r2, [pc, #132]	; (80044a4 <Convert+0x18c>)
 800441e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004422:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	2b7a      	cmp	r3, #122	; 0x7a
 800442a:	d80a      	bhi.n	8004442 <Convert+0x12a>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	2b60      	cmp	r3, #96	; 0x60
 8004432:	d906      	bls.n	8004442 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	3b61      	subs	r3, #97	; 0x61
 800443a:	4a1a      	ldr	r2, [pc, #104]	; (80044a4 <Convert+0x18c>)
 800443c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004440:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8004442:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8004444:	78fb      	ldrb	r3, [r7, #3]
 8004446:	2b01      	cmp	r3, #1
 8004448:	d103      	bne.n	8004452 <Convert+0x13a>
  {
    ch |= 0x0002;
 800444a:	89fb      	ldrh	r3, [r7, #14]
 800444c:	f043 0302 	orr.w	r3, r3, #2
 8004450:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8004452:	78bb      	ldrb	r3, [r7, #2]
 8004454:	2b01      	cmp	r3, #1
 8004456:	d103      	bne.n	8004460 <Convert+0x148>
  {
    ch |= 0x0020;
 8004458:	89fb      	ldrh	r3, [r7, #14]
 800445a:	f043 0320 	orr.w	r3, r3, #32
 800445e:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8004460:	230c      	movs	r3, #12
 8004462:	737b      	strb	r3, [r7, #13]
 8004464:	2300      	movs	r3, #0
 8004466:	733b      	strb	r3, [r7, #12]
 8004468:	e010      	b.n	800448c <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800446a:	89fa      	ldrh	r2, [r7, #14]
 800446c:	7b7b      	ldrb	r3, [r7, #13]
 800446e:	fa42 f303 	asr.w	r3, r2, r3
 8004472:	461a      	mov	r2, r3
 8004474:	7b3b      	ldrb	r3, [r7, #12]
 8004476:	f002 020f 	and.w	r2, r2, #15
 800447a:	490b      	ldr	r1, [pc, #44]	; (80044a8 <Convert+0x190>)
 800447c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8004480:	7b7b      	ldrb	r3, [r7, #13]
 8004482:	3b04      	subs	r3, #4
 8004484:	737b      	strb	r3, [r7, #13]
 8004486:	7b3b      	ldrb	r3, [r7, #12]
 8004488:	3301      	adds	r3, #1
 800448a:	733b      	strb	r3, [r7, #12]
 800448c:	7b3b      	ldrb	r3, [r7, #12]
 800448e:	2b03      	cmp	r3, #3
 8004490:	d9eb      	bls.n	800446a <Convert+0x152>
  }
}
 8004492:	bf00      	nop
 8004494:	3714      	adds	r7, #20
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	080197a0 	.word	0x080197a0
 80044a4:	0801976c 	.word	0x0801976c
 80044a8:	2000ea50 	.word	0x2000ea50

080044ac <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
 80044b4:	4608      	mov	r0, r1
 80044b6:	4611      	mov	r1, r2
 80044b8:	461a      	mov	r2, r3
 80044ba:	4603      	mov	r3, r0
 80044bc:	70fb      	strb	r3, [r7, #3]
 80044be:	460b      	mov	r3, r1
 80044c0:	70bb      	strb	r3, [r7, #2]
 80044c2:	4613      	mov	r3, r2
 80044c4:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 80044c6:	2300      	movs	r3, #0
 80044c8:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 80044ca:	78ba      	ldrb	r2, [r7, #2]
 80044cc:	78fb      	ldrb	r3, [r7, #3]
 80044ce:	4619      	mov	r1, r3
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f7ff ff21 	bl	8004318 <Convert>

  switch (Position)
 80044d6:	787b      	ldrb	r3, [r7, #1]
 80044d8:	2b05      	cmp	r3, #5
 80044da:	f200 835b 	bhi.w	8004b94 <WriteChar+0x6e8>
 80044de:	a201      	add	r2, pc, #4	; (adr r2, 80044e4 <WriteChar+0x38>)
 80044e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e4:	080044fd 	.word	0x080044fd
 80044e8:	080045f7 	.word	0x080045f7
 80044ec:	08004711 	.word	0x08004711
 80044f0:	08004813 	.word	0x08004813
 80044f4:	08004941 	.word	0x08004941
 80044f8:	08004a8b 	.word	0x08004a8b
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80044fc:	4b80      	ldr	r3, [pc, #512]	; (8004700 <WriteChar+0x254>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	011b      	lsls	r3, r3, #4
 8004502:	f003 0210 	and.w	r2, r3, #16
 8004506:	4b7e      	ldr	r3, [pc, #504]	; (8004700 <WriteChar+0x254>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	085b      	lsrs	r3, r3, #1
 800450c:	05db      	lsls	r3, r3, #23
 800450e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004512:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004514:	4b7a      	ldr	r3, [pc, #488]	; (8004700 <WriteChar+0x254>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	089b      	lsrs	r3, r3, #2
 800451a:	059b      	lsls	r3, r3, #22
 800451c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004520:	431a      	orrs	r2, r3
 8004522:	4b77      	ldr	r3, [pc, #476]	; (8004700 <WriteChar+0x254>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800452a:	4313      	orrs	r3, r2
 800452c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	4a74      	ldr	r2, [pc, #464]	; (8004704 <WriteChar+0x258>)
 8004532:	2100      	movs	r1, #0
 8004534:	4874      	ldr	r0, [pc, #464]	; (8004708 <WriteChar+0x25c>)
 8004536:	f002 fc21 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800453a:	4b71      	ldr	r3, [pc, #452]	; (8004700 <WriteChar+0x254>)
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	011b      	lsls	r3, r3, #4
 8004540:	f003 0210 	and.w	r2, r3, #16
 8004544:	4b6e      	ldr	r3, [pc, #440]	; (8004700 <WriteChar+0x254>)
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	085b      	lsrs	r3, r3, #1
 800454a:	05db      	lsls	r3, r3, #23
 800454c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004550:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004552:	4b6b      	ldr	r3, [pc, #428]	; (8004700 <WriteChar+0x254>)
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	089b      	lsrs	r3, r3, #2
 8004558:	059b      	lsls	r3, r3, #22
 800455a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800455e:	431a      	orrs	r2, r3
 8004560:	4b67      	ldr	r3, [pc, #412]	; (8004700 <WriteChar+0x254>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004568:	4313      	orrs	r3, r2
 800456a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	4a65      	ldr	r2, [pc, #404]	; (8004704 <WriteChar+0x258>)
 8004570:	2102      	movs	r1, #2
 8004572:	4865      	ldr	r0, [pc, #404]	; (8004708 <WriteChar+0x25c>)
 8004574:	f002 fc02 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004578:	4b61      	ldr	r3, [pc, #388]	; (8004700 <WriteChar+0x254>)
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	011b      	lsls	r3, r3, #4
 800457e:	f003 0210 	and.w	r2, r3, #16
 8004582:	4b5f      	ldr	r3, [pc, #380]	; (8004700 <WriteChar+0x254>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	085b      	lsrs	r3, r3, #1
 8004588:	05db      	lsls	r3, r3, #23
 800458a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800458e:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004590:	4b5b      	ldr	r3, [pc, #364]	; (8004700 <WriteChar+0x254>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	089b      	lsrs	r3, r3, #2
 8004596:	059b      	lsls	r3, r3, #22
 8004598:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800459c:	431a      	orrs	r2, r3
 800459e:	4b58      	ldr	r3, [pc, #352]	; (8004700 <WriteChar+0x254>)
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	4a55      	ldr	r2, [pc, #340]	; (8004704 <WriteChar+0x258>)
 80045ae:	2104      	movs	r1, #4
 80045b0:	4855      	ldr	r0, [pc, #340]	; (8004708 <WriteChar+0x25c>)
 80045b2:	f002 fbe3 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80045b6:	4b52      	ldr	r3, [pc, #328]	; (8004700 <WriteChar+0x254>)
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	f003 0210 	and.w	r2, r3, #16
 80045c0:	4b4f      	ldr	r3, [pc, #316]	; (8004700 <WriteChar+0x254>)
 80045c2:	68db      	ldr	r3, [r3, #12]
 80045c4:	085b      	lsrs	r3, r3, #1
 80045c6:	05db      	lsls	r3, r3, #23
 80045c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80045cc:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80045ce:	4b4c      	ldr	r3, [pc, #304]	; (8004700 <WriteChar+0x254>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	089b      	lsrs	r3, r3, #2
 80045d4:	059b      	lsls	r3, r3, #22
 80045d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045da:	431a      	orrs	r2, r3
 80045dc:	4b48      	ldr	r3, [pc, #288]	; (8004700 <WriteChar+0x254>)
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80045e4:	4313      	orrs	r3, r2
 80045e6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	4a46      	ldr	r2, [pc, #280]	; (8004704 <WriteChar+0x258>)
 80045ec:	2106      	movs	r1, #6
 80045ee:	4846      	ldr	r0, [pc, #280]	; (8004708 <WriteChar+0x25c>)
 80045f0:	f002 fbc4 	bl	8006d7c <HAL_LCD_Write>
      break;
 80045f4:	e2cf      	b.n	8004b96 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80045f6:	4b42      	ldr	r3, [pc, #264]	; (8004700 <WriteChar+0x254>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	019b      	lsls	r3, r3, #6
 80045fc:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004600:	4b3f      	ldr	r3, [pc, #252]	; (8004700 <WriteChar+0x254>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	085b      	lsrs	r3, r3, #1
 8004606:	035b      	lsls	r3, r3, #13
 8004608:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800460c:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800460e:	4b3c      	ldr	r3, [pc, #240]	; (8004700 <WriteChar+0x254>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	089b      	lsrs	r3, r3, #2
 8004614:	031b      	lsls	r3, r3, #12
 8004616:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800461a:	431a      	orrs	r2, r3
 800461c:	4b38      	ldr	r3, [pc, #224]	; (8004700 <WriteChar+0x254>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	08db      	lsrs	r3, r3, #3
 8004622:	015b      	lsls	r3, r3, #5
 8004624:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004628:	4313      	orrs	r3, r2
 800462a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	4a37      	ldr	r2, [pc, #220]	; (800470c <WriteChar+0x260>)
 8004630:	2100      	movs	r1, #0
 8004632:	4835      	ldr	r0, [pc, #212]	; (8004708 <WriteChar+0x25c>)
 8004634:	f002 fba2 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004638:	4b31      	ldr	r3, [pc, #196]	; (8004700 <WriteChar+0x254>)
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	019b      	lsls	r3, r3, #6
 800463e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004642:	4b2f      	ldr	r3, [pc, #188]	; (8004700 <WriteChar+0x254>)
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	085b      	lsrs	r3, r3, #1
 8004648:	035b      	lsls	r3, r3, #13
 800464a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800464e:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004650:	4b2b      	ldr	r3, [pc, #172]	; (8004700 <WriteChar+0x254>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	089b      	lsrs	r3, r3, #2
 8004656:	031b      	lsls	r3, r3, #12
 8004658:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800465c:	431a      	orrs	r2, r3
 800465e:	4b28      	ldr	r3, [pc, #160]	; (8004700 <WriteChar+0x254>)
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	08db      	lsrs	r3, r3, #3
 8004664:	015b      	lsls	r3, r3, #5
 8004666:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800466a:	4313      	orrs	r3, r2
 800466c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	4a26      	ldr	r2, [pc, #152]	; (800470c <WriteChar+0x260>)
 8004672:	2102      	movs	r1, #2
 8004674:	4824      	ldr	r0, [pc, #144]	; (8004708 <WriteChar+0x25c>)
 8004676:	f002 fb81 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800467a:	4b21      	ldr	r3, [pc, #132]	; (8004700 <WriteChar+0x254>)
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	019b      	lsls	r3, r3, #6
 8004680:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8004684:	4b1e      	ldr	r3, [pc, #120]	; (8004700 <WriteChar+0x254>)
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	085b      	lsrs	r3, r3, #1
 800468a:	035b      	lsls	r3, r3, #13
 800468c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004690:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004692:	4b1b      	ldr	r3, [pc, #108]	; (8004700 <WriteChar+0x254>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	089b      	lsrs	r3, r3, #2
 8004698:	031b      	lsls	r3, r3, #12
 800469a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800469e:	431a      	orrs	r2, r3
 80046a0:	4b17      	ldr	r3, [pc, #92]	; (8004700 <WriteChar+0x254>)
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	08db      	lsrs	r3, r3, #3
 80046a6:	015b      	lsls	r3, r3, #5
 80046a8:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	4a16      	ldr	r2, [pc, #88]	; (800470c <WriteChar+0x260>)
 80046b4:	2104      	movs	r1, #4
 80046b6:	4814      	ldr	r0, [pc, #80]	; (8004708 <WriteChar+0x25c>)
 80046b8:	f002 fb60 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80046bc:	4b10      	ldr	r3, [pc, #64]	; (8004700 <WriteChar+0x254>)
 80046be:	68db      	ldr	r3, [r3, #12]
 80046c0:	019b      	lsls	r3, r3, #6
 80046c2:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80046c6:	4b0e      	ldr	r3, [pc, #56]	; (8004700 <WriteChar+0x254>)
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	085b      	lsrs	r3, r3, #1
 80046cc:	035b      	lsls	r3, r3, #13
 80046ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046d2:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80046d4:	4b0a      	ldr	r3, [pc, #40]	; (8004700 <WriteChar+0x254>)
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	089b      	lsrs	r3, r3, #2
 80046da:	031b      	lsls	r3, r3, #12
 80046dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046e0:	431a      	orrs	r2, r3
 80046e2:	4b07      	ldr	r3, [pc, #28]	; (8004700 <WriteChar+0x254>)
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	08db      	lsrs	r3, r3, #3
 80046e8:	015b      	lsls	r3, r3, #5
 80046ea:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	4a05      	ldr	r2, [pc, #20]	; (800470c <WriteChar+0x260>)
 80046f6:	2106      	movs	r1, #6
 80046f8:	4803      	ldr	r0, [pc, #12]	; (8004708 <WriteChar+0x25c>)
 80046fa:	f002 fb3f 	bl	8006d7c <HAL_LCD_Write>
      break;
 80046fe:	e24a      	b.n	8004b96 <WriteChar+0x6ea>
 8004700:	2000ea50 	.word	0x2000ea50
 8004704:	ff3fffe7 	.word	0xff3fffe7
 8004708:	2000ea60 	.word	0x2000ea60
 800470c:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004710:	4b88      	ldr	r3, [pc, #544]	; (8004934 <WriteChar+0x488>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	03db      	lsls	r3, r3, #15
 8004716:	b29a      	uxth	r2, r3
 8004718:	4b86      	ldr	r3, [pc, #536]	; (8004934 <WriteChar+0x488>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	085b      	lsrs	r3, r3, #1
 800471e:	075b      	lsls	r3, r3, #29
 8004720:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004724:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004726:	4b83      	ldr	r3, [pc, #524]	; (8004934 <WriteChar+0x488>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	089b      	lsrs	r3, r3, #2
 800472c:	071b      	lsls	r3, r3, #28
 800472e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004732:	431a      	orrs	r2, r3
 8004734:	4b7f      	ldr	r3, [pc, #508]	; (8004934 <WriteChar+0x488>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	08db      	lsrs	r3, r3, #3
 800473a:	039b      	lsls	r3, r3, #14
 800473c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004740:	4313      	orrs	r3, r2
 8004742:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	4a7c      	ldr	r2, [pc, #496]	; (8004938 <WriteChar+0x48c>)
 8004748:	2100      	movs	r1, #0
 800474a:	487c      	ldr	r0, [pc, #496]	; (800493c <WriteChar+0x490>)
 800474c:	f002 fb16 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004750:	4b78      	ldr	r3, [pc, #480]	; (8004934 <WriteChar+0x488>)
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	03db      	lsls	r3, r3, #15
 8004756:	b29a      	uxth	r2, r3
 8004758:	4b76      	ldr	r3, [pc, #472]	; (8004934 <WriteChar+0x488>)
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	085b      	lsrs	r3, r3, #1
 800475e:	075b      	lsls	r3, r3, #29
 8004760:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004764:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004766:	4b73      	ldr	r3, [pc, #460]	; (8004934 <WriteChar+0x488>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	089b      	lsrs	r3, r3, #2
 800476c:	071b      	lsls	r3, r3, #28
 800476e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004772:	431a      	orrs	r2, r3
 8004774:	4b6f      	ldr	r3, [pc, #444]	; (8004934 <WriteChar+0x488>)
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	08db      	lsrs	r3, r3, #3
 800477a:	039b      	lsls	r3, r3, #14
 800477c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004780:	4313      	orrs	r3, r2
 8004782:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	4a6c      	ldr	r2, [pc, #432]	; (8004938 <WriteChar+0x48c>)
 8004788:	2102      	movs	r1, #2
 800478a:	486c      	ldr	r0, [pc, #432]	; (800493c <WriteChar+0x490>)
 800478c:	f002 faf6 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004790:	4b68      	ldr	r3, [pc, #416]	; (8004934 <WriteChar+0x488>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	03db      	lsls	r3, r3, #15
 8004796:	b29a      	uxth	r2, r3
 8004798:	4b66      	ldr	r3, [pc, #408]	; (8004934 <WriteChar+0x488>)
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	085b      	lsrs	r3, r3, #1
 800479e:	075b      	lsls	r3, r3, #29
 80047a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047a4:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80047a6:	4b63      	ldr	r3, [pc, #396]	; (8004934 <WriteChar+0x488>)
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	089b      	lsrs	r3, r3, #2
 80047ac:	071b      	lsls	r3, r3, #28
 80047ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047b2:	431a      	orrs	r2, r3
 80047b4:	4b5f      	ldr	r3, [pc, #380]	; (8004934 <WriteChar+0x488>)
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	08db      	lsrs	r3, r3, #3
 80047ba:	039b      	lsls	r3, r3, #14
 80047bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	4a5c      	ldr	r2, [pc, #368]	; (8004938 <WriteChar+0x48c>)
 80047c8:	2104      	movs	r1, #4
 80047ca:	485c      	ldr	r0, [pc, #368]	; (800493c <WriteChar+0x490>)
 80047cc:	f002 fad6 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80047d0:	4b58      	ldr	r3, [pc, #352]	; (8004934 <WriteChar+0x488>)
 80047d2:	68db      	ldr	r3, [r3, #12]
 80047d4:	03db      	lsls	r3, r3, #15
 80047d6:	b29a      	uxth	r2, r3
 80047d8:	4b56      	ldr	r3, [pc, #344]	; (8004934 <WriteChar+0x488>)
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	085b      	lsrs	r3, r3, #1
 80047de:	075b      	lsls	r3, r3, #29
 80047e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047e4:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80047e6:	4b53      	ldr	r3, [pc, #332]	; (8004934 <WriteChar+0x488>)
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	089b      	lsrs	r3, r3, #2
 80047ec:	071b      	lsls	r3, r3, #28
 80047ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047f2:	431a      	orrs	r2, r3
 80047f4:	4b4f      	ldr	r3, [pc, #316]	; (8004934 <WriteChar+0x488>)
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	08db      	lsrs	r3, r3, #3
 80047fa:	039b      	lsls	r3, r3, #14
 80047fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004800:	4313      	orrs	r3, r2
 8004802:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	4a4c      	ldr	r2, [pc, #304]	; (8004938 <WriteChar+0x48c>)
 8004808:	2106      	movs	r1, #6
 800480a:	484c      	ldr	r0, [pc, #304]	; (800493c <WriteChar+0x490>)
 800480c:	f002 fab6 	bl	8006d7c <HAL_LCD_Write>
      break;
 8004810:	e1c1      	b.n	8004b96 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004812:	4b48      	ldr	r3, [pc, #288]	; (8004934 <WriteChar+0x488>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	07da      	lsls	r2, r3, #31
 8004818:	4b46      	ldr	r3, [pc, #280]	; (8004934 <WriteChar+0x488>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	08db      	lsrs	r3, r3, #3
 800481e:	079b      	lsls	r3, r3, #30
 8004820:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004824:	4313      	orrs	r3, r2
 8004826:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800482e:	2100      	movs	r1, #0
 8004830:	4842      	ldr	r0, [pc, #264]	; (800493c <WriteChar+0x490>)
 8004832:	f002 faa3 	bl	8006d7c <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004836:	4b3f      	ldr	r3, [pc, #252]	; (8004934 <WriteChar+0x488>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0202 	and.w	r2, r3, #2
 800483e:	4b3d      	ldr	r3, [pc, #244]	; (8004934 <WriteChar+0x488>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	089b      	lsrs	r3, r3, #2
 8004844:	f003 0301 	and.w	r3, r3, #1
 8004848:	4313      	orrs	r3, r2
 800484a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f06f 0203 	mvn.w	r2, #3
 8004852:	2101      	movs	r1, #1
 8004854:	4839      	ldr	r0, [pc, #228]	; (800493c <WriteChar+0x490>)
 8004856:	f002 fa91 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800485a:	4b36      	ldr	r3, [pc, #216]	; (8004934 <WriteChar+0x488>)
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	07da      	lsls	r2, r3, #31
 8004860:	4b34      	ldr	r3, [pc, #208]	; (8004934 <WriteChar+0x488>)
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	08db      	lsrs	r3, r3, #3
 8004866:	079b      	lsls	r3, r3, #30
 8004868:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800486c:	4313      	orrs	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004876:	2102      	movs	r1, #2
 8004878:	4830      	ldr	r0, [pc, #192]	; (800493c <WriteChar+0x490>)
 800487a:	f002 fa7f 	bl	8006d7c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800487e:	4b2d      	ldr	r3, [pc, #180]	; (8004934 <WriteChar+0x488>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f003 0202 	and.w	r2, r3, #2
 8004886:	4b2b      	ldr	r3, [pc, #172]	; (8004934 <WriteChar+0x488>)
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	089b      	lsrs	r3, r3, #2
 800488c:	f003 0301 	and.w	r3, r3, #1
 8004890:	4313      	orrs	r3, r2
 8004892:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f06f 0203 	mvn.w	r2, #3
 800489a:	2103      	movs	r1, #3
 800489c:	4827      	ldr	r0, [pc, #156]	; (800493c <WriteChar+0x490>)
 800489e:	f002 fa6d 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80048a2:	4b24      	ldr	r3, [pc, #144]	; (8004934 <WriteChar+0x488>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	07da      	lsls	r2, r3, #31
 80048a8:	4b22      	ldr	r3, [pc, #136]	; (8004934 <WriteChar+0x488>)
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	08db      	lsrs	r3, r3, #3
 80048ae:	079b      	lsls	r3, r3, #30
 80048b0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80048b4:	4313      	orrs	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80048be:	2104      	movs	r1, #4
 80048c0:	481e      	ldr	r0, [pc, #120]	; (800493c <WriteChar+0x490>)
 80048c2:	f002 fa5b 	bl	8006d7c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80048c6:	4b1b      	ldr	r3, [pc, #108]	; (8004934 <WriteChar+0x488>)
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f003 0202 	and.w	r2, r3, #2
 80048ce:	4b19      	ldr	r3, [pc, #100]	; (8004934 <WriteChar+0x488>)
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	089b      	lsrs	r3, r3, #2
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	4313      	orrs	r3, r2
 80048da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f06f 0203 	mvn.w	r2, #3
 80048e2:	2105      	movs	r1, #5
 80048e4:	4815      	ldr	r0, [pc, #84]	; (800493c <WriteChar+0x490>)
 80048e6:	f002 fa49 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80048ea:	4b12      	ldr	r3, [pc, #72]	; (8004934 <WriteChar+0x488>)
 80048ec:	68db      	ldr	r3, [r3, #12]
 80048ee:	07da      	lsls	r2, r3, #31
 80048f0:	4b10      	ldr	r3, [pc, #64]	; (8004934 <WriteChar+0x488>)
 80048f2:	68db      	ldr	r3, [r3, #12]
 80048f4:	08db      	lsrs	r3, r3, #3
 80048f6:	079b      	lsls	r3, r3, #30
 80048f8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80048fc:	4313      	orrs	r3, r2
 80048fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004906:	2106      	movs	r1, #6
 8004908:	480c      	ldr	r0, [pc, #48]	; (800493c <WriteChar+0x490>)
 800490a:	f002 fa37 	bl	8006d7c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800490e:	4b09      	ldr	r3, [pc, #36]	; (8004934 <WriteChar+0x488>)
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	f003 0202 	and.w	r2, r3, #2
 8004916:	4b07      	ldr	r3, [pc, #28]	; (8004934 <WriteChar+0x488>)
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	089b      	lsrs	r3, r3, #2
 800491c:	f003 0301 	and.w	r3, r3, #1
 8004920:	4313      	orrs	r3, r2
 8004922:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f06f 0203 	mvn.w	r2, #3
 800492a:	2107      	movs	r1, #7
 800492c:	4803      	ldr	r0, [pc, #12]	; (800493c <WriteChar+0x490>)
 800492e:	f002 fa25 	bl	8006d7c <HAL_LCD_Write>
      break;
 8004932:	e130      	b.n	8004b96 <WriteChar+0x6ea>
 8004934:	2000ea50 	.word	0x2000ea50
 8004938:	cfff3fff 	.word	0xcfff3fff
 800493c:	2000ea60 	.word	0x2000ea60

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004940:	4b97      	ldr	r3, [pc, #604]	; (8004ba0 <WriteChar+0x6f4>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	085b      	lsrs	r3, r3, #1
 8004946:	065b      	lsls	r3, r3, #25
 8004948:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800494c:	4b94      	ldr	r3, [pc, #592]	; (8004ba0 <WriteChar+0x6f4>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	089b      	lsrs	r3, r3, #2
 8004952:	061b      	lsls	r3, r3, #24
 8004954:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004958:	4313      	orrs	r3, r2
 800495a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004962:	2100      	movs	r1, #0
 8004964:	488f      	ldr	r0, [pc, #572]	; (8004ba4 <WriteChar+0x6f8>)
 8004966:	f002 fa09 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800496a:	4b8d      	ldr	r3, [pc, #564]	; (8004ba0 <WriteChar+0x6f4>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	00db      	lsls	r3, r3, #3
 8004970:	f003 0208 	and.w	r2, r3, #8
 8004974:	4b8a      	ldr	r3, [pc, #552]	; (8004ba0 <WriteChar+0x6f4>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	08db      	lsrs	r3, r3, #3
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	f003 0304 	and.w	r3, r3, #4
 8004980:	4313      	orrs	r3, r2
 8004982:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f06f 020c 	mvn.w	r2, #12
 800498a:	2101      	movs	r1, #1
 800498c:	4885      	ldr	r0, [pc, #532]	; (8004ba4 <WriteChar+0x6f8>)
 800498e:	f002 f9f5 	bl	8006d7c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004992:	4b83      	ldr	r3, [pc, #524]	; (8004ba0 <WriteChar+0x6f4>)
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	085b      	lsrs	r3, r3, #1
 8004998:	065b      	lsls	r3, r3, #25
 800499a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800499e:	4b80      	ldr	r3, [pc, #512]	; (8004ba0 <WriteChar+0x6f4>)
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	089b      	lsrs	r3, r3, #2
 80049a4:	061b      	lsls	r3, r3, #24
 80049a6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049aa:	4313      	orrs	r3, r2
 80049ac:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80049b4:	2102      	movs	r1, #2
 80049b6:	487b      	ldr	r0, [pc, #492]	; (8004ba4 <WriteChar+0x6f8>)
 80049b8:	f002 f9e0 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80049bc:	4b78      	ldr	r3, [pc, #480]	; (8004ba0 <WriteChar+0x6f4>)
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	00db      	lsls	r3, r3, #3
 80049c2:	f003 0208 	and.w	r2, r3, #8
 80049c6:	4b76      	ldr	r3, [pc, #472]	; (8004ba0 <WriteChar+0x6f4>)
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	08db      	lsrs	r3, r3, #3
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	f003 0304 	and.w	r3, r3, #4
 80049d2:	4313      	orrs	r3, r2
 80049d4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f06f 020c 	mvn.w	r2, #12
 80049dc:	2103      	movs	r1, #3
 80049de:	4871      	ldr	r0, [pc, #452]	; (8004ba4 <WriteChar+0x6f8>)
 80049e0:	f002 f9cc 	bl	8006d7c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80049e4:	4b6e      	ldr	r3, [pc, #440]	; (8004ba0 <WriteChar+0x6f4>)
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	085b      	lsrs	r3, r3, #1
 80049ea:	065b      	lsls	r3, r3, #25
 80049ec:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80049f0:	4b6b      	ldr	r3, [pc, #428]	; (8004ba0 <WriteChar+0x6f4>)
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	089b      	lsrs	r3, r3, #2
 80049f6:	061b      	lsls	r3, r3, #24
 80049f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049fc:	4313      	orrs	r3, r2
 80049fe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004a06:	2104      	movs	r1, #4
 8004a08:	4866      	ldr	r0, [pc, #408]	; (8004ba4 <WriteChar+0x6f8>)
 8004a0a:	f002 f9b7 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004a0e:	4b64      	ldr	r3, [pc, #400]	; (8004ba0 <WriteChar+0x6f4>)
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	00db      	lsls	r3, r3, #3
 8004a14:	f003 0208 	and.w	r2, r3, #8
 8004a18:	4b61      	ldr	r3, [pc, #388]	; (8004ba0 <WriteChar+0x6f4>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	08db      	lsrs	r3, r3, #3
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	f003 0304 	and.w	r3, r3, #4
 8004a24:	4313      	orrs	r3, r2
 8004a26:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f06f 020c 	mvn.w	r2, #12
 8004a2e:	2105      	movs	r1, #5
 8004a30:	485c      	ldr	r0, [pc, #368]	; (8004ba4 <WriteChar+0x6f8>)
 8004a32:	f002 f9a3 	bl	8006d7c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004a36:	4b5a      	ldr	r3, [pc, #360]	; (8004ba0 <WriteChar+0x6f4>)
 8004a38:	68db      	ldr	r3, [r3, #12]
 8004a3a:	085b      	lsrs	r3, r3, #1
 8004a3c:	065b      	lsls	r3, r3, #25
 8004a3e:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8004a42:	4b57      	ldr	r3, [pc, #348]	; (8004ba0 <WriteChar+0x6f4>)
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	089b      	lsrs	r3, r3, #2
 8004a48:	061b      	lsls	r3, r3, #24
 8004a4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004a58:	2106      	movs	r1, #6
 8004a5a:	4852      	ldr	r0, [pc, #328]	; (8004ba4 <WriteChar+0x6f8>)
 8004a5c:	f002 f98e 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004a60:	4b4f      	ldr	r3, [pc, #316]	; (8004ba0 <WriteChar+0x6f4>)
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	00db      	lsls	r3, r3, #3
 8004a66:	f003 0208 	and.w	r2, r3, #8
 8004a6a:	4b4d      	ldr	r3, [pc, #308]	; (8004ba0 <WriteChar+0x6f4>)
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	08db      	lsrs	r3, r3, #3
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	f003 0304 	and.w	r3, r3, #4
 8004a76:	4313      	orrs	r3, r2
 8004a78:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f06f 020c 	mvn.w	r2, #12
 8004a80:	2107      	movs	r1, #7
 8004a82:	4848      	ldr	r0, [pc, #288]	; (8004ba4 <WriteChar+0x6f8>)
 8004a84:	f002 f97a 	bl	8006d7c <HAL_LCD_Write>
      break;
 8004a88:	e085      	b.n	8004b96 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004a8a:	4b45      	ldr	r3, [pc, #276]	; (8004ba0 <WriteChar+0x6f4>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	045b      	lsls	r3, r3, #17
 8004a90:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004a94:	4b42      	ldr	r3, [pc, #264]	; (8004ba0 <WriteChar+0x6f4>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	085b      	lsrs	r3, r3, #1
 8004a9a:	021b      	lsls	r3, r3, #8
 8004a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aa0:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004aa2:	4b3f      	ldr	r3, [pc, #252]	; (8004ba0 <WriteChar+0x6f4>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	089b      	lsrs	r3, r3, #2
 8004aa8:	025b      	lsls	r3, r3, #9
 8004aaa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aae:	431a      	orrs	r2, r3
 8004ab0:	4b3b      	ldr	r3, [pc, #236]	; (8004ba0 <WriteChar+0x6f4>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	08db      	lsrs	r3, r3, #3
 8004ab6:	069b      	lsls	r3, r3, #26
 8004ab8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004abc:	4313      	orrs	r3, r2
 8004abe:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	4a39      	ldr	r2, [pc, #228]	; (8004ba8 <WriteChar+0x6fc>)
 8004ac4:	2100      	movs	r1, #0
 8004ac6:	4837      	ldr	r0, [pc, #220]	; (8004ba4 <WriteChar+0x6f8>)
 8004ac8:	f002 f958 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004acc:	4b34      	ldr	r3, [pc, #208]	; (8004ba0 <WriteChar+0x6f4>)
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	045b      	lsls	r3, r3, #17
 8004ad2:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004ad6:	4b32      	ldr	r3, [pc, #200]	; (8004ba0 <WriteChar+0x6f4>)
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	085b      	lsrs	r3, r3, #1
 8004adc:	021b      	lsls	r3, r3, #8
 8004ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ae2:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004ae4:	4b2e      	ldr	r3, [pc, #184]	; (8004ba0 <WriteChar+0x6f4>)
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	089b      	lsrs	r3, r3, #2
 8004aea:	025b      	lsls	r3, r3, #9
 8004aec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004af0:	431a      	orrs	r2, r3
 8004af2:	4b2b      	ldr	r3, [pc, #172]	; (8004ba0 <WriteChar+0x6f4>)
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	08db      	lsrs	r3, r3, #3
 8004af8:	069b      	lsls	r3, r3, #26
 8004afa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004afe:	4313      	orrs	r3, r2
 8004b00:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	4a28      	ldr	r2, [pc, #160]	; (8004ba8 <WriteChar+0x6fc>)
 8004b06:	2102      	movs	r1, #2
 8004b08:	4826      	ldr	r0, [pc, #152]	; (8004ba4 <WriteChar+0x6f8>)
 8004b0a:	f002 f937 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004b0e:	4b24      	ldr	r3, [pc, #144]	; (8004ba0 <WriteChar+0x6f4>)
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	045b      	lsls	r3, r3, #17
 8004b14:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004b18:	4b21      	ldr	r3, [pc, #132]	; (8004ba0 <WriteChar+0x6f4>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	085b      	lsrs	r3, r3, #1
 8004b1e:	021b      	lsls	r3, r3, #8
 8004b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b24:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004b26:	4b1e      	ldr	r3, [pc, #120]	; (8004ba0 <WriteChar+0x6f4>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	089b      	lsrs	r3, r3, #2
 8004b2c:	025b      	lsls	r3, r3, #9
 8004b2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b32:	431a      	orrs	r2, r3
 8004b34:	4b1a      	ldr	r3, [pc, #104]	; (8004ba0 <WriteChar+0x6f4>)
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	08db      	lsrs	r3, r3, #3
 8004b3a:	069b      	lsls	r3, r3, #26
 8004b3c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004b40:	4313      	orrs	r3, r2
 8004b42:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4a18      	ldr	r2, [pc, #96]	; (8004ba8 <WriteChar+0x6fc>)
 8004b48:	2104      	movs	r1, #4
 8004b4a:	4816      	ldr	r0, [pc, #88]	; (8004ba4 <WriteChar+0x6f8>)
 8004b4c:	f002 f916 	bl	8006d7c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004b50:	4b13      	ldr	r3, [pc, #76]	; (8004ba0 <WriteChar+0x6f4>)
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	045b      	lsls	r3, r3, #17
 8004b56:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004b5a:	4b11      	ldr	r3, [pc, #68]	; (8004ba0 <WriteChar+0x6f4>)
 8004b5c:	68db      	ldr	r3, [r3, #12]
 8004b5e:	085b      	lsrs	r3, r3, #1
 8004b60:	021b      	lsls	r3, r3, #8
 8004b62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b66:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004b68:	4b0d      	ldr	r3, [pc, #52]	; (8004ba0 <WriteChar+0x6f4>)
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	089b      	lsrs	r3, r3, #2
 8004b6e:	025b      	lsls	r3, r3, #9
 8004b70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b74:	431a      	orrs	r2, r3
 8004b76:	4b0a      	ldr	r3, [pc, #40]	; (8004ba0 <WriteChar+0x6f4>)
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	08db      	lsrs	r3, r3, #3
 8004b7c:	069b      	lsls	r3, r3, #26
 8004b7e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004b82:	4313      	orrs	r3, r2
 8004b84:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	4a07      	ldr	r2, [pc, #28]	; (8004ba8 <WriteChar+0x6fc>)
 8004b8a:	2106      	movs	r1, #6
 8004b8c:	4805      	ldr	r0, [pc, #20]	; (8004ba4 <WriteChar+0x6f8>)
 8004b8e:	f002 f8f5 	bl	8006d7c <HAL_LCD_Write>
      break;
 8004b92:	e000      	b.n	8004b96 <WriteChar+0x6ea>

    default:
      break;
 8004b94:	bf00      	nop
  }
}
 8004b96:	bf00      	nop
 8004b98:	3710      	adds	r7, #16
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	2000ea50 	.word	0x2000ea50
 8004ba4:	2000ea60 	.word	0x2000ea60
 8004ba8:	fbfdfcff 	.word	0xfbfdfcff

08004bac <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure = {0, 0};
 8004bba:	2300      	movs	r3, #0
 8004bbc:	703b      	strb	r3, [r7, #0]
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	707b      	strb	r3, [r7, #1]

  if ((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 8004bc2:	4b2d      	ldr	r3, [pc, #180]	; (8004c78 <BSP_GYRO_Init+0xcc>)
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	4798      	blx	r3
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2bd4      	cmp	r3, #212	; 0xd4
 8004bcc:	d005      	beq.n	8004bda <BSP_GYRO_Init+0x2e>
 8004bce:	4b2a      	ldr	r3, [pc, #168]	; (8004c78 <BSP_GYRO_Init+0xcc>)
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	4798      	blx	r3
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2bd5      	cmp	r3, #213	; 0xd5
 8004bd8:	d146      	bne.n	8004c68 <BSP_GYRO_Init+0xbc>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 8004bda:	4b28      	ldr	r3, [pc, #160]	; (8004c7c <BSP_GYRO_Init+0xd0>)
 8004bdc:	4a26      	ldr	r2, [pc, #152]	; (8004c78 <BSP_GYRO_Init+0xcc>)
 8004bde:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    L3GD20_InitStructure.Power_Mode = L3GD20_MODE_ACTIVE;
 8004be0:	2308      	movs	r3, #8
 8004be2:	713b      	strb	r3, [r7, #4]
    L3GD20_InitStructure.Output_DataRate = L3GD20_OUTPUT_DATARATE_1;
 8004be4:	2300      	movs	r3, #0
 8004be6:	717b      	strb	r3, [r7, #5]
    L3GD20_InitStructure.Axes_Enable = L3GD20_AXES_ENABLE;
 8004be8:	2307      	movs	r3, #7
 8004bea:	71bb      	strb	r3, [r7, #6]
    L3GD20_InitStructure.Band_Width = L3GD20_BANDWIDTH_4;
 8004bec:	2330      	movs	r3, #48	; 0x30
 8004bee:	71fb      	strb	r3, [r7, #7]
    L3GD20_InitStructure.BlockData_Update = L3GD20_BlockDataUpdate_Continous;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	723b      	strb	r3, [r7, #8]
    L3GD20_InitStructure.Endianness = L3GD20_BLE_LSB;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	727b      	strb	r3, [r7, #9]
    L3GD20_InitStructure.Full_Scale = L3GD20_FULLSCALE_500;
 8004bf8:	2310      	movs	r3, #16
 8004bfa:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, power mode, full scale and axes */
    ctrl = (uint16_t)(L3GD20_InitStructure.Power_Mode | L3GD20_InitStructure.Output_DataRate | \
 8004bfc:	793a      	ldrb	r2, [r7, #4]
 8004bfe:	797b      	ldrb	r3, [r7, #5]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	b2da      	uxtb	r2, r3
                      L3GD20_InitStructure.Axes_Enable | L3GD20_InitStructure.Band_Width);
 8004c04:	79bb      	ldrb	r3, [r7, #6]
    ctrl = (uint16_t)(L3GD20_InitStructure.Power_Mode | L3GD20_InitStructure.Output_DataRate | \
 8004c06:	4313      	orrs	r3, r2
 8004c08:	b2da      	uxtb	r2, r3
                      L3GD20_InitStructure.Axes_Enable | L3GD20_InitStructure.Band_Width);
 8004c0a:	79fb      	ldrb	r3, [r7, #7]
    ctrl = (uint16_t)(L3GD20_InitStructure.Power_Mode | L3GD20_InitStructure.Output_DataRate | \
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	b2db      	uxtb	r3, r3
 8004c10:	81bb      	strh	r3, [r7, #12]

    ctrl |= (uint16_t)((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
 8004c12:	7a3a      	ldrb	r2, [r7, #8]
 8004c14:	7a7b      	ldrb	r3, [r7, #9]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	b2da      	uxtb	r2, r3
                        L3GD20_InitStructure.Full_Scale) << 8);
 8004c1a:	7abb      	ldrb	r3, [r7, #10]
    ctrl |= (uint16_t)((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	021b      	lsls	r3, r3, #8
 8004c24:	b29a      	uxth	r2, r3
 8004c26:	89bb      	ldrh	r3, [r7, #12]
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 8004c2c:	4b13      	ldr	r3, [pc, #76]	; (8004c7c <BSP_GYRO_Init+0xd0>)
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	89ba      	ldrh	r2, [r7, #12]
 8004c34:	4610      	mov	r0, r2
 8004c36:	4798      	blx	r3

    L3GD20_FilterStructure.HighPassFilter_Mode_Selection = L3GD20_HPM_NORMAL_MODE_RES;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	703b      	strb	r3, [r7, #0]
    L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	707b      	strb	r3, [r7, #1]

    ctrl = (uint8_t)((L3GD20_FilterStructure.HighPassFilter_Mode_Selection | \
 8004c40:	783a      	ldrb	r2, [r7, #0]
                      L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency));
 8004c42:	787b      	ldrb	r3, [r7, #1]
    ctrl = (uint8_t)((L3GD20_FilterStructure.HighPassFilter_Mode_Selection | \
 8004c44:	4313      	orrs	r3, r2
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	81bb      	strh	r3, [r7, #12]

    /* Configure component filter */
    GyroscopeDrv->FilterConfig(ctrl) ;
 8004c4a:	4b0c      	ldr	r3, [pc, #48]	; (8004c7c <BSP_GYRO_Init+0xd0>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c50:	89ba      	ldrh	r2, [r7, #12]
 8004c52:	b2d2      	uxtb	r2, r2
 8004c54:	4610      	mov	r0, r2
 8004c56:	4798      	blx	r3

    /* Enable component filter */
    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 8004c58:	4b08      	ldr	r3, [pc, #32]	; (8004c7c <BSP_GYRO_Init+0xd0>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c5e:	2010      	movs	r0, #16
 8004c60:	4798      	blx	r3

    ret = GYRO_OK;
 8004c62:	2300      	movs	r3, #0
 8004c64:	73fb      	strb	r3, [r7, #15]
 8004c66:	e001      	b.n	8004c6c <BSP_GYRO_Init+0xc0>
  }
  else
  {
    ret = GYRO_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8004c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3710      	adds	r7, #16
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	20000008 	.word	0x20000008
 8004c7c:	20000544 	.word	0x20000544

08004c80 <BSP_GYRO_Reset>:
/**
  * @brief  Reboot memory content of Gyroscope.
  * @retval None
  */
void BSP_GYRO_Reset(void)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	af00      	add	r7, sp, #0
  if (GyroscopeDrv->Reset != NULL)
 8004c84:	4b05      	ldr	r3, [pc, #20]	; (8004c9c <BSP_GYRO_Reset+0x1c>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d003      	beq.n	8004c96 <BSP_GYRO_Reset+0x16>
  {
    GyroscopeDrv->Reset();
 8004c8e:	4b03      	ldr	r3, [pc, #12]	; (8004c9c <BSP_GYRO_Reset+0x1c>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68db      	ldr	r3, [r3, #12]
 8004c94:	4798      	blx	r3
  }
}
 8004c96:	bf00      	nop
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	20000544 	.word	0x20000544

08004ca0 <BSP_GYRO_GetXYZ>:
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array
  * @retval None
  */
void BSP_GYRO_GetXYZ(float *pfData)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b082      	sub	sp, #8
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
  if (GyroscopeDrv->GetXYZ != NULL)
 8004ca8:	4b06      	ldr	r3, [pc, #24]	; (8004cc4 <BSP_GYRO_GetXYZ+0x24>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d004      	beq.n	8004cbc <BSP_GYRO_GetXYZ+0x1c>
  {
    GyroscopeDrv->GetXYZ(pfData);
 8004cb2:	4b04      	ldr	r3, [pc, #16]	; (8004cc4 <BSP_GYRO_GetXYZ+0x24>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	4798      	blx	r3
  }
}
 8004cbc:	bf00      	nop
 8004cbe:	3708      	adds	r7, #8
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	20000544 	.word	0x20000544

08004cc8 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 8004cce:	4b24      	ldr	r3, [pc, #144]	; (8004d60 <BSP_QSPI_Init+0x98>)
 8004cd0:	4a24      	ldr	r2, [pc, #144]	; (8004d64 <BSP_QSPI_Init+0x9c>)
 8004cd2:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8004cd4:	4822      	ldr	r0, [pc, #136]	; (8004d60 <BSP_QSPI_Init+0x98>)
 8004cd6:	f003 fba7 	bl	8008428 <HAL_QSPI_DeInit>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d001      	beq.n	8004ce4 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	e038      	b.n	8004d56 <BSP_QSPI_Init+0x8e>
  }

  /* System level initialization */
  QSPI_MspInit();
 8004ce4:	f000 f9b2 	bl	800504c <QSPI_MspInit>

  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8004ce8:	4b1d      	ldr	r3, [pc, #116]	; (8004d60 <BSP_QSPI_Init+0x98>)
 8004cea:	2201      	movs	r2, #1
 8004cec:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 8004cee:	4b1c      	ldr	r3, [pc, #112]	; (8004d60 <BSP_QSPI_Init+0x98>)
 8004cf0:	2204      	movs	r2, #4
 8004cf2:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8004cf4:	4b1a      	ldr	r3, [pc, #104]	; (8004d60 <BSP_QSPI_Init+0x98>)
 8004cf6:	2210      	movs	r2, #16
 8004cf8:	60da      	str	r2, [r3, #12]
 8004cfa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004cfe:	607b      	str	r3, [r7, #4]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	fa93 f3a3 	rbit	r3, r3
 8004d06:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004d08:	683b      	ldr	r3, [r7, #0]
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 8004d0a:	fab3 f383 	clz	r3, r3
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	3b01      	subs	r3, #1
 8004d12:	461a      	mov	r2, r3
 8004d14:	4b12      	ldr	r3, [pc, #72]	; (8004d60 <BSP_QSPI_Init+0x98>)
 8004d16:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8004d18:	4b11      	ldr	r3, [pc, #68]	; (8004d60 <BSP_QSPI_Init+0x98>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 8004d1e:	4b10      	ldr	r3, [pc, #64]	; (8004d60 <BSP_QSPI_Init+0x98>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 8004d24:	480e      	ldr	r0, [pc, #56]	; (8004d60 <BSP_QSPI_Init+0x98>)
 8004d26:	f003 fafd 	bl	8008324 <HAL_QSPI_Init>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d001      	beq.n	8004d34 <BSP_QSPI_Init+0x6c>
  {
    return QSPI_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e010      	b.n	8004d56 <BSP_QSPI_Init+0x8e>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 8004d34:	480a      	ldr	r0, [pc, #40]	; (8004d60 <BSP_QSPI_Init+0x98>)
 8004d36:	f000 f9d5 	bl	80050e4 <QSPI_ResetMemory>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d001      	beq.n	8004d44 <BSP_QSPI_Init+0x7c>
  {
    return QSPI_NOT_SUPPORTED;
 8004d40:	2304      	movs	r3, #4
 8004d42:	e008      	b.n	8004d56 <BSP_QSPI_Init+0x8e>
  }

  /* Configuration of the dummy cucles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&QSPIHandle) != QSPI_OK)
 8004d44:	4806      	ldr	r0, [pc, #24]	; (8004d60 <BSP_QSPI_Init+0x98>)
 8004d46:	f000 fa11 	bl	800516c <QSPI_DummyCyclesCfg>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d001      	beq.n	8004d54 <BSP_QSPI_Init+0x8c>
  {
    return QSPI_NOT_SUPPORTED;
 8004d50:	2304      	movs	r3, #4
 8004d52:	e000      	b.n	8004d56 <BSP_QSPI_Init+0x8e>
  }

  return QSPI_OK;
 8004d54:	2300      	movs	r3, #0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3708      	adds	r7, #8
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
 8004d5e:	bf00      	nop
 8004d60:	2000ea9c 	.word	0x2000ea9c
 8004d64:	a0001000 	.word	0xa0001000

08004d68 <BSP_QSPI_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b092      	sub	sp, #72	; 0x48
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	60f8      	str	r0, [r7, #12]
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8004d74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d78:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 8004d7a:	23eb      	movs	r3, #235	; 0xeb
 8004d7c:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8004d7e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004d82:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8004d84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004d88:	61fb      	str	r3, [r7, #28]
  sCommand.Address           = ReadAddr;
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8004d92:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8004d96:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8004d98:	230a      	movs	r3, #10
 8004d9a:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = Size;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8004da0:	2300      	movs	r3, #0
 8004da2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8004da4:	2300      	movs	r3, #0
 8004da6:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8004da8:	2300      	movs	r3, #0
 8004daa:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004dac:	f107 0310 	add.w	r3, r7, #16
 8004db0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004db4:	4619      	mov	r1, r3
 8004db6:	480c      	ldr	r0, [pc, #48]	; (8004de8 <BSP_QSPI_Read+0x80>)
 8004db8:	f003 fb66 	bl	8008488 <HAL_QSPI_Command>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d001      	beq.n	8004dc6 <BSP_QSPI_Read+0x5e>
  {
    return QSPI_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e00b      	b.n	8004dde <BSP_QSPI_Read+0x76>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dca:	68f9      	ldr	r1, [r7, #12]
 8004dcc:	4806      	ldr	r0, [pc, #24]	; (8004de8 <BSP_QSPI_Read+0x80>)
 8004dce:	f003 fc50 	bl	8008672 <HAL_QSPI_Receive>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d001      	beq.n	8004ddc <BSP_QSPI_Read+0x74>
  {
    return QSPI_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e000      	b.n	8004dde <BSP_QSPI_Read+0x76>
  }

  return QSPI_OK;
 8004ddc:	2300      	movs	r3, #0
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3748      	adds	r7, #72	; 0x48
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	2000ea9c 	.word	0x2000ea9c

08004dec <BSP_QSPI_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b096      	sub	sp, #88	; 0x58
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = N25Q128A_PAGE_SIZE - (WriteAddr % N25Q128A_PAGE_SIZE);
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8004e00:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 8004e02:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d901      	bls.n	8004e0e <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 8004e12:	68ba      	ldr	r2, [r7, #8]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	4413      	add	r3, r2
 8004e18:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8004e1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = EXT_QUAD_IN_FAST_PROG_CMD;
 8004e20:	2312      	movs	r3, #18
 8004e22:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 8004e24:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004e28:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8004e2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e2e:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8004e30:	2300      	movs	r3, #0
 8004e32:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8004e34:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8004e38:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8004e42:	2300      	movs	r3, #0
 8004e44:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8004e46:	2300      	movs	r3, #0
 8004e48:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8004e4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e4c:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 8004e4e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004e50:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8004e52:	4824      	ldr	r0, [pc, #144]	; (8004ee4 <BSP_QSPI_Write+0xf8>)
 8004e54:	f000 fa00 	bl	8005258 <QSPI_WriteEnable>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d001      	beq.n	8004e62 <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e03b      	b.n	8004eda <BSP_QSPI_Write+0xee>
    }

    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004e62:	f107 0314 	add.w	r3, r7, #20
 8004e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e6a:	4619      	mov	r1, r3
 8004e6c:	481d      	ldr	r0, [pc, #116]	; (8004ee4 <BSP_QSPI_Write+0xf8>)
 8004e6e:	f003 fb0b 	bl	8008488 <HAL_QSPI_Command>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d001      	beq.n	8004e7c <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e02e      	b.n	8004eda <BSP_QSPI_Write+0xee>
    }

    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004e7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e80:	68f9      	ldr	r1, [r7, #12]
 8004e82:	4818      	ldr	r0, [pc, #96]	; (8004ee4 <BSP_QSPI_Write+0xf8>)
 8004e84:	f003 fb5e 	bl	8008544 <HAL_QSPI_Transmit>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e023      	b.n	8004eda <BSP_QSPI_Write+0xee>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8004e92:	f241 3188 	movw	r1, #5000	; 0x1388
 8004e96:	4813      	ldr	r0, [pc, #76]	; (8004ee4 <BSP_QSPI_Write+0xf8>)
 8004e98:	f000 fa2a 	bl	80052f0 <QSPI_AutoPollingMemReady>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d001      	beq.n	8004ea6 <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e019      	b.n	8004eda <BSP_QSPI_Write+0xee>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8004ea6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004ea8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004eaa:	4413      	add	r3, r2
 8004eac:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004eb2:	4413      	add	r3, r2
 8004eb4:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + N25Q128A_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : N25Q128A_PAGE_SIZE;
 8004eb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004eb8:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8004ebc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ebe:	429a      	cmp	r2, r3
 8004ec0:	d203      	bcs.n	8004eca <BSP_QSPI_Write+0xde>
 8004ec2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ec4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	e001      	b.n	8004ece <BSP_QSPI_Write+0xe2>
 8004eca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ece:	657b      	str	r3, [r7, #84]	; 0x54
  }
  while (current_addr < end_addr);
 8004ed0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004ed2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d3b8      	bcc.n	8004e4a <BSP_QSPI_Write+0x5e>

  return QSPI_OK;
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3758      	adds	r7, #88	; 0x58
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	2000ea9c 	.word	0x2000ea9c

08004ee8 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory.
  * @param  BlockAddress: Block address to erase
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b090      	sub	sp, #64	; 0x40
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8004ef0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ef4:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = SUBSECTOR_ERASE_CMD;
 8004ef6:	2320      	movs	r3, #32
 8004ef8:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8004efa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004efe:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8004f00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004f04:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8004f12:	2300      	movs	r3, #0
 8004f14:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8004f16:	2300      	movs	r3, #0
 8004f18:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8004f22:	4812      	ldr	r0, [pc, #72]	; (8004f6c <BSP_QSPI_Erase_Block+0x84>)
 8004f24:	f000 f998 	bl	8005258 <QSPI_WriteEnable>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d001      	beq.n	8004f32 <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	e017      	b.n	8004f62 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004f32:	f107 0308 	add.w	r3, r7, #8
 8004f36:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f3a:	4619      	mov	r1, r3
 8004f3c:	480b      	ldr	r0, [pc, #44]	; (8004f6c <BSP_QSPI_Erase_Block+0x84>)
 8004f3e:	f003 faa3 	bl	8008488 <HAL_QSPI_Command>
 8004f42:	4603      	mov	r3, r0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d001      	beq.n	8004f4c <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	e00a      	b.n	8004f62 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Configure automatic polling mode to wait for end of erase */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, N25Q128A_SUBSECTOR_ERASE_MAX_TIME) != QSPI_OK)
 8004f4c:	f44f 7148 	mov.w	r1, #800	; 0x320
 8004f50:	4806      	ldr	r0, [pc, #24]	; (8004f6c <BSP_QSPI_Erase_Block+0x84>)
 8004f52:	f000 f9cd 	bl	80052f0 <QSPI_AutoPollingMemReady>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d001      	beq.n	8004f60 <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e000      	b.n	8004f62 <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 8004f60:	2300      	movs	r3, #0
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3740      	adds	r7, #64	; 0x40
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	2000ea9c 	.word	0x2000ea9c

08004f70 <BSP_QSPI_GetStatus>:
/**
  * @brief  Reads current status of the QSPI memory.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_GetStatus(void)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b090      	sub	sp, #64	; 0x40
 8004f74:	af00      	add	r7, sp, #0
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read flag status register command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8004f76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f7a:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = READ_FLAG_STATUS_REG_CMD;
 8004f7c:	2370      	movs	r3, #112	; 0x70
 8004f7e:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8004f80:	2300      	movs	r3, #0
 8004f82:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8004f84:	2300      	movs	r3, #0
 8004f86:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8004f88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	61fb      	str	r3, [r7, #28]
  sCommand.NbData            = 1;
 8004f92:	2301      	movs	r3, #1
 8004f94:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8004f96:	2300      	movs	r3, #0
 8004f98:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004fa2:	f107 0308 	add.w	r3, r7, #8
 8004fa6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004faa:	4619      	mov	r1, r3
 8004fac:	4816      	ldr	r0, [pc, #88]	; (8005008 <BSP_QSPI_GetStatus+0x98>)
 8004fae:	f003 fa6b 	bl	8008488 <HAL_QSPI_Command>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d001      	beq.n	8004fbc <BSP_QSPI_GetStatus+0x4c>
  {
    return QSPI_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e020      	b.n	8004ffe <BSP_QSPI_GetStatus+0x8e>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8004fbc:	1dfb      	adds	r3, r7, #7
 8004fbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	4810      	ldr	r0, [pc, #64]	; (8005008 <BSP_QSPI_GetStatus+0x98>)
 8004fc6:	f003 fb54 	bl	8008672 <HAL_QSPI_Receive>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d001      	beq.n	8004fd4 <BSP_QSPI_GetStatus+0x64>
  {
    return QSPI_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e014      	b.n	8004ffe <BSP_QSPI_GetStatus+0x8e>
  }

  /* Check the value of the register */
  if ((reg & (N25Q128A_FSR_PRERR | N25Q128A_FSR_VPPERR | N25Q128A_FSR_PGERR | N25Q128A_FSR_ERERR)) != 0)
 8004fd4:	79fb      	ldrb	r3, [r7, #7]
 8004fd6:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d001      	beq.n	8004fe2 <BSP_QSPI_GetStatus+0x72>
  {
    return QSPI_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e00d      	b.n	8004ffe <BSP_QSPI_GetStatus+0x8e>
  }
  else if ((reg & (N25Q128A_FSR_PGSUS | N25Q128A_FSR_ERSUS)) != 0)
 8004fe2:	79fb      	ldrb	r3, [r7, #7]
 8004fe4:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d001      	beq.n	8004ff0 <BSP_QSPI_GetStatus+0x80>
  {
    return QSPI_SUSPENDED;
 8004fec:	2308      	movs	r3, #8
 8004fee:	e006      	b.n	8004ffe <BSP_QSPI_GetStatus+0x8e>
  }
  else if ((reg & N25Q128A_FSR_READY) != 0)
 8004ff0:	79fb      	ldrb	r3, [r7, #7]
 8004ff2:	b25b      	sxtb	r3, r3
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	da01      	bge.n	8004ffc <BSP_QSPI_GetStatus+0x8c>
  {
    return QSPI_OK;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	e000      	b.n	8004ffe <BSP_QSPI_GetStatus+0x8e>
  }
  else
  {
    return QSPI_BUSY;
 8004ffc:	2302      	movs	r3, #2
  }
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3740      	adds	r7, #64	; 0x40
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	2000ea9c 	.word	0x2000ea9c

0800500c <BSP_QSPI_GetInfo>:
  * @brief  Return the configuration of the QSPI memory.
  * @param  pInfo: pointer on the configuration structure
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_GetInfo(QSPI_Info *pInfo)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  /* Configure the structure with the memory configuration */
  pInfo->FlashSize          = N25Q128A_FLASH_SIZE;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800501a:	601a      	str	r2, [r3, #0]
  pInfo->EraseSectorSize    = N25Q128A_SUBSECTOR_SIZE;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005022:	605a      	str	r2, [r3, #4]
  pInfo->EraseSectorsNumber = (N25Q128A_FLASH_SIZE / N25Q128A_SUBSECTOR_SIZE);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800502a:	609a      	str	r2, [r3, #8]
  pInfo->ProgPageSize       = N25Q128A_PAGE_SIZE;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005032:	60da      	str	r2, [r3, #12]
  pInfo->ProgPagesNumber    = (N25Q128A_FLASH_SIZE / N25Q128A_PAGE_SIZE);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800503a:	611a      	str	r2, [r3, #16]

  return QSPI_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
	...

0800504c <QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
static void QSPI_MspInit(void)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b088      	sub	sp, #32
 8005050:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 8005052:	4b22      	ldr	r3, [pc, #136]	; (80050dc <QSPI_MspInit+0x90>)
 8005054:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005056:	4a21      	ldr	r2, [pc, #132]	; (80050dc <QSPI_MspInit+0x90>)
 8005058:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800505c:	6513      	str	r3, [r2, #80]	; 0x50
 800505e:	4b1f      	ldr	r3, [pc, #124]	; (80050dc <QSPI_MspInit+0x90>)
 8005060:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005066:	60bb      	str	r3, [r7, #8]
 8005068:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 800506a:	4b1c      	ldr	r3, [pc, #112]	; (80050dc <QSPI_MspInit+0x90>)
 800506c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506e:	4a1b      	ldr	r2, [pc, #108]	; (80050dc <QSPI_MspInit+0x90>)
 8005070:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005074:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 8005076:	4b19      	ldr	r3, [pc, #100]	; (80050dc <QSPI_MspInit+0x90>)
 8005078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800507a:	4a18      	ldr	r2, [pc, #96]	; (80050dc <QSPI_MspInit+0x90>)
 800507c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005080:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8005082:	4b16      	ldr	r3, [pc, #88]	; (80050dc <QSPI_MspInit+0x90>)
 8005084:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005086:	4a15      	ldr	r2, [pc, #84]	; (80050dc <QSPI_MspInit+0x90>)
 8005088:	f043 0310 	orr.w	r3, r3, #16
 800508c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800508e:	4b13      	ldr	r3, [pc, #76]	; (80050dc <QSPI_MspInit+0x90>)
 8005090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005092:	f003 0310 	and.w	r3, r3, #16
 8005096:	607b      	str	r3, [r7, #4]
 8005098:	687b      	ldr	r3, [r7, #4]

  /* QSPI CS GPIO pin configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_11;
 800509a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800509e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80050a0:	2302      	movs	r3, #2
 80050a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80050a4:	2301      	movs	r3, #1
 80050a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80050a8:	2303      	movs	r3, #3
 80050aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80050ac:	230a      	movs	r3, #10
 80050ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80050b0:	f107 030c 	add.w	r3, r7, #12
 80050b4:	4619      	mov	r1, r3
 80050b6:	480a      	ldr	r0, [pc, #40]	; (80050e0 <QSPI_MspInit+0x94>)
 80050b8:	f000 fcf4 	bl	8005aa4 <HAL_GPIO_Init>

  /* QSPI CLK, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 80050bc:	f44f 4374 	mov.w	r3, #62464	; 0xf400
 80050c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80050c2:	2300      	movs	r3, #0
 80050c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80050c6:	f107 030c 	add.w	r3, r7, #12
 80050ca:	4619      	mov	r1, r3
 80050cc:	4804      	ldr	r0, [pc, #16]	; (80050e0 <QSPI_MspInit+0x94>)
 80050ce:	f000 fce9 	bl	8005aa4 <HAL_GPIO_Init>
}
 80050d2:	bf00      	nop
 80050d4:	3720      	adds	r7, #32
 80050d6:	46bd      	mov	sp, r7
 80050d8:	bd80      	pop	{r7, pc}
 80050da:	bf00      	nop
 80050dc:	40021000 	.word	0x40021000
 80050e0:	48001000 	.word	0x48001000

080050e4 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b090      	sub	sp, #64	; 0x40
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80050ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050f0:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 80050f2:	2366      	movs	r3, #102	; 0x66
 80050f4:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80050f6:	2300      	movs	r3, #0
 80050f8:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80050fa:	2300      	movs	r3, #0
 80050fc:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 80050fe:	2300      	movs	r3, #0
 8005100:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 8005102:	2300      	movs	r3, #0
 8005104:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8005106:	2300      	movs	r3, #0
 8005108:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800510a:	2300      	movs	r3, #0
 800510c:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800510e:	2300      	movs	r3, #0
 8005110:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005112:	f107 0308 	add.w	r3, r7, #8
 8005116:	f241 3288 	movw	r2, #5000	; 0x1388
 800511a:	4619      	mov	r1, r3
 800511c:	4812      	ldr	r0, [pc, #72]	; (8005168 <QSPI_ResetMemory+0x84>)
 800511e:	f003 f9b3 	bl	8008488 <HAL_QSPI_Command>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d001      	beq.n	800512c <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e019      	b.n	8005160 <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 800512c:	2399      	movs	r3, #153	; 0x99
 800512e:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005130:	f107 0308 	add.w	r3, r7, #8
 8005134:	f241 3288 	movw	r2, #5000	; 0x1388
 8005138:	4619      	mov	r1, r3
 800513a:	480b      	ldr	r0, [pc, #44]	; (8005168 <QSPI_ResetMemory+0x84>)
 800513c:	f003 f9a4 	bl	8008488 <HAL_QSPI_Command>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d001      	beq.n	800514a <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e00a      	b.n	8005160 <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 800514a:	f241 3188 	movw	r1, #5000	; 0x1388
 800514e:	4806      	ldr	r0, [pc, #24]	; (8005168 <QSPI_ResetMemory+0x84>)
 8005150:	f000 f8ce 	bl	80052f0 <QSPI_AutoPollingMemReady>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d001      	beq.n	800515e <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	e000      	b.n	8005160 <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 800515e:	2300      	movs	r3, #0
}
 8005160:	4618      	mov	r0, r3
 8005162:	3740      	adds	r7, #64	; 0x40
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	2000ea9c 	.word	0x2000ea9c

0800516c <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b094      	sub	sp, #80	; 0x50
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read volatile configuration register command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8005174:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005178:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 800517a:	2385      	movs	r3, #133	; 0x85
 800517c:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800517e:	2300      	movs	r3, #0
 8005180:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8005182:	2300      	movs	r3, #0
 8005184:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8005186:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800518a:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 800518c:	2300      	movs	r3, #0
 800518e:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8005190:	2301      	movs	r3, #1
 8005192:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8005194:	2300      	movs	r3, #0
 8005196:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8005198:	2300      	movs	r3, #0
 800519a:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800519c:	2300      	movs	r3, #0
 800519e:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80051a0:	f107 0310 	add.w	r3, r7, #16
 80051a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80051a8:	4619      	mov	r1, r3
 80051aa:	482a      	ldr	r0, [pc, #168]	; (8005254 <QSPI_DummyCyclesCfg+0xe8>)
 80051ac:	f003 f96c 	bl	8008488 <HAL_QSPI_Command>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d001      	beq.n	80051ba <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e048      	b.n	800524c <QSPI_DummyCyclesCfg+0xe0>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80051ba:	f107 030f 	add.w	r3, r7, #15
 80051be:	f241 3288 	movw	r2, #5000	; 0x1388
 80051c2:	4619      	mov	r1, r3
 80051c4:	4823      	ldr	r0, [pc, #140]	; (8005254 <QSPI_DummyCyclesCfg+0xe8>)
 80051c6:	f003 fa54 	bl	8008672 <HAL_QSPI_Receive>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d001      	beq.n	80051d4 <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e03b      	b.n	800524c <QSPI_DummyCyclesCfg+0xe0>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80051d4:	481f      	ldr	r0, [pc, #124]	; (8005254 <QSPI_DummyCyclesCfg+0xe8>)
 80051d6:	f000 f83f 	bl	8005258 <QSPI_WriteEnable>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d001      	beq.n	80051e4 <QSPI_DummyCyclesCfg+0x78>
  {
    return QSPI_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e033      	b.n	800524c <QSPI_DummyCyclesCfg+0xe0>
  }

  /* Update volatile configuration register (with new dummy cycles) */
  sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 80051e4:	2381      	movs	r3, #129	; 0x81
 80051e6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 80051e8:	7bfb      	ldrb	r3, [r7, #15]
 80051ea:	b25b      	sxtb	r3, r3
 80051ec:	f003 030f 	and.w	r3, r3, #15
 80051f0:	b25a      	sxtb	r2, r3
 80051f2:	23f0      	movs	r3, #240	; 0xf0
 80051f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051f8:	fa93 f3a3 	rbit	r3, r3
 80051fc:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80051fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005200:	fab3 f383 	clz	r3, r3
 8005204:	b2db      	uxtb	r3, r3
 8005206:	4619      	mov	r1, r3
 8005208:	230a      	movs	r3, #10
 800520a:	408b      	lsls	r3, r1
 800520c:	b25b      	sxtb	r3, r3
 800520e:	4313      	orrs	r3, r2
 8005210:	b25b      	sxtb	r3, r3
 8005212:	b2db      	uxtb	r3, r3
 8005214:	73fb      	strb	r3, [r7, #15]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005216:	f107 0310 	add.w	r3, r7, #16
 800521a:	f241 3288 	movw	r2, #5000	; 0x1388
 800521e:	4619      	mov	r1, r3
 8005220:	480c      	ldr	r0, [pc, #48]	; (8005254 <QSPI_DummyCyclesCfg+0xe8>)
 8005222:	f003 f931 	bl	8008488 <HAL_QSPI_Command>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <QSPI_DummyCyclesCfg+0xc4>
  {
    return QSPI_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e00d      	b.n	800524c <QSPI_DummyCyclesCfg+0xe0>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005230:	f107 030f 	add.w	r3, r7, #15
 8005234:	f241 3288 	movw	r2, #5000	; 0x1388
 8005238:	4619      	mov	r1, r3
 800523a:	4806      	ldr	r0, [pc, #24]	; (8005254 <QSPI_DummyCyclesCfg+0xe8>)
 800523c:	f003 f982 	bl	8008544 <HAL_QSPI_Transmit>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d001      	beq.n	800524a <QSPI_DummyCyclesCfg+0xde>
  {
    return QSPI_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e000      	b.n	800524c <QSPI_DummyCyclesCfg+0xe0>
  }

  return QSPI_OK;
 800524a:	2300      	movs	r3, #0
}
 800524c:	4618      	mov	r0, r3
 800524e:	3750      	adds	r7, #80	; 0x50
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}
 8005254:	2000ea9c 	.word	0x2000ea9c

08005258 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b096      	sub	sp, #88	; 0x58
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8005260:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005264:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 8005266:	2306      	movs	r3, #6
 8005268:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800526a:	2300      	movs	r3, #0
 800526c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800526e:	2300      	movs	r3, #0
 8005270:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 8005272:	2300      	movs	r3, #0
 8005274:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8005276:	2300      	movs	r3, #0
 8005278:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800527a:	2300      	movs	r3, #0
 800527c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800527e:	2300      	movs	r3, #0
 8005280:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8005282:	2300      	movs	r3, #0
 8005284:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005286:	f107 0320 	add.w	r3, r7, #32
 800528a:	f241 3288 	movw	r2, #5000	; 0x1388
 800528e:	4619      	mov	r1, r3
 8005290:	4816      	ldr	r0, [pc, #88]	; (80052ec <QSPI_WriteEnable+0x94>)
 8005292:	f003 f8f9 	bl	8008488 <HAL_QSPI_Command>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d001      	beq.n	80052a0 <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e020      	b.n	80052e2 <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  sConfig.Match           = N25Q128A_SR_WREN;
 80052a0:	2302      	movs	r3, #2
 80052a2:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WREN;
 80052a4:	2302      	movs	r3, #2
 80052a6:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 80052a8:	2300      	movs	r3, #0
 80052aa:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 80052ac:	2301      	movs	r3, #1
 80052ae:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 80052b0:	2310      	movs	r3, #16
 80052b2:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 80052b4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80052b8:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 80052ba:	2305      	movs	r3, #5
 80052bc:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 80052be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80052c2:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80052c4:	f107 0208 	add.w	r2, r7, #8
 80052c8:	f107 0120 	add.w	r1, r7, #32
 80052cc:	f241 3388 	movw	r3, #5000	; 0x1388
 80052d0:	4806      	ldr	r0, [pc, #24]	; (80052ec <QSPI_WriteEnable+0x94>)
 80052d2:	f003 fa70 	bl	80087b6 <HAL_QSPI_AutoPolling>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d001      	beq.n	80052e0 <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e000      	b.n	80052e2 <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 80052e0:	2300      	movs	r3, #0
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3758      	adds	r7, #88	; 0x58
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	2000ea9c 	.word	0x2000ea9c

080052f0 <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout: Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b096      	sub	sp, #88	; 0x58
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80052fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80052fe:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8005300:	2305      	movs	r3, #5
 8005302:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8005304:	2300      	movs	r3, #0
 8005306:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8005308:	2300      	movs	r3, #0
 800530a:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 800530c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005310:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8005312:	2300      	movs	r3, #0
 8005314:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8005316:	2300      	movs	r3, #0
 8005318:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800531a:	2300      	movs	r3, #0
 800531c:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800531e:	2300      	movs	r3, #0
 8005320:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 8005322:	2300      	movs	r3, #0
 8005324:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = N25Q128A_SR_WIP;
 8005326:	2301      	movs	r3, #1
 8005328:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 800532a:	2300      	movs	r3, #0
 800532c:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 800532e:	2301      	movs	r3, #1
 8005330:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8005332:	2310      	movs	r3, #16
 8005334:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8005336:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800533a:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 800533c:	f107 0208 	add.w	r2, r7, #8
 8005340:	f107 0120 	add.w	r1, r7, #32
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	4806      	ldr	r0, [pc, #24]	; (8005360 <QSPI_AutoPollingMemReady+0x70>)
 8005348:	f003 fa35 	bl	80087b6 <HAL_QSPI_AutoPolling>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	e000      	b.n	8005358 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 8005356:	2300      	movs	r3, #0
}
 8005358:	4618      	mov	r0, r3
 800535a:	3758      	adds	r7, #88	; 0x58
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}
 8005360:	2000ea9c 	.word	0x2000ea9c

08005364 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b082      	sub	sp, #8
 8005368:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800536a:	2300      	movs	r3, #0
 800536c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800536e:	2003      	movs	r0, #3
 8005370:	f000 f91f 	bl	80055b2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005374:	2000      	movs	r0, #0
 8005376:	f7fd fedd 	bl	8003134 <HAL_InitTick>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d002      	beq.n	8005386 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	71fb      	strb	r3, [r7, #7]
 8005384:	e001      	b.n	800538a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005386:	f7fd fead 	bl	80030e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800538a:	79fb      	ldrb	r3, [r7, #7]
}
 800538c:	4618      	mov	r0, r3
 800538e:	3708      	adds	r7, #8
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005398:	4b05      	ldr	r3, [pc, #20]	; (80053b0 <HAL_IncTick+0x1c>)
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	4b05      	ldr	r3, [pc, #20]	; (80053b4 <HAL_IncTick+0x20>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4413      	add	r3, r2
 80053a2:	4a03      	ldr	r2, [pc, #12]	; (80053b0 <HAL_IncTick+0x1c>)
 80053a4:	6013      	str	r3, [r2, #0]
}
 80053a6:	bf00      	nop
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr
 80053b0:	2000eae0 	.word	0x2000eae0
 80053b4:	20000060 	.word	0x20000060

080053b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80053b8:	b480      	push	{r7}
 80053ba:	af00      	add	r7, sp, #0
  return uwTick;
 80053bc:	4b03      	ldr	r3, [pc, #12]	; (80053cc <HAL_GetTick+0x14>)
 80053be:	681b      	ldr	r3, [r3, #0]
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	2000eae0 	.word	0x2000eae0

080053d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80053d8:	f7ff ffee 	bl	80053b8 <HAL_GetTick>
 80053dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e8:	d004      	beq.n	80053f4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80053ea:	4b09      	ldr	r3, [pc, #36]	; (8005410 <HAL_Delay+0x40>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	4413      	add	r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80053f4:	bf00      	nop
 80053f6:	f7ff ffdf 	bl	80053b8 <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	68fa      	ldr	r2, [r7, #12]
 8005402:	429a      	cmp	r2, r3
 8005404:	d8f7      	bhi.n	80053f6 <HAL_Delay+0x26>
  {
  }
}
 8005406:	bf00      	nop
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	20000060 	.word	0x20000060

08005414 <__NVIC_SetPriorityGrouping>:
{
 8005414:	b480      	push	{r7}
 8005416:	b085      	sub	sp, #20
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f003 0307 	and.w	r3, r3, #7
 8005422:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005424:	4b0c      	ldr	r3, [pc, #48]	; (8005458 <__NVIC_SetPriorityGrouping+0x44>)
 8005426:	68db      	ldr	r3, [r3, #12]
 8005428:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800542a:	68ba      	ldr	r2, [r7, #8]
 800542c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005430:	4013      	ands	r3, r2
 8005432:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800543c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005440:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005444:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005446:	4a04      	ldr	r2, [pc, #16]	; (8005458 <__NVIC_SetPriorityGrouping+0x44>)
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	60d3      	str	r3, [r2, #12]
}
 800544c:	bf00      	nop
 800544e:	3714      	adds	r7, #20
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr
 8005458:	e000ed00 	.word	0xe000ed00

0800545c <__NVIC_GetPriorityGrouping>:
{
 800545c:	b480      	push	{r7}
 800545e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005460:	4b04      	ldr	r3, [pc, #16]	; (8005474 <__NVIC_GetPriorityGrouping+0x18>)
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	0a1b      	lsrs	r3, r3, #8
 8005466:	f003 0307 	and.w	r3, r3, #7
}
 800546a:	4618      	mov	r0, r3
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr
 8005474:	e000ed00 	.word	0xe000ed00

08005478 <__NVIC_EnableIRQ>:
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	4603      	mov	r3, r0
 8005480:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005486:	2b00      	cmp	r3, #0
 8005488:	db0b      	blt.n	80054a2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800548a:	79fb      	ldrb	r3, [r7, #7]
 800548c:	f003 021f 	and.w	r2, r3, #31
 8005490:	4907      	ldr	r1, [pc, #28]	; (80054b0 <__NVIC_EnableIRQ+0x38>)
 8005492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005496:	095b      	lsrs	r3, r3, #5
 8005498:	2001      	movs	r0, #1
 800549a:	fa00 f202 	lsl.w	r2, r0, r2
 800549e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80054a2:	bf00      	nop
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	e000e100 	.word	0xe000e100

080054b4 <__NVIC_DisableIRQ>:
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	4603      	mov	r3, r0
 80054bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	db10      	blt.n	80054e8 <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054c6:	79fb      	ldrb	r3, [r7, #7]
 80054c8:	f003 021f 	and.w	r2, r3, #31
 80054cc:	4909      	ldr	r1, [pc, #36]	; (80054f4 <__NVIC_DisableIRQ+0x40>)
 80054ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054d2:	095b      	lsrs	r3, r3, #5
 80054d4:	2001      	movs	r0, #1
 80054d6:	fa00 f202 	lsl.w	r2, r0, r2
 80054da:	3320      	adds	r3, #32
 80054dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80054e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80054e4:	f3bf 8f6f 	isb	sy
}
 80054e8:	bf00      	nop
 80054ea:	370c      	adds	r7, #12
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr
 80054f4:	e000e100 	.word	0xe000e100

080054f8 <__NVIC_SetPriority>:
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	4603      	mov	r3, r0
 8005500:	6039      	str	r1, [r7, #0]
 8005502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005508:	2b00      	cmp	r3, #0
 800550a:	db0a      	blt.n	8005522 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	b2da      	uxtb	r2, r3
 8005510:	490c      	ldr	r1, [pc, #48]	; (8005544 <__NVIC_SetPriority+0x4c>)
 8005512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005516:	0112      	lsls	r2, r2, #4
 8005518:	b2d2      	uxtb	r2, r2
 800551a:	440b      	add	r3, r1
 800551c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005520:	e00a      	b.n	8005538 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	b2da      	uxtb	r2, r3
 8005526:	4908      	ldr	r1, [pc, #32]	; (8005548 <__NVIC_SetPriority+0x50>)
 8005528:	79fb      	ldrb	r3, [r7, #7]
 800552a:	f003 030f 	and.w	r3, r3, #15
 800552e:	3b04      	subs	r3, #4
 8005530:	0112      	lsls	r2, r2, #4
 8005532:	b2d2      	uxtb	r2, r2
 8005534:	440b      	add	r3, r1
 8005536:	761a      	strb	r2, [r3, #24]
}
 8005538:	bf00      	nop
 800553a:	370c      	adds	r7, #12
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr
 8005544:	e000e100 	.word	0xe000e100
 8005548:	e000ed00 	.word	0xe000ed00

0800554c <NVIC_EncodePriority>:
{
 800554c:	b480      	push	{r7}
 800554e:	b089      	sub	sp, #36	; 0x24
 8005550:	af00      	add	r7, sp, #0
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	60b9      	str	r1, [r7, #8]
 8005556:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f003 0307 	and.w	r3, r3, #7
 800555e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	f1c3 0307 	rsb	r3, r3, #7
 8005566:	2b04      	cmp	r3, #4
 8005568:	bf28      	it	cs
 800556a:	2304      	movcs	r3, #4
 800556c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800556e:	69fb      	ldr	r3, [r7, #28]
 8005570:	3304      	adds	r3, #4
 8005572:	2b06      	cmp	r3, #6
 8005574:	d902      	bls.n	800557c <NVIC_EncodePriority+0x30>
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	3b03      	subs	r3, #3
 800557a:	e000      	b.n	800557e <NVIC_EncodePriority+0x32>
 800557c:	2300      	movs	r3, #0
 800557e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005580:	f04f 32ff 	mov.w	r2, #4294967295
 8005584:	69bb      	ldr	r3, [r7, #24]
 8005586:	fa02 f303 	lsl.w	r3, r2, r3
 800558a:	43da      	mvns	r2, r3
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	401a      	ands	r2, r3
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005594:	f04f 31ff 	mov.w	r1, #4294967295
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	fa01 f303 	lsl.w	r3, r1, r3
 800559e:	43d9      	mvns	r1, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055a4:	4313      	orrs	r3, r2
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3724      	adds	r7, #36	; 0x24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr

080055b2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055b2:	b580      	push	{r7, lr}
 80055b4:	b082      	sub	sp, #8
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f7ff ff2a 	bl	8005414 <__NVIC_SetPriorityGrouping>
}
 80055c0:	bf00      	nop
 80055c2:	3708      	adds	r7, #8
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b086      	sub	sp, #24
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	4603      	mov	r3, r0
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	607a      	str	r2, [r7, #4]
 80055d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80055d6:	2300      	movs	r3, #0
 80055d8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80055da:	f7ff ff3f 	bl	800545c <__NVIC_GetPriorityGrouping>
 80055de:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055e0:	687a      	ldr	r2, [r7, #4]
 80055e2:	68b9      	ldr	r1, [r7, #8]
 80055e4:	6978      	ldr	r0, [r7, #20]
 80055e6:	f7ff ffb1 	bl	800554c <NVIC_EncodePriority>
 80055ea:	4602      	mov	r2, r0
 80055ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055f0:	4611      	mov	r1, r2
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7ff ff80 	bl	80054f8 <__NVIC_SetPriority>
}
 80055f8:	bf00      	nop
 80055fa:	3718      	adds	r7, #24
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}

08005600 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b082      	sub	sp, #8
 8005604:	af00      	add	r7, sp, #0
 8005606:	4603      	mov	r3, r0
 8005608:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800560a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800560e:	4618      	mov	r0, r3
 8005610:	f7ff ff32 	bl	8005478 <__NVIC_EnableIRQ>
}
 8005614:	bf00      	nop
 8005616:	3708      	adds	r7, #8
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	4603      	mov	r3, r0
 8005624:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800562a:	4618      	mov	r0, r3
 800562c:	f7ff ff42 	bl	80054b4 <__NVIC_DisableIRQ>
}
 8005630:	bf00      	nop
 8005632:	3708      	adds	r7, #8
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005638:	b480      	push	{r7}
 800563a:	b085      	sub	sp, #20
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d101      	bne.n	800564a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e098      	b.n	800577c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	461a      	mov	r2, r3
 8005650:	4b4d      	ldr	r3, [pc, #308]	; (8005788 <HAL_DMA_Init+0x150>)
 8005652:	429a      	cmp	r2, r3
 8005654:	d80f      	bhi.n	8005676 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	461a      	mov	r2, r3
 800565c:	4b4b      	ldr	r3, [pc, #300]	; (800578c <HAL_DMA_Init+0x154>)
 800565e:	4413      	add	r3, r2
 8005660:	4a4b      	ldr	r2, [pc, #300]	; (8005790 <HAL_DMA_Init+0x158>)
 8005662:	fba2 2303 	umull	r2, r3, r2, r3
 8005666:	091b      	lsrs	r3, r3, #4
 8005668:	009a      	lsls	r2, r3, #2
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a48      	ldr	r2, [pc, #288]	; (8005794 <HAL_DMA_Init+0x15c>)
 8005672:	641a      	str	r2, [r3, #64]	; 0x40
 8005674:	e00e      	b.n	8005694 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	461a      	mov	r2, r3
 800567c:	4b46      	ldr	r3, [pc, #280]	; (8005798 <HAL_DMA_Init+0x160>)
 800567e:	4413      	add	r3, r2
 8005680:	4a43      	ldr	r2, [pc, #268]	; (8005790 <HAL_DMA_Init+0x158>)
 8005682:	fba2 2303 	umull	r2, r3, r2, r3
 8005686:	091b      	lsrs	r3, r3, #4
 8005688:	009a      	lsls	r2, r3, #2
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a42      	ldr	r2, [pc, #264]	; (800579c <HAL_DMA_Init+0x164>)
 8005692:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2202      	movs	r2, #2
 8005698:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80056aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80056b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80056d8:	68fa      	ldr	r2, [r7, #12]
 80056da:	4313      	orrs	r3, r2
 80056dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	689b      	ldr	r3, [r3, #8]
 80056ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056ee:	d039      	beq.n	8005764 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f4:	4a27      	ldr	r2, [pc, #156]	; (8005794 <HAL_DMA_Init+0x15c>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d11a      	bne.n	8005730 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80056fa:	4b29      	ldr	r3, [pc, #164]	; (80057a0 <HAL_DMA_Init+0x168>)
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005702:	f003 031c 	and.w	r3, r3, #28
 8005706:	210f      	movs	r1, #15
 8005708:	fa01 f303 	lsl.w	r3, r1, r3
 800570c:	43db      	mvns	r3, r3
 800570e:	4924      	ldr	r1, [pc, #144]	; (80057a0 <HAL_DMA_Init+0x168>)
 8005710:	4013      	ands	r3, r2
 8005712:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005714:	4b22      	ldr	r3, [pc, #136]	; (80057a0 <HAL_DMA_Init+0x168>)
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6859      	ldr	r1, [r3, #4]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005720:	f003 031c 	and.w	r3, r3, #28
 8005724:	fa01 f303 	lsl.w	r3, r1, r3
 8005728:	491d      	ldr	r1, [pc, #116]	; (80057a0 <HAL_DMA_Init+0x168>)
 800572a:	4313      	orrs	r3, r2
 800572c:	600b      	str	r3, [r1, #0]
 800572e:	e019      	b.n	8005764 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005730:	4b1c      	ldr	r3, [pc, #112]	; (80057a4 <HAL_DMA_Init+0x16c>)
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005738:	f003 031c 	and.w	r3, r3, #28
 800573c:	210f      	movs	r1, #15
 800573e:	fa01 f303 	lsl.w	r3, r1, r3
 8005742:	43db      	mvns	r3, r3
 8005744:	4917      	ldr	r1, [pc, #92]	; (80057a4 <HAL_DMA_Init+0x16c>)
 8005746:	4013      	ands	r3, r2
 8005748:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800574a:	4b16      	ldr	r3, [pc, #88]	; (80057a4 <HAL_DMA_Init+0x16c>)
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6859      	ldr	r1, [r3, #4]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005756:	f003 031c 	and.w	r3, r3, #28
 800575a:	fa01 f303 	lsl.w	r3, r1, r3
 800575e:	4911      	ldr	r1, [pc, #68]	; (80057a4 <HAL_DMA_Init+0x16c>)
 8005760:	4313      	orrs	r3, r2
 8005762:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2200      	movs	r2, #0
 8005768:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3714      	adds	r7, #20
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	40020407 	.word	0x40020407
 800578c:	bffdfff8 	.word	0xbffdfff8
 8005790:	cccccccd 	.word	0xcccccccd
 8005794:	40020000 	.word	0x40020000
 8005798:	bffdfbf8 	.word	0xbffdfbf8
 800579c:	40020400 	.word	0x40020400
 80057a0:	400200a8 	.word	0x400200a8
 80057a4:	400204a8 	.word	0x400204a8

080057a8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b086      	sub	sp, #24
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
 80057b4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057b6:	2300      	movs	r3, #0
 80057b8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d101      	bne.n	80057c8 <HAL_DMA_Start_IT+0x20>
 80057c4:	2302      	movs	r3, #2
 80057c6:	e04b      	b.n	8005860 <HAL_DMA_Start_IT+0xb8>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2201      	movs	r2, #1
 80057cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d13a      	bne.n	8005852 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2202      	movs	r2, #2
 80057e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2200      	movs	r2, #0
 80057e8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f022 0201 	bic.w	r2, r2, #1
 80057f8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	687a      	ldr	r2, [r7, #4]
 80057fe:	68b9      	ldr	r1, [r7, #8]
 8005800:	68f8      	ldr	r0, [r7, #12]
 8005802:	f000 f91e 	bl	8005a42 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800580a:	2b00      	cmp	r3, #0
 800580c:	d008      	beq.n	8005820 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f042 020e 	orr.w	r2, r2, #14
 800581c:	601a      	str	r2, [r3, #0]
 800581e:	e00f      	b.n	8005840 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f022 0204 	bic.w	r2, r2, #4
 800582e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f042 020a 	orr.w	r2, r2, #10
 800583e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f042 0201 	orr.w	r2, r2, #1
 800584e:	601a      	str	r2, [r3, #0]
 8005850:	e005      	b.n	800585e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800585a:	2302      	movs	r3, #2
 800585c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800585e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005860:	4618      	mov	r0, r3
 8005862:	3718      	adds	r7, #24
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005868:	b480      	push	{r7}
 800586a:	b085      	sub	sp, #20
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005870:	2300      	movs	r3, #0
 8005872:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800587a:	b2db      	uxtb	r3, r3
 800587c:	2b02      	cmp	r3, #2
 800587e:	d008      	beq.n	8005892 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2204      	movs	r2, #4
 8005884:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e022      	b.n	80058d8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f022 020e 	bic.w	r2, r2, #14
 80058a0:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f022 0201 	bic.w	r2, r2, #1
 80058b0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058b6:	f003 021c 	and.w	r2, r3, #28
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058be:	2101      	movs	r1, #1
 80058c0:	fa01 f202 	lsl.w	r2, r1, r2
 80058c4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2201      	movs	r2, #1
 80058ca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80058d6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80058d8:	4618      	mov	r0, r3
 80058da:	3714      	adds	r7, #20
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005900:	f003 031c 	and.w	r3, r3, #28
 8005904:	2204      	movs	r2, #4
 8005906:	409a      	lsls	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4013      	ands	r3, r2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d026      	beq.n	800595e <HAL_DMA_IRQHandler+0x7a>
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	f003 0304 	and.w	r3, r3, #4
 8005916:	2b00      	cmp	r3, #0
 8005918:	d021      	beq.n	800595e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0320 	and.w	r3, r3, #32
 8005924:	2b00      	cmp	r3, #0
 8005926:	d107      	bne.n	8005938 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f022 0204 	bic.w	r2, r2, #4
 8005936:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800593c:	f003 021c 	and.w	r2, r3, #28
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005944:	2104      	movs	r1, #4
 8005946:	fa01 f202 	lsl.w	r2, r1, r2
 800594a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005950:	2b00      	cmp	r3, #0
 8005952:	d071      	beq.n	8005a38 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800595c:	e06c      	b.n	8005a38 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005962:	f003 031c 	and.w	r3, r3, #28
 8005966:	2202      	movs	r2, #2
 8005968:	409a      	lsls	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	4013      	ands	r3, r2
 800596e:	2b00      	cmp	r3, #0
 8005970:	d02e      	beq.n	80059d0 <HAL_DMA_IRQHandler+0xec>
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	f003 0302 	and.w	r3, r3, #2
 8005978:	2b00      	cmp	r3, #0
 800597a:	d029      	beq.n	80059d0 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f003 0320 	and.w	r3, r3, #32
 8005986:	2b00      	cmp	r3, #0
 8005988:	d10b      	bne.n	80059a2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f022 020a 	bic.w	r2, r2, #10
 8005998:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059a6:	f003 021c 	and.w	r2, r3, #28
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ae:	2102      	movs	r1, #2
 80059b0:	fa01 f202 	lsl.w	r2, r1, r2
 80059b4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2200      	movs	r2, #0
 80059ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d038      	beq.n	8005a38 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80059ce:	e033      	b.n	8005a38 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059d4:	f003 031c 	and.w	r3, r3, #28
 80059d8:	2208      	movs	r2, #8
 80059da:	409a      	lsls	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	4013      	ands	r3, r2
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d02a      	beq.n	8005a3a <HAL_DMA_IRQHandler+0x156>
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	f003 0308 	and.w	r3, r3, #8
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d025      	beq.n	8005a3a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 020e 	bic.w	r2, r2, #14
 80059fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a02:	f003 021c 	and.w	r2, r3, #28
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0a:	2101      	movs	r1, #1
 8005a0c:	fa01 f202 	lsl.w	r2, r1, r2
 8005a10:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2201      	movs	r2, #1
 8005a16:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2200      	movs	r2, #0
 8005a24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d004      	beq.n	8005a3a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005a38:	bf00      	nop
 8005a3a:	bf00      	nop
}
 8005a3c:	3710      	adds	r7, #16
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b085      	sub	sp, #20
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	60f8      	str	r0, [r7, #12]
 8005a4a:	60b9      	str	r1, [r7, #8]
 8005a4c:	607a      	str	r2, [r7, #4]
 8005a4e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a54:	f003 021c 	and.w	r2, r3, #28
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a5c:	2101      	movs	r1, #1
 8005a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8005a62:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	683a      	ldr	r2, [r7, #0]
 8005a6a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	2b10      	cmp	r3, #16
 8005a72:	d108      	bne.n	8005a86 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	687a      	ldr	r2, [r7, #4]
 8005a7a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68ba      	ldr	r2, [r7, #8]
 8005a82:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005a84:	e007      	b.n	8005a96 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	68ba      	ldr	r2, [r7, #8]
 8005a8c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	60da      	str	r2, [r3, #12]
}
 8005a96:	bf00      	nop
 8005a98:	3714      	adds	r7, #20
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa0:	4770      	bx	lr
	...

08005aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b087      	sub	sp, #28
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	6078      	str	r0, [r7, #4]
 8005aac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005ab2:	e17f      	b.n	8005db4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	681a      	ldr	r2, [r3, #0]
 8005ab8:	2101      	movs	r1, #1
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f000 8171 	beq.w	8005dae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d00b      	beq.n	8005aec <HAL_GPIO_Init+0x48>
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	2b02      	cmp	r3, #2
 8005ada:	d007      	beq.n	8005aec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005ae0:	2b11      	cmp	r3, #17
 8005ae2:	d003      	beq.n	8005aec <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	2b12      	cmp	r3, #18
 8005aea:	d130      	bne.n	8005b4e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	689b      	ldr	r3, [r3, #8]
 8005af0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005af2:	697b      	ldr	r3, [r7, #20]
 8005af4:	005b      	lsls	r3, r3, #1
 8005af6:	2203      	movs	r2, #3
 8005af8:	fa02 f303 	lsl.w	r3, r2, r3
 8005afc:	43db      	mvns	r3, r3
 8005afe:	693a      	ldr	r2, [r7, #16]
 8005b00:	4013      	ands	r3, r2
 8005b02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	68da      	ldr	r2, [r3, #12]
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b10:	693a      	ldr	r2, [r7, #16]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	693a      	ldr	r2, [r7, #16]
 8005b1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b22:	2201      	movs	r2, #1
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	fa02 f303 	lsl.w	r3, r2, r3
 8005b2a:	43db      	mvns	r3, r3
 8005b2c:	693a      	ldr	r2, [r7, #16]
 8005b2e:	4013      	ands	r3, r2
 8005b30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	685b      	ldr	r3, [r3, #4]
 8005b36:	091b      	lsrs	r3, r3, #4
 8005b38:	f003 0201 	and.w	r2, r3, #1
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b42:	693a      	ldr	r2, [r7, #16]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	693a      	ldr	r2, [r7, #16]
 8005b4c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	f003 0303 	and.w	r3, r3, #3
 8005b56:	2b03      	cmp	r3, #3
 8005b58:	d118      	bne.n	8005b8c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8005b60:	2201      	movs	r2, #1
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	fa02 f303 	lsl.w	r3, r2, r3
 8005b68:	43db      	mvns	r3, r3
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	4013      	ands	r3, r2
 8005b6e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	685b      	ldr	r3, [r3, #4]
 8005b74:	08db      	lsrs	r3, r3, #3
 8005b76:	f003 0201 	and.w	r2, r3, #1
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b80:	693a      	ldr	r2, [r7, #16]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	693a      	ldr	r2, [r7, #16]
 8005b8a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	005b      	lsls	r3, r3, #1
 8005b96:	2203      	movs	r2, #3
 8005b98:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9c:	43db      	mvns	r3, r3
 8005b9e:	693a      	ldr	r2, [r7, #16]
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	689a      	ldr	r2, [r3, #8]
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	005b      	lsls	r3, r3, #1
 8005bac:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d003      	beq.n	8005bcc <HAL_GPIO_Init+0x128>
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	2b12      	cmp	r3, #18
 8005bca:	d123      	bne.n	8005c14 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	08da      	lsrs	r2, r3, #3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	3208      	adds	r2, #8
 8005bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	f003 0307 	and.w	r3, r3, #7
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	220f      	movs	r2, #15
 8005be4:	fa02 f303 	lsl.w	r3, r2, r3
 8005be8:	43db      	mvns	r3, r3
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	4013      	ands	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	691a      	ldr	r2, [r3, #16]
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	f003 0307 	and.w	r3, r3, #7
 8005bfa:	009b      	lsls	r3, r3, #2
 8005bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8005c00:	693a      	ldr	r2, [r7, #16]
 8005c02:	4313      	orrs	r3, r2
 8005c04:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005c06:	697b      	ldr	r3, [r7, #20]
 8005c08:	08da      	lsrs	r2, r3, #3
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	3208      	adds	r2, #8
 8005c0e:	6939      	ldr	r1, [r7, #16]
 8005c10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	005b      	lsls	r3, r3, #1
 8005c1e:	2203      	movs	r2, #3
 8005c20:	fa02 f303 	lsl.w	r3, r2, r3
 8005c24:	43db      	mvns	r3, r3
 8005c26:	693a      	ldr	r2, [r7, #16]
 8005c28:	4013      	ands	r3, r2
 8005c2a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f003 0203 	and.w	r2, r3, #3
 8005c34:	697b      	ldr	r3, [r7, #20]
 8005c36:	005b      	lsls	r3, r3, #1
 8005c38:	fa02 f303 	lsl.w	r3, r2, r3
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	693a      	ldr	r2, [r7, #16]
 8005c46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	f000 80ac 	beq.w	8005dae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c56:	4b5e      	ldr	r3, [pc, #376]	; (8005dd0 <HAL_GPIO_Init+0x32c>)
 8005c58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c5a:	4a5d      	ldr	r2, [pc, #372]	; (8005dd0 <HAL_GPIO_Init+0x32c>)
 8005c5c:	f043 0301 	orr.w	r3, r3, #1
 8005c60:	6613      	str	r3, [r2, #96]	; 0x60
 8005c62:	4b5b      	ldr	r3, [pc, #364]	; (8005dd0 <HAL_GPIO_Init+0x32c>)
 8005c64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	60bb      	str	r3, [r7, #8]
 8005c6c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005c6e:	4a59      	ldr	r2, [pc, #356]	; (8005dd4 <HAL_GPIO_Init+0x330>)
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	089b      	lsrs	r3, r3, #2
 8005c74:	3302      	adds	r3, #2
 8005c76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005c7c:	697b      	ldr	r3, [r7, #20]
 8005c7e:	f003 0303 	and.w	r3, r3, #3
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	220f      	movs	r2, #15
 8005c86:	fa02 f303 	lsl.w	r3, r2, r3
 8005c8a:	43db      	mvns	r3, r3
 8005c8c:	693a      	ldr	r2, [r7, #16]
 8005c8e:	4013      	ands	r3, r2
 8005c90:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005c98:	d025      	beq.n	8005ce6 <HAL_GPIO_Init+0x242>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a4e      	ldr	r2, [pc, #312]	; (8005dd8 <HAL_GPIO_Init+0x334>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d01f      	beq.n	8005ce2 <HAL_GPIO_Init+0x23e>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a4d      	ldr	r2, [pc, #308]	; (8005ddc <HAL_GPIO_Init+0x338>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d019      	beq.n	8005cde <HAL_GPIO_Init+0x23a>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a4c      	ldr	r2, [pc, #304]	; (8005de0 <HAL_GPIO_Init+0x33c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d013      	beq.n	8005cda <HAL_GPIO_Init+0x236>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a4b      	ldr	r2, [pc, #300]	; (8005de4 <HAL_GPIO_Init+0x340>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d00d      	beq.n	8005cd6 <HAL_GPIO_Init+0x232>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a4a      	ldr	r2, [pc, #296]	; (8005de8 <HAL_GPIO_Init+0x344>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d007      	beq.n	8005cd2 <HAL_GPIO_Init+0x22e>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a49      	ldr	r2, [pc, #292]	; (8005dec <HAL_GPIO_Init+0x348>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d101      	bne.n	8005cce <HAL_GPIO_Init+0x22a>
 8005cca:	2306      	movs	r3, #6
 8005ccc:	e00c      	b.n	8005ce8 <HAL_GPIO_Init+0x244>
 8005cce:	2307      	movs	r3, #7
 8005cd0:	e00a      	b.n	8005ce8 <HAL_GPIO_Init+0x244>
 8005cd2:	2305      	movs	r3, #5
 8005cd4:	e008      	b.n	8005ce8 <HAL_GPIO_Init+0x244>
 8005cd6:	2304      	movs	r3, #4
 8005cd8:	e006      	b.n	8005ce8 <HAL_GPIO_Init+0x244>
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e004      	b.n	8005ce8 <HAL_GPIO_Init+0x244>
 8005cde:	2302      	movs	r3, #2
 8005ce0:	e002      	b.n	8005ce8 <HAL_GPIO_Init+0x244>
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e000      	b.n	8005ce8 <HAL_GPIO_Init+0x244>
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	697a      	ldr	r2, [r7, #20]
 8005cea:	f002 0203 	and.w	r2, r2, #3
 8005cee:	0092      	lsls	r2, r2, #2
 8005cf0:	4093      	lsls	r3, r2
 8005cf2:	693a      	ldr	r2, [r7, #16]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005cf8:	4936      	ldr	r1, [pc, #216]	; (8005dd4 <HAL_GPIO_Init+0x330>)
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	089b      	lsrs	r3, r3, #2
 8005cfe:	3302      	adds	r3, #2
 8005d00:	693a      	ldr	r2, [r7, #16]
 8005d02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005d06:	4b3a      	ldr	r3, [pc, #232]	; (8005df0 <HAL_GPIO_Init+0x34c>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	43db      	mvns	r3, r3
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	4013      	ands	r3, r2
 8005d14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d003      	beq.n	8005d2a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005d22:	693a      	ldr	r2, [r7, #16]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	4313      	orrs	r3, r2
 8005d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005d2a:	4a31      	ldr	r2, [pc, #196]	; (8005df0 <HAL_GPIO_Init+0x34c>)
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8005d30:	4b2f      	ldr	r3, [pc, #188]	; (8005df0 <HAL_GPIO_Init+0x34c>)
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	43db      	mvns	r3, r3
 8005d3a:	693a      	ldr	r2, [r7, #16]
 8005d3c:	4013      	ands	r3, r2
 8005d3e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d003      	beq.n	8005d54 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005d54:	4a26      	ldr	r2, [pc, #152]	; (8005df0 <HAL_GPIO_Init+0x34c>)
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005d5a:	4b25      	ldr	r3, [pc, #148]	; (8005df0 <HAL_GPIO_Init+0x34c>)
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	43db      	mvns	r3, r3
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	4013      	ands	r3, r2
 8005d68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d003      	beq.n	8005d7e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005d76:	693a      	ldr	r2, [r7, #16]
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005d7e:	4a1c      	ldr	r2, [pc, #112]	; (8005df0 <HAL_GPIO_Init+0x34c>)
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005d84:	4b1a      	ldr	r3, [pc, #104]	; (8005df0 <HAL_GPIO_Init+0x34c>)
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	43db      	mvns	r3, r3
 8005d8e:	693a      	ldr	r2, [r7, #16]
 8005d90:	4013      	ands	r3, r2
 8005d92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d003      	beq.n	8005da8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	4313      	orrs	r3, r2
 8005da6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005da8:	4a11      	ldr	r2, [pc, #68]	; (8005df0 <HAL_GPIO_Init+0x34c>)
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	3301      	adds	r3, #1
 8005db2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	fa22 f303 	lsr.w	r3, r2, r3
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	f47f ae78 	bne.w	8005ab4 <HAL_GPIO_Init+0x10>
  }
}
 8005dc4:	bf00      	nop
 8005dc6:	371c      	adds	r7, #28
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr
 8005dd0:	40021000 	.word	0x40021000
 8005dd4:	40010000 	.word	0x40010000
 8005dd8:	48000400 	.word	0x48000400
 8005ddc:	48000800 	.word	0x48000800
 8005de0:	48000c00 	.word	0x48000c00
 8005de4:	48001000 	.word	0x48001000
 8005de8:	48001400 	.word	0x48001400
 8005dec:	48001800 	.word	0x48001800
 8005df0:	40010400 	.word	0x40010400

08005df4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005df4:	b480      	push	{r7}
 8005df6:	b087      	sub	sp, #28
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8005e02:	e0cd      	b.n	8005fa0 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005e04:	2201      	movs	r2, #1
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	fa02 f303 	lsl.w	r3, r2, r3
 8005e0c:	683a      	ldr	r2, [r7, #0]
 8005e0e:	4013      	ands	r3, r2
 8005e10:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8005e12:	693b      	ldr	r3, [r7, #16]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	f000 80c0 	beq.w	8005f9a <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8005e1a:	4a68      	ldr	r2, [pc, #416]	; (8005fbc <HAL_GPIO_DeInit+0x1c8>)
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	089b      	lsrs	r3, r3, #2
 8005e20:	3302      	adds	r3, #2
 8005e22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e26:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	f003 0303 	and.w	r3, r3, #3
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	220f      	movs	r2, #15
 8005e32:	fa02 f303 	lsl.w	r3, r2, r3
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	4013      	ands	r3, r2
 8005e3a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005e42:	d025      	beq.n	8005e90 <HAL_GPIO_DeInit+0x9c>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	4a5e      	ldr	r2, [pc, #376]	; (8005fc0 <HAL_GPIO_DeInit+0x1cc>)
 8005e48:	4293      	cmp	r3, r2
 8005e4a:	d01f      	beq.n	8005e8c <HAL_GPIO_DeInit+0x98>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	4a5d      	ldr	r2, [pc, #372]	; (8005fc4 <HAL_GPIO_DeInit+0x1d0>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d019      	beq.n	8005e88 <HAL_GPIO_DeInit+0x94>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	4a5c      	ldr	r2, [pc, #368]	; (8005fc8 <HAL_GPIO_DeInit+0x1d4>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d013      	beq.n	8005e84 <HAL_GPIO_DeInit+0x90>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4a5b      	ldr	r2, [pc, #364]	; (8005fcc <HAL_GPIO_DeInit+0x1d8>)
 8005e60:	4293      	cmp	r3, r2
 8005e62:	d00d      	beq.n	8005e80 <HAL_GPIO_DeInit+0x8c>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	4a5a      	ldr	r2, [pc, #360]	; (8005fd0 <HAL_GPIO_DeInit+0x1dc>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d007      	beq.n	8005e7c <HAL_GPIO_DeInit+0x88>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	4a59      	ldr	r2, [pc, #356]	; (8005fd4 <HAL_GPIO_DeInit+0x1e0>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d101      	bne.n	8005e78 <HAL_GPIO_DeInit+0x84>
 8005e74:	2306      	movs	r3, #6
 8005e76:	e00c      	b.n	8005e92 <HAL_GPIO_DeInit+0x9e>
 8005e78:	2307      	movs	r3, #7
 8005e7a:	e00a      	b.n	8005e92 <HAL_GPIO_DeInit+0x9e>
 8005e7c:	2305      	movs	r3, #5
 8005e7e:	e008      	b.n	8005e92 <HAL_GPIO_DeInit+0x9e>
 8005e80:	2304      	movs	r3, #4
 8005e82:	e006      	b.n	8005e92 <HAL_GPIO_DeInit+0x9e>
 8005e84:	2303      	movs	r3, #3
 8005e86:	e004      	b.n	8005e92 <HAL_GPIO_DeInit+0x9e>
 8005e88:	2302      	movs	r3, #2
 8005e8a:	e002      	b.n	8005e92 <HAL_GPIO_DeInit+0x9e>
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e000      	b.n	8005e92 <HAL_GPIO_DeInit+0x9e>
 8005e90:	2300      	movs	r3, #0
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	f002 0203 	and.w	r2, r2, #3
 8005e98:	0092      	lsls	r2, r2, #2
 8005e9a:	4093      	lsls	r3, r2
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d132      	bne.n	8005f08 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8005ea2:	4b4d      	ldr	r3, [pc, #308]	; (8005fd8 <HAL_GPIO_DeInit+0x1e4>)
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	43db      	mvns	r3, r3
 8005eaa:	494b      	ldr	r1, [pc, #300]	; (8005fd8 <HAL_GPIO_DeInit+0x1e4>)
 8005eac:	4013      	ands	r3, r2
 8005eae:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8005eb0:	4b49      	ldr	r3, [pc, #292]	; (8005fd8 <HAL_GPIO_DeInit+0x1e4>)
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	43db      	mvns	r3, r3
 8005eb8:	4947      	ldr	r1, [pc, #284]	; (8005fd8 <HAL_GPIO_DeInit+0x1e4>)
 8005eba:	4013      	ands	r3, r2
 8005ebc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8005ebe:	4b46      	ldr	r3, [pc, #280]	; (8005fd8 <HAL_GPIO_DeInit+0x1e4>)
 8005ec0:	689a      	ldr	r2, [r3, #8]
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	43db      	mvns	r3, r3
 8005ec6:	4944      	ldr	r1, [pc, #272]	; (8005fd8 <HAL_GPIO_DeInit+0x1e4>)
 8005ec8:	4013      	ands	r3, r2
 8005eca:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8005ecc:	4b42      	ldr	r3, [pc, #264]	; (8005fd8 <HAL_GPIO_DeInit+0x1e4>)
 8005ece:	68da      	ldr	r2, [r3, #12]
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	43db      	mvns	r3, r3
 8005ed4:	4940      	ldr	r1, [pc, #256]	; (8005fd8 <HAL_GPIO_DeInit+0x1e4>)
 8005ed6:	4013      	ands	r3, r2
 8005ed8:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	f003 0303 	and.w	r3, r3, #3
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	220f      	movs	r2, #15
 8005ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee8:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8005eea:	4a34      	ldr	r2, [pc, #208]	; (8005fbc <HAL_GPIO_DeInit+0x1c8>)
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	089b      	lsrs	r3, r3, #2
 8005ef0:	3302      	adds	r3, #2
 8005ef2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	43da      	mvns	r2, r3
 8005efa:	4830      	ldr	r0, [pc, #192]	; (8005fbc <HAL_GPIO_DeInit+0x1c8>)
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	089b      	lsrs	r3, r3, #2
 8005f00:	400a      	ands	r2, r1
 8005f02:	3302      	adds	r3, #2
 8005f04:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	005b      	lsls	r3, r3, #1
 8005f10:	2103      	movs	r1, #3
 8005f12:	fa01 f303 	lsl.w	r3, r1, r3
 8005f16:	431a      	orrs	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	08da      	lsrs	r2, r3, #3
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	3208      	adds	r2, #8
 8005f24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	f003 0307 	and.w	r3, r3, #7
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	220f      	movs	r2, #15
 8005f32:	fa02 f303 	lsl.w	r3, r2, r3
 8005f36:	43db      	mvns	r3, r3
 8005f38:	697a      	ldr	r2, [r7, #20]
 8005f3a:	08d2      	lsrs	r2, r2, #3
 8005f3c:	4019      	ands	r1, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	3208      	adds	r2, #8
 8005f42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	689a      	ldr	r2, [r3, #8]
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	005b      	lsls	r3, r3, #1
 8005f4e:	2103      	movs	r1, #3
 8005f50:	fa01 f303 	lsl.w	r3, r1, r3
 8005f54:	43db      	mvns	r3, r3
 8005f56:	401a      	ands	r2, r3
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685a      	ldr	r2, [r3, #4]
 8005f60:	2101      	movs	r1, #1
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	fa01 f303 	lsl.w	r3, r1, r3
 8005f68:	43db      	mvns	r3, r3
 8005f6a:	401a      	ands	r2, r3
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	68da      	ldr	r2, [r3, #12]
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	005b      	lsls	r3, r3, #1
 8005f78:	2103      	movs	r1, #3
 8005f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f7e:	43db      	mvns	r3, r3
 8005f80:	401a      	ands	r2, r3
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f8a:	2101      	movs	r1, #1
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f92:	43db      	mvns	r3, r3
 8005f94:	401a      	ands	r2, r3
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	3301      	adds	r3, #1
 8005f9e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005fa0:	683a      	ldr	r2, [r7, #0]
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f47f af2b 	bne.w	8005e04 <HAL_GPIO_DeInit+0x10>
  }
}
 8005fae:	bf00      	nop
 8005fb0:	371c      	adds	r7, #28
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	40010000 	.word	0x40010000
 8005fc0:	48000400 	.word	0x48000400
 8005fc4:	48000800 	.word	0x48000800
 8005fc8:	48000c00 	.word	0x48000c00
 8005fcc:	48001000 	.word	0x48001000
 8005fd0:	48001400 	.word	0x48001400
 8005fd4:	48001800 	.word	0x48001800
 8005fd8:	40010400 	.word	0x40010400

08005fdc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b085      	sub	sp, #20
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	691a      	ldr	r2, [r3, #16]
 8005fec:	887b      	ldrh	r3, [r7, #2]
 8005fee:	4013      	ands	r3, r2
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d002      	beq.n	8005ffa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	73fb      	strb	r3, [r7, #15]
 8005ff8:	e001      	b.n	8005ffe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005ffe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006000:	4618      	mov	r0, r3
 8006002:	3714      	adds	r7, #20
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	460b      	mov	r3, r1
 8006016:	807b      	strh	r3, [r7, #2]
 8006018:	4613      	mov	r3, r2
 800601a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800601c:	787b      	ldrb	r3, [r7, #1]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d003      	beq.n	800602a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006022:	887a      	ldrh	r2, [r7, #2]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006028:	e002      	b.n	8006030 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800602a:	887a      	ldrh	r2, [r7, #2]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006030:	bf00      	nop
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	460b      	mov	r3, r1
 8006046:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	695a      	ldr	r2, [r3, #20]
 800604c:	887b      	ldrh	r3, [r7, #2]
 800604e:	4013      	ands	r3, r2
 8006050:	2b00      	cmp	r3, #0
 8006052:	d003      	beq.n	800605c <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006054:	887a      	ldrh	r2, [r7, #2]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800605a:	e002      	b.n	8006062 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800605c:	887a      	ldrh	r2, [r7, #2]
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	619a      	str	r2, [r3, #24]
}
 8006062:	bf00      	nop
 8006064:	370c      	adds	r7, #12
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
	...

08006070 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
 8006076:	4603      	mov	r3, r0
 8006078:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800607a:	4b08      	ldr	r3, [pc, #32]	; (800609c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800607c:	695a      	ldr	r2, [r3, #20]
 800607e:	88fb      	ldrh	r3, [r7, #6]
 8006080:	4013      	ands	r3, r2
 8006082:	2b00      	cmp	r3, #0
 8006084:	d006      	beq.n	8006094 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006086:	4a05      	ldr	r2, [pc, #20]	; (800609c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006088:	88fb      	ldrh	r3, [r7, #6]
 800608a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800608c:	88fb      	ldrh	r3, [r7, #6]
 800608e:	4618      	mov	r0, r3
 8006090:	f7fa ff08 	bl	8000ea4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006094:	bf00      	nop
 8006096:	3708      	adds	r7, #8
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}
 800609c:	40010400 	.word	0x40010400

080060a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b082      	sub	sp, #8
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	e081      	b.n	80061b6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d106      	bne.n	80060cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f7fb f8f6 	bl	80012b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2224      	movs	r2, #36	; 0x24
 80060d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f022 0201 	bic.w	r2, r2, #1
 80060e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80060f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	689a      	ldr	r2, [r3, #8]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006100:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	2b01      	cmp	r3, #1
 8006108:	d107      	bne.n	800611a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	689a      	ldr	r2, [r3, #8]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006116:	609a      	str	r2, [r3, #8]
 8006118:	e006      	b.n	8006128 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	689a      	ldr	r2, [r3, #8]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006126:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	68db      	ldr	r3, [r3, #12]
 800612c:	2b02      	cmp	r3, #2
 800612e:	d104      	bne.n	800613a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006138:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	687a      	ldr	r2, [r7, #4]
 8006142:	6812      	ldr	r2, [r2, #0]
 8006144:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006148:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800614c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68da      	ldr	r2, [r3, #12]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800615c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	691a      	ldr	r2, [r3, #16]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	695b      	ldr	r3, [r3, #20]
 8006166:	ea42 0103 	orr.w	r1, r2, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	699b      	ldr	r3, [r3, #24]
 800616e:	021a      	lsls	r2, r3, #8
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	430a      	orrs	r2, r1
 8006176:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	69d9      	ldr	r1, [r3, #28]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a1a      	ldr	r2, [r3, #32]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	430a      	orrs	r2, r1
 8006186:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f042 0201 	orr.w	r2, r2, #1
 8006196:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2220      	movs	r2, #32
 80061a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80061b4:	2300      	movs	r3, #0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3708      	adds	r7, #8
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}

080061be <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b082      	sub	sp, #8
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d101      	bne.n	80061d0 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e021      	b.n	8006214 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2224      	movs	r2, #36	; 0x24
 80061d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f022 0201 	bic.w	r2, r2, #1
 80061e6:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80061e8:	6878      	ldr	r0, [r7, #4]
 80061ea:	f7fb f8d9 	bl	80013a0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2200      	movs	r2, #0
 800620e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006212:	2300      	movs	r3, #0
}
 8006214:	4618      	mov	r0, r3
 8006216:	3708      	adds	r7, #8
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}

0800621c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b088      	sub	sp, #32
 8006220:	af02      	add	r7, sp, #8
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	4608      	mov	r0, r1
 8006226:	4611      	mov	r1, r2
 8006228:	461a      	mov	r2, r3
 800622a:	4603      	mov	r3, r0
 800622c:	817b      	strh	r3, [r7, #10]
 800622e:	460b      	mov	r3, r1
 8006230:	813b      	strh	r3, [r7, #8]
 8006232:	4613      	mov	r3, r2
 8006234:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800623c:	b2db      	uxtb	r3, r3
 800623e:	2b20      	cmp	r3, #32
 8006240:	f040 80f9 	bne.w	8006436 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006244:	6a3b      	ldr	r3, [r7, #32]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d002      	beq.n	8006250 <HAL_I2C_Mem_Write+0x34>
 800624a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800624c:	2b00      	cmp	r3, #0
 800624e:	d105      	bne.n	800625c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006256:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	e0ed      	b.n	8006438 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006262:	2b01      	cmp	r3, #1
 8006264:	d101      	bne.n	800626a <HAL_I2C_Mem_Write+0x4e>
 8006266:	2302      	movs	r3, #2
 8006268:	e0e6      	b.n	8006438 <HAL_I2C_Mem_Write+0x21c>
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2201      	movs	r2, #1
 800626e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006272:	f7ff f8a1 	bl	80053b8 <HAL_GetTick>
 8006276:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	2319      	movs	r3, #25
 800627e:	2201      	movs	r2, #1
 8006280:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006284:	68f8      	ldr	r0, [r7, #12]
 8006286:	f000 fad1 	bl	800682c <I2C_WaitOnFlagUntilTimeout>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d001      	beq.n	8006294 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006290:	2301      	movs	r3, #1
 8006292:	e0d1      	b.n	8006438 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2221      	movs	r2, #33	; 0x21
 8006298:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2240      	movs	r2, #64	; 0x40
 80062a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2200      	movs	r2, #0
 80062a8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6a3a      	ldr	r2, [r7, #32]
 80062ae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80062b4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2200      	movs	r2, #0
 80062ba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80062bc:	88f8      	ldrh	r0, [r7, #6]
 80062be:	893a      	ldrh	r2, [r7, #8]
 80062c0:	8979      	ldrh	r1, [r7, #10]
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	9301      	str	r3, [sp, #4]
 80062c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c8:	9300      	str	r3, [sp, #0]
 80062ca:	4603      	mov	r3, r0
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f000 f9e1 	bl	8006694 <I2C_RequestMemoryWrite>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d005      	beq.n	80062e4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	2200      	movs	r2, #0
 80062dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e0a9      	b.n	8006438 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	2bff      	cmp	r3, #255	; 0xff
 80062ec:	d90e      	bls.n	800630c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	22ff      	movs	r2, #255	; 0xff
 80062f2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062f8:	b2da      	uxtb	r2, r3
 80062fa:	8979      	ldrh	r1, [r7, #10]
 80062fc:	2300      	movs	r3, #0
 80062fe:	9300      	str	r3, [sp, #0]
 8006300:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006304:	68f8      	ldr	r0, [r7, #12]
 8006306:	f000 fbb3 	bl	8006a70 <I2C_TransferConfig>
 800630a:	e00f      	b.n	800632c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006310:	b29a      	uxth	r2, r3
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800631a:	b2da      	uxtb	r2, r3
 800631c:	8979      	ldrh	r1, [r7, #10]
 800631e:	2300      	movs	r3, #0
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006326:	68f8      	ldr	r0, [r7, #12]
 8006328:	f000 fba2 	bl	8006a70 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f000 fabb 	bl	80068ac <I2C_WaitOnTXISFlagUntilTimeout>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d001      	beq.n	8006340 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	e07b      	b.n	8006438 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006344:	781a      	ldrb	r2, [r3, #0]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006350:	1c5a      	adds	r2, r3, #1
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800635a:	b29b      	uxth	r3, r3
 800635c:	3b01      	subs	r3, #1
 800635e:	b29a      	uxth	r2, r3
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006368:	3b01      	subs	r3, #1
 800636a:	b29a      	uxth	r2, r3
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006374:	b29b      	uxth	r3, r3
 8006376:	2b00      	cmp	r3, #0
 8006378:	d034      	beq.n	80063e4 <HAL_I2C_Mem_Write+0x1c8>
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800637e:	2b00      	cmp	r3, #0
 8006380:	d130      	bne.n	80063e4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	9300      	str	r3, [sp, #0]
 8006386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006388:	2200      	movs	r2, #0
 800638a:	2180      	movs	r1, #128	; 0x80
 800638c:	68f8      	ldr	r0, [r7, #12]
 800638e:	f000 fa4d 	bl	800682c <I2C_WaitOnFlagUntilTimeout>
 8006392:	4603      	mov	r3, r0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d001      	beq.n	800639c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	e04d      	b.n	8006438 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	2bff      	cmp	r3, #255	; 0xff
 80063a4:	d90e      	bls.n	80063c4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	22ff      	movs	r2, #255	; 0xff
 80063aa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063b0:	b2da      	uxtb	r2, r3
 80063b2:	8979      	ldrh	r1, [r7, #10]
 80063b4:	2300      	movs	r3, #0
 80063b6:	9300      	str	r3, [sp, #0]
 80063b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80063bc:	68f8      	ldr	r0, [r7, #12]
 80063be:	f000 fb57 	bl	8006a70 <I2C_TransferConfig>
 80063c2:	e00f      	b.n	80063e4 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063c8:	b29a      	uxth	r2, r3
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063d2:	b2da      	uxtb	r2, r3
 80063d4:	8979      	ldrh	r1, [r7, #10]
 80063d6:	2300      	movs	r3, #0
 80063d8:	9300      	str	r3, [sp, #0]
 80063da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80063de:	68f8      	ldr	r0, [r7, #12]
 80063e0:	f000 fb46 	bl	8006a70 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d19e      	bne.n	800632c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063ee:	697a      	ldr	r2, [r7, #20]
 80063f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063f2:	68f8      	ldr	r0, [r7, #12]
 80063f4:	f000 fa9a 	bl	800692c <I2C_WaitOnSTOPFlagUntilTimeout>
 80063f8:	4603      	mov	r3, r0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d001      	beq.n	8006402 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e01a      	b.n	8006438 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	2220      	movs	r2, #32
 8006408:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	6859      	ldr	r1, [r3, #4]
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	4b0a      	ldr	r3, [pc, #40]	; (8006440 <HAL_I2C_Mem_Write+0x224>)
 8006416:	400b      	ands	r3, r1
 8006418:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2220      	movs	r2, #32
 800641e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006432:	2300      	movs	r3, #0
 8006434:	e000      	b.n	8006438 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006436:	2302      	movs	r3, #2
  }
}
 8006438:	4618      	mov	r0, r3
 800643a:	3718      	adds	r7, #24
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}
 8006440:	fe00e800 	.word	0xfe00e800

08006444 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006444:	b580      	push	{r7, lr}
 8006446:	b088      	sub	sp, #32
 8006448:	af02      	add	r7, sp, #8
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	4608      	mov	r0, r1
 800644e:	4611      	mov	r1, r2
 8006450:	461a      	mov	r2, r3
 8006452:	4603      	mov	r3, r0
 8006454:	817b      	strh	r3, [r7, #10]
 8006456:	460b      	mov	r3, r1
 8006458:	813b      	strh	r3, [r7, #8]
 800645a:	4613      	mov	r3, r2
 800645c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006464:	b2db      	uxtb	r3, r3
 8006466:	2b20      	cmp	r3, #32
 8006468:	f040 80fd 	bne.w	8006666 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800646c:	6a3b      	ldr	r3, [r7, #32]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d002      	beq.n	8006478 <HAL_I2C_Mem_Read+0x34>
 8006472:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006474:	2b00      	cmp	r3, #0
 8006476:	d105      	bne.n	8006484 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800647e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e0f1      	b.n	8006668 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800648a:	2b01      	cmp	r3, #1
 800648c:	d101      	bne.n	8006492 <HAL_I2C_Mem_Read+0x4e>
 800648e:	2302      	movs	r3, #2
 8006490:	e0ea      	b.n	8006668 <HAL_I2C_Mem_Read+0x224>
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800649a:	f7fe ff8d 	bl	80053b8 <HAL_GetTick>
 800649e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	9300      	str	r3, [sp, #0]
 80064a4:	2319      	movs	r3, #25
 80064a6:	2201      	movs	r2, #1
 80064a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80064ac:	68f8      	ldr	r0, [r7, #12]
 80064ae:	f000 f9bd 	bl	800682c <I2C_WaitOnFlagUntilTimeout>
 80064b2:	4603      	mov	r3, r0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d001      	beq.n	80064bc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	e0d5      	b.n	8006668 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2222      	movs	r2, #34	; 0x22
 80064c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2240      	movs	r2, #64	; 0x40
 80064c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6a3a      	ldr	r2, [r7, #32]
 80064d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80064dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	2200      	movs	r2, #0
 80064e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80064e4:	88f8      	ldrh	r0, [r7, #6]
 80064e6:	893a      	ldrh	r2, [r7, #8]
 80064e8:	8979      	ldrh	r1, [r7, #10]
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	9301      	str	r3, [sp, #4]
 80064ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064f0:	9300      	str	r3, [sp, #0]
 80064f2:	4603      	mov	r3, r0
 80064f4:	68f8      	ldr	r0, [r7, #12]
 80064f6:	f000 f921 	bl	800673c <I2C_RequestMemoryRead>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d005      	beq.n	800650c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2200      	movs	r2, #0
 8006504:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e0ad      	b.n	8006668 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006510:	b29b      	uxth	r3, r3
 8006512:	2bff      	cmp	r3, #255	; 0xff
 8006514:	d90e      	bls.n	8006534 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	22ff      	movs	r2, #255	; 0xff
 800651a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006520:	b2da      	uxtb	r2, r3
 8006522:	8979      	ldrh	r1, [r7, #10]
 8006524:	4b52      	ldr	r3, [pc, #328]	; (8006670 <HAL_I2C_Mem_Read+0x22c>)
 8006526:	9300      	str	r3, [sp, #0]
 8006528:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800652c:	68f8      	ldr	r0, [r7, #12]
 800652e:	f000 fa9f 	bl	8006a70 <I2C_TransferConfig>
 8006532:	e00f      	b.n	8006554 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006538:	b29a      	uxth	r2, r3
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006542:	b2da      	uxtb	r2, r3
 8006544:	8979      	ldrh	r1, [r7, #10]
 8006546:	4b4a      	ldr	r3, [pc, #296]	; (8006670 <HAL_I2C_Mem_Read+0x22c>)
 8006548:	9300      	str	r3, [sp, #0]
 800654a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800654e:	68f8      	ldr	r0, [r7, #12]
 8006550:	f000 fa8e 	bl	8006a70 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	9300      	str	r3, [sp, #0]
 8006558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800655a:	2200      	movs	r2, #0
 800655c:	2104      	movs	r1, #4
 800655e:	68f8      	ldr	r0, [r7, #12]
 8006560:	f000 f964 	bl	800682c <I2C_WaitOnFlagUntilTimeout>
 8006564:	4603      	mov	r3, r0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d001      	beq.n	800656e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
 800656c:	e07c      	b.n	8006668 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006578:	b2d2      	uxtb	r2, r2
 800657a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006580:	1c5a      	adds	r2, r3, #1
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800658a:	3b01      	subs	r3, #1
 800658c:	b29a      	uxth	r2, r3
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006596:	b29b      	uxth	r3, r3
 8006598:	3b01      	subs	r3, #1
 800659a:	b29a      	uxth	r2, r3
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d034      	beq.n	8006614 <HAL_I2C_Mem_Read+0x1d0>
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d130      	bne.n	8006614 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	9300      	str	r3, [sp, #0]
 80065b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065b8:	2200      	movs	r2, #0
 80065ba:	2180      	movs	r1, #128	; 0x80
 80065bc:	68f8      	ldr	r0, [r7, #12]
 80065be:	f000 f935 	bl	800682c <I2C_WaitOnFlagUntilTimeout>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d001      	beq.n	80065cc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e04d      	b.n	8006668 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	2bff      	cmp	r3, #255	; 0xff
 80065d4:	d90e      	bls.n	80065f4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	22ff      	movs	r2, #255	; 0xff
 80065da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80065e0:	b2da      	uxtb	r2, r3
 80065e2:	8979      	ldrh	r1, [r7, #10]
 80065e4:	2300      	movs	r3, #0
 80065e6:	9300      	str	r3, [sp, #0]
 80065e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80065ec:	68f8      	ldr	r0, [r7, #12]
 80065ee:	f000 fa3f 	bl	8006a70 <I2C_TransferConfig>
 80065f2:	e00f      	b.n	8006614 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065f8:	b29a      	uxth	r2, r3
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006602:	b2da      	uxtb	r2, r3
 8006604:	8979      	ldrh	r1, [r7, #10]
 8006606:	2300      	movs	r3, #0
 8006608:	9300      	str	r3, [sp, #0]
 800660a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800660e:	68f8      	ldr	r0, [r7, #12]
 8006610:	f000 fa2e 	bl	8006a70 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006618:	b29b      	uxth	r3, r3
 800661a:	2b00      	cmp	r3, #0
 800661c:	d19a      	bne.n	8006554 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800661e:	697a      	ldr	r2, [r7, #20]
 8006620:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006622:	68f8      	ldr	r0, [r7, #12]
 8006624:	f000 f982 	bl	800692c <I2C_WaitOnSTOPFlagUntilTimeout>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d001      	beq.n	8006632 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800662e:	2301      	movs	r3, #1
 8006630:	e01a      	b.n	8006668 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	2220      	movs	r2, #32
 8006638:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	6859      	ldr	r1, [r3, #4]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	4b0b      	ldr	r3, [pc, #44]	; (8006674 <HAL_I2C_Mem_Read+0x230>)
 8006646:	400b      	ands	r3, r1
 8006648:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2220      	movs	r2, #32
 800664e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006662:	2300      	movs	r3, #0
 8006664:	e000      	b.n	8006668 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006666:	2302      	movs	r3, #2
  }
}
 8006668:	4618      	mov	r0, r3
 800666a:	3718      	adds	r7, #24
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}
 8006670:	80002400 	.word	0x80002400
 8006674:	fe00e800 	.word	0xfe00e800

08006678 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8006678:	b480      	push	{r7}
 800667a:	b083      	sub	sp, #12
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006686:	b2db      	uxtb	r3, r3
}
 8006688:	4618      	mov	r0, r3
 800668a:	370c      	adds	r7, #12
 800668c:	46bd      	mov	sp, r7
 800668e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006692:	4770      	bx	lr

08006694 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b086      	sub	sp, #24
 8006698:	af02      	add	r7, sp, #8
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	4608      	mov	r0, r1
 800669e:	4611      	mov	r1, r2
 80066a0:	461a      	mov	r2, r3
 80066a2:	4603      	mov	r3, r0
 80066a4:	817b      	strh	r3, [r7, #10]
 80066a6:	460b      	mov	r3, r1
 80066a8:	813b      	strh	r3, [r7, #8]
 80066aa:	4613      	mov	r3, r2
 80066ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80066ae:	88fb      	ldrh	r3, [r7, #6]
 80066b0:	b2da      	uxtb	r2, r3
 80066b2:	8979      	ldrh	r1, [r7, #10]
 80066b4:	4b20      	ldr	r3, [pc, #128]	; (8006738 <I2C_RequestMemoryWrite+0xa4>)
 80066b6:	9300      	str	r3, [sp, #0]
 80066b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80066bc:	68f8      	ldr	r0, [r7, #12]
 80066be:	f000 f9d7 	bl	8006a70 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066c2:	69fa      	ldr	r2, [r7, #28]
 80066c4:	69b9      	ldr	r1, [r7, #24]
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f000 f8f0 	bl	80068ac <I2C_WaitOnTXISFlagUntilTimeout>
 80066cc:	4603      	mov	r3, r0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d001      	beq.n	80066d6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e02c      	b.n	8006730 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80066d6:	88fb      	ldrh	r3, [r7, #6]
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d105      	bne.n	80066e8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80066dc:	893b      	ldrh	r3, [r7, #8]
 80066de:	b2da      	uxtb	r2, r3
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	629a      	str	r2, [r3, #40]	; 0x28
 80066e6:	e015      	b.n	8006714 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80066e8:	893b      	ldrh	r3, [r7, #8]
 80066ea:	0a1b      	lsrs	r3, r3, #8
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	b2da      	uxtb	r2, r3
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80066f6:	69fa      	ldr	r2, [r7, #28]
 80066f8:	69b9      	ldr	r1, [r7, #24]
 80066fa:	68f8      	ldr	r0, [r7, #12]
 80066fc:	f000 f8d6 	bl	80068ac <I2C_WaitOnTXISFlagUntilTimeout>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d001      	beq.n	800670a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006706:	2301      	movs	r3, #1
 8006708:	e012      	b.n	8006730 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800670a:	893b      	ldrh	r3, [r7, #8]
 800670c:	b2da      	uxtb	r2, r3
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006714:	69fb      	ldr	r3, [r7, #28]
 8006716:	9300      	str	r3, [sp, #0]
 8006718:	69bb      	ldr	r3, [r7, #24]
 800671a:	2200      	movs	r2, #0
 800671c:	2180      	movs	r1, #128	; 0x80
 800671e:	68f8      	ldr	r0, [r7, #12]
 8006720:	f000 f884 	bl	800682c <I2C_WaitOnFlagUntilTimeout>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e000      	b.n	8006730 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800672e:	2300      	movs	r3, #0
}
 8006730:	4618      	mov	r0, r3
 8006732:	3710      	adds	r7, #16
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}
 8006738:	80002000 	.word	0x80002000

0800673c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b086      	sub	sp, #24
 8006740:	af02      	add	r7, sp, #8
 8006742:	60f8      	str	r0, [r7, #12]
 8006744:	4608      	mov	r0, r1
 8006746:	4611      	mov	r1, r2
 8006748:	461a      	mov	r2, r3
 800674a:	4603      	mov	r3, r0
 800674c:	817b      	strh	r3, [r7, #10]
 800674e:	460b      	mov	r3, r1
 8006750:	813b      	strh	r3, [r7, #8]
 8006752:	4613      	mov	r3, r2
 8006754:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006756:	88fb      	ldrh	r3, [r7, #6]
 8006758:	b2da      	uxtb	r2, r3
 800675a:	8979      	ldrh	r1, [r7, #10]
 800675c:	4b20      	ldr	r3, [pc, #128]	; (80067e0 <I2C_RequestMemoryRead+0xa4>)
 800675e:	9300      	str	r3, [sp, #0]
 8006760:	2300      	movs	r3, #0
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f000 f984 	bl	8006a70 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006768:	69fa      	ldr	r2, [r7, #28]
 800676a:	69b9      	ldr	r1, [r7, #24]
 800676c:	68f8      	ldr	r0, [r7, #12]
 800676e:	f000 f89d 	bl	80068ac <I2C_WaitOnTXISFlagUntilTimeout>
 8006772:	4603      	mov	r3, r0
 8006774:	2b00      	cmp	r3, #0
 8006776:	d001      	beq.n	800677c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	e02c      	b.n	80067d6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800677c:	88fb      	ldrh	r3, [r7, #6]
 800677e:	2b01      	cmp	r3, #1
 8006780:	d105      	bne.n	800678e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006782:	893b      	ldrh	r3, [r7, #8]
 8006784:	b2da      	uxtb	r2, r3
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	629a      	str	r2, [r3, #40]	; 0x28
 800678c:	e015      	b.n	80067ba <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800678e:	893b      	ldrh	r3, [r7, #8]
 8006790:	0a1b      	lsrs	r3, r3, #8
 8006792:	b29b      	uxth	r3, r3
 8006794:	b2da      	uxtb	r2, r3
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800679c:	69fa      	ldr	r2, [r7, #28]
 800679e:	69b9      	ldr	r1, [r7, #24]
 80067a0:	68f8      	ldr	r0, [r7, #12]
 80067a2:	f000 f883 	bl	80068ac <I2C_WaitOnTXISFlagUntilTimeout>
 80067a6:	4603      	mov	r3, r0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d001      	beq.n	80067b0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	e012      	b.n	80067d6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80067b0:	893b      	ldrh	r3, [r7, #8]
 80067b2:	b2da      	uxtb	r2, r3
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80067ba:	69fb      	ldr	r3, [r7, #28]
 80067bc:	9300      	str	r3, [sp, #0]
 80067be:	69bb      	ldr	r3, [r7, #24]
 80067c0:	2200      	movs	r2, #0
 80067c2:	2140      	movs	r1, #64	; 0x40
 80067c4:	68f8      	ldr	r0, [r7, #12]
 80067c6:	f000 f831 	bl	800682c <I2C_WaitOnFlagUntilTimeout>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d001      	beq.n	80067d4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	e000      	b.n	80067d6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80067d4:	2300      	movs	r3, #0
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3710      	adds	r7, #16
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	80002000 	.word	0x80002000

080067e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b083      	sub	sp, #12
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	699b      	ldr	r3, [r3, #24]
 80067f2:	f003 0302 	and.w	r3, r3, #2
 80067f6:	2b02      	cmp	r3, #2
 80067f8:	d103      	bne.n	8006802 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2200      	movs	r2, #0
 8006800:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	699b      	ldr	r3, [r3, #24]
 8006808:	f003 0301 	and.w	r3, r3, #1
 800680c:	2b01      	cmp	r3, #1
 800680e:	d007      	beq.n	8006820 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	699a      	ldr	r2, [r3, #24]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f042 0201 	orr.w	r2, r2, #1
 800681e:	619a      	str	r2, [r3, #24]
  }
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800682c:	b580      	push	{r7, lr}
 800682e:	b084      	sub	sp, #16
 8006830:	af00      	add	r7, sp, #0
 8006832:	60f8      	str	r0, [r7, #12]
 8006834:	60b9      	str	r1, [r7, #8]
 8006836:	603b      	str	r3, [r7, #0]
 8006838:	4613      	mov	r3, r2
 800683a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800683c:	e022      	b.n	8006884 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006844:	d01e      	beq.n	8006884 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006846:	f7fe fdb7 	bl	80053b8 <HAL_GetTick>
 800684a:	4602      	mov	r2, r0
 800684c:	69bb      	ldr	r3, [r7, #24]
 800684e:	1ad3      	subs	r3, r2, r3
 8006850:	683a      	ldr	r2, [r7, #0]
 8006852:	429a      	cmp	r2, r3
 8006854:	d302      	bcc.n	800685c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d113      	bne.n	8006884 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006860:	f043 0220 	orr.w	r2, r3, #32
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2220      	movs	r2, #32
 800686c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2200      	movs	r2, #0
 8006874:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2200      	movs	r2, #0
 800687c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006880:	2301      	movs	r3, #1
 8006882:	e00f      	b.n	80068a4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	699a      	ldr	r2, [r3, #24]
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	4013      	ands	r3, r2
 800688e:	68ba      	ldr	r2, [r7, #8]
 8006890:	429a      	cmp	r2, r3
 8006892:	bf0c      	ite	eq
 8006894:	2301      	moveq	r3, #1
 8006896:	2300      	movne	r3, #0
 8006898:	b2db      	uxtb	r3, r3
 800689a:	461a      	mov	r2, r3
 800689c:	79fb      	ldrb	r3, [r7, #7]
 800689e:	429a      	cmp	r2, r3
 80068a0:	d0cd      	beq.n	800683e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80068a2:	2300      	movs	r3, #0
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3710      	adds	r7, #16
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}

080068ac <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068ac:	b580      	push	{r7, lr}
 80068ae:	b084      	sub	sp, #16
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	60f8      	str	r0, [r7, #12]
 80068b4:	60b9      	str	r1, [r7, #8]
 80068b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80068b8:	e02c      	b.n	8006914 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	68b9      	ldr	r1, [r7, #8]
 80068be:	68f8      	ldr	r0, [r7, #12]
 80068c0:	f000 f870 	bl	80069a4 <I2C_IsAcknowledgeFailed>
 80068c4:	4603      	mov	r3, r0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d001      	beq.n	80068ce <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	e02a      	b.n	8006924 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068d4:	d01e      	beq.n	8006914 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068d6:	f7fe fd6f 	bl	80053b8 <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	1ad3      	subs	r3, r2, r3
 80068e0:	68ba      	ldr	r2, [r7, #8]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d302      	bcc.n	80068ec <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d113      	bne.n	8006914 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068f0:	f043 0220 	orr.w	r2, r3, #32
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	2220      	movs	r2, #32
 80068fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2200      	movs	r2, #0
 8006904:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	e007      	b.n	8006924 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b02      	cmp	r3, #2
 8006920:	d1cb      	bne.n	80068ba <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006922:	2300      	movs	r3, #0
}
 8006924:	4618      	mov	r0, r3
 8006926:	3710      	adds	r7, #16
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b084      	sub	sp, #16
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006938:	e028      	b.n	800698c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800693a:	687a      	ldr	r2, [r7, #4]
 800693c:	68b9      	ldr	r1, [r7, #8]
 800693e:	68f8      	ldr	r0, [r7, #12]
 8006940:	f000 f830 	bl	80069a4 <I2C_IsAcknowledgeFailed>
 8006944:	4603      	mov	r3, r0
 8006946:	2b00      	cmp	r3, #0
 8006948:	d001      	beq.n	800694e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e026      	b.n	800699c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800694e:	f7fe fd33 	bl	80053b8 <HAL_GetTick>
 8006952:	4602      	mov	r2, r0
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	1ad3      	subs	r3, r2, r3
 8006958:	68ba      	ldr	r2, [r7, #8]
 800695a:	429a      	cmp	r2, r3
 800695c:	d302      	bcc.n	8006964 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d113      	bne.n	800698c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006968:	f043 0220 	orr.w	r2, r3, #32
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	2220      	movs	r2, #32
 8006974:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2200      	movs	r2, #0
 800697c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2200      	movs	r2, #0
 8006984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e007      	b.n	800699c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	699b      	ldr	r3, [r3, #24]
 8006992:	f003 0320 	and.w	r3, r3, #32
 8006996:	2b20      	cmp	r3, #32
 8006998:	d1cf      	bne.n	800693a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3710      	adds	r7, #16
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}

080069a4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b084      	sub	sp, #16
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	60b9      	str	r1, [r7, #8]
 80069ae:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	699b      	ldr	r3, [r3, #24]
 80069b6:	f003 0310 	and.w	r3, r3, #16
 80069ba:	2b10      	cmp	r3, #16
 80069bc:	d151      	bne.n	8006a62 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069be:	e022      	b.n	8006a06 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069c6:	d01e      	beq.n	8006a06 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069c8:	f7fe fcf6 	bl	80053b8 <HAL_GetTick>
 80069cc:	4602      	mov	r2, r0
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	68ba      	ldr	r2, [r7, #8]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d302      	bcc.n	80069de <I2C_IsAcknowledgeFailed+0x3a>
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d113      	bne.n	8006a06 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069e2:	f043 0220 	orr.w	r2, r3, #32
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2220      	movs	r2, #32
 80069ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e02e      	b.n	8006a64 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	f003 0320 	and.w	r3, r3, #32
 8006a10:	2b20      	cmp	r3, #32
 8006a12:	d1d5      	bne.n	80069c0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	2210      	movs	r2, #16
 8006a1a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	2220      	movs	r2, #32
 8006a22:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006a24:	68f8      	ldr	r0, [r7, #12]
 8006a26:	f7ff fedd 	bl	80067e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	6859      	ldr	r1, [r3, #4]
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681a      	ldr	r2, [r3, #0]
 8006a34:	4b0d      	ldr	r3, [pc, #52]	; (8006a6c <I2C_IsAcknowledgeFailed+0xc8>)
 8006a36:	400b      	ands	r3, r1
 8006a38:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a3e:	f043 0204 	orr.w	r2, r3, #4
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2220      	movs	r2, #32
 8006a4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2200      	movs	r2, #0
 8006a52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	e000      	b.n	8006a64 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3710      	adds	r7, #16
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}
 8006a6c:	fe00e800 	.word	0xfe00e800

08006a70 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b085      	sub	sp, #20
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	607b      	str	r3, [r7, #4]
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	817b      	strh	r3, [r7, #10]
 8006a7e:	4613      	mov	r3, r2
 8006a80:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	685a      	ldr	r2, [r3, #4]
 8006a88:	69bb      	ldr	r3, [r7, #24]
 8006a8a:	0d5b      	lsrs	r3, r3, #21
 8006a8c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006a90:	4b0d      	ldr	r3, [pc, #52]	; (8006ac8 <I2C_TransferConfig+0x58>)
 8006a92:	430b      	orrs	r3, r1
 8006a94:	43db      	mvns	r3, r3
 8006a96:	ea02 0103 	and.w	r1, r2, r3
 8006a9a:	897b      	ldrh	r3, [r7, #10]
 8006a9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006aa0:	7a7b      	ldrb	r3, [r7, #9]
 8006aa2:	041b      	lsls	r3, r3, #16
 8006aa4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006aa8:	431a      	orrs	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	431a      	orrs	r2, r3
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	431a      	orrs	r2, r3
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	430a      	orrs	r2, r1
 8006ab8:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8006aba:	bf00      	nop
 8006abc:	3714      	adds	r7, #20
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr
 8006ac6:	bf00      	nop
 8006ac8:	03ff63ff 	.word	0x03ff63ff

08006acc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006adc:	b2db      	uxtb	r3, r3
 8006ade:	2b20      	cmp	r3, #32
 8006ae0:	d138      	bne.n	8006b54 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d101      	bne.n	8006af0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006aec:	2302      	movs	r3, #2
 8006aee:	e032      	b.n	8006b56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2201      	movs	r2, #1
 8006af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2224      	movs	r2, #36	; 0x24
 8006afc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f022 0201 	bic.w	r2, r2, #1
 8006b0e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	681a      	ldr	r2, [r3, #0]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006b1e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	6819      	ldr	r1, [r3, #0]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	683a      	ldr	r2, [r7, #0]
 8006b2c:	430a      	orrs	r2, r1
 8006b2e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f042 0201 	orr.w	r2, r2, #1
 8006b3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2220      	movs	r2, #32
 8006b44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006b50:	2300      	movs	r3, #0
 8006b52:	e000      	b.n	8006b56 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006b54:	2302      	movs	r3, #2
  }
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	370c      	adds	r7, #12
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr

08006b62 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006b62:	b480      	push	{r7}
 8006b64:	b085      	sub	sp, #20
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
 8006b6a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	2b20      	cmp	r3, #32
 8006b76:	d139      	bne.n	8006bec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d101      	bne.n	8006b86 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006b82:	2302      	movs	r3, #2
 8006b84:	e033      	b.n	8006bee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2201      	movs	r2, #1
 8006b8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2224      	movs	r2, #36	; 0x24
 8006b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 0201 	bic.w	r2, r2, #1
 8006ba4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006bb4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	021b      	lsls	r3, r3, #8
 8006bba:	68fa      	ldr	r2, [r7, #12]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	681a      	ldr	r2, [r3, #0]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f042 0201 	orr.w	r2, r2, #1
 8006bd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2220      	movs	r2, #32
 8006bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006be8:	2300      	movs	r3, #0
 8006bea:	e000      	b.n	8006bee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006bec:	2302      	movs	r3, #2
  }
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3714      	adds	r7, #20
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr
	...

08006bfc <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b086      	sub	sp, #24
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d101      	bne.n	8006c0e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e0af      	b.n	8006d6e <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d106      	bne.n	8006c28 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f7fa fe1c 	bl	8001860 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2202      	movs	r2, #2
 8006c2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f022 0201 	bic.w	r2, r2, #1
 8006c3e:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006c40:	2300      	movs	r3, #0
 8006c42:	617b      	str	r3, [r7, #20]
 8006c44:	e00a      	b.n	8006c5c <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	3304      	adds	r3, #4
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	4413      	add	r3, r2
 8006c52:	2200      	movs	r2, #0
 8006c54:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	3301      	adds	r3, #1
 8006c5a:	617b      	str	r3, [r7, #20]
 8006c5c:	697b      	ldr	r3, [r7, #20]
 8006c5e:	2b0f      	cmp	r3, #15
 8006c60:	d9f1      	bls.n	8006c46 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	689a      	ldr	r2, [r3, #8]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f042 0204 	orr.w	r2, r2, #4
 8006c70:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	685a      	ldr	r2, [r3, #4]
 8006c78:	4b3f      	ldr	r3, [pc, #252]	; (8006d78 <HAL_LCD_Init+0x17c>)
 8006c7a:	4013      	ands	r3, r2
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	6851      	ldr	r1, [r2, #4]
 8006c80:	687a      	ldr	r2, [r7, #4]
 8006c82:	6892      	ldr	r2, [r2, #8]
 8006c84:	4311      	orrs	r1, r2
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006c8a:	4311      	orrs	r1, r2
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006c90:	4311      	orrs	r1, r2
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	69d2      	ldr	r2, [r2, #28]
 8006c96:	4311      	orrs	r1, r2
 8006c98:	687a      	ldr	r2, [r7, #4]
 8006c9a:	6a12      	ldr	r2, [r2, #32]
 8006c9c:	4311      	orrs	r1, r2
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	6992      	ldr	r2, [r2, #24]
 8006ca2:	4311      	orrs	r1, r2
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006ca8:	4311      	orrs	r1, r2
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	6812      	ldr	r2, [r2, #0]
 8006cae:	430b      	orrs	r3, r1
 8006cb0:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f000 f94c 	bl	8006f50 <LCD_WaitForSynchro>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8006cbc:	7cfb      	ldrb	r3, [r7, #19]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d001      	beq.n	8006cc6 <HAL_LCD_Init+0xca>
  {
    return status;
 8006cc2:	7cfb      	ldrb	r3, [r7, #19]
 8006cc4:	e053      	b.n	8006d6e <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	68da      	ldr	r2, [r3, #12]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	691b      	ldr	r3, [r3, #16]
 8006cd8:	431a      	orrs	r2, r3
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	695b      	ldr	r3, [r3, #20]
 8006cde:	431a      	orrs	r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ce4:	431a      	orrs	r2, r3
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	430a      	orrs	r2, r1
 8006cec:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f042 0201 	orr.w	r2, r2, #1
 8006cfc:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006cfe:	f7fe fb5b 	bl	80053b8 <HAL_GetTick>
 8006d02:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006d04:	e00c      	b.n	8006d20 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006d06:	f7fe fb57 	bl	80053b8 <HAL_GetTick>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d14:	d904      	bls.n	8006d20 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2208      	movs	r2, #8
 8006d1a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006d1c:	2303      	movs	r3, #3
 8006d1e:	e026      	b.n	8006d6e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	f003 0301 	and.w	r3, r3, #1
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d1eb      	bne.n	8006d06 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006d2e:	f7fe fb43 	bl	80053b8 <HAL_GetTick>
 8006d32:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006d34:	e00c      	b.n	8006d50 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006d36:	f7fe fb3f 	bl	80053b8 <HAL_GetTick>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	1ad3      	subs	r3, r2, r3
 8006d40:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006d44:	d904      	bls.n	8006d50 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2210      	movs	r2, #16
 8006d4a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006d4c:	2303      	movs	r3, #3
 8006d4e:	e00e      	b.n	8006d6e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	f003 0310 	and.w	r3, r3, #16
 8006d5a:	2b10      	cmp	r3, #16
 8006d5c:	d1eb      	bne.n	8006d36 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8006d6c:	7cfb      	ldrb	r3, [r7, #19]
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3718      	adds	r7, #24
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	fc00000e 	.word	0xfc00000e

08006d7c <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b086      	sub	sp, #24
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	60f8      	str	r0, [r7, #12]
 8006d84:	60b9      	str	r1, [r7, #8]
 8006d86:	607a      	str	r2, [r7, #4]
 8006d88:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006d90:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8006d92:	7dfb      	ldrb	r3, [r7, #23]
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d002      	beq.n	8006d9e <HAL_LCD_Write+0x22>
 8006d98:	7dfb      	ldrb	r3, [r7, #23]
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d144      	bne.n	8006e28 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d12a      	bne.n	8006e00 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d101      	bne.n	8006db8 <HAL_LCD_Write+0x3c>
 8006db4:	2302      	movs	r3, #2
 8006db6:	e038      	b.n	8006e2a <HAL_LCD_Write+0xae>
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	2202      	movs	r2, #2
 8006dc4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8006dc8:	f7fe faf6 	bl	80053b8 <HAL_GetTick>
 8006dcc:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006dce:	e010      	b.n	8006df2 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006dd0:	f7fe faf2 	bl	80053b8 <HAL_GetTick>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	693b      	ldr	r3, [r7, #16]
 8006dd8:	1ad3      	subs	r3, r2, r3
 8006dda:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006dde:	d908      	bls.n	8006df2 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2202      	movs	r2, #2
 8006de4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2200      	movs	r2, #0
 8006dea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8006dee:	2303      	movs	r3, #3
 8006df0:	e01b      	b.n	8006e2a <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	f003 0304 	and.w	r3, r3, #4
 8006dfc:	2b04      	cmp	r3, #4
 8006dfe:	d0e7      	beq.n	8006dd0 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681a      	ldr	r2, [r3, #0]
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	3304      	adds	r3, #4
 8006e08:	009b      	lsls	r3, r3, #2
 8006e0a:	4413      	add	r3, r2
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	401a      	ands	r2, r3
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	6819      	ldr	r1, [r3, #0]
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	431a      	orrs	r2, r3
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	3304      	adds	r3, #4
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	440b      	add	r3, r1
 8006e22:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8006e24:	2300      	movs	r3, #0
 8006e26:	e000      	b.n	8006e2a <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
  }
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3718      	adds	r7, #24
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b086      	sub	sp, #24
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e44:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8006e46:	7cbb      	ldrb	r3, [r7, #18]
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d002      	beq.n	8006e52 <HAL_LCD_Clear+0x20>
 8006e4c:	7cbb      	ldrb	r3, [r7, #18]
 8006e4e:	2b02      	cmp	r3, #2
 8006e50:	d140      	bne.n	8006ed4 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006e58:	2b01      	cmp	r3, #1
 8006e5a:	d101      	bne.n	8006e60 <HAL_LCD_Clear+0x2e>
 8006e5c:	2302      	movs	r3, #2
 8006e5e:	e03a      	b.n	8006ed6 <HAL_LCD_Clear+0xa4>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2202      	movs	r2, #2
 8006e6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8006e70:	f7fe faa2 	bl	80053b8 <HAL_GetTick>
 8006e74:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006e76:	e010      	b.n	8006e9a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006e78:	f7fe fa9e 	bl	80053b8 <HAL_GetTick>
 8006e7c:	4602      	mov	r2, r0
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	1ad3      	subs	r3, r2, r3
 8006e82:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e86:	d908      	bls.n	8006e9a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2202      	movs	r2, #2
 8006e8c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2200      	movs	r2, #0
 8006e92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8006e96:	2303      	movs	r3, #3
 8006e98:	e01d      	b.n	8006ed6 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	f003 0304 	and.w	r3, r3, #4
 8006ea4:	2b04      	cmp	r3, #4
 8006ea6:	d0e7      	beq.n	8006e78 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	617b      	str	r3, [r7, #20]
 8006eac:	e00a      	b.n	8006ec4 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	3304      	adds	r3, #4
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	4413      	add	r3, r2
 8006eba:	2200      	movs	r2, #0
 8006ebc:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	617b      	str	r3, [r7, #20]
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	2b0f      	cmp	r3, #15
 8006ec8:	d9f1      	bls.n	8006eae <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f000 f807 	bl	8006ede <HAL_LCD_UpdateDisplayRequest>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8006ed4:	7cfb      	ldrb	r3, [r7, #19]
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3718      	adds	r7, #24
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8006ede:	b580      	push	{r7, lr}
 8006ee0:	b084      	sub	sp, #16
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	2208      	movs	r2, #8
 8006eec:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	689a      	ldr	r2, [r3, #8]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f042 0204 	orr.w	r2, r2, #4
 8006efc:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006efe:	f7fe fa5b 	bl	80053b8 <HAL_GetTick>
 8006f02:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006f04:	e010      	b.n	8006f28 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006f06:	f7fe fa57 	bl	80053b8 <HAL_GetTick>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	1ad3      	subs	r3, r2, r3
 8006f10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f14:	d908      	bls.n	8006f28 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2204      	movs	r2, #4
 8006f1a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8006f24:	2303      	movs	r3, #3
 8006f26:	e00f      	b.n	8006f48 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	689b      	ldr	r3, [r3, #8]
 8006f2e:	f003 0308 	and.w	r3, r3, #8
 8006f32:	2b08      	cmp	r3, #8
 8006f34:	d1e7      	bne.n	8006f06 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006f46:	2300      	movs	r3, #0
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006f58:	f7fe fa2e 	bl	80053b8 <HAL_GetTick>
 8006f5c:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006f5e:	e00c      	b.n	8006f7a <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006f60:	f7fe fa2a 	bl	80053b8 <HAL_GetTick>
 8006f64:	4602      	mov	r2, r0
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	1ad3      	subs	r3, r2, r3
 8006f6a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f6e:	d904      	bls.n	8006f7a <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006f76:	2303      	movs	r3, #3
 8006f78:	e007      	b.n	8006f8a <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	f003 0320 	and.w	r3, r3, #32
 8006f84:	2b20      	cmp	r3, #32
 8006f86:	d1eb      	bne.n	8006f60 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8006f88:	2300      	movs	r3, #0
}
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	3710      	adds	r7, #16
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	bd80      	pop	{r7, pc}

08006f92 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006f92:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006f94:	b08f      	sub	sp, #60	; 0x3c
 8006f96:	af0a      	add	r7, sp, #40	; 0x28
 8006f98:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d101      	bne.n	8006fa4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	e116      	b.n	80071d2 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d106      	bne.n	8006fc4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f010 fdbe 	bl	8017b40 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2203      	movs	r2, #3
 8006fc8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d102      	bne.n	8006fde <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f005 fb51 	bl	800c68a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	603b      	str	r3, [r7, #0]
 8006fee:	687e      	ldr	r6, [r7, #4]
 8006ff0:	466d      	mov	r5, sp
 8006ff2:	f106 0410 	add.w	r4, r6, #16
 8006ff6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006ff8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006ffa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006ffc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006ffe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007002:	e885 0003 	stmia.w	r5, {r0, r1}
 8007006:	1d33      	adds	r3, r6, #4
 8007008:	cb0e      	ldmia	r3, {r1, r2, r3}
 800700a:	6838      	ldr	r0, [r7, #0]
 800700c:	f005 fa3e 	bl	800c48c <USB_CoreInit>
 8007010:	4603      	mov	r3, r0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d005      	beq.n	8007022 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2202      	movs	r2, #2
 800701a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	e0d7      	b.n	80071d2 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2100      	movs	r1, #0
 8007028:	4618      	mov	r0, r3
 800702a:	f005 fb3f 	bl	800c6ac <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800702e:	2300      	movs	r3, #0
 8007030:	73fb      	strb	r3, [r7, #15]
 8007032:	e04a      	b.n	80070ca <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007034:	7bfa      	ldrb	r2, [r7, #15]
 8007036:	6879      	ldr	r1, [r7, #4]
 8007038:	4613      	mov	r3, r2
 800703a:	00db      	lsls	r3, r3, #3
 800703c:	1a9b      	subs	r3, r3, r2
 800703e:	009b      	lsls	r3, r3, #2
 8007040:	440b      	add	r3, r1
 8007042:	333d      	adds	r3, #61	; 0x3d
 8007044:	2201      	movs	r2, #1
 8007046:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007048:	7bfa      	ldrb	r2, [r7, #15]
 800704a:	6879      	ldr	r1, [r7, #4]
 800704c:	4613      	mov	r3, r2
 800704e:	00db      	lsls	r3, r3, #3
 8007050:	1a9b      	subs	r3, r3, r2
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	440b      	add	r3, r1
 8007056:	333c      	adds	r3, #60	; 0x3c
 8007058:	7bfa      	ldrb	r2, [r7, #15]
 800705a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800705c:	7bfa      	ldrb	r2, [r7, #15]
 800705e:	7bfb      	ldrb	r3, [r7, #15]
 8007060:	b298      	uxth	r0, r3
 8007062:	6879      	ldr	r1, [r7, #4]
 8007064:	4613      	mov	r3, r2
 8007066:	00db      	lsls	r3, r3, #3
 8007068:	1a9b      	subs	r3, r3, r2
 800706a:	009b      	lsls	r3, r3, #2
 800706c:	440b      	add	r3, r1
 800706e:	3342      	adds	r3, #66	; 0x42
 8007070:	4602      	mov	r2, r0
 8007072:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007074:	7bfa      	ldrb	r2, [r7, #15]
 8007076:	6879      	ldr	r1, [r7, #4]
 8007078:	4613      	mov	r3, r2
 800707a:	00db      	lsls	r3, r3, #3
 800707c:	1a9b      	subs	r3, r3, r2
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	440b      	add	r3, r1
 8007082:	333f      	adds	r3, #63	; 0x3f
 8007084:	2200      	movs	r2, #0
 8007086:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007088:	7bfa      	ldrb	r2, [r7, #15]
 800708a:	6879      	ldr	r1, [r7, #4]
 800708c:	4613      	mov	r3, r2
 800708e:	00db      	lsls	r3, r3, #3
 8007090:	1a9b      	subs	r3, r3, r2
 8007092:	009b      	lsls	r3, r3, #2
 8007094:	440b      	add	r3, r1
 8007096:	3344      	adds	r3, #68	; 0x44
 8007098:	2200      	movs	r2, #0
 800709a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800709c:	7bfa      	ldrb	r2, [r7, #15]
 800709e:	6879      	ldr	r1, [r7, #4]
 80070a0:	4613      	mov	r3, r2
 80070a2:	00db      	lsls	r3, r3, #3
 80070a4:	1a9b      	subs	r3, r3, r2
 80070a6:	009b      	lsls	r3, r3, #2
 80070a8:	440b      	add	r3, r1
 80070aa:	3348      	adds	r3, #72	; 0x48
 80070ac:	2200      	movs	r2, #0
 80070ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80070b0:	7bfa      	ldrb	r2, [r7, #15]
 80070b2:	6879      	ldr	r1, [r7, #4]
 80070b4:	4613      	mov	r3, r2
 80070b6:	00db      	lsls	r3, r3, #3
 80070b8:	1a9b      	subs	r3, r3, r2
 80070ba:	009b      	lsls	r3, r3, #2
 80070bc:	440b      	add	r3, r1
 80070be:	3350      	adds	r3, #80	; 0x50
 80070c0:	2200      	movs	r2, #0
 80070c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070c4:	7bfb      	ldrb	r3, [r7, #15]
 80070c6:	3301      	adds	r3, #1
 80070c8:	73fb      	strb	r3, [r7, #15]
 80070ca:	7bfa      	ldrb	r2, [r7, #15]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d3af      	bcc.n	8007034 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80070d4:	2300      	movs	r3, #0
 80070d6:	73fb      	strb	r3, [r7, #15]
 80070d8:	e044      	b.n	8007164 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80070da:	7bfa      	ldrb	r2, [r7, #15]
 80070dc:	6879      	ldr	r1, [r7, #4]
 80070de:	4613      	mov	r3, r2
 80070e0:	00db      	lsls	r3, r3, #3
 80070e2:	1a9b      	subs	r3, r3, r2
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	440b      	add	r3, r1
 80070e8:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80070ec:	2200      	movs	r2, #0
 80070ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80070f0:	7bfa      	ldrb	r2, [r7, #15]
 80070f2:	6879      	ldr	r1, [r7, #4]
 80070f4:	4613      	mov	r3, r2
 80070f6:	00db      	lsls	r3, r3, #3
 80070f8:	1a9b      	subs	r3, r3, r2
 80070fa:	009b      	lsls	r3, r3, #2
 80070fc:	440b      	add	r3, r1
 80070fe:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8007102:	7bfa      	ldrb	r2, [r7, #15]
 8007104:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007106:	7bfa      	ldrb	r2, [r7, #15]
 8007108:	6879      	ldr	r1, [r7, #4]
 800710a:	4613      	mov	r3, r2
 800710c:	00db      	lsls	r3, r3, #3
 800710e:	1a9b      	subs	r3, r3, r2
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	440b      	add	r3, r1
 8007114:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8007118:	2200      	movs	r2, #0
 800711a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800711c:	7bfa      	ldrb	r2, [r7, #15]
 800711e:	6879      	ldr	r1, [r7, #4]
 8007120:	4613      	mov	r3, r2
 8007122:	00db      	lsls	r3, r3, #3
 8007124:	1a9b      	subs	r3, r3, r2
 8007126:	009b      	lsls	r3, r3, #2
 8007128:	440b      	add	r3, r1
 800712a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800712e:	2200      	movs	r2, #0
 8007130:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007132:	7bfa      	ldrb	r2, [r7, #15]
 8007134:	6879      	ldr	r1, [r7, #4]
 8007136:	4613      	mov	r3, r2
 8007138:	00db      	lsls	r3, r3, #3
 800713a:	1a9b      	subs	r3, r3, r2
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	440b      	add	r3, r1
 8007140:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007144:	2200      	movs	r2, #0
 8007146:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007148:	7bfa      	ldrb	r2, [r7, #15]
 800714a:	6879      	ldr	r1, [r7, #4]
 800714c:	4613      	mov	r3, r2
 800714e:	00db      	lsls	r3, r3, #3
 8007150:	1a9b      	subs	r3, r3, r2
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	440b      	add	r3, r1
 8007156:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800715a:	2200      	movs	r2, #0
 800715c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800715e:	7bfb      	ldrb	r3, [r7, #15]
 8007160:	3301      	adds	r3, #1
 8007162:	73fb      	strb	r3, [r7, #15]
 8007164:	7bfa      	ldrb	r2, [r7, #15]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	429a      	cmp	r2, r3
 800716c:	d3b5      	bcc.n	80070da <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	603b      	str	r3, [r7, #0]
 8007174:	687e      	ldr	r6, [r7, #4]
 8007176:	466d      	mov	r5, sp
 8007178:	f106 0410 	add.w	r4, r6, #16
 800717c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800717e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007180:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007182:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007184:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007188:	e885 0003 	stmia.w	r5, {r0, r1}
 800718c:	1d33      	adds	r3, r6, #4
 800718e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007190:	6838      	ldr	r0, [r7, #0]
 8007192:	f005 fab5 	bl	800c700 <USB_DevInit>
 8007196:	4603      	mov	r3, r0
 8007198:	2b00      	cmp	r3, #0
 800719a:	d005      	beq.n	80071a8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2202      	movs	r2, #2
 80071a0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80071a4:	2301      	movs	r3, #1
 80071a6:	e014      	b.n	80071d2 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2201      	movs	r2, #1
 80071b4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d102      	bne.n	80071c6 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f000 ffdb 	bl	800817c <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4618      	mov	r0, r3
 80071cc:	f006 fa7d 	bl	800d6ca <USB_DevDisconnect>

  return HAL_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3714      	adds	r7, #20
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080071da <HAL_PCD_DeInit>:
  * @brief  DeInitializes the PCD peripheral.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_DeInit(PCD_HandleTypeDef *hpcd)
{
 80071da:	b580      	push	{r7, lr}
 80071dc:	b082      	sub	sp, #8
 80071de:	af00      	add	r7, sp, #0
 80071e0:	6078      	str	r0, [r7, #4]
  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d101      	bne.n	80071ec <HAL_PCD_DeInit+0x12>
  {
    return HAL_ERROR;
 80071e8:	2301      	movs	r3, #1
 80071ea:	e00e      	b.n	800720a <HAL_PCD_DeInit+0x30>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2203      	movs	r2, #3
 80071f0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Stop Device */
  (void)HAL_PCD_Stop(hpcd);
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f000 f83b 	bl	8007270 <HAL_PCD_Stop>

  /* DeInit the low level hardware */
  hpcd->MspDeInitCallback(hpcd);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_PCD_MspDeInit(hpcd);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f010 fd06 	bl	8017c0c <HAL_PCD_MspDeInit>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  hpcd->State = HAL_PCD_STATE_RESET;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2200      	movs	r2, #0
 8007204:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  return HAL_OK;
 8007208:	2300      	movs	r3, #0
}
 800720a:	4618      	mov	r0, r3
 800720c:	3708      	adds	r7, #8
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}

08007212 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007212:	b580      	push	{r7, lr}
 8007214:	b084      	sub	sp, #16
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007226:	2b01      	cmp	r3, #1
 8007228:	d101      	bne.n	800722e <HAL_PCD_Start+0x1c>
 800722a:	2302      	movs	r3, #2
 800722c:	e01c      	b.n	8007268 <HAL_PCD_Start+0x56>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2201      	movs	r2, #1
 8007232:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800723a:	2b01      	cmp	r3, #1
 800723c:	d105      	bne.n	800724a <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007242:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  (void)USB_DevConnect(hpcd->Instance);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4618      	mov	r0, r3
 8007250:	f006 fa23 	bl	800d69a <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4618      	mov	r0, r3
 800725a:	f005 fa05 	bl	800c668 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	2200      	movs	r2, #0
 8007262:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007266:	2300      	movs	r3, #0
}
 8007268:	4618      	mov	r0, r3
 800726a:	3710      	adds	r7, #16
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}

08007270 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b082      	sub	sp, #8
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800727e:	2b01      	cmp	r3, #1
 8007280:	d101      	bne.n	8007286 <HAL_PCD_Stop+0x16>
 8007282:	2302      	movs	r3, #2
 8007284:	e020      	b.n	80072c8 <HAL_PCD_Stop+0x58>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_DISABLE(hpcd);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4618      	mov	r0, r3
 8007294:	f005 f9f9 	bl	800c68a <USB_DisableGlobalInt>

  if (USB_StopDevice(hpcd->Instance) != HAL_OK)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	4618      	mov	r0, r3
 800729e:	f006 f987 	bl	800d5b0 <USB_StopDevice>
 80072a2:	4603      	mov	r3, r0
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d005      	beq.n	80072b4 <HAL_PCD_Stop+0x44>
  {
    __HAL_UNLOCK(hpcd);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2200      	movs	r2, #0
 80072ac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
    return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e009      	b.n	80072c8 <HAL_PCD_Stop+0x58>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4618      	mov	r0, r3
 80072ba:	f006 fa06 	bl	800d6ca <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80072c6:	2300      	movs	r3, #0
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3708      	adds	r7, #8
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80072d0:	b590      	push	{r4, r7, lr}
 80072d2:	b08d      	sub	sp, #52	; 0x34
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072de:	6a3b      	ldr	r3, [r7, #32]
 80072e0:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4618      	mov	r0, r3
 80072e8:	f006 fa9a 	bl	800d820 <USB_GetMode>
 80072ec:	4603      	mov	r3, r0
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	f040 838f 	bne.w	8007a12 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4618      	mov	r0, r3
 80072fa:	f006 f9fe 	bl	800d6fa <USB_ReadInterrupts>
 80072fe:	4603      	mov	r3, r0
 8007300:	2b00      	cmp	r3, #0
 8007302:	f000 8385 	beq.w	8007a10 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	4618      	mov	r0, r3
 800730c:	f006 f9f5 	bl	800d6fa <USB_ReadInterrupts>
 8007310:	4603      	mov	r3, r0
 8007312:	f003 0302 	and.w	r3, r3, #2
 8007316:	2b02      	cmp	r3, #2
 8007318:	d107      	bne.n	800732a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	695a      	ldr	r2, [r3, #20]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f002 0202 	and.w	r2, r2, #2
 8007328:	615a      	str	r2, [r3, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	4618      	mov	r0, r3
 8007330:	f006 f9e3 	bl	800d6fa <USB_ReadInterrupts>
 8007334:	4603      	mov	r3, r0
 8007336:	f003 0310 	and.w	r3, r3, #16
 800733a:	2b10      	cmp	r3, #16
 800733c:	d161      	bne.n	8007402 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	699a      	ldr	r2, [r3, #24]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f022 0210 	bic.w	r2, r2, #16
 800734c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800734e:	6a3b      	ldr	r3, [r7, #32]
 8007350:	6a1b      	ldr	r3, [r3, #32]
 8007352:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8007354:	69bb      	ldr	r3, [r7, #24]
 8007356:	f003 020f 	and.w	r2, r3, #15
 800735a:	4613      	mov	r3, r2
 800735c:	00db      	lsls	r3, r3, #3
 800735e:	1a9b      	subs	r3, r3, r2
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007366:	687a      	ldr	r2, [r7, #4]
 8007368:	4413      	add	r3, r2
 800736a:	3304      	adds	r3, #4
 800736c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800736e:	69bb      	ldr	r3, [r7, #24]
 8007370:	0c5b      	lsrs	r3, r3, #17
 8007372:	f003 030f 	and.w	r3, r3, #15
 8007376:	2b02      	cmp	r3, #2
 8007378:	d124      	bne.n	80073c4 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800737a:	69ba      	ldr	r2, [r7, #24]
 800737c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007380:	4013      	ands	r3, r2
 8007382:	2b00      	cmp	r3, #0
 8007384:	d035      	beq.n	80073f2 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	091b      	lsrs	r3, r3, #4
 800738e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007390:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007394:	b29b      	uxth	r3, r3
 8007396:	461a      	mov	r2, r3
 8007398:	6a38      	ldr	r0, [r7, #32]
 800739a:	f006 f80c 	bl	800d3b6 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	68da      	ldr	r2, [r3, #12]
 80073a2:	69bb      	ldr	r3, [r7, #24]
 80073a4:	091b      	lsrs	r3, r3, #4
 80073a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80073aa:	441a      	add	r2, r3
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	699a      	ldr	r2, [r3, #24]
 80073b4:	69bb      	ldr	r3, [r7, #24]
 80073b6:	091b      	lsrs	r3, r3, #4
 80073b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80073bc:	441a      	add	r2, r3
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	619a      	str	r2, [r3, #24]
 80073c2:	e016      	b.n	80073f2 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80073c4:	69bb      	ldr	r3, [r7, #24]
 80073c6:	0c5b      	lsrs	r3, r3, #17
 80073c8:	f003 030f 	and.w	r3, r3, #15
 80073cc:	2b06      	cmp	r3, #6
 80073ce:	d110      	bne.n	80073f2 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80073d6:	2208      	movs	r2, #8
 80073d8:	4619      	mov	r1, r3
 80073da:	6a38      	ldr	r0, [r7, #32]
 80073dc:	f005 ffeb 	bl	800d3b6 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	699a      	ldr	r2, [r3, #24]
 80073e4:	69bb      	ldr	r3, [r7, #24]
 80073e6:	091b      	lsrs	r3, r3, #4
 80073e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80073ec:	441a      	add	r2, r3
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	699a      	ldr	r2, [r3, #24]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f042 0210 	orr.w	r2, r2, #16
 8007400:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4618      	mov	r0, r3
 8007408:	f006 f977 	bl	800d6fa <USB_ReadInterrupts>
 800740c:	4603      	mov	r3, r0
 800740e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007412:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8007416:	d16e      	bne.n	80074f6 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8007418:	2300      	movs	r3, #0
 800741a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4618      	mov	r0, r3
 8007422:	f006 f97d 	bl	800d720 <USB_ReadDevAllOutEpInterrupt>
 8007426:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8007428:	e062      	b.n	80074f0 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800742a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800742c:	f003 0301 	and.w	r3, r3, #1
 8007430:	2b00      	cmp	r3, #0
 8007432:	d057      	beq.n	80074e4 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800743a:	b2d2      	uxtb	r2, r2
 800743c:	4611      	mov	r1, r2
 800743e:	4618      	mov	r0, r3
 8007440:	f006 f9a2 	bl	800d788 <USB_ReadDevOutEPInterrupt>
 8007444:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	2b00      	cmp	r3, #0
 800744e:	d00c      	beq.n	800746a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8007450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007452:	015a      	lsls	r2, r3, #5
 8007454:	69fb      	ldr	r3, [r7, #28]
 8007456:	4413      	add	r3, r2
 8007458:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800745c:	461a      	mov	r2, r3
 800745e:	2301      	movs	r3, #1
 8007460:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8007462:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f000 fdaf 	bl	8007fc8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	f003 0308 	and.w	r3, r3, #8
 8007470:	2b00      	cmp	r3, #0
 8007472:	d00c      	beq.n	800748e <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8007474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007476:	015a      	lsls	r2, r3, #5
 8007478:	69fb      	ldr	r3, [r7, #28]
 800747a:	4413      	add	r3, r2
 800747c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007480:	461a      	mov	r2, r3
 8007482:	2308      	movs	r3, #8
 8007484:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8007486:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f000 fdeb 	bl	8008064 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	f003 0310 	and.w	r3, r3, #16
 8007494:	2b00      	cmp	r3, #0
 8007496:	d008      	beq.n	80074aa <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8007498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800749a:	015a      	lsls	r2, r3, #5
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	4413      	add	r3, r2
 80074a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074a4:	461a      	mov	r2, r3
 80074a6:	2310      	movs	r3, #16
 80074a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	f003 0320 	and.w	r3, r3, #32
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d008      	beq.n	80074c6 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80074b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b6:	015a      	lsls	r2, r3, #5
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	4413      	add	r3, r2
 80074bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074c0:	461a      	mov	r2, r3
 80074c2:	2320      	movs	r3, #32
 80074c4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d009      	beq.n	80074e4 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80074d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d2:	015a      	lsls	r2, r3, #5
 80074d4:	69fb      	ldr	r3, [r7, #28]
 80074d6:	4413      	add	r3, r2
 80074d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074dc:	461a      	mov	r2, r3
 80074de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80074e2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80074e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e6:	3301      	adds	r3, #1
 80074e8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80074ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ec:	085b      	lsrs	r3, r3, #1
 80074ee:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80074f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d199      	bne.n	800742a <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4618      	mov	r0, r3
 80074fc:	f006 f8fd 	bl	800d6fa <USB_ReadInterrupts>
 8007500:	4603      	mov	r3, r0
 8007502:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007506:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800750a:	f040 8087 	bne.w	800761c <HAL_PCD_IRQHandler+0x34c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4618      	mov	r0, r3
 8007514:	f006 f91e 	bl	800d754 <USB_ReadDevAllInEpInterrupt>
 8007518:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800751a:	2300      	movs	r3, #0
 800751c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800751e:	e07a      	b.n	8007616 <HAL_PCD_IRQHandler+0x346>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8007520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007522:	f003 0301 	and.w	r3, r3, #1
 8007526:	2b00      	cmp	r3, #0
 8007528:	d06f      	beq.n	800760a <HAL_PCD_IRQHandler+0x33a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007530:	b2d2      	uxtb	r2, r2
 8007532:	4611      	mov	r1, r2
 8007534:	4618      	mov	r0, r3
 8007536:	f006 f945 	bl	800d7c4 <USB_ReadDevInEPInterrupt>
 800753a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	f003 0301 	and.w	r3, r3, #1
 8007542:	2b00      	cmp	r3, #0
 8007544:	d020      	beq.n	8007588 <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007548:	f003 030f 	and.w	r3, r3, #15
 800754c:	2201      	movs	r2, #1
 800754e:	fa02 f303 	lsl.w	r3, r2, r3
 8007552:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007554:	69fb      	ldr	r3, [r7, #28]
 8007556:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800755a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	43db      	mvns	r3, r3
 8007560:	69f9      	ldr	r1, [r7, #28]
 8007562:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007566:	4013      	ands	r3, r2
 8007568:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800756a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756c:	015a      	lsls	r2, r3, #5
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	4413      	add	r3, r2
 8007572:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007576:	461a      	mov	r2, r3
 8007578:	2301      	movs	r3, #1
 800757a:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800757c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800757e:	b2db      	uxtb	r3, r3
 8007580:	4619      	mov	r1, r3
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f010 fbab 	bl	8017cde <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8007588:	693b      	ldr	r3, [r7, #16]
 800758a:	f003 0308 	and.w	r3, r3, #8
 800758e:	2b00      	cmp	r3, #0
 8007590:	d008      	beq.n	80075a4 <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8007592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007594:	015a      	lsls	r2, r3, #5
 8007596:	69fb      	ldr	r3, [r7, #28]
 8007598:	4413      	add	r3, r2
 800759a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800759e:	461a      	mov	r2, r3
 80075a0:	2308      	movs	r3, #8
 80075a2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	f003 0310 	and.w	r3, r3, #16
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d008      	beq.n	80075c0 <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80075ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b0:	015a      	lsls	r2, r3, #5
 80075b2:	69fb      	ldr	r3, [r7, #28]
 80075b4:	4413      	add	r3, r2
 80075b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075ba:	461a      	mov	r2, r3
 80075bc:	2310      	movs	r3, #16
 80075be:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d008      	beq.n	80075dc <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80075ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075cc:	015a      	lsls	r2, r3, #5
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	4413      	add	r3, r2
 80075d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075d6:	461a      	mov	r2, r3
 80075d8:	2340      	movs	r3, #64	; 0x40
 80075da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	f003 0302 	and.w	r3, r3, #2
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d008      	beq.n	80075f8 <HAL_PCD_IRQHandler+0x328>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80075e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075e8:	015a      	lsls	r2, r3, #5
 80075ea:	69fb      	ldr	r3, [r7, #28]
 80075ec:	4413      	add	r3, r2
 80075ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075f2:	461a      	mov	r2, r3
 80075f4:	2302      	movs	r3, #2
 80075f6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80075f8:	693b      	ldr	r3, [r7, #16]
 80075fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d003      	beq.n	800760a <HAL_PCD_IRQHandler+0x33a>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8007602:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007604:	6878      	ldr	r0, [r7, #4]
 8007606:	f000 fc56 	bl	8007eb6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800760a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800760c:	3301      	adds	r3, #1
 800760e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8007610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007612:	085b      	lsrs	r3, r3, #1
 8007614:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8007616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007618:	2b00      	cmp	r3, #0
 800761a:	d181      	bne.n	8007520 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4618      	mov	r0, r3
 8007622:	f006 f86a 	bl	800d6fa <USB_ReadInterrupts>
 8007626:	4603      	mov	r3, r0
 8007628:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800762c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007630:	d122      	bne.n	8007678 <HAL_PCD_IRQHandler+0x3a8>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	69fa      	ldr	r2, [r7, #28]
 800763c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007640:	f023 0301 	bic.w	r3, r3, #1
 8007644:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800764c:	2b01      	cmp	r3, #1
 800764e:	d108      	bne.n	8007662 <HAL_PCD_IRQHandler+0x392>
      {
        hpcd->LPM_State = LPM_L0;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007658:	2100      	movs	r1, #0
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 fdb2 	bl	80081c4 <HAL_PCDEx_LPM_Callback>
 8007660:	e002      	b.n	8007668 <HAL_PCD_IRQHandler+0x398>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f010 fba8 	bl	8017db8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	695a      	ldr	r2, [r3, #20]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8007676:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4618      	mov	r0, r3
 800767e:	f006 f83c 	bl	800d6fa <USB_ReadInterrupts>
 8007682:	4603      	mov	r3, r0
 8007684:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007688:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800768c:	d112      	bne.n	80076b4 <HAL_PCD_IRQHandler+0x3e4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f003 0301 	and.w	r3, r3, #1
 800769a:	2b01      	cmp	r3, #1
 800769c:	d102      	bne.n	80076a4 <HAL_PCD_IRQHandler+0x3d4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f010 fb64 	bl	8017d6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	695a      	ldr	r2, [r3, #20]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80076b2:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4618      	mov	r0, r3
 80076ba:	f006 f81e 	bl	800d6fa <USB_ReadInterrupts>
 80076be:	4603      	mov	r3, r0
 80076c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80076c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80076c8:	d121      	bne.n	800770e <HAL_PCD_IRQHandler+0x43e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	695a      	ldr	r2, [r3, #20]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80076d8:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d111      	bne.n	8007708 <HAL_PCD_IRQHandler+0x438>
      {
        hpcd->LPM_State = LPM_L1;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2201      	movs	r2, #1
 80076e8:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076f2:	089b      	lsrs	r3, r3, #2
 80076f4:	f003 020f 	and.w	r2, r3, #15
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80076fe:	2101      	movs	r1, #1
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f000 fd5f 	bl	80081c4 <HAL_PCDEx_LPM_Callback>
 8007706:	e002      	b.n	800770e <HAL_PCD_IRQHandler+0x43e>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f010 fb2f 	bl	8017d6c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4618      	mov	r0, r3
 8007714:	f005 fff1 	bl	800d6fa <USB_ReadInterrupts>
 8007718:	4603      	mov	r3, r0
 800771a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800771e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007722:	f040 80c5 	bne.w	80078b0 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8007726:	69fb      	ldr	r3, [r7, #28]
 8007728:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800772c:	685b      	ldr	r3, [r3, #4]
 800772e:	69fa      	ldr	r2, [r7, #28]
 8007730:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007734:	f023 0301 	bic.w	r3, r3, #1
 8007738:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	2110      	movs	r1, #16
 8007740:	4618      	mov	r0, r3
 8007742:	f005 f929 	bl	800c998 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007746:	2300      	movs	r3, #0
 8007748:	62fb      	str	r3, [r7, #44]	; 0x2c
 800774a:	e056      	b.n	80077fa <HAL_PCD_IRQHandler+0x52a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800774c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800774e:	015a      	lsls	r2, r3, #5
 8007750:	69fb      	ldr	r3, [r7, #28]
 8007752:	4413      	add	r3, r2
 8007754:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007758:	461a      	mov	r2, r3
 800775a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800775e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007760:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007762:	015a      	lsls	r2, r3, #5
 8007764:	69fb      	ldr	r3, [r7, #28]
 8007766:	4413      	add	r3, r2
 8007768:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007770:	0151      	lsls	r1, r2, #5
 8007772:	69fa      	ldr	r2, [r7, #28]
 8007774:	440a      	add	r2, r1
 8007776:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800777a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800777e:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007782:	015a      	lsls	r2, r3, #5
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	4413      	add	r3, r2
 8007788:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007790:	0151      	lsls	r1, r2, #5
 8007792:	69fa      	ldr	r2, [r7, #28]
 8007794:	440a      	add	r2, r1
 8007796:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800779a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800779e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80077a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077a2:	015a      	lsls	r2, r3, #5
 80077a4:	69fb      	ldr	r3, [r7, #28]
 80077a6:	4413      	add	r3, r2
 80077a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077ac:	461a      	mov	r2, r3
 80077ae:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80077b2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80077b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077b6:	015a      	lsls	r2, r3, #5
 80077b8:	69fb      	ldr	r3, [r7, #28]
 80077ba:	4413      	add	r3, r2
 80077bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077c4:	0151      	lsls	r1, r2, #5
 80077c6:	69fa      	ldr	r2, [r7, #28]
 80077c8:	440a      	add	r2, r1
 80077ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80077ce:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80077d2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80077d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077d6:	015a      	lsls	r2, r3, #5
 80077d8:	69fb      	ldr	r3, [r7, #28]
 80077da:	4413      	add	r3, r2
 80077dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80077e4:	0151      	lsls	r1, r2, #5
 80077e6:	69fa      	ldr	r2, [r7, #28]
 80077e8:	440a      	add	r2, r1
 80077ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80077ee:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80077f2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80077f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077f6:	3301      	adds	r3, #1
 80077f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	685b      	ldr	r3, [r3, #4]
 80077fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007800:	429a      	cmp	r2, r3
 8007802:	d3a3      	bcc.n	800774c <HAL_PCD_IRQHandler+0x47c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8007804:	69fb      	ldr	r3, [r7, #28]
 8007806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800780a:	69db      	ldr	r3, [r3, #28]
 800780c:	69fa      	ldr	r2, [r7, #28]
 800780e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007812:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8007816:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800781c:	2b00      	cmp	r3, #0
 800781e:	d016      	beq.n	800784e <HAL_PCD_IRQHandler+0x57e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007826:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800782a:	69fa      	ldr	r2, [r7, #28]
 800782c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007830:	f043 030b 	orr.w	r3, r3, #11
 8007834:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8007838:	69fb      	ldr	r3, [r7, #28]
 800783a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800783e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007840:	69fa      	ldr	r2, [r7, #28]
 8007842:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007846:	f043 030b 	orr.w	r3, r3, #11
 800784a:	6453      	str	r3, [r2, #68]	; 0x44
 800784c:	e015      	b.n	800787a <HAL_PCD_IRQHandler+0x5aa>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800784e:	69fb      	ldr	r3, [r7, #28]
 8007850:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007854:	695b      	ldr	r3, [r3, #20]
 8007856:	69fa      	ldr	r2, [r7, #28]
 8007858:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800785c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007860:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8007864:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8007866:	69fb      	ldr	r3, [r7, #28]
 8007868:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800786c:	691b      	ldr	r3, [r3, #16]
 800786e:	69fa      	ldr	r2, [r7, #28]
 8007870:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007874:	f043 030b 	orr.w	r3, r3, #11
 8007878:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	69fa      	ldr	r2, [r7, #28]
 8007884:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007888:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800788c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681a      	ldr	r2, [r3, #0]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007898:	4619      	mov	r1, r3
 800789a:	4610      	mov	r0, r2
 800789c:	f005 fff2 	bl	800d884 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	695a      	ldr	r2, [r3, #20]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80078ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4618      	mov	r0, r3
 80078b6:	f005 ff20 	bl	800d6fa <USB_ReadInterrupts>
 80078ba:	4603      	mov	r3, r0
 80078bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80078c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078c4:	d124      	bne.n	8007910 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4618      	mov	r0, r3
 80078cc:	f005 ffb6 	bl	800d83c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4618      	mov	r0, r3
 80078d6:	f005 f8c0 	bl	800ca5a <USB_GetDevSpeed>
 80078da:	4603      	mov	r3, r0
 80078dc:	461a      	mov	r2, r3
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681c      	ldr	r4, [r3, #0]
 80078e6:	f001 ff67 	bl	80097b8 <HAL_RCC_GetHCLKFreq>
 80078ea:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80078f0:	b2db      	uxtb	r3, r3
 80078f2:	461a      	mov	r2, r3
 80078f4:	4620      	mov	r0, r4
 80078f6:	f004 fe1b 	bl	800c530 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f010 fa17 	bl	8017d2e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	695a      	ldr	r2, [r3, #20]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800790e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4618      	mov	r0, r3
 8007916:	f005 fef0 	bl	800d6fa <USB_ReadInterrupts>
 800791a:	4603      	mov	r3, r0
 800791c:	f003 0308 	and.w	r3, r3, #8
 8007920:	2b08      	cmp	r3, #8
 8007922:	d10a      	bne.n	800793a <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f010 f9f4 	bl	8017d12 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	695a      	ldr	r2, [r3, #20]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f002 0208 	and.w	r2, r2, #8
 8007938:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4618      	mov	r0, r3
 8007940:	f005 fedb 	bl	800d6fa <USB_ReadInterrupts>
 8007944:	4603      	mov	r3, r0
 8007946:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800794a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800794e:	d10f      	bne.n	8007970 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007950:	2300      	movs	r3, #0
 8007952:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8007954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007956:	b2db      	uxtb	r3, r3
 8007958:	4619      	mov	r1, r3
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	f010 fa66 	bl	8017e2c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	695a      	ldr	r2, [r3, #20]
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800796e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4618      	mov	r0, r3
 8007976:	f005 fec0 	bl	800d6fa <USB_ReadInterrupts>
 800797a:	4603      	mov	r3, r0
 800797c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007980:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007984:	d10f      	bne.n	80079a6 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8007986:	2300      	movs	r3, #0
 8007988:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800798a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800798c:	b2db      	uxtb	r3, r3
 800798e:	4619      	mov	r1, r3
 8007990:	6878      	ldr	r0, [r7, #4]
 8007992:	f010 fa39 	bl	8017e08 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	695a      	ldr	r2, [r3, #20]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80079a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4618      	mov	r0, r3
 80079ac:	f005 fea5 	bl	800d6fa <USB_ReadInterrupts>
 80079b0:	4603      	mov	r3, r0
 80079b2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80079b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079ba:	d10a      	bne.n	80079d2 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f010 fa47 	bl	8017e50 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	695a      	ldr	r2, [r3, #20]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80079d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4618      	mov	r0, r3
 80079d8:	f005 fe8f 	bl	800d6fa <USB_ReadInterrupts>
 80079dc:	4603      	mov	r3, r0
 80079de:	f003 0304 	and.w	r3, r3, #4
 80079e2:	2b04      	cmp	r3, #4
 80079e4:	d115      	bne.n	8007a12 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	685b      	ldr	r3, [r3, #4]
 80079ec:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80079ee:	69bb      	ldr	r3, [r7, #24]
 80079f0:	f003 0304 	and.w	r3, r3, #4
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d002      	beq.n	80079fe <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f010 fa37 	bl	8017e6c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	6859      	ldr	r1, [r3, #4]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	69ba      	ldr	r2, [r7, #24]
 8007a0a:	430a      	orrs	r2, r1
 8007a0c:	605a      	str	r2, [r3, #4]
 8007a0e:	e000      	b.n	8007a12 <HAL_PCD_IRQHandler+0x742>
      return;
 8007a10:	bf00      	nop
    }
  }
}
 8007a12:	3734      	adds	r7, #52	; 0x34
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd90      	pop	{r4, r7, pc}

08007a18 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b082      	sub	sp, #8
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	460b      	mov	r3, r1
 8007a22:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	d101      	bne.n	8007a32 <HAL_PCD_SetAddress+0x1a>
 8007a2e:	2302      	movs	r3, #2
 8007a30:	e013      	b.n	8007a5a <HAL_PCD_SetAddress+0x42>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2201      	movs	r2, #1
 8007a36:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	78fa      	ldrb	r2, [r7, #3]
 8007a3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	78fa      	ldrb	r2, [r7, #3]
 8007a48:	4611      	mov	r1, r2
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f005 fdff 	bl	800d64e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3708      	adds	r7, #8
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}

08007a62 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8007a62:	b580      	push	{r7, lr}
 8007a64:	b084      	sub	sp, #16
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	6078      	str	r0, [r7, #4]
 8007a6a:	4608      	mov	r0, r1
 8007a6c:	4611      	mov	r1, r2
 8007a6e:	461a      	mov	r2, r3
 8007a70:	4603      	mov	r3, r0
 8007a72:	70fb      	strb	r3, [r7, #3]
 8007a74:	460b      	mov	r3, r1
 8007a76:	803b      	strh	r3, [r7, #0]
 8007a78:	4613      	mov	r3, r2
 8007a7a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007a80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	da0f      	bge.n	8007aa8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a88:	78fb      	ldrb	r3, [r7, #3]
 8007a8a:	f003 020f 	and.w	r2, r3, #15
 8007a8e:	4613      	mov	r3, r2
 8007a90:	00db      	lsls	r3, r3, #3
 8007a92:	1a9b      	subs	r3, r3, r2
 8007a94:	009b      	lsls	r3, r3, #2
 8007a96:	3338      	adds	r3, #56	; 0x38
 8007a98:	687a      	ldr	r2, [r7, #4]
 8007a9a:	4413      	add	r3, r2
 8007a9c:	3304      	adds	r3, #4
 8007a9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	705a      	strb	r2, [r3, #1]
 8007aa6:	e00f      	b.n	8007ac8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007aa8:	78fb      	ldrb	r3, [r7, #3]
 8007aaa:	f003 020f 	and.w	r2, r3, #15
 8007aae:	4613      	mov	r3, r2
 8007ab0:	00db      	lsls	r3, r3, #3
 8007ab2:	1a9b      	subs	r3, r3, r2
 8007ab4:	009b      	lsls	r3, r3, #2
 8007ab6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007aba:	687a      	ldr	r2, [r7, #4]
 8007abc:	4413      	add	r3, r2
 8007abe:	3304      	adds	r3, #4
 8007ac0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8007ac8:	78fb      	ldrb	r3, [r7, #3]
 8007aca:	f003 030f 	and.w	r3, r3, #15
 8007ace:	b2da      	uxtb	r2, r3
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8007ad4:	883a      	ldrh	r2, [r7, #0]
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	78ba      	ldrb	r2, [r7, #2]
 8007ade:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	785b      	ldrb	r3, [r3, #1]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d004      	beq.n	8007af2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	b29a      	uxth	r2, r3
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007af2:	78bb      	ldrb	r3, [r7, #2]
 8007af4:	2b02      	cmp	r3, #2
 8007af6:	d102      	bne.n	8007afe <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2200      	movs	r2, #0
 8007afc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d101      	bne.n	8007b0c <HAL_PCD_EP_Open+0xaa>
 8007b08:	2302      	movs	r3, #2
 8007b0a:	e00e      	b.n	8007b2a <HAL_PCD_EP_Open+0xc8>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	68f9      	ldr	r1, [r7, #12]
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f004 ffbc 	bl	800ca98 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8007b28:	7afb      	ldrb	r3, [r7, #11]
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3710      	adds	r7, #16
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}

08007b32 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007b32:	b580      	push	{r7, lr}
 8007b34:	b084      	sub	sp, #16
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	6078      	str	r0, [r7, #4]
 8007b3a:	460b      	mov	r3, r1
 8007b3c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007b3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	da0f      	bge.n	8007b66 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b46:	78fb      	ldrb	r3, [r7, #3]
 8007b48:	f003 020f 	and.w	r2, r3, #15
 8007b4c:	4613      	mov	r3, r2
 8007b4e:	00db      	lsls	r3, r3, #3
 8007b50:	1a9b      	subs	r3, r3, r2
 8007b52:	009b      	lsls	r3, r3, #2
 8007b54:	3338      	adds	r3, #56	; 0x38
 8007b56:	687a      	ldr	r2, [r7, #4]
 8007b58:	4413      	add	r3, r2
 8007b5a:	3304      	adds	r3, #4
 8007b5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	2201      	movs	r2, #1
 8007b62:	705a      	strb	r2, [r3, #1]
 8007b64:	e00f      	b.n	8007b86 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007b66:	78fb      	ldrb	r3, [r7, #3]
 8007b68:	f003 020f 	and.w	r2, r3, #15
 8007b6c:	4613      	mov	r3, r2
 8007b6e:	00db      	lsls	r3, r3, #3
 8007b70:	1a9b      	subs	r3, r3, r2
 8007b72:	009b      	lsls	r3, r3, #2
 8007b74:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007b78:	687a      	ldr	r2, [r7, #4]
 8007b7a:	4413      	add	r3, r2
 8007b7c:	3304      	adds	r3, #4
 8007b7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	2200      	movs	r2, #0
 8007b84:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8007b86:	78fb      	ldrb	r3, [r7, #3]
 8007b88:	f003 030f 	and.w	r3, r3, #15
 8007b8c:	b2da      	uxtb	r2, r3
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d101      	bne.n	8007ba0 <HAL_PCD_EP_Close+0x6e>
 8007b9c:	2302      	movs	r3, #2
 8007b9e:	e00e      	b.n	8007bbe <HAL_PCD_EP_Close+0x8c>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	68f9      	ldr	r1, [r7, #12]
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f004 fffa 	bl	800cba8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8007bbc:	2300      	movs	r3, #0
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	3710      	adds	r7, #16
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bd80      	pop	{r7, pc}

08007bc6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007bc6:	b580      	push	{r7, lr}
 8007bc8:	b086      	sub	sp, #24
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	60f8      	str	r0, [r7, #12]
 8007bce:	607a      	str	r2, [r7, #4]
 8007bd0:	603b      	str	r3, [r7, #0]
 8007bd2:	460b      	mov	r3, r1
 8007bd4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007bd6:	7afb      	ldrb	r3, [r7, #11]
 8007bd8:	f003 020f 	and.w	r2, r3, #15
 8007bdc:	4613      	mov	r3, r2
 8007bde:	00db      	lsls	r3, r3, #3
 8007be0:	1a9b      	subs	r3, r3, r2
 8007be2:	009b      	lsls	r3, r3, #2
 8007be4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007be8:	68fa      	ldr	r2, [r7, #12]
 8007bea:	4413      	add	r3, r2
 8007bec:	3304      	adds	r3, #4
 8007bee:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	683a      	ldr	r2, [r7, #0]
 8007bfa:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8007c02:	697b      	ldr	r3, [r7, #20]
 8007c04:	2200      	movs	r2, #0
 8007c06:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007c08:	7afb      	ldrb	r3, [r7, #11]
 8007c0a:	f003 030f 	and.w	r3, r3, #15
 8007c0e:	b2da      	uxtb	r2, r3
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007c14:	7afb      	ldrb	r3, [r7, #11]
 8007c16:	f003 030f 	and.w	r3, r3, #15
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d106      	bne.n	8007c2c <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	6979      	ldr	r1, [r7, #20]
 8007c24:	4618      	mov	r0, r3
 8007c26:	f005 fa77 	bl	800d118 <USB_EP0StartXfer>
 8007c2a:	e005      	b.n	8007c38 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	6979      	ldr	r1, [r7, #20]
 8007c32:	4618      	mov	r0, r3
 8007c34:	f005 f894 	bl	800cd60 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007c38:	2300      	movs	r3, #0
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3718      	adds	r7, #24
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007c42:	b480      	push	{r7}
 8007c44:	b083      	sub	sp, #12
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
 8007c4a:	460b      	mov	r3, r1
 8007c4c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007c4e:	78fb      	ldrb	r3, [r7, #3]
 8007c50:	f003 020f 	and.w	r2, r3, #15
 8007c54:	6879      	ldr	r1, [r7, #4]
 8007c56:	4613      	mov	r3, r2
 8007c58:	00db      	lsls	r3, r3, #3
 8007c5a:	1a9b      	subs	r3, r3, r2
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	440b      	add	r3, r1
 8007c60:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8007c64:	681b      	ldr	r3, [r3, #0]
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	370c      	adds	r7, #12
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr

08007c72 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007c72:	b580      	push	{r7, lr}
 8007c74:	b086      	sub	sp, #24
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	60f8      	str	r0, [r7, #12]
 8007c7a:	607a      	str	r2, [r7, #4]
 8007c7c:	603b      	str	r3, [r7, #0]
 8007c7e:	460b      	mov	r3, r1
 8007c80:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007c82:	7afb      	ldrb	r3, [r7, #11]
 8007c84:	f003 020f 	and.w	r2, r3, #15
 8007c88:	4613      	mov	r3, r2
 8007c8a:	00db      	lsls	r3, r3, #3
 8007c8c:	1a9b      	subs	r3, r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	3338      	adds	r3, #56	; 0x38
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	4413      	add	r3, r2
 8007c96:	3304      	adds	r3, #4
 8007c98:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	683a      	ldr	r2, [r7, #0]
 8007ca4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8007cac:	697b      	ldr	r3, [r7, #20]
 8007cae:	2201      	movs	r2, #1
 8007cb0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007cb2:	7afb      	ldrb	r3, [r7, #11]
 8007cb4:	f003 030f 	and.w	r3, r3, #15
 8007cb8:	b2da      	uxtb	r2, r3
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007cbe:	7afb      	ldrb	r3, [r7, #11]
 8007cc0:	f003 030f 	and.w	r3, r3, #15
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d106      	bne.n	8007cd6 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	6979      	ldr	r1, [r7, #20]
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f005 fa22 	bl	800d118 <USB_EP0StartXfer>
 8007cd4:	e005      	b.n	8007ce2 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	6979      	ldr	r1, [r7, #20]
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f005 f83f 	bl	800cd60 <USB_EPStartXfer>
  }

  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3718      	adds	r7, #24
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	460b      	mov	r3, r1
 8007cf6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007cf8:	78fb      	ldrb	r3, [r7, #3]
 8007cfa:	f003 020f 	and.w	r2, r3, #15
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d901      	bls.n	8007d0a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007d06:	2301      	movs	r3, #1
 8007d08:	e04e      	b.n	8007da8 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007d0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	da0f      	bge.n	8007d32 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007d12:	78fb      	ldrb	r3, [r7, #3]
 8007d14:	f003 020f 	and.w	r2, r3, #15
 8007d18:	4613      	mov	r3, r2
 8007d1a:	00db      	lsls	r3, r3, #3
 8007d1c:	1a9b      	subs	r3, r3, r2
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	3338      	adds	r3, #56	; 0x38
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	4413      	add	r3, r2
 8007d26:	3304      	adds	r3, #4
 8007d28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	705a      	strb	r2, [r3, #1]
 8007d30:	e00d      	b.n	8007d4e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007d32:	78fa      	ldrb	r2, [r7, #3]
 8007d34:	4613      	mov	r3, r2
 8007d36:	00db      	lsls	r3, r3, #3
 8007d38:	1a9b      	subs	r3, r3, r2
 8007d3a:	009b      	lsls	r3, r3, #2
 8007d3c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	4413      	add	r3, r2
 8007d44:	3304      	adds	r3, #4
 8007d46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2201      	movs	r2, #1
 8007d52:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007d54:	78fb      	ldrb	r3, [r7, #3]
 8007d56:	f003 030f 	and.w	r3, r3, #15
 8007d5a:	b2da      	uxtb	r2, r3
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d101      	bne.n	8007d6e <HAL_PCD_EP_SetStall+0x82>
 8007d6a:	2302      	movs	r3, #2
 8007d6c:	e01c      	b.n	8007da8 <HAL_PCD_EP_SetStall+0xbc>
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	68f9      	ldr	r1, [r7, #12]
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f005 fb43 	bl	800d408 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007d82:	78fb      	ldrb	r3, [r7, #3]
 8007d84:	f003 030f 	and.w	r3, r3, #15
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d108      	bne.n	8007d9e <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681a      	ldr	r2, [r3, #0]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007d96:	4619      	mov	r1, r3
 8007d98:	4610      	mov	r0, r2
 8007d9a:	f005 fd73 	bl	800d884 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2200      	movs	r2, #0
 8007da2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007da6:	2300      	movs	r3, #0
}
 8007da8:	4618      	mov	r0, r3
 8007daa:	3710      	adds	r7, #16
 8007dac:	46bd      	mov	sp, r7
 8007dae:	bd80      	pop	{r7, pc}

08007db0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b084      	sub	sp, #16
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	6078      	str	r0, [r7, #4]
 8007db8:	460b      	mov	r3, r1
 8007dba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007dbc:	78fb      	ldrb	r3, [r7, #3]
 8007dbe:	f003 020f 	and.w	r2, r3, #15
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d901      	bls.n	8007dce <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e042      	b.n	8007e54 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007dce:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	da0f      	bge.n	8007df6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007dd6:	78fb      	ldrb	r3, [r7, #3]
 8007dd8:	f003 020f 	and.w	r2, r3, #15
 8007ddc:	4613      	mov	r3, r2
 8007dde:	00db      	lsls	r3, r3, #3
 8007de0:	1a9b      	subs	r3, r3, r2
 8007de2:	009b      	lsls	r3, r3, #2
 8007de4:	3338      	adds	r3, #56	; 0x38
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	4413      	add	r3, r2
 8007dea:	3304      	adds	r3, #4
 8007dec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2201      	movs	r2, #1
 8007df2:	705a      	strb	r2, [r3, #1]
 8007df4:	e00f      	b.n	8007e16 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007df6:	78fb      	ldrb	r3, [r7, #3]
 8007df8:	f003 020f 	and.w	r2, r3, #15
 8007dfc:	4613      	mov	r3, r2
 8007dfe:	00db      	lsls	r3, r3, #3
 8007e00:	1a9b      	subs	r3, r3, r2
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007e08:	687a      	ldr	r2, [r7, #4]
 8007e0a:	4413      	add	r3, r2
 8007e0c:	3304      	adds	r3, #4
 8007e0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	2200      	movs	r2, #0
 8007e14:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007e1c:	78fb      	ldrb	r3, [r7, #3]
 8007e1e:	f003 030f 	and.w	r3, r3, #15
 8007e22:	b2da      	uxtb	r2, r3
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d101      	bne.n	8007e36 <HAL_PCD_EP_ClrStall+0x86>
 8007e32:	2302      	movs	r3, #2
 8007e34:	e00e      	b.n	8007e54 <HAL_PCD_EP_ClrStall+0xa4>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2201      	movs	r2, #1
 8007e3a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	68f9      	ldr	r1, [r7, #12]
 8007e44:	4618      	mov	r0, r3
 8007e46:	f005 fb4d 	bl	800d4e4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007e52:	2300      	movs	r3, #0
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3710      	adds	r7, #16
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	460b      	mov	r3, r1
 8007e66:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d101      	bne.n	8007e76 <HAL_PCD_EP_Flush+0x1a>
 8007e72:	2302      	movs	r3, #2
 8007e74:	e01b      	b.n	8007eae <HAL_PCD_EP_Flush+0x52>
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2201      	movs	r2, #1
 8007e7a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((ep_addr & 0x80U) == 0x80U)
 8007e7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	da09      	bge.n	8007e9a <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	78fb      	ldrb	r3, [r7, #3]
 8007e8c:	f003 030f 	and.w	r3, r3, #15
 8007e90:	4619      	mov	r1, r3
 8007e92:	4610      	mov	r0, r2
 8007e94:	f004 fd80 	bl	800c998 <USB_FlushTxFifo>
 8007e98:	e004      	b.n	8007ea4 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f004 fda0 	bl	800c9e4 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3708      	adds	r7, #8
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}

08007eb6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007eb6:	b580      	push	{r7, lr}
 8007eb8:	b088      	sub	sp, #32
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
 8007ebe:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8007eca:	683a      	ldr	r2, [r7, #0]
 8007ecc:	4613      	mov	r3, r2
 8007ece:	00db      	lsls	r3, r3, #3
 8007ed0:	1a9b      	subs	r3, r3, r2
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	3338      	adds	r3, #56	; 0x38
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	4413      	add	r3, r2
 8007eda:	3304      	adds	r3, #4
 8007edc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	699a      	ldr	r2, [r3, #24]
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	695b      	ldr	r3, [r3, #20]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d901      	bls.n	8007eee <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8007eea:	2301      	movs	r3, #1
 8007eec:	e067      	b.n	8007fbe <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	695a      	ldr	r2, [r3, #20]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	699b      	ldr	r3, [r3, #24]
 8007ef6:	1ad3      	subs	r3, r2, r3
 8007ef8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	69fa      	ldr	r2, [r7, #28]
 8007f00:	429a      	cmp	r2, r3
 8007f02:	d902      	bls.n	8007f0a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007f0a:	69fb      	ldr	r3, [r7, #28]
 8007f0c:	3303      	adds	r3, #3
 8007f0e:	089b      	lsrs	r3, r3, #2
 8007f10:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007f12:	e026      	b.n	8007f62 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	695a      	ldr	r2, [r3, #20]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	699b      	ldr	r3, [r3, #24]
 8007f1c:	1ad3      	subs	r3, r2, r3
 8007f1e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	69fa      	ldr	r2, [r7, #28]
 8007f26:	429a      	cmp	r2, r3
 8007f28:	d902      	bls.n	8007f30 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	689b      	ldr	r3, [r3, #8]
 8007f2e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007f30:	69fb      	ldr	r3, [r7, #28]
 8007f32:	3303      	adds	r3, #3
 8007f34:	089b      	lsrs	r3, r3, #2
 8007f36:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	68d9      	ldr	r1, [r3, #12]
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	b2da      	uxtb	r2, r3
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	6978      	ldr	r0, [r7, #20]
 8007f46:	f005 fa05 	bl	800d354 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	68da      	ldr	r2, [r3, #12]
 8007f4e:	69fb      	ldr	r3, [r7, #28]
 8007f50:	441a      	add	r2, r3
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	699a      	ldr	r2, [r3, #24]
 8007f5a:	69fb      	ldr	r3, [r7, #28]
 8007f5c:	441a      	add	r2, r3
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	015a      	lsls	r2, r3, #5
 8007f66:	693b      	ldr	r3, [r7, #16]
 8007f68:	4413      	add	r3, r2
 8007f6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f6e:	699b      	ldr	r3, [r3, #24]
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	69ba      	ldr	r2, [r7, #24]
 8007f74:	429a      	cmp	r2, r3
 8007f76:	d809      	bhi.n	8007f8c <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	699a      	ldr	r2, [r3, #24]
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d203      	bcs.n	8007f8c <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	695b      	ldr	r3, [r3, #20]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d1c3      	bne.n	8007f14 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	695a      	ldr	r2, [r3, #20]
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	699b      	ldr	r3, [r3, #24]
 8007f94:	429a      	cmp	r2, r3
 8007f96:	d811      	bhi.n	8007fbc <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	f003 030f 	and.w	r3, r3, #15
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8007fa4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	43db      	mvns	r3, r3
 8007fb2:	6939      	ldr	r1, [r7, #16]
 8007fb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007fb8:	4013      	ands	r3, r2
 8007fba:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8007fbc:	2300      	movs	r3, #0
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3720      	adds	r7, #32
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}
	...

08007fc8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b086      	sub	sp, #24
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
 8007fd0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	333c      	adds	r3, #60	; 0x3c
 8007fe0:	3304      	adds	r3, #4
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	015a      	lsls	r2, r3, #5
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	4413      	add	r3, r2
 8007fee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ff2:	689b      	ldr	r3, [r3, #8]
 8007ff4:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	4a19      	ldr	r2, [pc, #100]	; (8008060 <PCD_EP_OutXfrComplete_int+0x98>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d124      	bne.n	8008048 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008004:	2b00      	cmp	r3, #0
 8008006:	d00a      	beq.n	800801e <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	015a      	lsls	r2, r3, #5
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	4413      	add	r3, r2
 8008010:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008014:	461a      	mov	r2, r3
 8008016:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800801a:	6093      	str	r3, [r2, #8]
 800801c:	e01a      	b.n	8008054 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	f003 0320 	and.w	r3, r3, #32
 8008024:	2b00      	cmp	r3, #0
 8008026:	d008      	beq.n	800803a <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	015a      	lsls	r2, r3, #5
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	4413      	add	r3, r2
 8008030:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008034:	461a      	mov	r2, r3
 8008036:	2320      	movs	r3, #32
 8008038:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	b2db      	uxtb	r3, r3
 800803e:	4619      	mov	r1, r3
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f00f fe31 	bl	8017ca8 <HAL_PCD_DataOutStageCallback>
 8008046:	e005      	b.n	8008054 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	b2db      	uxtb	r3, r3
 800804c:	4619      	mov	r1, r3
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f00f fe2a 	bl	8017ca8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8008054:	2300      	movs	r3, #0
}
 8008056:	4618      	mov	r0, r3
 8008058:	3718      	adds	r7, #24
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
 800805e:	bf00      	nop
 8008060:	4f54310a 	.word	0x4f54310a

08008064 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b086      	sub	sp, #24
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
 800806c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008078:	697b      	ldr	r3, [r7, #20]
 800807a:	333c      	adds	r3, #60	; 0x3c
 800807c:	3304      	adds	r3, #4
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008082:	683b      	ldr	r3, [r7, #0]
 8008084:	015a      	lsls	r2, r3, #5
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	4413      	add	r3, r2
 800808a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800808e:	689b      	ldr	r3, [r3, #8]
 8008090:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	4a0c      	ldr	r2, [pc, #48]	; (80080c8 <PCD_EP_OutSetupPacket_int+0x64>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d90e      	bls.n	80080b8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d009      	beq.n	80080b8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	015a      	lsls	r2, r3, #5
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	4413      	add	r3, r2
 80080ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080b0:	461a      	mov	r2, r3
 80080b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80080b6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f00f fde3 	bl	8017c84 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80080be:	2300      	movs	r3, #0
}
 80080c0:	4618      	mov	r0, r3
 80080c2:	3718      	adds	r7, #24
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}
 80080c8:	4f54300a 	.word	0x4f54300a

080080cc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b085      	sub	sp, #20
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	460b      	mov	r3, r1
 80080d6:	70fb      	strb	r3, [r7, #3]
 80080d8:	4613      	mov	r3, r2
 80080da:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080e2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80080e4:	78fb      	ldrb	r3, [r7, #3]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d107      	bne.n	80080fa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80080ea:	883b      	ldrh	r3, [r7, #0]
 80080ec:	0419      	lsls	r1, r3, #16
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	68ba      	ldr	r2, [r7, #8]
 80080f4:	430a      	orrs	r2, r1
 80080f6:	629a      	str	r2, [r3, #40]	; 0x28
 80080f8:	e028      	b.n	800814c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008100:	0c1b      	lsrs	r3, r3, #16
 8008102:	68ba      	ldr	r2, [r7, #8]
 8008104:	4413      	add	r3, r2
 8008106:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008108:	2300      	movs	r3, #0
 800810a:	73fb      	strb	r3, [r7, #15]
 800810c:	e00d      	b.n	800812a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	7bfb      	ldrb	r3, [r7, #15]
 8008114:	3340      	adds	r3, #64	; 0x40
 8008116:	009b      	lsls	r3, r3, #2
 8008118:	4413      	add	r3, r2
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	0c1b      	lsrs	r3, r3, #16
 800811e:	68ba      	ldr	r2, [r7, #8]
 8008120:	4413      	add	r3, r2
 8008122:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8008124:	7bfb      	ldrb	r3, [r7, #15]
 8008126:	3301      	adds	r3, #1
 8008128:	73fb      	strb	r3, [r7, #15]
 800812a:	7bfa      	ldrb	r2, [r7, #15]
 800812c:	78fb      	ldrb	r3, [r7, #3]
 800812e:	3b01      	subs	r3, #1
 8008130:	429a      	cmp	r2, r3
 8008132:	d3ec      	bcc.n	800810e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8008134:	883b      	ldrh	r3, [r7, #0]
 8008136:	0418      	lsls	r0, r3, #16
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6819      	ldr	r1, [r3, #0]
 800813c:	78fb      	ldrb	r3, [r7, #3]
 800813e:	3b01      	subs	r3, #1
 8008140:	68ba      	ldr	r2, [r7, #8]
 8008142:	4302      	orrs	r2, r0
 8008144:	3340      	adds	r3, #64	; 0x40
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	440b      	add	r3, r1
 800814a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800814c:	2300      	movs	r3, #0
}
 800814e:	4618      	mov	r0, r3
 8008150:	3714      	adds	r7, #20
 8008152:	46bd      	mov	sp, r7
 8008154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008158:	4770      	bx	lr

0800815a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800815a:	b480      	push	{r7}
 800815c:	b083      	sub	sp, #12
 800815e:	af00      	add	r7, sp, #0
 8008160:	6078      	str	r0, [r7, #4]
 8008162:	460b      	mov	r3, r1
 8008164:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	887a      	ldrh	r2, [r7, #2]
 800816c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800816e:	2300      	movs	r3, #0
}
 8008170:	4618      	mov	r0, r3
 8008172:	370c      	adds	r7, #12
 8008174:	46bd      	mov	sp, r7
 8008176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817a:	4770      	bx	lr

0800817c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2201      	movs	r2, #1
 800818e:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	699b      	ldr	r3, [r3, #24]
 800819e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80081aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081ae:	f043 0303 	orr.w	r3, r3, #3
 80081b2:	68fa      	ldr	r2, [r7, #12]
 80081b4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80081b6:	2300      	movs	r3, #0
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	3714      	adds	r7, #20
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr

080081c4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b083      	sub	sp, #12
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
 80081cc:	460b      	mov	r3, r1
 80081ce:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80081d0:	bf00      	nop
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80081dc:	b480      	push	{r7}
 80081de:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80081e0:	4b05      	ldr	r3, [pc, #20]	; (80081f8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a04      	ldr	r2, [pc, #16]	; (80081f8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80081e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081ea:	6013      	str	r3, [r2, #0]
}
 80081ec:	bf00      	nop
 80081ee:	46bd      	mov	sp, r7
 80081f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f4:	4770      	bx	lr
 80081f6:	bf00      	nop
 80081f8:	40007000 	.word	0x40007000

080081fc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80081fc:	b480      	push	{r7}
 80081fe:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8008200:	4b04      	ldr	r3, [pc, #16]	; (8008214 <HAL_PWREx_GetVoltageRange+0x18>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8008208:	4618      	mov	r0, r3
 800820a:	46bd      	mov	sp, r7
 800820c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008210:	4770      	bx	lr
 8008212:	bf00      	nop
 8008214:	40007000 	.word	0x40007000

08008218 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008218:	b480      	push	{r7}
 800821a:	b085      	sub	sp, #20
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008226:	d130      	bne.n	800828a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8008228:	4b23      	ldr	r3, [pc, #140]	; (80082b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008230:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008234:	d038      	beq.n	80082a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008236:	4b20      	ldr	r3, [pc, #128]	; (80082b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800823e:	4a1e      	ldr	r2, [pc, #120]	; (80082b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008240:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008244:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008246:	4b1d      	ldr	r3, [pc, #116]	; (80082bc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	2232      	movs	r2, #50	; 0x32
 800824c:	fb02 f303 	mul.w	r3, r2, r3
 8008250:	4a1b      	ldr	r2, [pc, #108]	; (80082c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8008252:	fba2 2303 	umull	r2, r3, r2, r3
 8008256:	0c9b      	lsrs	r3, r3, #18
 8008258:	3301      	adds	r3, #1
 800825a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800825c:	e002      	b.n	8008264 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	3b01      	subs	r3, #1
 8008262:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008264:	4b14      	ldr	r3, [pc, #80]	; (80082b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008266:	695b      	ldr	r3, [r3, #20]
 8008268:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800826c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008270:	d102      	bne.n	8008278 <HAL_PWREx_ControlVoltageScaling+0x60>
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d1f2      	bne.n	800825e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008278:	4b0f      	ldr	r3, [pc, #60]	; (80082b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800827a:	695b      	ldr	r3, [r3, #20]
 800827c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008280:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008284:	d110      	bne.n	80082a8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8008286:	2303      	movs	r3, #3
 8008288:	e00f      	b.n	80082aa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800828a:	4b0b      	ldr	r3, [pc, #44]	; (80082b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008292:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008296:	d007      	beq.n	80082a8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008298:	4b07      	ldr	r3, [pc, #28]	; (80082b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80082a0:	4a05      	ldr	r2, [pc, #20]	; (80082b8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80082a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80082a6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80082a8:	2300      	movs	r3, #0
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3714      	adds	r7, #20
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop
 80082b8:	40007000 	.word	0x40007000
 80082bc:	20000004 	.word	0x20000004
 80082c0:	431bde83 	.word	0x431bde83

080082c4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80082c4:	b480      	push	{r7}
 80082c6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80082c8:	4b05      	ldr	r3, [pc, #20]	; (80082e0 <HAL_PWREx_EnableVddUSB+0x1c>)
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	4a04      	ldr	r2, [pc, #16]	; (80082e0 <HAL_PWREx_EnableVddUSB+0x1c>)
 80082ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80082d2:	6053      	str	r3, [r2, #4]
}
 80082d4:	bf00      	nop
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop
 80082e0:	40007000 	.word	0x40007000

080082e4 <HAL_PWREx_DisableVddUSB>:
/**
  * @brief Disable VDDUSB supply.
  * @retval None
  */
void HAL_PWREx_DisableVddUSB(void)
{
 80082e4:	b480      	push	{r7}
 80082e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 80082e8:	4b05      	ldr	r3, [pc, #20]	; (8008300 <HAL_PWREx_DisableVddUSB+0x1c>)
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	4a04      	ldr	r2, [pc, #16]	; (8008300 <HAL_PWREx_DisableVddUSB+0x1c>)
 80082ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80082f2:	6053      	str	r3, [r2, #4]
}
 80082f4:	bf00      	nop
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	40007000 	.word	0x40007000

08008304 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8008304:	b480      	push	{r7}
 8008306:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8008308:	4b05      	ldr	r3, [pc, #20]	; (8008320 <HAL_PWREx_EnableVddIO2+0x1c>)
 800830a:	685b      	ldr	r3, [r3, #4]
 800830c:	4a04      	ldr	r2, [pc, #16]	; (8008320 <HAL_PWREx_EnableVddIO2+0x1c>)
 800830e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008312:	6053      	str	r3, [r2, #4]
}
 8008314:	bf00      	nop
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr
 800831e:	bf00      	nop
 8008320:	40007000 	.word	0x40007000

08008324 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b086      	sub	sp, #24
 8008328:	af02      	add	r7, sp, #8
 800832a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800832c:	f7fd f844 	bl	80053b8 <HAL_GetTick>
 8008330:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d101      	bne.n	800833c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8008338:	2301      	movs	r3, #1
 800833a:	e06f      	b.n	800841c <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008342:	b2db      	uxtb	r3, r3
 8008344:	2b01      	cmp	r3, #1
 8008346:	d101      	bne.n	800834c <HAL_QSPI_Init+0x28>
 8008348:	2302      	movs	r3, #2
 800834a:	e067      	b.n	800841c <HAL_QSPI_Init+0xf8>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800835a:	b2db      	uxtb	r3, r3
 800835c:	2b00      	cmp	r3, #0
 800835e:	d10b      	bne.n	8008378 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2200      	movs	r2, #0
 8008364:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f7fa fc91 	bl	8002c90 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800836e:	f241 3188 	movw	r1, #5000	; 0x1388
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f000 fb03 	bl	800897e <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	689b      	ldr	r3, [r3, #8]
 8008386:	3b01      	subs	r3, #1
 8008388:	021a      	lsls	r2, r3, #8
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	430a      	orrs	r2, r1
 8008390:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008396:	9300      	str	r3, [sp, #0]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2200      	movs	r2, #0
 800839c:	2120      	movs	r1, #32
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 fafb 	bl	800899a <QSPI_WaitFlagStateUntilTimeout>
 80083a4:	4603      	mov	r3, r0
 80083a6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80083a8:	7afb      	ldrb	r3, [r7, #11]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d131      	bne.n	8008412 <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80083b8:	f023 0310 	bic.w	r3, r3, #16
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	6852      	ldr	r2, [r2, #4]
 80083c0:	0611      	lsls	r1, r2, #24
 80083c2:	687a      	ldr	r2, [r7, #4]
 80083c4:	68d2      	ldr	r2, [r2, #12]
 80083c6:	4311      	orrs	r1, r2
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	6812      	ldr	r2, [r2, #0]
 80083cc:	430b      	orrs	r3, r1
 80083ce:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	685a      	ldr	r2, [r3, #4]
 80083d6:	4b13      	ldr	r3, [pc, #76]	; (8008424 <HAL_QSPI_Init+0x100>)
 80083d8:	4013      	ands	r3, r2
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	6912      	ldr	r2, [r2, #16]
 80083de:	0411      	lsls	r1, r2, #16
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	6952      	ldr	r2, [r2, #20]
 80083e4:	4311      	orrs	r1, r2
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	6992      	ldr	r2, [r2, #24]
 80083ea:	4311      	orrs	r1, r2
 80083ec:	687a      	ldr	r2, [r7, #4]
 80083ee:	6812      	ldr	r2, [r2, #0]
 80083f0:	430b      	orrs	r3, r1
 80083f2:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	681a      	ldr	r2, [r3, #0]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	f042 0201 	orr.w	r2, r2, #1
 8008402:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2201      	movs	r2, #1
 800840e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2200      	movs	r2, #0
 8008416:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800841a:	7afb      	ldrb	r3, [r7, #11]
}
 800841c:	4618      	mov	r0, r3
 800841e:	3710      	adds	r7, #16
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}
 8008424:	ffe0f8fe 	.word	0xffe0f8fe

08008428 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8008428:	b580      	push	{r7, lr}
 800842a:	b082      	sub	sp, #8
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d101      	bne.n	800843a <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8008436:	2301      	movs	r3, #1
 8008438:	e022      	b.n	8008480 <HAL_QSPI_DeInit+0x58>
  }

  /* Process locked */
  __HAL_LOCK(hqspi);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008440:	b2db      	uxtb	r3, r3
 8008442:	2b01      	cmp	r3, #1
 8008444:	d101      	bne.n	800844a <HAL_QSPI_DeInit+0x22>
 8008446:	2302      	movs	r3, #2
 8008448:	e01a      	b.n	8008480 <HAL_QSPI_DeInit+0x58>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2201      	movs	r2, #1
 800844e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	681a      	ldr	r2, [r3, #0]
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f022 0201 	bic.w	r2, r2, #1
 8008460:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f7fa fc58 	bl	8002d18 <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2200      	movs	r2, #0
 800846c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2200      	movs	r2, #0
 8008472:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2200      	movs	r2, #0
 800847a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800847e:	2300      	movs	r3, #0
}
 8008480:	4618      	mov	r0, r3
 8008482:	3708      	adds	r7, #8
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b088      	sub	sp, #32
 800848c:	af02      	add	r7, sp, #8
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	60b9      	str	r1, [r7, #8]
 8008492:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8008494:	f7fc ff90 	bl	80053b8 <HAL_GetTick>
 8008498:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80084a0:	b2db      	uxtb	r3, r3
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d101      	bne.n	80084aa <HAL_QSPI_Command+0x22>
 80084a6:	2302      	movs	r3, #2
 80084a8:	e048      	b.n	800853c <HAL_QSPI_Command+0xb4>
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	2201      	movs	r2, #1
 80084ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	d137      	bne.n	800852e <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	2200      	movs	r2, #0
 80084c2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2202      	movs	r2, #2
 80084c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	9300      	str	r3, [sp, #0]
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	2200      	movs	r2, #0
 80084d4:	2120      	movs	r1, #32
 80084d6:	68f8      	ldr	r0, [r7, #12]
 80084d8:	f000 fa5f 	bl	800899a <QSPI_WaitFlagStateUntilTimeout>
 80084dc:	4603      	mov	r3, r0
 80084de:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80084e0:	7dfb      	ldrb	r3, [r7, #23]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d125      	bne.n	8008532 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80084e6:	2200      	movs	r2, #0
 80084e8:	68b9      	ldr	r1, [r7, #8]
 80084ea:	68f8      	ldr	r0, [r7, #12]
 80084ec:	f000 fa8c 	bl	8008a08 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d115      	bne.n	8008524 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	9300      	str	r3, [sp, #0]
 80084fc:	693b      	ldr	r3, [r7, #16]
 80084fe:	2201      	movs	r2, #1
 8008500:	2102      	movs	r1, #2
 8008502:	68f8      	ldr	r0, [r7, #12]
 8008504:	f000 fa49 	bl	800899a <QSPI_WaitFlagStateUntilTimeout>
 8008508:	4603      	mov	r3, r0
 800850a:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 800850c:	7dfb      	ldrb	r3, [r7, #23]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d10f      	bne.n	8008532 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	2202      	movs	r2, #2
 8008518:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2201      	movs	r2, #1
 800851e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8008522:	e006      	b.n	8008532 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800852c:	e001      	b.n	8008532 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800852e:	2302      	movs	r3, #2
 8008530:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2200      	movs	r2, #0
 8008536:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800853a:	7dfb      	ldrb	r3, [r7, #23]
}
 800853c:	4618      	mov	r0, r3
 800853e:	3718      	adds	r7, #24
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b08a      	sub	sp, #40	; 0x28
 8008548:	af02      	add	r7, sp, #8
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008550:	2300      	movs	r3, #0
 8008552:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8008554:	f7fc ff30 	bl	80053b8 <HAL_GetTick>
 8008558:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	3320      	adds	r3, #32
 8008560:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008568:	b2db      	uxtb	r3, r3
 800856a:	2b01      	cmp	r3, #1
 800856c:	d101      	bne.n	8008572 <HAL_QSPI_Transmit+0x2e>
 800856e:	2302      	movs	r3, #2
 8008570:	e07b      	b.n	800866a <HAL_QSPI_Transmit+0x126>
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2201      	movs	r2, #1
 8008576:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008580:	b2db      	uxtb	r3, r3
 8008582:	2b01      	cmp	r3, #1
 8008584:	d16a      	bne.n	800865c <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	2200      	movs	r2, #0
 800858a:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d05b      	beq.n	800864a <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2212      	movs	r2, #18
 8008596:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	691b      	ldr	r3, [r3, #16]
 80085a0:	1c5a      	adds	r2, r3, #1
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	691b      	ldr	r3, [r3, #16]
 80085ac:	1c5a      	adds	r2, r3, #1
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	68ba      	ldr	r2, [r7, #8]
 80085b6:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	695a      	ldr	r2, [r3, #20]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80085c6:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 80085c8:	e01b      	b.n	8008602 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	9300      	str	r3, [sp, #0]
 80085ce:	69bb      	ldr	r3, [r7, #24]
 80085d0:	2201      	movs	r2, #1
 80085d2:	2104      	movs	r1, #4
 80085d4:	68f8      	ldr	r0, [r7, #12]
 80085d6:	f000 f9e0 	bl	800899a <QSPI_WaitFlagStateUntilTimeout>
 80085da:	4603      	mov	r3, r0
 80085dc:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80085de:	7ffb      	ldrb	r3, [r7, #31]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d113      	bne.n	800860c <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	69db      	ldr	r3, [r3, #28]
 80085e8:	781a      	ldrb	r2, [r3, #0]
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	69db      	ldr	r3, [r3, #28]
 80085f2:	1c5a      	adds	r2, r3, #1
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085fc:	1e5a      	subs	r2, r3, #1
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0U)
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1df      	bne.n	80085ca <HAL_QSPI_Transmit+0x86>
 800860a:	e000      	b.n	800860e <HAL_QSPI_Transmit+0xca>
          break;
 800860c:	bf00      	nop
      }

      if (status == HAL_OK)
 800860e:	7ffb      	ldrb	r3, [r7, #31]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d115      	bne.n	8008640 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	9300      	str	r3, [sp, #0]
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	2201      	movs	r2, #1
 800861c:	2102      	movs	r1, #2
 800861e:	68f8      	ldr	r0, [r7, #12]
 8008620:	f000 f9bb 	bl	800899a <QSPI_WaitFlagStateUntilTimeout>
 8008624:	4603      	mov	r3, r0
 8008626:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8008628:	7ffb      	ldrb	r3, [r7, #31]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d108      	bne.n	8008640 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	2202      	movs	r2, #2
 8008634:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 8008636:	68f8      	ldr	r0, [r7, #12]
 8008638:	f000 f934 	bl	80088a4 <HAL_QSPI_Abort>
 800863c:	4603      	mov	r3, r0
 800863e:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2201      	movs	r2, #1
 8008644:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8008648:	e00a      	b.n	8008660 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800864e:	f043 0208 	orr.w	r2, r3, #8
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 8008656:	2301      	movs	r3, #1
 8008658:	77fb      	strb	r3, [r7, #31]
 800865a:	e001      	b.n	8008660 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 800865c:	2302      	movs	r3, #2
 800865e:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2200      	movs	r2, #0
 8008664:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8008668:	7ffb      	ldrb	r3, [r7, #31]
}
 800866a:	4618      	mov	r0, r3
 800866c:	3720      	adds	r7, #32
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}

08008672 <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8008672:	b580      	push	{r7, lr}
 8008674:	b08a      	sub	sp, #40	; 0x28
 8008676:	af02      	add	r7, sp, #8
 8008678:	60f8      	str	r0, [r7, #12]
 800867a:	60b9      	str	r1, [r7, #8]
 800867c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800867e:	2300      	movs	r3, #0
 8008680:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8008682:	f7fc fe99 	bl	80053b8 <HAL_GetTick>
 8008686:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	699b      	ldr	r3, [r3, #24]
 800868e:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	3320      	adds	r3, #32
 8008696:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d101      	bne.n	80086a8 <HAL_QSPI_Receive+0x36>
 80086a4:	2302      	movs	r3, #2
 80086a6:	e082      	b.n	80087ae <HAL_QSPI_Receive+0x13c>
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2201      	movs	r2, #1
 80086ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	2b01      	cmp	r3, #1
 80086ba:	d171      	bne.n	80087a0 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	2200      	movs	r2, #0
 80086c0:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d062      	beq.n	800878e <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	2222      	movs	r2, #34	; 0x22
 80086cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	691b      	ldr	r3, [r3, #16]
 80086d6:	1c5a      	adds	r2, r3, #1
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	691b      	ldr	r3, [r3, #16]
 80086e2:	1c5a      	adds	r2, r3, #1
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	68ba      	ldr	r2, [r7, #8]
 80086ec:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	695b      	ldr	r3, [r3, #20]
 80086f4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008700:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	697a      	ldr	r2, [r7, #20]
 8008708:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 800870a:	e01c      	b.n	8008746 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	9300      	str	r3, [sp, #0]
 8008710:	69bb      	ldr	r3, [r7, #24]
 8008712:	2201      	movs	r2, #1
 8008714:	2106      	movs	r1, #6
 8008716:	68f8      	ldr	r0, [r7, #12]
 8008718:	f000 f93f 	bl	800899a <QSPI_WaitFlagStateUntilTimeout>
 800871c:	4603      	mov	r3, r0
 800871e:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8008720:	7ffb      	ldrb	r3, [r7, #31]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d114      	bne.n	8008750 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800872a:	693a      	ldr	r2, [r7, #16]
 800872c:	7812      	ldrb	r2, [r2, #0]
 800872e:	b2d2      	uxtb	r2, r2
 8008730:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008736:	1c5a      	adds	r2, r3, #1
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	629a      	str	r2, [r3, #40]	; 0x28
        hqspi->RxXferCount--;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008740:	1e5a      	subs	r2, r3, #1
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0U)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1de      	bne.n	800870c <HAL_QSPI_Receive+0x9a>
 800874e:	e000      	b.n	8008752 <HAL_QSPI_Receive+0xe0>
          break;
 8008750:	bf00      	nop
      }

      if (status == HAL_OK)
 8008752:	7ffb      	ldrb	r3, [r7, #31]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d115      	bne.n	8008784 <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	9300      	str	r3, [sp, #0]
 800875c:	69bb      	ldr	r3, [r7, #24]
 800875e:	2201      	movs	r2, #1
 8008760:	2102      	movs	r1, #2
 8008762:	68f8      	ldr	r0, [r7, #12]
 8008764:	f000 f919 	bl	800899a <QSPI_WaitFlagStateUntilTimeout>
 8008768:	4603      	mov	r3, r0
 800876a:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800876c:	7ffb      	ldrb	r3, [r7, #31]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d108      	bne.n	8008784 <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	2202      	movs	r2, #2
 8008778:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 800877a:	68f8      	ldr	r0, [r7, #12]
 800877c:	f000 f892 	bl	80088a4 <HAL_QSPI_Abort>
 8008780:	4603      	mov	r3, r0
 8008782:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2201      	movs	r2, #1
 8008788:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800878c:	e00a      	b.n	80087a4 <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008792:	f043 0208 	orr.w	r2, r3, #8
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	77fb      	strb	r3, [r7, #31]
 800879e:	e001      	b.n	80087a4 <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 80087a0:	2302      	movs	r3, #2
 80087a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2200      	movs	r2, #0
 80087a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80087ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3720      	adds	r7, #32
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}

080087b6 <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80087b6:	b580      	push	{r7, lr}
 80087b8:	b088      	sub	sp, #32
 80087ba:	af02      	add	r7, sp, #8
 80087bc:	60f8      	str	r0, [r7, #12]
 80087be:	60b9      	str	r1, [r7, #8]
 80087c0:	607a      	str	r2, [r7, #4]
 80087c2:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80087c4:	f7fc fdf8 	bl	80053b8 <HAL_GetTick>
 80087c8:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80087d0:	b2db      	uxtb	r3, r3
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d101      	bne.n	80087da <HAL_QSPI_AutoPolling+0x24>
 80087d6:	2302      	movs	r3, #2
 80087d8:	e060      	b.n	800889c <HAL_QSPI_AutoPolling+0xe6>
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	2b01      	cmp	r3, #1
 80087ec:	d14f      	bne.n	800888e <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	2200      	movs	r2, #0
 80087f2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	2242      	movs	r2, #66	; 0x42
 80087f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	9300      	str	r3, [sp, #0]
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	2200      	movs	r2, #0
 8008804:	2120      	movs	r1, #32
 8008806:	68f8      	ldr	r0, [r7, #12]
 8008808:	f000 f8c7 	bl	800899a <QSPI_WaitFlagStateUntilTimeout>
 800880c:	4603      	mov	r3, r0
 800880e:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8008810:	7dfb      	ldrb	r3, [r7, #23]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d13d      	bne.n	8008892 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	6812      	ldr	r2, [r2, #0]
 800881e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	687a      	ldr	r2, [r7, #4]
 8008826:	6852      	ldr	r2, [r2, #4]
 8008828:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	6892      	ldr	r2, [r2, #8]
 8008832:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	691b      	ldr	r3, [r3, #16]
 8008842:	431a      	orrs	r2, r3
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800884c:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	68da      	ldr	r2, [r3, #12]
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8008856:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800885a:	68b9      	ldr	r1, [r7, #8]
 800885c:	68f8      	ldr	r0, [r7, #12]
 800885e:	f000 f8d3 	bl	8008a08 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	9300      	str	r3, [sp, #0]
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	2201      	movs	r2, #1
 800886a:	2108      	movs	r1, #8
 800886c:	68f8      	ldr	r0, [r7, #12]
 800886e:	f000 f894 	bl	800899a <QSPI_WaitFlagStateUntilTimeout>
 8008872:	4603      	mov	r3, r0
 8008874:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8008876:	7dfb      	ldrb	r3, [r7, #23]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d10a      	bne.n	8008892 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2208      	movs	r2, #8
 8008882:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2201      	movs	r2, #1
 8008888:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800888c:	e001      	b.n	8008892 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800888e:	2302      	movs	r3, #2
 8008890:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2200      	movs	r2, #0
 8008896:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800889a:	7dfb      	ldrb	r3, [r7, #23]
}
 800889c:	4618      	mov	r0, r3
 800889e:	3718      	adds	r7, #24
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b086      	sub	sp, #24
 80088a8:	af02      	add	r7, sp, #8
 80088aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80088ac:	2300      	movs	r3, #0
 80088ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80088b0:	f7fc fd82 	bl	80053b8 <HAL_GetTick>
 80088b4:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	f003 0302 	and.w	r3, r3, #2
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d056      	beq.n	8008974 <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2200      	movs	r2, #0
 80088ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f003 0304 	and.w	r3, r3, #4
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d017      	beq.n	800890c <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	681a      	ldr	r2, [r3, #0]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f022 0204 	bic.w	r2, r2, #4
 80088ea:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088f0:	4618      	mov	r0, r3
 80088f2:	f7fc ffb9 	bl	8005868 <HAL_DMA_Abort>
 80088f6:	4603      	mov	r3, r0
 80088f8:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 80088fa:	7bfb      	ldrb	r3, [r7, #15]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d005      	beq.n	800890c <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008904:	f043 0204 	orr.w	r2, r3, #4
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f042 0202 	orr.w	r2, r2, #2
 800891a:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008920:	9300      	str	r3, [sp, #0]
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	2201      	movs	r2, #1
 8008926:	2102      	movs	r1, #2
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 f836 	bl	800899a <QSPI_WaitFlagStateUntilTimeout>
 800892e:	4603      	mov	r3, r0
 8008930:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8008932:	7bfb      	ldrb	r3, [r7, #15]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d10e      	bne.n	8008956 <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	2202      	movs	r2, #2
 800893e:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008944:	9300      	str	r3, [sp, #0]
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	2200      	movs	r2, #0
 800894a:	2120      	movs	r1, #32
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f000 f824 	bl	800899a <QSPI_WaitFlagStateUntilTimeout>
 8008952:	4603      	mov	r3, r0
 8008954:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8008956:	7bfb      	ldrb	r3, [r7, #15]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d10b      	bne.n	8008974 <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	695a      	ldr	r2, [r3, #20]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800896a:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2201      	movs	r2, #1
 8008970:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 8008974:	7bfb      	ldrb	r3, [r7, #15]
}
 8008976:	4618      	mov	r0, r3
 8008978:	3710      	adds	r7, #16
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}

0800897e <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800897e:	b480      	push	{r7}
 8008980:	b083      	sub	sp, #12
 8008982:	af00      	add	r7, sp, #0
 8008984:	6078      	str	r0, [r7, #4]
 8008986:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	683a      	ldr	r2, [r7, #0]
 800898c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800898e:	bf00      	nop
 8008990:	370c      	adds	r7, #12
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr

0800899a <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800899a:	b580      	push	{r7, lr}
 800899c:	b084      	sub	sp, #16
 800899e:	af00      	add	r7, sp, #0
 80089a0:	60f8      	str	r0, [r7, #12]
 80089a2:	60b9      	str	r1, [r7, #8]
 80089a4:	603b      	str	r3, [r7, #0]
 80089a6:	4613      	mov	r3, r2
 80089a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80089aa:	e01a      	b.n	80089e2 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089ac:	69bb      	ldr	r3, [r7, #24]
 80089ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089b2:	d016      	beq.n	80089e2 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089b4:	f7fc fd00 	bl	80053b8 <HAL_GetTick>
 80089b8:	4602      	mov	r2, r0
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	1ad3      	subs	r3, r2, r3
 80089be:	69ba      	ldr	r2, [r7, #24]
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d302      	bcc.n	80089ca <QSPI_WaitFlagStateUntilTimeout+0x30>
 80089c4:	69bb      	ldr	r3, [r7, #24]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d10b      	bne.n	80089e2 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2204      	movs	r2, #4
 80089ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089d6:	f043 0201 	orr.w	r2, r3, #1
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80089de:	2301      	movs	r3, #1
 80089e0:	e00e      	b.n	8008a00 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	689a      	ldr	r2, [r3, #8]
 80089e8:	68bb      	ldr	r3, [r7, #8]
 80089ea:	4013      	ands	r3, r2
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	bf14      	ite	ne
 80089f0:	2301      	movne	r3, #1
 80089f2:	2300      	moveq	r3, #0
 80089f4:	b2db      	uxtb	r3, r3
 80089f6:	461a      	mov	r2, r3
 80089f8:	79fb      	ldrb	r3, [r7, #7]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d1d6      	bne.n	80089ac <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80089fe:	2300      	movs	r3, #0
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3710      	adds	r7, #16
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bd80      	pop	{r7, pc}

08008a08 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8008a08:	b480      	push	{r7}
 8008a0a:	b085      	sub	sp, #20
 8008a0c:	af00      	add	r7, sp, #0
 8008a0e:	60f8      	str	r0, [r7, #12]
 8008a10:	60b9      	str	r1, [r7, #8]
 8008a12:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d009      	beq.n	8008a30 <QSPI_Config+0x28>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008a22:	d005      	beq.n	8008a30 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	3a01      	subs	r2, #1
 8008a2e:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	699b      	ldr	r3, [r3, #24]
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f000 80b9 	beq.w	8008bac <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	6a1b      	ldr	r3, [r3, #32]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d05f      	beq.n	8008b02 <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	68ba      	ldr	r2, [r7, #8]
 8008a48:	6892      	ldr	r2, [r2, #8]
 8008a4a:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	69db      	ldr	r3, [r3, #28]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d031      	beq.n	8008ab8 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a5c:	431a      	orrs	r2, r3
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a62:	431a      	orrs	r2, r3
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a68:	431a      	orrs	r2, r3
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	695b      	ldr	r3, [r3, #20]
 8008a6e:	049b      	lsls	r3, r3, #18
 8008a70:	431a      	orrs	r2, r3
 8008a72:	68bb      	ldr	r3, [r7, #8]
 8008a74:	691b      	ldr	r3, [r3, #16]
 8008a76:	431a      	orrs	r2, r3
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	6a1b      	ldr	r3, [r3, #32]
 8008a7c:	431a      	orrs	r2, r3
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	68db      	ldr	r3, [r3, #12]
 8008a82:	431a      	orrs	r2, r3
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	69db      	ldr	r3, [r3, #28]
 8008a88:	431a      	orrs	r2, r3
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	699b      	ldr	r3, [r3, #24]
 8008a8e:	431a      	orrs	r2, r3
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	ea42 0103 	orr.w	r1, r2, r3
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	687a      	ldr	r2, [r7, #4]
 8008a9e:	430a      	orrs	r2, r1
 8008aa0:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008aa8:	f000 812e 	beq.w	8008d08 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	68ba      	ldr	r2, [r7, #8]
 8008ab2:	6852      	ldr	r2, [r2, #4]
 8008ab4:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8008ab6:	e127      	b.n	8008d08 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ac0:	431a      	orrs	r2, r3
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ac6:	431a      	orrs	r2, r3
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008acc:	431a      	orrs	r2, r3
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	695b      	ldr	r3, [r3, #20]
 8008ad2:	049b      	lsls	r3, r3, #18
 8008ad4:	431a      	orrs	r2, r3
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	691b      	ldr	r3, [r3, #16]
 8008ada:	431a      	orrs	r2, r3
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	6a1b      	ldr	r3, [r3, #32]
 8008ae0:	431a      	orrs	r2, r3
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	69db      	ldr	r3, [r3, #28]
 8008ae6:	431a      	orrs	r2, r3
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	699b      	ldr	r3, [r3, #24]
 8008aec:	431a      	orrs	r2, r3
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	ea42 0103 	orr.w	r1, r2, r3
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	687a      	ldr	r2, [r7, #4]
 8008afc:	430a      	orrs	r2, r1
 8008afe:	615a      	str	r2, [r3, #20]
}
 8008b00:	e102      	b.n	8008d08 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	69db      	ldr	r3, [r3, #28]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d02e      	beq.n	8008b68 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b12:	431a      	orrs	r2, r3
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b18:	431a      	orrs	r2, r3
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b1e:	431a      	orrs	r2, r3
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	695b      	ldr	r3, [r3, #20]
 8008b24:	049b      	lsls	r3, r3, #18
 8008b26:	431a      	orrs	r2, r3
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	6a1b      	ldr	r3, [r3, #32]
 8008b2c:	431a      	orrs	r2, r3
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	431a      	orrs	r2, r3
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	69db      	ldr	r3, [r3, #28]
 8008b38:	431a      	orrs	r2, r3
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	699b      	ldr	r3, [r3, #24]
 8008b3e:	431a      	orrs	r2, r3
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	ea42 0103 	orr.w	r1, r2, r3
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	687a      	ldr	r2, [r7, #4]
 8008b4e:	430a      	orrs	r2, r1
 8008b50:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008b58:	f000 80d6 	beq.w	8008d08 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	68ba      	ldr	r2, [r7, #8]
 8008b62:	6852      	ldr	r2, [r2, #4]
 8008b64:	619a      	str	r2, [r3, #24]
}
 8008b66:	e0cf      	b.n	8008d08 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b70:	431a      	orrs	r2, r3
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b76:	431a      	orrs	r2, r3
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b7c:	431a      	orrs	r2, r3
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	695b      	ldr	r3, [r3, #20]
 8008b82:	049b      	lsls	r3, r3, #18
 8008b84:	431a      	orrs	r2, r3
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	6a1b      	ldr	r3, [r3, #32]
 8008b8a:	431a      	orrs	r2, r3
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	69db      	ldr	r3, [r3, #28]
 8008b90:	431a      	orrs	r2, r3
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	699b      	ldr	r3, [r3, #24]
 8008b96:	431a      	orrs	r2, r3
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	ea42 0103 	orr.w	r1, r2, r3
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	430a      	orrs	r2, r1
 8008ba8:	615a      	str	r2, [r3, #20]
}
 8008baa:	e0ad      	b.n	8008d08 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	6a1b      	ldr	r3, [r3, #32]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d058      	beq.n	8008c66 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	68ba      	ldr	r2, [r7, #8]
 8008bba:	6892      	ldr	r2, [r2, #8]
 8008bbc:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	69db      	ldr	r3, [r3, #28]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d02d      	beq.n	8008c22 <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bca:	68bb      	ldr	r3, [r7, #8]
 8008bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bce:	431a      	orrs	r2, r3
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bd4:	431a      	orrs	r2, r3
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bda:	431a      	orrs	r2, r3
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	695b      	ldr	r3, [r3, #20]
 8008be0:	049b      	lsls	r3, r3, #18
 8008be2:	431a      	orrs	r2, r3
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	691b      	ldr	r3, [r3, #16]
 8008be8:	431a      	orrs	r2, r3
 8008bea:	68bb      	ldr	r3, [r7, #8]
 8008bec:	6a1b      	ldr	r3, [r3, #32]
 8008bee:	431a      	orrs	r2, r3
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	68db      	ldr	r3, [r3, #12]
 8008bf4:	431a      	orrs	r2, r3
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	69db      	ldr	r3, [r3, #28]
 8008bfa:	431a      	orrs	r2, r3
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	699b      	ldr	r3, [r3, #24]
 8008c00:	ea42 0103 	orr.w	r1, r2, r3
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	687a      	ldr	r2, [r7, #4]
 8008c0a:	430a      	orrs	r2, r1
 8008c0c:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008c14:	d078      	beq.n	8008d08 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	68ba      	ldr	r2, [r7, #8]
 8008c1c:	6852      	ldr	r2, [r2, #4]
 8008c1e:	619a      	str	r2, [r3, #24]
}
 8008c20:	e072      	b.n	8008d08 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c2a:	431a      	orrs	r2, r3
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c30:	431a      	orrs	r2, r3
 8008c32:	68bb      	ldr	r3, [r7, #8]
 8008c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c36:	431a      	orrs	r2, r3
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	695b      	ldr	r3, [r3, #20]
 8008c3c:	049b      	lsls	r3, r3, #18
 8008c3e:	431a      	orrs	r2, r3
 8008c40:	68bb      	ldr	r3, [r7, #8]
 8008c42:	691b      	ldr	r3, [r3, #16]
 8008c44:	431a      	orrs	r2, r3
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	6a1b      	ldr	r3, [r3, #32]
 8008c4a:	431a      	orrs	r2, r3
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	69db      	ldr	r3, [r3, #28]
 8008c50:	431a      	orrs	r2, r3
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	699b      	ldr	r3, [r3, #24]
 8008c56:	ea42 0103 	orr.w	r1, r2, r3
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	687a      	ldr	r2, [r7, #4]
 8008c60:	430a      	orrs	r2, r1
 8008c62:	615a      	str	r2, [r3, #20]
}
 8008c64:	e050      	b.n	8008d08 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	69db      	ldr	r3, [r3, #28]
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d02a      	beq.n	8008cc4 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c76:	431a      	orrs	r2, r3
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c7c:	431a      	orrs	r2, r3
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c82:	431a      	orrs	r2, r3
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	695b      	ldr	r3, [r3, #20]
 8008c88:	049b      	lsls	r3, r3, #18
 8008c8a:	431a      	orrs	r2, r3
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	6a1b      	ldr	r3, [r3, #32]
 8008c90:	431a      	orrs	r2, r3
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	68db      	ldr	r3, [r3, #12]
 8008c96:	431a      	orrs	r2, r3
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	69db      	ldr	r3, [r3, #28]
 8008c9c:	431a      	orrs	r2, r3
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	699b      	ldr	r3, [r3, #24]
 8008ca2:	ea42 0103 	orr.w	r1, r2, r3
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	687a      	ldr	r2, [r7, #4]
 8008cac:	430a      	orrs	r2, r1
 8008cae:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8008cb6:	d027      	beq.n	8008d08 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	68ba      	ldr	r2, [r7, #8]
 8008cbe:	6852      	ldr	r2, [r2, #4]
 8008cc0:	619a      	str	r2, [r3, #24]
}
 8008cc2:	e021      	b.n	8008d08 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d01d      	beq.n	8008d08 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cd4:	431a      	orrs	r2, r3
 8008cd6:	68bb      	ldr	r3, [r7, #8]
 8008cd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cda:	431a      	orrs	r2, r3
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce0:	431a      	orrs	r2, r3
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	695b      	ldr	r3, [r3, #20]
 8008ce6:	049b      	lsls	r3, r3, #18
 8008ce8:	431a      	orrs	r2, r3
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	6a1b      	ldr	r3, [r3, #32]
 8008cee:	431a      	orrs	r2, r3
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	69db      	ldr	r3, [r3, #28]
 8008cf4:	431a      	orrs	r2, r3
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	699b      	ldr	r3, [r3, #24]
 8008cfa:	ea42 0103 	orr.w	r1, r2, r3
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	687a      	ldr	r2, [r7, #4]
 8008d04:	430a      	orrs	r2, r1
 8008d06:	615a      	str	r2, [r3, #20]
}
 8008d08:	bf00      	nop
 8008d0a:	3714      	adds	r7, #20
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr

08008d14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b088      	sub	sp, #32
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d101      	bne.n	8008d26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008d22:	2301      	movs	r3, #1
 8008d24:	e3d4      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008d26:	4ba1      	ldr	r3, [pc, #644]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	f003 030c 	and.w	r3, r3, #12
 8008d2e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008d30:	4b9e      	ldr	r3, [pc, #632]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008d32:	68db      	ldr	r3, [r3, #12]
 8008d34:	f003 0303 	and.w	r3, r3, #3
 8008d38:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 0310 	and.w	r3, r3, #16
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	f000 80e4 	beq.w	8008f10 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008d48:	69bb      	ldr	r3, [r7, #24]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d007      	beq.n	8008d5e <HAL_RCC_OscConfig+0x4a>
 8008d4e:	69bb      	ldr	r3, [r7, #24]
 8008d50:	2b0c      	cmp	r3, #12
 8008d52:	f040 808b 	bne.w	8008e6c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	f040 8087 	bne.w	8008e6c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008d5e:	4b93      	ldr	r3, [pc, #588]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	f003 0302 	and.w	r3, r3, #2
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d005      	beq.n	8008d76 <HAL_RCC_OscConfig+0x62>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	699b      	ldr	r3, [r3, #24]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d101      	bne.n	8008d76 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	e3ac      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a1a      	ldr	r2, [r3, #32]
 8008d7a:	4b8c      	ldr	r3, [pc, #560]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	f003 0308 	and.w	r3, r3, #8
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d004      	beq.n	8008d90 <HAL_RCC_OscConfig+0x7c>
 8008d86:	4b89      	ldr	r3, [pc, #548]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008d8e:	e005      	b.n	8008d9c <HAL_RCC_OscConfig+0x88>
 8008d90:	4b86      	ldr	r3, [pc, #536]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008d92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008d96:	091b      	lsrs	r3, r3, #4
 8008d98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d223      	bcs.n	8008de8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6a1b      	ldr	r3, [r3, #32]
 8008da4:	4618      	mov	r0, r3
 8008da6:	f000 fd71 	bl	800988c <RCC_SetFlashLatencyFromMSIRange>
 8008daa:	4603      	mov	r3, r0
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d001      	beq.n	8008db4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8008db0:	2301      	movs	r3, #1
 8008db2:	e38d      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008db4:	4b7d      	ldr	r3, [pc, #500]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	4a7c      	ldr	r2, [pc, #496]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008dba:	f043 0308 	orr.w	r3, r3, #8
 8008dbe:	6013      	str	r3, [r2, #0]
 8008dc0:	4b7a      	ldr	r3, [pc, #488]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6a1b      	ldr	r3, [r3, #32]
 8008dcc:	4977      	ldr	r1, [pc, #476]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008dd2:	4b76      	ldr	r3, [pc, #472]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008dd4:	685b      	ldr	r3, [r3, #4]
 8008dd6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	69db      	ldr	r3, [r3, #28]
 8008dde:	021b      	lsls	r3, r3, #8
 8008de0:	4972      	ldr	r1, [pc, #456]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008de2:	4313      	orrs	r3, r2
 8008de4:	604b      	str	r3, [r1, #4]
 8008de6:	e025      	b.n	8008e34 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008de8:	4b70      	ldr	r3, [pc, #448]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	4a6f      	ldr	r2, [pc, #444]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008dee:	f043 0308 	orr.w	r3, r3, #8
 8008df2:	6013      	str	r3, [r2, #0]
 8008df4:	4b6d      	ldr	r3, [pc, #436]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6a1b      	ldr	r3, [r3, #32]
 8008e00:	496a      	ldr	r1, [pc, #424]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008e02:	4313      	orrs	r3, r2
 8008e04:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008e06:	4b69      	ldr	r3, [pc, #420]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	69db      	ldr	r3, [r3, #28]
 8008e12:	021b      	lsls	r3, r3, #8
 8008e14:	4965      	ldr	r1, [pc, #404]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008e16:	4313      	orrs	r3, r2
 8008e18:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008e1a:	69bb      	ldr	r3, [r7, #24]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d109      	bne.n	8008e34 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6a1b      	ldr	r3, [r3, #32]
 8008e24:	4618      	mov	r0, r3
 8008e26:	f000 fd31 	bl	800988c <RCC_SetFlashLatencyFromMSIRange>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d001      	beq.n	8008e34 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8008e30:	2301      	movs	r3, #1
 8008e32:	e34d      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008e34:	f000 fc36 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 8008e38:	4601      	mov	r1, r0
 8008e3a:	4b5c      	ldr	r3, [pc, #368]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	091b      	lsrs	r3, r3, #4
 8008e40:	f003 030f 	and.w	r3, r3, #15
 8008e44:	4a5a      	ldr	r2, [pc, #360]	; (8008fb0 <HAL_RCC_OscConfig+0x29c>)
 8008e46:	5cd3      	ldrb	r3, [r2, r3]
 8008e48:	f003 031f 	and.w	r3, r3, #31
 8008e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8008e50:	4a58      	ldr	r2, [pc, #352]	; (8008fb4 <HAL_RCC_OscConfig+0x2a0>)
 8008e52:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008e54:	4b58      	ldr	r3, [pc, #352]	; (8008fb8 <HAL_RCC_OscConfig+0x2a4>)
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f7fa f96b 	bl	8003134 <HAL_InitTick>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008e62:	7bfb      	ldrb	r3, [r7, #15]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d052      	beq.n	8008f0e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8008e68:	7bfb      	ldrb	r3, [r7, #15]
 8008e6a:	e331      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	699b      	ldr	r3, [r3, #24]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d032      	beq.n	8008eda <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008e74:	4b4d      	ldr	r3, [pc, #308]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	4a4c      	ldr	r2, [pc, #304]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008e7a:	f043 0301 	orr.w	r3, r3, #1
 8008e7e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008e80:	f7fc fa9a 	bl	80053b8 <HAL_GetTick>
 8008e84:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008e86:	e008      	b.n	8008e9a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008e88:	f7fc fa96 	bl	80053b8 <HAL_GetTick>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	693b      	ldr	r3, [r7, #16]
 8008e90:	1ad3      	subs	r3, r2, r3
 8008e92:	2b02      	cmp	r3, #2
 8008e94:	d901      	bls.n	8008e9a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8008e96:	2303      	movs	r3, #3
 8008e98:	e31a      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008e9a:	4b44      	ldr	r3, [pc, #272]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	f003 0302 	and.w	r3, r3, #2
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d0f0      	beq.n	8008e88 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008ea6:	4b41      	ldr	r3, [pc, #260]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4a40      	ldr	r2, [pc, #256]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008eac:	f043 0308 	orr.w	r3, r3, #8
 8008eb0:	6013      	str	r3, [r2, #0]
 8008eb2:	4b3e      	ldr	r3, [pc, #248]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6a1b      	ldr	r3, [r3, #32]
 8008ebe:	493b      	ldr	r1, [pc, #236]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008ec0:	4313      	orrs	r3, r2
 8008ec2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008ec4:	4b39      	ldr	r3, [pc, #228]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008ec6:	685b      	ldr	r3, [r3, #4]
 8008ec8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	69db      	ldr	r3, [r3, #28]
 8008ed0:	021b      	lsls	r3, r3, #8
 8008ed2:	4936      	ldr	r1, [pc, #216]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008ed4:	4313      	orrs	r3, r2
 8008ed6:	604b      	str	r3, [r1, #4]
 8008ed8:	e01a      	b.n	8008f10 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008eda:	4b34      	ldr	r3, [pc, #208]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	4a33      	ldr	r2, [pc, #204]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008ee0:	f023 0301 	bic.w	r3, r3, #1
 8008ee4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008ee6:	f7fc fa67 	bl	80053b8 <HAL_GetTick>
 8008eea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008eec:	e008      	b.n	8008f00 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008eee:	f7fc fa63 	bl	80053b8 <HAL_GetTick>
 8008ef2:	4602      	mov	r2, r0
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	1ad3      	subs	r3, r2, r3
 8008ef8:	2b02      	cmp	r3, #2
 8008efa:	d901      	bls.n	8008f00 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8008efc:	2303      	movs	r3, #3
 8008efe:	e2e7      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008f00:	4b2a      	ldr	r3, [pc, #168]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f003 0302 	and.w	r3, r3, #2
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d1f0      	bne.n	8008eee <HAL_RCC_OscConfig+0x1da>
 8008f0c:	e000      	b.n	8008f10 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008f0e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f003 0301 	and.w	r3, r3, #1
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d074      	beq.n	8009006 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8008f1c:	69bb      	ldr	r3, [r7, #24]
 8008f1e:	2b08      	cmp	r3, #8
 8008f20:	d005      	beq.n	8008f2e <HAL_RCC_OscConfig+0x21a>
 8008f22:	69bb      	ldr	r3, [r7, #24]
 8008f24:	2b0c      	cmp	r3, #12
 8008f26:	d10e      	bne.n	8008f46 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	2b03      	cmp	r3, #3
 8008f2c:	d10b      	bne.n	8008f46 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f2e:	4b1f      	ldr	r3, [pc, #124]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d064      	beq.n	8009004 <HAL_RCC_OscConfig+0x2f0>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	685b      	ldr	r3, [r3, #4]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d160      	bne.n	8009004 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8008f42:	2301      	movs	r3, #1
 8008f44:	e2c4      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008f4e:	d106      	bne.n	8008f5e <HAL_RCC_OscConfig+0x24a>
 8008f50:	4b16      	ldr	r3, [pc, #88]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a15      	ldr	r2, [pc, #84]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008f56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008f5a:	6013      	str	r3, [r2, #0]
 8008f5c:	e01d      	b.n	8008f9a <HAL_RCC_OscConfig+0x286>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	685b      	ldr	r3, [r3, #4]
 8008f62:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008f66:	d10c      	bne.n	8008f82 <HAL_RCC_OscConfig+0x26e>
 8008f68:	4b10      	ldr	r3, [pc, #64]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	4a0f      	ldr	r2, [pc, #60]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008f6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008f72:	6013      	str	r3, [r2, #0]
 8008f74:	4b0d      	ldr	r3, [pc, #52]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	4a0c      	ldr	r2, [pc, #48]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008f7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008f7e:	6013      	str	r3, [r2, #0]
 8008f80:	e00b      	b.n	8008f9a <HAL_RCC_OscConfig+0x286>
 8008f82:	4b0a      	ldr	r3, [pc, #40]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a09      	ldr	r2, [pc, #36]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008f88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008f8c:	6013      	str	r3, [r2, #0]
 8008f8e:	4b07      	ldr	r3, [pc, #28]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	4a06      	ldr	r2, [pc, #24]	; (8008fac <HAL_RCC_OscConfig+0x298>)
 8008f94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008f98:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d01c      	beq.n	8008fdc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fa2:	f7fc fa09 	bl	80053b8 <HAL_GetTick>
 8008fa6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008fa8:	e011      	b.n	8008fce <HAL_RCC_OscConfig+0x2ba>
 8008faa:	bf00      	nop
 8008fac:	40021000 	.word	0x40021000
 8008fb0:	08019714 	.word	0x08019714
 8008fb4:	20000004 	.word	0x20000004
 8008fb8:	2000005c 	.word	0x2000005c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fbc:	f7fc f9fc 	bl	80053b8 <HAL_GetTick>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	693b      	ldr	r3, [r7, #16]
 8008fc4:	1ad3      	subs	r3, r2, r3
 8008fc6:	2b64      	cmp	r3, #100	; 0x64
 8008fc8:	d901      	bls.n	8008fce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8008fca:	2303      	movs	r3, #3
 8008fcc:	e280      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008fce:	4baf      	ldr	r3, [pc, #700]	; (800928c <HAL_RCC_OscConfig+0x578>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d0f0      	beq.n	8008fbc <HAL_RCC_OscConfig+0x2a8>
 8008fda:	e014      	b.n	8009006 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fdc:	f7fc f9ec 	bl	80053b8 <HAL_GetTick>
 8008fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008fe2:	e008      	b.n	8008ff6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fe4:	f7fc f9e8 	bl	80053b8 <HAL_GetTick>
 8008fe8:	4602      	mov	r2, r0
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	1ad3      	subs	r3, r2, r3
 8008fee:	2b64      	cmp	r3, #100	; 0x64
 8008ff0:	d901      	bls.n	8008ff6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008ff2:	2303      	movs	r3, #3
 8008ff4:	e26c      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008ff6:	4ba5      	ldr	r3, [pc, #660]	; (800928c <HAL_RCC_OscConfig+0x578>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d1f0      	bne.n	8008fe4 <HAL_RCC_OscConfig+0x2d0>
 8009002:	e000      	b.n	8009006 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f003 0302 	and.w	r3, r3, #2
 800900e:	2b00      	cmp	r3, #0
 8009010:	d060      	beq.n	80090d4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009012:	69bb      	ldr	r3, [r7, #24]
 8009014:	2b04      	cmp	r3, #4
 8009016:	d005      	beq.n	8009024 <HAL_RCC_OscConfig+0x310>
 8009018:	69bb      	ldr	r3, [r7, #24]
 800901a:	2b0c      	cmp	r3, #12
 800901c:	d119      	bne.n	8009052 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	2b02      	cmp	r3, #2
 8009022:	d116      	bne.n	8009052 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009024:	4b99      	ldr	r3, [pc, #612]	; (800928c <HAL_RCC_OscConfig+0x578>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800902c:	2b00      	cmp	r3, #0
 800902e:	d005      	beq.n	800903c <HAL_RCC_OscConfig+0x328>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	68db      	ldr	r3, [r3, #12]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d101      	bne.n	800903c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8009038:	2301      	movs	r3, #1
 800903a:	e249      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800903c:	4b93      	ldr	r3, [pc, #588]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	691b      	ldr	r3, [r3, #16]
 8009048:	061b      	lsls	r3, r3, #24
 800904a:	4990      	ldr	r1, [pc, #576]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800904c:	4313      	orrs	r3, r2
 800904e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009050:	e040      	b.n	80090d4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	68db      	ldr	r3, [r3, #12]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d023      	beq.n	80090a2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800905a:	4b8c      	ldr	r3, [pc, #560]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a8b      	ldr	r2, [pc, #556]	; (800928c <HAL_RCC_OscConfig+0x578>)
 8009060:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009064:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009066:	f7fc f9a7 	bl	80053b8 <HAL_GetTick>
 800906a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800906c:	e008      	b.n	8009080 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800906e:	f7fc f9a3 	bl	80053b8 <HAL_GetTick>
 8009072:	4602      	mov	r2, r0
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	1ad3      	subs	r3, r2, r3
 8009078:	2b02      	cmp	r3, #2
 800907a:	d901      	bls.n	8009080 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800907c:	2303      	movs	r3, #3
 800907e:	e227      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009080:	4b82      	ldr	r3, [pc, #520]	; (800928c <HAL_RCC_OscConfig+0x578>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009088:	2b00      	cmp	r3, #0
 800908a:	d0f0      	beq.n	800906e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800908c:	4b7f      	ldr	r3, [pc, #508]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800908e:	685b      	ldr	r3, [r3, #4]
 8009090:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	691b      	ldr	r3, [r3, #16]
 8009098:	061b      	lsls	r3, r3, #24
 800909a:	497c      	ldr	r1, [pc, #496]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800909c:	4313      	orrs	r3, r2
 800909e:	604b      	str	r3, [r1, #4]
 80090a0:	e018      	b.n	80090d4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80090a2:	4b7a      	ldr	r3, [pc, #488]	; (800928c <HAL_RCC_OscConfig+0x578>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	4a79      	ldr	r2, [pc, #484]	; (800928c <HAL_RCC_OscConfig+0x578>)
 80090a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80090ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090ae:	f7fc f983 	bl	80053b8 <HAL_GetTick>
 80090b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80090b4:	e008      	b.n	80090c8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80090b6:	f7fc f97f 	bl	80053b8 <HAL_GetTick>
 80090ba:	4602      	mov	r2, r0
 80090bc:	693b      	ldr	r3, [r7, #16]
 80090be:	1ad3      	subs	r3, r2, r3
 80090c0:	2b02      	cmp	r3, #2
 80090c2:	d901      	bls.n	80090c8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80090c4:	2303      	movs	r3, #3
 80090c6:	e203      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80090c8:	4b70      	ldr	r3, [pc, #448]	; (800928c <HAL_RCC_OscConfig+0x578>)
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d1f0      	bne.n	80090b6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	f003 0308 	and.w	r3, r3, #8
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d03c      	beq.n	800915a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	695b      	ldr	r3, [r3, #20]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d01c      	beq.n	8009122 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80090e8:	4b68      	ldr	r3, [pc, #416]	; (800928c <HAL_RCC_OscConfig+0x578>)
 80090ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80090ee:	4a67      	ldr	r2, [pc, #412]	; (800928c <HAL_RCC_OscConfig+0x578>)
 80090f0:	f043 0301 	orr.w	r3, r3, #1
 80090f4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80090f8:	f7fc f95e 	bl	80053b8 <HAL_GetTick>
 80090fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80090fe:	e008      	b.n	8009112 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009100:	f7fc f95a 	bl	80053b8 <HAL_GetTick>
 8009104:	4602      	mov	r2, r0
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	1ad3      	subs	r3, r2, r3
 800910a:	2b02      	cmp	r3, #2
 800910c:	d901      	bls.n	8009112 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800910e:	2303      	movs	r3, #3
 8009110:	e1de      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009112:	4b5e      	ldr	r3, [pc, #376]	; (800928c <HAL_RCC_OscConfig+0x578>)
 8009114:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009118:	f003 0302 	and.w	r3, r3, #2
 800911c:	2b00      	cmp	r3, #0
 800911e:	d0ef      	beq.n	8009100 <HAL_RCC_OscConfig+0x3ec>
 8009120:	e01b      	b.n	800915a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009122:	4b5a      	ldr	r3, [pc, #360]	; (800928c <HAL_RCC_OscConfig+0x578>)
 8009124:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009128:	4a58      	ldr	r2, [pc, #352]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800912a:	f023 0301 	bic.w	r3, r3, #1
 800912e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009132:	f7fc f941 	bl	80053b8 <HAL_GetTick>
 8009136:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009138:	e008      	b.n	800914c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800913a:	f7fc f93d 	bl	80053b8 <HAL_GetTick>
 800913e:	4602      	mov	r2, r0
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	1ad3      	subs	r3, r2, r3
 8009144:	2b02      	cmp	r3, #2
 8009146:	d901      	bls.n	800914c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8009148:	2303      	movs	r3, #3
 800914a:	e1c1      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800914c:	4b4f      	ldr	r3, [pc, #316]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800914e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009152:	f003 0302 	and.w	r3, r3, #2
 8009156:	2b00      	cmp	r3, #0
 8009158:	d1ef      	bne.n	800913a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f003 0304 	and.w	r3, r3, #4
 8009162:	2b00      	cmp	r3, #0
 8009164:	f000 80a6 	beq.w	80092b4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009168:	2300      	movs	r3, #0
 800916a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800916c:	4b47      	ldr	r3, [pc, #284]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800916e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009170:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009174:	2b00      	cmp	r3, #0
 8009176:	d10d      	bne.n	8009194 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009178:	4b44      	ldr	r3, [pc, #272]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800917a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800917c:	4a43      	ldr	r2, [pc, #268]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800917e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009182:	6593      	str	r3, [r2, #88]	; 0x58
 8009184:	4b41      	ldr	r3, [pc, #260]	; (800928c <HAL_RCC_OscConfig+0x578>)
 8009186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009188:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800918c:	60bb      	str	r3, [r7, #8]
 800918e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009190:	2301      	movs	r3, #1
 8009192:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009194:	4b3e      	ldr	r3, [pc, #248]	; (8009290 <HAL_RCC_OscConfig+0x57c>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800919c:	2b00      	cmp	r3, #0
 800919e:	d118      	bne.n	80091d2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80091a0:	4b3b      	ldr	r3, [pc, #236]	; (8009290 <HAL_RCC_OscConfig+0x57c>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	4a3a      	ldr	r2, [pc, #232]	; (8009290 <HAL_RCC_OscConfig+0x57c>)
 80091a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80091aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80091ac:	f7fc f904 	bl	80053b8 <HAL_GetTick>
 80091b0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80091b2:	e008      	b.n	80091c6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80091b4:	f7fc f900 	bl	80053b8 <HAL_GetTick>
 80091b8:	4602      	mov	r2, r0
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	1ad3      	subs	r3, r2, r3
 80091be:	2b02      	cmp	r3, #2
 80091c0:	d901      	bls.n	80091c6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80091c2:	2303      	movs	r3, #3
 80091c4:	e184      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80091c6:	4b32      	ldr	r3, [pc, #200]	; (8009290 <HAL_RCC_OscConfig+0x57c>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d0f0      	beq.n	80091b4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	689b      	ldr	r3, [r3, #8]
 80091d6:	2b01      	cmp	r3, #1
 80091d8:	d108      	bne.n	80091ec <HAL_RCC_OscConfig+0x4d8>
 80091da:	4b2c      	ldr	r3, [pc, #176]	; (800928c <HAL_RCC_OscConfig+0x578>)
 80091dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091e0:	4a2a      	ldr	r2, [pc, #168]	; (800928c <HAL_RCC_OscConfig+0x578>)
 80091e2:	f043 0301 	orr.w	r3, r3, #1
 80091e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80091ea:	e024      	b.n	8009236 <HAL_RCC_OscConfig+0x522>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	2b05      	cmp	r3, #5
 80091f2:	d110      	bne.n	8009216 <HAL_RCC_OscConfig+0x502>
 80091f4:	4b25      	ldr	r3, [pc, #148]	; (800928c <HAL_RCC_OscConfig+0x578>)
 80091f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091fa:	4a24      	ldr	r2, [pc, #144]	; (800928c <HAL_RCC_OscConfig+0x578>)
 80091fc:	f043 0304 	orr.w	r3, r3, #4
 8009200:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009204:	4b21      	ldr	r3, [pc, #132]	; (800928c <HAL_RCC_OscConfig+0x578>)
 8009206:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800920a:	4a20      	ldr	r2, [pc, #128]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800920c:	f043 0301 	orr.w	r3, r3, #1
 8009210:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009214:	e00f      	b.n	8009236 <HAL_RCC_OscConfig+0x522>
 8009216:	4b1d      	ldr	r3, [pc, #116]	; (800928c <HAL_RCC_OscConfig+0x578>)
 8009218:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800921c:	4a1b      	ldr	r2, [pc, #108]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800921e:	f023 0301 	bic.w	r3, r3, #1
 8009222:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009226:	4b19      	ldr	r3, [pc, #100]	; (800928c <HAL_RCC_OscConfig+0x578>)
 8009228:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800922c:	4a17      	ldr	r2, [pc, #92]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800922e:	f023 0304 	bic.w	r3, r3, #4
 8009232:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	689b      	ldr	r3, [r3, #8]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d016      	beq.n	800926c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800923e:	f7fc f8bb 	bl	80053b8 <HAL_GetTick>
 8009242:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009244:	e00a      	b.n	800925c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009246:	f7fc f8b7 	bl	80053b8 <HAL_GetTick>
 800924a:	4602      	mov	r2, r0
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	1ad3      	subs	r3, r2, r3
 8009250:	f241 3288 	movw	r2, #5000	; 0x1388
 8009254:	4293      	cmp	r3, r2
 8009256:	d901      	bls.n	800925c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8009258:	2303      	movs	r3, #3
 800925a:	e139      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800925c:	4b0b      	ldr	r3, [pc, #44]	; (800928c <HAL_RCC_OscConfig+0x578>)
 800925e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009262:	f003 0302 	and.w	r3, r3, #2
 8009266:	2b00      	cmp	r3, #0
 8009268:	d0ed      	beq.n	8009246 <HAL_RCC_OscConfig+0x532>
 800926a:	e01a      	b.n	80092a2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800926c:	f7fc f8a4 	bl	80053b8 <HAL_GetTick>
 8009270:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009272:	e00f      	b.n	8009294 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009274:	f7fc f8a0 	bl	80053b8 <HAL_GetTick>
 8009278:	4602      	mov	r2, r0
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	1ad3      	subs	r3, r2, r3
 800927e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009282:	4293      	cmp	r3, r2
 8009284:	d906      	bls.n	8009294 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8009286:	2303      	movs	r3, #3
 8009288:	e122      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
 800928a:	bf00      	nop
 800928c:	40021000 	.word	0x40021000
 8009290:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009294:	4b90      	ldr	r3, [pc, #576]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009296:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800929a:	f003 0302 	and.w	r3, r3, #2
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d1e8      	bne.n	8009274 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80092a2:	7ffb      	ldrb	r3, [r7, #31]
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d105      	bne.n	80092b4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80092a8:	4b8b      	ldr	r3, [pc, #556]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 80092aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092ac:	4a8a      	ldr	r2, [pc, #552]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 80092ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80092b2:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	f000 8108 	beq.w	80094ce <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092c2:	2b02      	cmp	r3, #2
 80092c4:	f040 80d0 	bne.w	8009468 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80092c8:	4b83      	ldr	r3, [pc, #524]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 80092ca:	68db      	ldr	r3, [r3, #12]
 80092cc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	f003 0203 	and.w	r2, r3, #3
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092d8:	429a      	cmp	r2, r3
 80092da:	d130      	bne.n	800933e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80092dc:	697b      	ldr	r3, [r7, #20]
 80092de:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092e6:	3b01      	subs	r3, #1
 80092e8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80092ea:	429a      	cmp	r2, r3
 80092ec:	d127      	bne.n	800933e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092f8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d11f      	bne.n	800933e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80092fe:	697b      	ldr	r3, [r7, #20]
 8009300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009308:	2a07      	cmp	r2, #7
 800930a:	bf14      	ite	ne
 800930c:	2201      	movne	r2, #1
 800930e:	2200      	moveq	r2, #0
 8009310:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009312:	4293      	cmp	r3, r2
 8009314:	d113      	bne.n	800933e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009320:	085b      	lsrs	r3, r3, #1
 8009322:	3b01      	subs	r3, #1
 8009324:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8009326:	429a      	cmp	r2, r3
 8009328:	d109      	bne.n	800933e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800932a:	697b      	ldr	r3, [r7, #20]
 800932c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009334:	085b      	lsrs	r3, r3, #1
 8009336:	3b01      	subs	r3, #1
 8009338:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800933a:	429a      	cmp	r2, r3
 800933c:	d06e      	beq.n	800941c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800933e:	69bb      	ldr	r3, [r7, #24]
 8009340:	2b0c      	cmp	r3, #12
 8009342:	d069      	beq.n	8009418 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009344:	4b64      	ldr	r3, [pc, #400]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800934c:	2b00      	cmp	r3, #0
 800934e:	d105      	bne.n	800935c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8009350:	4b61      	ldr	r3, [pc, #388]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009358:	2b00      	cmp	r3, #0
 800935a:	d001      	beq.n	8009360 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	e0b7      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009360:	4b5d      	ldr	r3, [pc, #372]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a5c      	ldr	r2, [pc, #368]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009366:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800936a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800936c:	f7fc f824 	bl	80053b8 <HAL_GetTick>
 8009370:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009372:	e008      	b.n	8009386 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009374:	f7fc f820 	bl	80053b8 <HAL_GetTick>
 8009378:	4602      	mov	r2, r0
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	1ad3      	subs	r3, r2, r3
 800937e:	2b02      	cmp	r3, #2
 8009380:	d901      	bls.n	8009386 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8009382:	2303      	movs	r3, #3
 8009384:	e0a4      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009386:	4b54      	ldr	r3, [pc, #336]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800938e:	2b00      	cmp	r3, #0
 8009390:	d1f0      	bne.n	8009374 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009392:	4b51      	ldr	r3, [pc, #324]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009394:	68da      	ldr	r2, [r3, #12]
 8009396:	4b51      	ldr	r3, [pc, #324]	; (80094dc <HAL_RCC_OscConfig+0x7c8>)
 8009398:	4013      	ands	r3, r2
 800939a:	687a      	ldr	r2, [r7, #4]
 800939c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800939e:	687a      	ldr	r2, [r7, #4]
 80093a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80093a2:	3a01      	subs	r2, #1
 80093a4:	0112      	lsls	r2, r2, #4
 80093a6:	4311      	orrs	r1, r2
 80093a8:	687a      	ldr	r2, [r7, #4]
 80093aa:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80093ac:	0212      	lsls	r2, r2, #8
 80093ae:	4311      	orrs	r1, r2
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80093b4:	0852      	lsrs	r2, r2, #1
 80093b6:	3a01      	subs	r2, #1
 80093b8:	0552      	lsls	r2, r2, #21
 80093ba:	4311      	orrs	r1, r2
 80093bc:	687a      	ldr	r2, [r7, #4]
 80093be:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80093c0:	0852      	lsrs	r2, r2, #1
 80093c2:	3a01      	subs	r2, #1
 80093c4:	0652      	lsls	r2, r2, #25
 80093c6:	4311      	orrs	r1, r2
 80093c8:	687a      	ldr	r2, [r7, #4]
 80093ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80093cc:	0912      	lsrs	r2, r2, #4
 80093ce:	0452      	lsls	r2, r2, #17
 80093d0:	430a      	orrs	r2, r1
 80093d2:	4941      	ldr	r1, [pc, #260]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 80093d4:	4313      	orrs	r3, r2
 80093d6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80093d8:	4b3f      	ldr	r3, [pc, #252]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	4a3e      	ldr	r2, [pc, #248]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 80093de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80093e2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80093e4:	4b3c      	ldr	r3, [pc, #240]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 80093e6:	68db      	ldr	r3, [r3, #12]
 80093e8:	4a3b      	ldr	r2, [pc, #236]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 80093ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80093ee:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80093f0:	f7fb ffe2 	bl	80053b8 <HAL_GetTick>
 80093f4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80093f6:	e008      	b.n	800940a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80093f8:	f7fb ffde 	bl	80053b8 <HAL_GetTick>
 80093fc:	4602      	mov	r2, r0
 80093fe:	693b      	ldr	r3, [r7, #16]
 8009400:	1ad3      	subs	r3, r2, r3
 8009402:	2b02      	cmp	r3, #2
 8009404:	d901      	bls.n	800940a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8009406:	2303      	movs	r3, #3
 8009408:	e062      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800940a:	4b33      	ldr	r3, [pc, #204]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009412:	2b00      	cmp	r3, #0
 8009414:	d0f0      	beq.n	80093f8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009416:	e05a      	b.n	80094ce <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009418:	2301      	movs	r3, #1
 800941a:	e059      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800941c:	4b2e      	ldr	r3, [pc, #184]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009424:	2b00      	cmp	r3, #0
 8009426:	d152      	bne.n	80094ce <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009428:	4b2b      	ldr	r3, [pc, #172]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	4a2a      	ldr	r2, [pc, #168]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 800942e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009432:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009434:	4b28      	ldr	r3, [pc, #160]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009436:	68db      	ldr	r3, [r3, #12]
 8009438:	4a27      	ldr	r2, [pc, #156]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 800943a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800943e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009440:	f7fb ffba 	bl	80053b8 <HAL_GetTick>
 8009444:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009446:	e008      	b.n	800945a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009448:	f7fb ffb6 	bl	80053b8 <HAL_GetTick>
 800944c:	4602      	mov	r2, r0
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	1ad3      	subs	r3, r2, r3
 8009452:	2b02      	cmp	r3, #2
 8009454:	d901      	bls.n	800945a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8009456:	2303      	movs	r3, #3
 8009458:	e03a      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800945a:	4b1f      	ldr	r3, [pc, #124]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009462:	2b00      	cmp	r3, #0
 8009464:	d0f0      	beq.n	8009448 <HAL_RCC_OscConfig+0x734>
 8009466:	e032      	b.n	80094ce <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009468:	69bb      	ldr	r3, [r7, #24]
 800946a:	2b0c      	cmp	r3, #12
 800946c:	d02d      	beq.n	80094ca <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800946e:	4b1a      	ldr	r3, [pc, #104]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	4a19      	ldr	r2, [pc, #100]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009474:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009478:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800947a:	4b17      	ldr	r3, [pc, #92]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8009482:	2b00      	cmp	r3, #0
 8009484:	d105      	bne.n	8009492 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8009486:	4b14      	ldr	r3, [pc, #80]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009488:	68db      	ldr	r3, [r3, #12]
 800948a:	4a13      	ldr	r2, [pc, #76]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 800948c:	f023 0303 	bic.w	r3, r3, #3
 8009490:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8009492:	4b11      	ldr	r3, [pc, #68]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009494:	68db      	ldr	r3, [r3, #12]
 8009496:	4a10      	ldr	r2, [pc, #64]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 8009498:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800949c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80094a0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094a2:	f7fb ff89 	bl	80053b8 <HAL_GetTick>
 80094a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80094a8:	e008      	b.n	80094bc <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80094aa:	f7fb ff85 	bl	80053b8 <HAL_GetTick>
 80094ae:	4602      	mov	r2, r0
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	1ad3      	subs	r3, r2, r3
 80094b4:	2b02      	cmp	r3, #2
 80094b6:	d901      	bls.n	80094bc <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80094b8:	2303      	movs	r3, #3
 80094ba:	e009      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80094bc:	4b06      	ldr	r3, [pc, #24]	; (80094d8 <HAL_RCC_OscConfig+0x7c4>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d1f0      	bne.n	80094aa <HAL_RCC_OscConfig+0x796>
 80094c8:	e001      	b.n	80094ce <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80094ca:	2301      	movs	r3, #1
 80094cc:	e000      	b.n	80094d0 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80094ce:	2300      	movs	r3, #0
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3720      	adds	r7, #32
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}
 80094d8:	40021000 	.word	0x40021000
 80094dc:	f99d808c 	.word	0xf99d808c

080094e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b084      	sub	sp, #16
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]
 80094e8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d101      	bne.n	80094f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80094f0:	2301      	movs	r3, #1
 80094f2:	e0c8      	b.n	8009686 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80094f4:	4b66      	ldr	r3, [pc, #408]	; (8009690 <HAL_RCC_ClockConfig+0x1b0>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	f003 0307 	and.w	r3, r3, #7
 80094fc:	683a      	ldr	r2, [r7, #0]
 80094fe:	429a      	cmp	r2, r3
 8009500:	d910      	bls.n	8009524 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009502:	4b63      	ldr	r3, [pc, #396]	; (8009690 <HAL_RCC_ClockConfig+0x1b0>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	f023 0207 	bic.w	r2, r3, #7
 800950a:	4961      	ldr	r1, [pc, #388]	; (8009690 <HAL_RCC_ClockConfig+0x1b0>)
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	4313      	orrs	r3, r2
 8009510:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009512:	4b5f      	ldr	r3, [pc, #380]	; (8009690 <HAL_RCC_ClockConfig+0x1b0>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f003 0307 	and.w	r3, r3, #7
 800951a:	683a      	ldr	r2, [r7, #0]
 800951c:	429a      	cmp	r2, r3
 800951e:	d001      	beq.n	8009524 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009520:	2301      	movs	r3, #1
 8009522:	e0b0      	b.n	8009686 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f003 0301 	and.w	r3, r3, #1
 800952c:	2b00      	cmp	r3, #0
 800952e:	d04c      	beq.n	80095ca <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	2b03      	cmp	r3, #3
 8009536:	d107      	bne.n	8009548 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009538:	4b56      	ldr	r3, [pc, #344]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009540:	2b00      	cmp	r3, #0
 8009542:	d121      	bne.n	8009588 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8009544:	2301      	movs	r3, #1
 8009546:	e09e      	b.n	8009686 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	685b      	ldr	r3, [r3, #4]
 800954c:	2b02      	cmp	r3, #2
 800954e:	d107      	bne.n	8009560 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009550:	4b50      	ldr	r3, [pc, #320]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009558:	2b00      	cmp	r3, #0
 800955a:	d115      	bne.n	8009588 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800955c:	2301      	movs	r3, #1
 800955e:	e092      	b.n	8009686 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	685b      	ldr	r3, [r3, #4]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d107      	bne.n	8009578 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009568:	4b4a      	ldr	r3, [pc, #296]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f003 0302 	and.w	r3, r3, #2
 8009570:	2b00      	cmp	r3, #0
 8009572:	d109      	bne.n	8009588 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8009574:	2301      	movs	r3, #1
 8009576:	e086      	b.n	8009686 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009578:	4b46      	ldr	r3, [pc, #280]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009580:	2b00      	cmp	r3, #0
 8009582:	d101      	bne.n	8009588 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8009584:	2301      	movs	r3, #1
 8009586:	e07e      	b.n	8009686 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009588:	4b42      	ldr	r3, [pc, #264]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 800958a:	689b      	ldr	r3, [r3, #8]
 800958c:	f023 0203 	bic.w	r2, r3, #3
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	685b      	ldr	r3, [r3, #4]
 8009594:	493f      	ldr	r1, [pc, #252]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 8009596:	4313      	orrs	r3, r2
 8009598:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800959a:	f7fb ff0d 	bl	80053b8 <HAL_GetTick>
 800959e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80095a0:	e00a      	b.n	80095b8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80095a2:	f7fb ff09 	bl	80053b8 <HAL_GetTick>
 80095a6:	4602      	mov	r2, r0
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	1ad3      	subs	r3, r2, r3
 80095ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80095b0:	4293      	cmp	r3, r2
 80095b2:	d901      	bls.n	80095b8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80095b4:	2303      	movs	r3, #3
 80095b6:	e066      	b.n	8009686 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80095b8:	4b36      	ldr	r3, [pc, #216]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 80095ba:	689b      	ldr	r3, [r3, #8]
 80095bc:	f003 020c 	and.w	r2, r3, #12
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	685b      	ldr	r3, [r3, #4]
 80095c4:	009b      	lsls	r3, r3, #2
 80095c6:	429a      	cmp	r2, r3
 80095c8:	d1eb      	bne.n	80095a2 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f003 0302 	and.w	r3, r3, #2
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d008      	beq.n	80095e8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80095d6:	4b2f      	ldr	r3, [pc, #188]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 80095d8:	689b      	ldr	r3, [r3, #8]
 80095da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	689b      	ldr	r3, [r3, #8]
 80095e2:	492c      	ldr	r1, [pc, #176]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 80095e4:	4313      	orrs	r3, r2
 80095e6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80095e8:	4b29      	ldr	r3, [pc, #164]	; (8009690 <HAL_RCC_ClockConfig+0x1b0>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f003 0307 	and.w	r3, r3, #7
 80095f0:	683a      	ldr	r2, [r7, #0]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d210      	bcs.n	8009618 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80095f6:	4b26      	ldr	r3, [pc, #152]	; (8009690 <HAL_RCC_ClockConfig+0x1b0>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	f023 0207 	bic.w	r2, r3, #7
 80095fe:	4924      	ldr	r1, [pc, #144]	; (8009690 <HAL_RCC_ClockConfig+0x1b0>)
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	4313      	orrs	r3, r2
 8009604:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009606:	4b22      	ldr	r3, [pc, #136]	; (8009690 <HAL_RCC_ClockConfig+0x1b0>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f003 0307 	and.w	r3, r3, #7
 800960e:	683a      	ldr	r2, [r7, #0]
 8009610:	429a      	cmp	r2, r3
 8009612:	d001      	beq.n	8009618 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8009614:	2301      	movs	r3, #1
 8009616:	e036      	b.n	8009686 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	f003 0304 	and.w	r3, r3, #4
 8009620:	2b00      	cmp	r3, #0
 8009622:	d008      	beq.n	8009636 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009624:	4b1b      	ldr	r3, [pc, #108]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 8009626:	689b      	ldr	r3, [r3, #8]
 8009628:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	68db      	ldr	r3, [r3, #12]
 8009630:	4918      	ldr	r1, [pc, #96]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 8009632:	4313      	orrs	r3, r2
 8009634:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f003 0308 	and.w	r3, r3, #8
 800963e:	2b00      	cmp	r3, #0
 8009640:	d009      	beq.n	8009656 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009642:	4b14      	ldr	r3, [pc, #80]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 8009644:	689b      	ldr	r3, [r3, #8]
 8009646:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	691b      	ldr	r3, [r3, #16]
 800964e:	00db      	lsls	r3, r3, #3
 8009650:	4910      	ldr	r1, [pc, #64]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 8009652:	4313      	orrs	r3, r2
 8009654:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009656:	f000 f825 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800965a:	4601      	mov	r1, r0
 800965c:	4b0d      	ldr	r3, [pc, #52]	; (8009694 <HAL_RCC_ClockConfig+0x1b4>)
 800965e:	689b      	ldr	r3, [r3, #8]
 8009660:	091b      	lsrs	r3, r3, #4
 8009662:	f003 030f 	and.w	r3, r3, #15
 8009666:	4a0c      	ldr	r2, [pc, #48]	; (8009698 <HAL_RCC_ClockConfig+0x1b8>)
 8009668:	5cd3      	ldrb	r3, [r2, r3]
 800966a:	f003 031f 	and.w	r3, r3, #31
 800966e:	fa21 f303 	lsr.w	r3, r1, r3
 8009672:	4a0a      	ldr	r2, [pc, #40]	; (800969c <HAL_RCC_ClockConfig+0x1bc>)
 8009674:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8009676:	4b0a      	ldr	r3, [pc, #40]	; (80096a0 <HAL_RCC_ClockConfig+0x1c0>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4618      	mov	r0, r3
 800967c:	f7f9 fd5a 	bl	8003134 <HAL_InitTick>
 8009680:	4603      	mov	r3, r0
 8009682:	72fb      	strb	r3, [r7, #11]

  return status;
 8009684:	7afb      	ldrb	r3, [r7, #11]
}
 8009686:	4618      	mov	r0, r3
 8009688:	3710      	adds	r7, #16
 800968a:	46bd      	mov	sp, r7
 800968c:	bd80      	pop	{r7, pc}
 800968e:	bf00      	nop
 8009690:	40022000 	.word	0x40022000
 8009694:	40021000 	.word	0x40021000
 8009698:	08019714 	.word	0x08019714
 800969c:	20000004 	.word	0x20000004
 80096a0:	2000005c 	.word	0x2000005c

080096a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b089      	sub	sp, #36	; 0x24
 80096a8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80096aa:	2300      	movs	r3, #0
 80096ac:	61fb      	str	r3, [r7, #28]
 80096ae:	2300      	movs	r3, #0
 80096b0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80096b2:	4b3d      	ldr	r3, [pc, #244]	; (80097a8 <HAL_RCC_GetSysClockFreq+0x104>)
 80096b4:	689b      	ldr	r3, [r3, #8]
 80096b6:	f003 030c 	and.w	r3, r3, #12
 80096ba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80096bc:	4b3a      	ldr	r3, [pc, #232]	; (80097a8 <HAL_RCC_GetSysClockFreq+0x104>)
 80096be:	68db      	ldr	r3, [r3, #12]
 80096c0:	f003 0303 	and.w	r3, r3, #3
 80096c4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d005      	beq.n	80096d8 <HAL_RCC_GetSysClockFreq+0x34>
 80096cc:	693b      	ldr	r3, [r7, #16]
 80096ce:	2b0c      	cmp	r3, #12
 80096d0:	d121      	bne.n	8009716 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	2b01      	cmp	r3, #1
 80096d6:	d11e      	bne.n	8009716 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80096d8:	4b33      	ldr	r3, [pc, #204]	; (80097a8 <HAL_RCC_GetSysClockFreq+0x104>)
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f003 0308 	and.w	r3, r3, #8
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d107      	bne.n	80096f4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80096e4:	4b30      	ldr	r3, [pc, #192]	; (80097a8 <HAL_RCC_GetSysClockFreq+0x104>)
 80096e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80096ea:	0a1b      	lsrs	r3, r3, #8
 80096ec:	f003 030f 	and.w	r3, r3, #15
 80096f0:	61fb      	str	r3, [r7, #28]
 80096f2:	e005      	b.n	8009700 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80096f4:	4b2c      	ldr	r3, [pc, #176]	; (80097a8 <HAL_RCC_GetSysClockFreq+0x104>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	091b      	lsrs	r3, r3, #4
 80096fa:	f003 030f 	and.w	r3, r3, #15
 80096fe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8009700:	4a2a      	ldr	r2, [pc, #168]	; (80097ac <HAL_RCC_GetSysClockFreq+0x108>)
 8009702:	69fb      	ldr	r3, [r7, #28]
 8009704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009708:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800970a:	693b      	ldr	r3, [r7, #16]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d10d      	bne.n	800972c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8009710:	69fb      	ldr	r3, [r7, #28]
 8009712:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009714:	e00a      	b.n	800972c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	2b04      	cmp	r3, #4
 800971a:	d102      	bne.n	8009722 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800971c:	4b24      	ldr	r3, [pc, #144]	; (80097b0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800971e:	61bb      	str	r3, [r7, #24]
 8009720:	e004      	b.n	800972c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	2b08      	cmp	r3, #8
 8009726:	d101      	bne.n	800972c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8009728:	4b22      	ldr	r3, [pc, #136]	; (80097b4 <HAL_RCC_GetSysClockFreq+0x110>)
 800972a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	2b0c      	cmp	r3, #12
 8009730:	d133      	bne.n	800979a <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8009732:	4b1d      	ldr	r3, [pc, #116]	; (80097a8 <HAL_RCC_GetSysClockFreq+0x104>)
 8009734:	68db      	ldr	r3, [r3, #12]
 8009736:	f003 0303 	and.w	r3, r3, #3
 800973a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	2b02      	cmp	r3, #2
 8009740:	d002      	beq.n	8009748 <HAL_RCC_GetSysClockFreq+0xa4>
 8009742:	2b03      	cmp	r3, #3
 8009744:	d003      	beq.n	800974e <HAL_RCC_GetSysClockFreq+0xaa>
 8009746:	e005      	b.n	8009754 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8009748:	4b19      	ldr	r3, [pc, #100]	; (80097b0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800974a:	617b      	str	r3, [r7, #20]
      break;
 800974c:	e005      	b.n	800975a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800974e:	4b19      	ldr	r3, [pc, #100]	; (80097b4 <HAL_RCC_GetSysClockFreq+0x110>)
 8009750:	617b      	str	r3, [r7, #20]
      break;
 8009752:	e002      	b.n	800975a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8009754:	69fb      	ldr	r3, [r7, #28]
 8009756:	617b      	str	r3, [r7, #20]
      break;
 8009758:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800975a:	4b13      	ldr	r3, [pc, #76]	; (80097a8 <HAL_RCC_GetSysClockFreq+0x104>)
 800975c:	68db      	ldr	r3, [r3, #12]
 800975e:	091b      	lsrs	r3, r3, #4
 8009760:	f003 0307 	and.w	r3, r3, #7
 8009764:	3301      	adds	r3, #1
 8009766:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8009768:	4b0f      	ldr	r3, [pc, #60]	; (80097a8 <HAL_RCC_GetSysClockFreq+0x104>)
 800976a:	68db      	ldr	r3, [r3, #12]
 800976c:	0a1b      	lsrs	r3, r3, #8
 800976e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009772:	697a      	ldr	r2, [r7, #20]
 8009774:	fb02 f203 	mul.w	r2, r2, r3
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	fbb2 f3f3 	udiv	r3, r2, r3
 800977e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009780:	4b09      	ldr	r3, [pc, #36]	; (80097a8 <HAL_RCC_GetSysClockFreq+0x104>)
 8009782:	68db      	ldr	r3, [r3, #12]
 8009784:	0e5b      	lsrs	r3, r3, #25
 8009786:	f003 0303 	and.w	r3, r3, #3
 800978a:	3301      	adds	r3, #1
 800978c:	005b      	lsls	r3, r3, #1
 800978e:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8009790:	697a      	ldr	r2, [r7, #20]
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	fbb2 f3f3 	udiv	r3, r2, r3
 8009798:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800979a:	69bb      	ldr	r3, [r7, #24]
}
 800979c:	4618      	mov	r0, r3
 800979e:	3724      	adds	r7, #36	; 0x24
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr
 80097a8:	40021000 	.word	0x40021000
 80097ac:	0801972c 	.word	0x0801972c
 80097b0:	00f42400 	.word	0x00f42400
 80097b4:	007a1200 	.word	0x007a1200

080097b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80097b8:	b480      	push	{r7}
 80097ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80097bc:	4b03      	ldr	r3, [pc, #12]	; (80097cc <HAL_RCC_GetHCLKFreq+0x14>)
 80097be:	681b      	ldr	r3, [r3, #0]
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	46bd      	mov	sp, r7
 80097c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c8:	4770      	bx	lr
 80097ca:	bf00      	nop
 80097cc:	20000004 	.word	0x20000004

080097d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80097d4:	f7ff fff0 	bl	80097b8 <HAL_RCC_GetHCLKFreq>
 80097d8:	4601      	mov	r1, r0
 80097da:	4b06      	ldr	r3, [pc, #24]	; (80097f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80097dc:	689b      	ldr	r3, [r3, #8]
 80097de:	0a1b      	lsrs	r3, r3, #8
 80097e0:	f003 0307 	and.w	r3, r3, #7
 80097e4:	4a04      	ldr	r2, [pc, #16]	; (80097f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80097e6:	5cd3      	ldrb	r3, [r2, r3]
 80097e8:	f003 031f 	and.w	r3, r3, #31
 80097ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80097f0:	4618      	mov	r0, r3
 80097f2:	bd80      	pop	{r7, pc}
 80097f4:	40021000 	.word	0x40021000
 80097f8:	08019724 	.word	0x08019724

080097fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009800:	f7ff ffda 	bl	80097b8 <HAL_RCC_GetHCLKFreq>
 8009804:	4601      	mov	r1, r0
 8009806:	4b06      	ldr	r3, [pc, #24]	; (8009820 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009808:	689b      	ldr	r3, [r3, #8]
 800980a:	0adb      	lsrs	r3, r3, #11
 800980c:	f003 0307 	and.w	r3, r3, #7
 8009810:	4a04      	ldr	r2, [pc, #16]	; (8009824 <HAL_RCC_GetPCLK2Freq+0x28>)
 8009812:	5cd3      	ldrb	r3, [r2, r3]
 8009814:	f003 031f 	and.w	r3, r3, #31
 8009818:	fa21 f303 	lsr.w	r3, r1, r3
}
 800981c:	4618      	mov	r0, r3
 800981e:	bd80      	pop	{r7, pc}
 8009820:	40021000 	.word	0x40021000
 8009824:	08019724 	.word	0x08019724

08009828 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009828:	b480      	push	{r7}
 800982a:	b083      	sub	sp, #12
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	220f      	movs	r2, #15
 8009836:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8009838:	4b12      	ldr	r3, [pc, #72]	; (8009884 <HAL_RCC_GetClockConfig+0x5c>)
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	f003 0203 	and.w	r2, r3, #3
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8009844:	4b0f      	ldr	r3, [pc, #60]	; (8009884 <HAL_RCC_GetClockConfig+0x5c>)
 8009846:	689b      	ldr	r3, [r3, #8]
 8009848:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8009850:	4b0c      	ldr	r3, [pc, #48]	; (8009884 <HAL_RCC_GetClockConfig+0x5c>)
 8009852:	689b      	ldr	r3, [r3, #8]
 8009854:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800985c:	4b09      	ldr	r3, [pc, #36]	; (8009884 <HAL_RCC_GetClockConfig+0x5c>)
 800985e:	689b      	ldr	r3, [r3, #8]
 8009860:	08db      	lsrs	r3, r3, #3
 8009862:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800986a:	4b07      	ldr	r3, [pc, #28]	; (8009888 <HAL_RCC_GetClockConfig+0x60>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f003 0207 	and.w	r2, r3, #7
 8009872:	683b      	ldr	r3, [r7, #0]
 8009874:	601a      	str	r2, [r3, #0]
}
 8009876:	bf00      	nop
 8009878:	370c      	adds	r7, #12
 800987a:	46bd      	mov	sp, r7
 800987c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009880:	4770      	bx	lr
 8009882:	bf00      	nop
 8009884:	40021000 	.word	0x40021000
 8009888:	40022000 	.word	0x40022000

0800988c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b086      	sub	sp, #24
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8009894:	2300      	movs	r3, #0
 8009896:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8009898:	4b2a      	ldr	r3, [pc, #168]	; (8009944 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800989a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800989c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d003      	beq.n	80098ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80098a4:	f7fe fcaa 	bl	80081fc <HAL_PWREx_GetVoltageRange>
 80098a8:	6178      	str	r0, [r7, #20]
 80098aa:	e014      	b.n	80098d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80098ac:	4b25      	ldr	r3, [pc, #148]	; (8009944 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80098ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098b0:	4a24      	ldr	r2, [pc, #144]	; (8009944 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80098b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80098b6:	6593      	str	r3, [r2, #88]	; 0x58
 80098b8:	4b22      	ldr	r3, [pc, #136]	; (8009944 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80098ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80098c0:	60fb      	str	r3, [r7, #12]
 80098c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80098c4:	f7fe fc9a 	bl	80081fc <HAL_PWREx_GetVoltageRange>
 80098c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80098ca:	4b1e      	ldr	r3, [pc, #120]	; (8009944 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80098cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098ce:	4a1d      	ldr	r2, [pc, #116]	; (8009944 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80098d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80098d4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098dc:	d10b      	bne.n	80098f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2b80      	cmp	r3, #128	; 0x80
 80098e2:	d919      	bls.n	8009918 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	2ba0      	cmp	r3, #160	; 0xa0
 80098e8:	d902      	bls.n	80098f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80098ea:	2302      	movs	r3, #2
 80098ec:	613b      	str	r3, [r7, #16]
 80098ee:	e013      	b.n	8009918 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80098f0:	2301      	movs	r3, #1
 80098f2:	613b      	str	r3, [r7, #16]
 80098f4:	e010      	b.n	8009918 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2b80      	cmp	r3, #128	; 0x80
 80098fa:	d902      	bls.n	8009902 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80098fc:	2303      	movs	r3, #3
 80098fe:	613b      	str	r3, [r7, #16]
 8009900:	e00a      	b.n	8009918 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2b80      	cmp	r3, #128	; 0x80
 8009906:	d102      	bne.n	800990e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8009908:	2302      	movs	r3, #2
 800990a:	613b      	str	r3, [r7, #16]
 800990c:	e004      	b.n	8009918 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2b70      	cmp	r3, #112	; 0x70
 8009912:	d101      	bne.n	8009918 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8009914:	2301      	movs	r3, #1
 8009916:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009918:	4b0b      	ldr	r3, [pc, #44]	; (8009948 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f023 0207 	bic.w	r2, r3, #7
 8009920:	4909      	ldr	r1, [pc, #36]	; (8009948 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	4313      	orrs	r3, r2
 8009926:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8009928:	4b07      	ldr	r3, [pc, #28]	; (8009948 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	f003 0307 	and.w	r3, r3, #7
 8009930:	693a      	ldr	r2, [r7, #16]
 8009932:	429a      	cmp	r2, r3
 8009934:	d001      	beq.n	800993a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8009936:	2301      	movs	r3, #1
 8009938:	e000      	b.n	800993c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800993a:	2300      	movs	r3, #0
}
 800993c:	4618      	mov	r0, r3
 800993e:	3718      	adds	r7, #24
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}
 8009944:	40021000 	.word	0x40021000
 8009948:	40022000 	.word	0x40022000

0800994c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b086      	sub	sp, #24
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009954:	2300      	movs	r3, #0
 8009956:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009958:	2300      	movs	r3, #0
 800995a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009964:	2b00      	cmp	r3, #0
 8009966:	d03f      	beq.n	80099e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800996c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009970:	d01c      	beq.n	80099ac <HAL_RCCEx_PeriphCLKConfig+0x60>
 8009972:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009976:	d802      	bhi.n	800997e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8009978:	2b00      	cmp	r3, #0
 800997a:	d00e      	beq.n	800999a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800997c:	e01f      	b.n	80099be <HAL_RCCEx_PeriphCLKConfig+0x72>
 800997e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009982:	d003      	beq.n	800998c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8009984:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009988:	d01c      	beq.n	80099c4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800998a:	e018      	b.n	80099be <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800998c:	4b85      	ldr	r3, [pc, #532]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800998e:	68db      	ldr	r3, [r3, #12]
 8009990:	4a84      	ldr	r2, [pc, #528]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009992:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009996:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8009998:	e015      	b.n	80099c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	3304      	adds	r3, #4
 800999e:	2100      	movs	r1, #0
 80099a0:	4618      	mov	r0, r3
 80099a2:	f000 ff4f 	bl	800a844 <RCCEx_PLLSAI1_Config>
 80099a6:	4603      	mov	r3, r0
 80099a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80099aa:	e00c      	b.n	80099c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	3320      	adds	r3, #32
 80099b0:	2100      	movs	r1, #0
 80099b2:	4618      	mov	r0, r3
 80099b4:	f001 f836 	bl	800aa24 <RCCEx_PLLSAI2_Config>
 80099b8:	4603      	mov	r3, r0
 80099ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80099bc:	e003      	b.n	80099c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80099be:	2301      	movs	r3, #1
 80099c0:	74fb      	strb	r3, [r7, #19]
      break;
 80099c2:	e000      	b.n	80099c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80099c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80099c6:	7cfb      	ldrb	r3, [r7, #19]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d10b      	bne.n	80099e4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80099cc:	4b75      	ldr	r3, [pc, #468]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80099d2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80099da:	4972      	ldr	r1, [pc, #456]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80099dc:	4313      	orrs	r3, r2
 80099de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80099e2:	e001      	b.n	80099e8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099e4:	7cfb      	ldrb	r3, [r7, #19]
 80099e6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d03f      	beq.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80099f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80099fc:	d01c      	beq.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80099fe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009a02:	d802      	bhi.n	8009a0a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d00e      	beq.n	8009a26 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8009a08:	e01f      	b.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8009a0a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009a0e:	d003      	beq.n	8009a18 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8009a10:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009a14:	d01c      	beq.n	8009a50 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8009a16:	e018      	b.n	8009a4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8009a18:	4b62      	ldr	r3, [pc, #392]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	4a61      	ldr	r2, [pc, #388]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a22:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009a24:	e015      	b.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	3304      	adds	r3, #4
 8009a2a:	2100      	movs	r1, #0
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	f000 ff09 	bl	800a844 <RCCEx_PLLSAI1_Config>
 8009a32:	4603      	mov	r3, r0
 8009a34:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009a36:	e00c      	b.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	3320      	adds	r3, #32
 8009a3c:	2100      	movs	r1, #0
 8009a3e:	4618      	mov	r0, r3
 8009a40:	f000 fff0 	bl	800aa24 <RCCEx_PLLSAI2_Config>
 8009a44:	4603      	mov	r3, r0
 8009a46:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009a48:	e003      	b.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	74fb      	strb	r3, [r7, #19]
      break;
 8009a4e:	e000      	b.n	8009a52 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8009a50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009a52:	7cfb      	ldrb	r3, [r7, #19]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d10b      	bne.n	8009a70 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8009a58:	4b52      	ldr	r3, [pc, #328]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a5e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009a66:	494f      	ldr	r1, [pc, #316]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009a6e:	e001      	b.n	8009a74 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a70:	7cfb      	ldrb	r3, [r7, #19]
 8009a72:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	f000 80a0 	beq.w	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009a82:	2300      	movs	r3, #0
 8009a84:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009a86:	4b47      	ldr	r3, [pc, #284]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d101      	bne.n	8009a96 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8009a92:	2301      	movs	r3, #1
 8009a94:	e000      	b.n	8009a98 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8009a96:	2300      	movs	r3, #0
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d00d      	beq.n	8009ab8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009a9c:	4b41      	ldr	r3, [pc, #260]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009a9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009aa0:	4a40      	ldr	r2, [pc, #256]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009aa2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009aa6:	6593      	str	r3, [r2, #88]	; 0x58
 8009aa8:	4b3e      	ldr	r3, [pc, #248]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009aaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009aac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ab0:	60bb      	str	r3, [r7, #8]
 8009ab2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009ab8:	4b3b      	ldr	r3, [pc, #236]	; (8009ba8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4a3a      	ldr	r2, [pc, #232]	; (8009ba8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8009abe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009ac2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009ac4:	f7fb fc78 	bl	80053b8 <HAL_GetTick>
 8009ac8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009aca:	e009      	b.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009acc:	f7fb fc74 	bl	80053b8 <HAL_GetTick>
 8009ad0:	4602      	mov	r2, r0
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	1ad3      	subs	r3, r2, r3
 8009ad6:	2b02      	cmp	r3, #2
 8009ad8:	d902      	bls.n	8009ae0 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8009ada:	2303      	movs	r3, #3
 8009adc:	74fb      	strb	r3, [r7, #19]
        break;
 8009ade:	e005      	b.n	8009aec <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009ae0:	4b31      	ldr	r3, [pc, #196]	; (8009ba8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d0ef      	beq.n	8009acc <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8009aec:	7cfb      	ldrb	r3, [r7, #19]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d15c      	bne.n	8009bac <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009af2:	4b2c      	ldr	r3, [pc, #176]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009af8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009afc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d01f      	beq.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009b0a:	697a      	ldr	r2, [r7, #20]
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d019      	beq.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009b10:	4b24      	ldr	r3, [pc, #144]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b1a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009b1c:	4b21      	ldr	r3, [pc, #132]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b22:	4a20      	ldr	r2, [pc, #128]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009b28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009b2c:	4b1d      	ldr	r3, [pc, #116]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b32:	4a1c      	ldr	r2, [pc, #112]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009b38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009b3c:	4a19      	ldr	r2, [pc, #100]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009b44:	697b      	ldr	r3, [r7, #20]
 8009b46:	f003 0301 	and.w	r3, r3, #1
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d016      	beq.n	8009b7c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b4e:	f7fb fc33 	bl	80053b8 <HAL_GetTick>
 8009b52:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009b54:	e00b      	b.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b56:	f7fb fc2f 	bl	80053b8 <HAL_GetTick>
 8009b5a:	4602      	mov	r2, r0
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	1ad3      	subs	r3, r2, r3
 8009b60:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d902      	bls.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8009b68:	2303      	movs	r3, #3
 8009b6a:	74fb      	strb	r3, [r7, #19]
            break;
 8009b6c:	e006      	b.n	8009b7c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009b6e:	4b0d      	ldr	r3, [pc, #52]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b74:	f003 0302 	and.w	r3, r3, #2
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d0ec      	beq.n	8009b56 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8009b7c:	7cfb      	ldrb	r3, [r7, #19]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d10c      	bne.n	8009b9c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009b82:	4b08      	ldr	r3, [pc, #32]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009b92:	4904      	ldr	r1, [pc, #16]	; (8009ba4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b94:	4313      	orrs	r3, r2
 8009b96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8009b9a:	e009      	b.n	8009bb0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009b9c:	7cfb      	ldrb	r3, [r7, #19]
 8009b9e:	74bb      	strb	r3, [r7, #18]
 8009ba0:	e006      	b.n	8009bb0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8009ba2:	bf00      	nop
 8009ba4:	40021000 	.word	0x40021000
 8009ba8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bac:	7cfb      	ldrb	r3, [r7, #19]
 8009bae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009bb0:	7c7b      	ldrb	r3, [r7, #17]
 8009bb2:	2b01      	cmp	r3, #1
 8009bb4:	d105      	bne.n	8009bc2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009bb6:	4b9e      	ldr	r3, [pc, #632]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bba:	4a9d      	ldr	r2, [pc, #628]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009bbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009bc0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f003 0301 	and.w	r3, r3, #1
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d00a      	beq.n	8009be4 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009bce:	4b98      	ldr	r3, [pc, #608]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009bd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bd4:	f023 0203 	bic.w	r2, r3, #3
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bdc:	4994      	ldr	r1, [pc, #592]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009bde:	4313      	orrs	r3, r2
 8009be0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f003 0302 	and.w	r3, r3, #2
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d00a      	beq.n	8009c06 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009bf0:	4b8f      	ldr	r3, [pc, #572]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bf6:	f023 020c 	bic.w	r2, r3, #12
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009bfe:	498c      	ldr	r1, [pc, #560]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c00:	4313      	orrs	r3, r2
 8009c02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f003 0304 	and.w	r3, r3, #4
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d00a      	beq.n	8009c28 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009c12:	4b87      	ldr	r3, [pc, #540]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c18:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c20:	4983      	ldr	r1, [pc, #524]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c22:	4313      	orrs	r3, r2
 8009c24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f003 0308 	and.w	r3, r3, #8
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d00a      	beq.n	8009c4a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009c34:	4b7e      	ldr	r3, [pc, #504]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c3a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c42:	497b      	ldr	r1, [pc, #492]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c44:	4313      	orrs	r3, r2
 8009c46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f003 0310 	and.w	r3, r3, #16
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d00a      	beq.n	8009c6c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009c56:	4b76      	ldr	r3, [pc, #472]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c5c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c64:	4972      	ldr	r1, [pc, #456]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c66:	4313      	orrs	r3, r2
 8009c68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f003 0320 	and.w	r3, r3, #32
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d00a      	beq.n	8009c8e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009c78:	4b6d      	ldr	r3, [pc, #436]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c7e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009c86:	496a      	ldr	r1, [pc, #424]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d00a      	beq.n	8009cb0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009c9a:	4b65      	ldr	r3, [pc, #404]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ca0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ca8:	4961      	ldr	r1, [pc, #388]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009caa:	4313      	orrs	r3, r2
 8009cac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d00a      	beq.n	8009cd2 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009cbc:	4b5c      	ldr	r3, [pc, #368]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009cc2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009cca:	4959      	ldr	r1, [pc, #356]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d00a      	beq.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009cde:	4b54      	ldr	r3, [pc, #336]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009ce0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ce4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009cec:	4950      	ldr	r1, [pc, #320]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009cee:	4313      	orrs	r3, r2
 8009cf0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d00a      	beq.n	8009d16 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009d00:	4b4b      	ldr	r3, [pc, #300]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d06:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d0e:	4948      	ldr	r1, [pc, #288]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009d10:	4313      	orrs	r3, r2
 8009d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d00a      	beq.n	8009d38 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009d22:	4b43      	ldr	r3, [pc, #268]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d30:	493f      	ldr	r1, [pc, #252]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009d32:	4313      	orrs	r3, r2
 8009d34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d028      	beq.n	8009d96 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009d44:	4b3a      	ldr	r3, [pc, #232]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d4a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009d52:	4937      	ldr	r1, [pc, #220]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009d54:	4313      	orrs	r3, r2
 8009d56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009d5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009d62:	d106      	bne.n	8009d72 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009d64:	4b32      	ldr	r3, [pc, #200]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009d66:	68db      	ldr	r3, [r3, #12]
 8009d68:	4a31      	ldr	r2, [pc, #196]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009d6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009d6e:	60d3      	str	r3, [r2, #12]
 8009d70:	e011      	b.n	8009d96 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009d76:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009d7a:	d10c      	bne.n	8009d96 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	3304      	adds	r3, #4
 8009d80:	2101      	movs	r1, #1
 8009d82:	4618      	mov	r0, r3
 8009d84:	f000 fd5e 	bl	800a844 <RCCEx_PLLSAI1_Config>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8009d8c:	7cfb      	ldrb	r3, [r7, #19]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d001      	beq.n	8009d96 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8009d92:	7cfb      	ldrb	r3, [r7, #19]
 8009d94:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d028      	beq.n	8009df4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009da2:	4b23      	ldr	r3, [pc, #140]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009da4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009da8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009db0:	491f      	ldr	r1, [pc, #124]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009db2:	4313      	orrs	r3, r2
 8009db4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009dc0:	d106      	bne.n	8009dd0 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009dc2:	4b1b      	ldr	r3, [pc, #108]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009dc4:	68db      	ldr	r3, [r3, #12]
 8009dc6:	4a1a      	ldr	r2, [pc, #104]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009dc8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009dcc:	60d3      	str	r3, [r2, #12]
 8009dce:	e011      	b.n	8009df4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009dd4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009dd8:	d10c      	bne.n	8009df4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	3304      	adds	r3, #4
 8009dde:	2101      	movs	r1, #1
 8009de0:	4618      	mov	r0, r3
 8009de2:	f000 fd2f 	bl	800a844 <RCCEx_PLLSAI1_Config>
 8009de6:	4603      	mov	r3, r0
 8009de8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009dea:	7cfb      	ldrb	r3, [r7, #19]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d001      	beq.n	8009df4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8009df0:	7cfb      	ldrb	r3, [r7, #19]
 8009df2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d02b      	beq.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009e00:	4b0b      	ldr	r3, [pc, #44]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e0e:	4908      	ldr	r1, [pc, #32]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009e10:	4313      	orrs	r3, r2
 8009e12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009e1e:	d109      	bne.n	8009e34 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009e20:	4b03      	ldr	r3, [pc, #12]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009e22:	68db      	ldr	r3, [r3, #12]
 8009e24:	4a02      	ldr	r2, [pc, #8]	; (8009e30 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8009e26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009e2a:	60d3      	str	r3, [r2, #12]
 8009e2c:	e014      	b.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8009e2e:	bf00      	nop
 8009e30:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8009e3c:	d10c      	bne.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	3304      	adds	r3, #4
 8009e42:	2101      	movs	r1, #1
 8009e44:	4618      	mov	r0, r3
 8009e46:	f000 fcfd 	bl	800a844 <RCCEx_PLLSAI1_Config>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009e4e:	7cfb      	ldrb	r3, [r7, #19]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d001      	beq.n	8009e58 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8009e54:	7cfb      	ldrb	r3, [r7, #19]
 8009e56:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d02f      	beq.n	8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009e64:	4b2b      	ldr	r3, [pc, #172]	; (8009f14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e6a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009e72:	4928      	ldr	r1, [pc, #160]	; (8009f14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009e74:	4313      	orrs	r3, r2
 8009e76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009e7e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009e82:	d10d      	bne.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	3304      	adds	r3, #4
 8009e88:	2102      	movs	r1, #2
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	f000 fcda 	bl	800a844 <RCCEx_PLLSAI1_Config>
 8009e90:	4603      	mov	r3, r0
 8009e92:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009e94:	7cfb      	ldrb	r3, [r7, #19]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d014      	beq.n	8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8009e9a:	7cfb      	ldrb	r3, [r7, #19]
 8009e9c:	74bb      	strb	r3, [r7, #18]
 8009e9e:	e011      	b.n	8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009ea4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009ea8:	d10c      	bne.n	8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	3320      	adds	r3, #32
 8009eae:	2102      	movs	r1, #2
 8009eb0:	4618      	mov	r0, r3
 8009eb2:	f000 fdb7 	bl	800aa24 <RCCEx_PLLSAI2_Config>
 8009eb6:	4603      	mov	r3, r0
 8009eb8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8009eba:	7cfb      	ldrb	r3, [r7, #19]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d001      	beq.n	8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8009ec0:	7cfb      	ldrb	r3, [r7, #19]
 8009ec2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d00a      	beq.n	8009ee6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009ed0:	4b10      	ldr	r3, [pc, #64]	; (8009f14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ed6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ede:	490d      	ldr	r1, [pc, #52]	; (8009f14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ee0:	4313      	orrs	r3, r2
 8009ee2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d00b      	beq.n	8009f0a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009ef2:	4b08      	ldr	r3, [pc, #32]	; (8009f14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ef8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009f02:	4904      	ldr	r1, [pc, #16]	; (8009f14 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009f04:	4313      	orrs	r3, r2
 8009f06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8009f0a:	7cbb      	ldrb	r3, [r7, #18]
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3718      	adds	r7, #24
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}
 8009f14:	40021000 	.word	0x40021000

08009f18 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b088      	sub	sp, #32
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8009f20:	2300      	movs	r3, #0
 8009f22:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009f2a:	d137      	bne.n	8009f9c <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8009f2c:	4bb8      	ldr	r3, [pc, #736]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f36:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f3e:	d014      	beq.n	8009f6a <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8009f40:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009f44:	d01e      	beq.n	8009f84 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 8009f46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f4a:	d001      	beq.n	8009f50 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8009f4c:	f000 bc60 	b.w	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009f50:	4baf      	ldr	r3, [pc, #700]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f56:	f003 0302 	and.w	r3, r3, #2
 8009f5a:	2b02      	cmp	r3, #2
 8009f5c:	f040 8453 	bne.w	800a806 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
        frequency = LSE_VALUE;
 8009f60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009f64:	61fb      	str	r3, [r7, #28]
      break;
 8009f66:	f000 bc4e 	b.w	800a806 <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8009f6a:	4ba9      	ldr	r3, [pc, #676]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009f6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f70:	f003 0302 	and.w	r3, r3, #2
 8009f74:	2b02      	cmp	r3, #2
 8009f76:	f040 8448 	bne.w	800a80a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = LSI_VALUE;
 8009f7a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8009f7e:	61fb      	str	r3, [r7, #28]
      break;
 8009f80:	f000 bc43 	b.w	800a80a <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009f84:	4ba2      	ldr	r3, [pc, #648]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f8c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009f90:	f040 843d 	bne.w	800a80e <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
        frequency = HSE_VALUE / 32U;
 8009f94:	4b9f      	ldr	r3, [pc, #636]	; (800a214 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8009f96:	61fb      	str	r3, [r7, #28]
      break;
 8009f98:	f000 bc39 	b.w	800a80e <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009f9c:	4b9c      	ldr	r3, [pc, #624]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009f9e:	68db      	ldr	r3, [r3, #12]
 8009fa0:	f003 0303 	and.w	r3, r3, #3
 8009fa4:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8009fa6:	697b      	ldr	r3, [r7, #20]
 8009fa8:	2b02      	cmp	r3, #2
 8009faa:	d023      	beq.n	8009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8009fac:	2b03      	cmp	r3, #3
 8009fae:	d02e      	beq.n	800a00e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8009fb0:	2b01      	cmp	r3, #1
 8009fb2:	d139      	bne.n	800a028 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8009fb4:	4b96      	ldr	r3, [pc, #600]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f003 0302 	and.w	r3, r3, #2
 8009fbc:	2b02      	cmp	r3, #2
 8009fbe:	d116      	bne.n	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8009fc0:	4b93      	ldr	r3, [pc, #588]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f003 0308 	and.w	r3, r3, #8
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d005      	beq.n	8009fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8009fcc:	4b90      	ldr	r3, [pc, #576]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	091b      	lsrs	r3, r3, #4
 8009fd2:	f003 030f 	and.w	r3, r3, #15
 8009fd6:	e005      	b.n	8009fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8009fd8:	4b8d      	ldr	r3, [pc, #564]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009fda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009fde:	0a1b      	lsrs	r3, r3, #8
 8009fe0:	f003 030f 	and.w	r3, r3, #15
 8009fe4:	4a8c      	ldr	r2, [pc, #560]	; (800a218 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8009fe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009fea:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8009fec:	e01f      	b.n	800a02e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8009fee:	2300      	movs	r3, #0
 8009ff0:	61bb      	str	r3, [r7, #24]
      break;
 8009ff2:	e01c      	b.n	800a02e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009ff4:	4b86      	ldr	r3, [pc, #536]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ffc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a000:	d102      	bne.n	800a008 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 800a002:	4b86      	ldr	r3, [pc, #536]	; (800a21c <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800a004:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800a006:	e012      	b.n	800a02e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800a008:	2300      	movs	r3, #0
 800a00a:	61bb      	str	r3, [r7, #24]
      break;
 800a00c:	e00f      	b.n	800a02e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800a00e:	4b80      	ldr	r3, [pc, #512]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a016:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a01a:	d102      	bne.n	800a022 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 800a01c:	4b80      	ldr	r3, [pc, #512]	; (800a220 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 800a01e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800a020:	e005      	b.n	800a02e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800a022:	2300      	movs	r3, #0
 800a024:	61bb      	str	r3, [r7, #24]
      break;
 800a026:	e002      	b.n	800a02e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 800a028:	2300      	movs	r3, #0
 800a02a:	61bb      	str	r3, [r7, #24]
      break;
 800a02c:	bf00      	nop
    }

    switch(PeriphClk)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a034:	f000 8345 	beq.w	800a6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
 800a038:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a03c:	d825      	bhi.n	800a08a <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 800a03e:	2b10      	cmp	r3, #16
 800a040:	f000 81df 	beq.w	800a402 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800a044:	2b10      	cmp	r3, #16
 800a046:	d80f      	bhi.n	800a068 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 800a048:	2b02      	cmp	r3, #2
 800a04a:	f000 8128 	beq.w	800a29e <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 800a04e:	2b02      	cmp	r3, #2
 800a050:	d803      	bhi.n	800a05a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 800a052:	2b01      	cmp	r3, #1
 800a054:	f000 80ec 	beq.w	800a230 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 800a058:	e3da      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 800a05a:	2b04      	cmp	r3, #4
 800a05c:	f000 8169 	beq.w	800a332 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 800a060:	2b08      	cmp	r3, #8
 800a062:	f000 819a 	beq.w	800a39a <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 800a066:	e3d3      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 800a068:	2b40      	cmp	r3, #64	; 0x40
 800a06a:	f000 82c1 	beq.w	800a5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 800a06e:	2b40      	cmp	r3, #64	; 0x40
 800a070:	d803      	bhi.n	800a07a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 800a072:	2b20      	cmp	r3, #32
 800a074:	f000 81fd 	beq.w	800a472 <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 800a078:	e3ca      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 800a07a:	2b80      	cmp	r3, #128	; 0x80
 800a07c:	f000 82db 	beq.w	800a636 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
 800a080:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a084:	f000 82fa 	beq.w	800a67c <HAL_RCCEx_GetPeriphCLKFreq+0x764>
      break;
 800a088:	e3c2      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 800a08a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a08e:	f000 822d 	beq.w	800a4ec <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 800a092:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a096:	d811      	bhi.n	800a0bc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 800a098:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a09c:	d021      	beq.n	800a0e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 800a09e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a0a2:	d804      	bhi.n	800a0ae <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800a0a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a0a8:	f000 834c 	beq.w	800a744 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      break;
 800a0ac:	e3b0      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 800a0ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0b2:	d01d      	beq.n	800a0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 800a0b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a0b8:	d021      	beq.n	800a0fe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 800a0ba:	e3a9      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 800a0bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0c0:	f000 8285 	beq.w	800a5ce <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 800a0c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0c8:	d804      	bhi.n	800a0d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 800a0ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a0ce:	f000 837e 	beq.w	800a7ce <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
      break;
 800a0d2:	e39d      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
    switch(PeriphClk)
 800a0d4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a0d8:	d011      	beq.n	800a0fe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800a0da:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a0de:	d00e      	beq.n	800a0fe <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 800a0e0:	e396      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 800a0e2:	69b9      	ldr	r1, [r7, #24]
 800a0e4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a0e8:	f000 fd76 	bl	800abd8 <RCCEx_GetSAIxPeriphCLKFreq>
 800a0ec:	61f8      	str	r0, [r7, #28]
      break;
 800a0ee:	e38f      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 800a0f0:	69b9      	ldr	r1, [r7, #24]
 800a0f2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800a0f6:	f000 fd6f 	bl	800abd8 <RCCEx_GetSAIxPeriphCLKFreq>
 800a0fa:	61f8      	str	r0, [r7, #28]
      break;
 800a0fc:	e388      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 800a0fe:	4b44      	ldr	r3, [pc, #272]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a100:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a104:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800a108:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a110:	d023      	beq.n	800a15a <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 800a112:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a116:	d003      	beq.n	800a120 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800a118:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a11c:	d04a      	beq.n	800a1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 800a11e:	e086      	b.n	800a22e <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 800a120:	4b3b      	ldr	r3, [pc, #236]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f003 0302 	and.w	r3, r3, #2
 800a128:	2b02      	cmp	r3, #2
 800a12a:	d17b      	bne.n	800a224 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800a12c:	4b38      	ldr	r3, [pc, #224]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	f003 0308 	and.w	r3, r3, #8
 800a134:	2b00      	cmp	r3, #0
 800a136:	d005      	beq.n	800a144 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 800a138:	4b35      	ldr	r3, [pc, #212]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	091b      	lsrs	r3, r3, #4
 800a13e:	f003 030f 	and.w	r3, r3, #15
 800a142:	e005      	b.n	800a150 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 800a144:	4b32      	ldr	r3, [pc, #200]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a146:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a14a:	0a1b      	lsrs	r3, r3, #8
 800a14c:	f003 030f 	and.w	r3, r3, #15
 800a150:	4a31      	ldr	r2, [pc, #196]	; (800a218 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800a152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a156:	61fb      	str	r3, [r7, #28]
          break;
 800a158:	e064      	b.n	800a224 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 800a15a:	4b2d      	ldr	r3, [pc, #180]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a162:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800a166:	d15f      	bne.n	800a228 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 800a168:	4b29      	ldr	r3, [pc, #164]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a16a:	68db      	ldr	r3, [r3, #12]
 800a16c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a170:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a174:	d158      	bne.n	800a228 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800a176:	4b26      	ldr	r3, [pc, #152]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a178:	68db      	ldr	r3, [r3, #12]
 800a17a:	0a1b      	lsrs	r3, r3, #8
 800a17c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a180:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a182:	69bb      	ldr	r3, [r7, #24]
 800a184:	68fa      	ldr	r2, [r7, #12]
 800a186:	fb02 f203 	mul.w	r2, r2, r3
 800a18a:	4b21      	ldr	r3, [pc, #132]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a18c:	68db      	ldr	r3, [r3, #12]
 800a18e:	091b      	lsrs	r3, r3, #4
 800a190:	f003 0307 	and.w	r3, r3, #7
 800a194:	3301      	adds	r3, #1
 800a196:	fbb2 f3f3 	udiv	r3, r2, r3
 800a19a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 800a19c:	4b1c      	ldr	r3, [pc, #112]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a19e:	68db      	ldr	r3, [r3, #12]
 800a1a0:	0d5b      	lsrs	r3, r3, #21
 800a1a2:	f003 0303 	and.w	r3, r3, #3
 800a1a6:	3301      	adds	r3, #1
 800a1a8:	005b      	lsls	r3, r3, #1
 800a1aa:	69ba      	ldr	r2, [r7, #24]
 800a1ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1b0:	61fb      	str	r3, [r7, #28]
          break;
 800a1b2:	e039      	b.n	800a228 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 800a1b4:	4b16      	ldr	r3, [pc, #88]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a1bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a1c0:	d134      	bne.n	800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800a1c2:	4b13      	ldr	r3, [pc, #76]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a1c4:	691b      	ldr	r3, [r3, #16]
 800a1c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a1ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a1ce:	d12d      	bne.n	800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a1d0:	4b0f      	ldr	r3, [pc, #60]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a1d2:	691b      	ldr	r3, [r3, #16]
 800a1d4:	0a1b      	lsrs	r3, r3, #8
 800a1d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a1da:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a1dc:	69bb      	ldr	r3, [r7, #24]
 800a1de:	68fa      	ldr	r2, [r7, #12]
 800a1e0:	fb02 f203 	mul.w	r2, r2, r3
 800a1e4:	4b0a      	ldr	r3, [pc, #40]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a1e6:	68db      	ldr	r3, [r3, #12]
 800a1e8:	091b      	lsrs	r3, r3, #4
 800a1ea:	f003 0307 	and.w	r3, r3, #7
 800a1ee:	3301      	adds	r3, #1
 800a1f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1f4:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800a1f6:	4b06      	ldr	r3, [pc, #24]	; (800a210 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800a1f8:	691b      	ldr	r3, [r3, #16]
 800a1fa:	0d5b      	lsrs	r3, r3, #21
 800a1fc:	f003 0303 	and.w	r3, r3, #3
 800a200:	3301      	adds	r3, #1
 800a202:	005b      	lsls	r3, r3, #1
 800a204:	69ba      	ldr	r2, [r7, #24]
 800a206:	fbb2 f3f3 	udiv	r3, r2, r3
 800a20a:	61fb      	str	r3, [r7, #28]
          break;
 800a20c:	e00e      	b.n	800a22c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800a20e:	bf00      	nop
 800a210:	40021000 	.word	0x40021000
 800a214:	0003d090 	.word	0x0003d090
 800a218:	0801972c 	.word	0x0801972c
 800a21c:	00f42400 	.word	0x00f42400
 800a220:	007a1200 	.word	0x007a1200
          break;
 800a224:	bf00      	nop
 800a226:	e2f3      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a228:	bf00      	nop
 800a22a:	e2f1      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a22c:	bf00      	nop
        break;
 800a22e:	e2ef      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800a230:	4bac      	ldr	r3, [pc, #688]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a236:	f003 0303 	and.w	r3, r3, #3
 800a23a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a23c:	693b      	ldr	r3, [r7, #16]
 800a23e:	2b03      	cmp	r3, #3
 800a240:	d827      	bhi.n	800a292 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 800a242:	a201      	add	r2, pc, #4	; (adr r2, 800a248 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 800a244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a248:	0800a259 	.word	0x0800a259
 800a24c:	0800a261 	.word	0x0800a261
 800a250:	0800a269 	.word	0x0800a269
 800a254:	0800a27d 	.word	0x0800a27d
          frequency = HAL_RCC_GetPCLK2Freq();
 800a258:	f7ff fad0 	bl	80097fc <HAL_RCC_GetPCLK2Freq>
 800a25c:	61f8      	str	r0, [r7, #28]
          break;
 800a25e:	e01d      	b.n	800a29c <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 800a260:	f7ff fa20 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800a264:	61f8      	str	r0, [r7, #28]
          break;
 800a266:	e019      	b.n	800a29c <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a268:	4b9e      	ldr	r3, [pc, #632]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a274:	d10f      	bne.n	800a296 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 800a276:	4b9c      	ldr	r3, [pc, #624]	; (800a4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a278:	61fb      	str	r3, [r7, #28]
          break;
 800a27a:	e00c      	b.n	800a296 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a27c:	4b99      	ldr	r3, [pc, #612]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a27e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a282:	f003 0302 	and.w	r3, r3, #2
 800a286:	2b02      	cmp	r3, #2
 800a288:	d107      	bne.n	800a29a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 800a28a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a28e:	61fb      	str	r3, [r7, #28]
          break;
 800a290:	e003      	b.n	800a29a <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 800a292:	bf00      	nop
 800a294:	e2bc      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a296:	bf00      	nop
 800a298:	e2ba      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a29a:	bf00      	nop
        break;
 800a29c:	e2b8      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800a29e:	4b91      	ldr	r3, [pc, #580]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a2a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a2a4:	f003 030c 	and.w	r3, r3, #12
 800a2a8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a2aa:	693b      	ldr	r3, [r7, #16]
 800a2ac:	2b0c      	cmp	r3, #12
 800a2ae:	d83a      	bhi.n	800a326 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 800a2b0:	a201      	add	r2, pc, #4	; (adr r2, 800a2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 800a2b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2b6:	bf00      	nop
 800a2b8:	0800a2ed 	.word	0x0800a2ed
 800a2bc:	0800a327 	.word	0x0800a327
 800a2c0:	0800a327 	.word	0x0800a327
 800a2c4:	0800a327 	.word	0x0800a327
 800a2c8:	0800a2f5 	.word	0x0800a2f5
 800a2cc:	0800a327 	.word	0x0800a327
 800a2d0:	0800a327 	.word	0x0800a327
 800a2d4:	0800a327 	.word	0x0800a327
 800a2d8:	0800a2fd 	.word	0x0800a2fd
 800a2dc:	0800a327 	.word	0x0800a327
 800a2e0:	0800a327 	.word	0x0800a327
 800a2e4:	0800a327 	.word	0x0800a327
 800a2e8:	0800a311 	.word	0x0800a311
          frequency = HAL_RCC_GetPCLK1Freq();
 800a2ec:	f7ff fa70 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800a2f0:	61f8      	str	r0, [r7, #28]
          break;
 800a2f2:	e01d      	b.n	800a330 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 800a2f4:	f7ff f9d6 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800a2f8:	61f8      	str	r0, [r7, #28]
          break;
 800a2fa:	e019      	b.n	800a330 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a2fc:	4b79      	ldr	r3, [pc, #484]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a304:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a308:	d10f      	bne.n	800a32a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 800a30a:	4b77      	ldr	r3, [pc, #476]	; (800a4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a30c:	61fb      	str	r3, [r7, #28]
          break;
 800a30e:	e00c      	b.n	800a32a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a310:	4b74      	ldr	r3, [pc, #464]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a316:	f003 0302 	and.w	r3, r3, #2
 800a31a:	2b02      	cmp	r3, #2
 800a31c:	d107      	bne.n	800a32e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 800a31e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a322:	61fb      	str	r3, [r7, #28]
          break;
 800a324:	e003      	b.n	800a32e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 800a326:	bf00      	nop
 800a328:	e272      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a32a:	bf00      	nop
 800a32c:	e270      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a32e:	bf00      	nop
        break;
 800a330:	e26e      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800a332:	4b6c      	ldr	r3, [pc, #432]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a338:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a33c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	2b10      	cmp	r3, #16
 800a342:	d00d      	beq.n	800a360 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 800a344:	2b10      	cmp	r3, #16
 800a346:	d802      	bhi.n	800a34e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d005      	beq.n	800a358 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 800a34c:	e024      	b.n	800a398 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 800a34e:	2b20      	cmp	r3, #32
 800a350:	d00a      	beq.n	800a368 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 800a352:	2b30      	cmp	r3, #48	; 0x30
 800a354:	d012      	beq.n	800a37c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 800a356:	e01f      	b.n	800a398 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a358:	f7ff fa3a 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800a35c:	61f8      	str	r0, [r7, #28]
          break;
 800a35e:	e01b      	b.n	800a398 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 800a360:	f7ff f9a0 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800a364:	61f8      	str	r0, [r7, #28]
          break;
 800a366:	e017      	b.n	800a398 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a368:	4b5e      	ldr	r3, [pc, #376]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a370:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a374:	d10d      	bne.n	800a392 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 800a376:	4b5c      	ldr	r3, [pc, #368]	; (800a4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a378:	61fb      	str	r3, [r7, #28]
          break;
 800a37a:	e00a      	b.n	800a392 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a37c:	4b59      	ldr	r3, [pc, #356]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a37e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a382:	f003 0302 	and.w	r3, r3, #2
 800a386:	2b02      	cmp	r3, #2
 800a388:	d105      	bne.n	800a396 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 800a38a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a38e:	61fb      	str	r3, [r7, #28]
          break;
 800a390:	e001      	b.n	800a396 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800a392:	bf00      	nop
 800a394:	e23c      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a396:	bf00      	nop
        break;
 800a398:	e23a      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800a39a:	4b52      	ldr	r3, [pc, #328]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a39c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3a0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a3a4:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a3a6:	693b      	ldr	r3, [r7, #16]
 800a3a8:	2b40      	cmp	r3, #64	; 0x40
 800a3aa:	d00d      	beq.n	800a3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 800a3ac:	2b40      	cmp	r3, #64	; 0x40
 800a3ae:	d802      	bhi.n	800a3b6 <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d005      	beq.n	800a3c0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 800a3b4:	e024      	b.n	800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 800a3b6:	2b80      	cmp	r3, #128	; 0x80
 800a3b8:	d00a      	beq.n	800a3d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 800a3ba:	2bc0      	cmp	r3, #192	; 0xc0
 800a3bc:	d012      	beq.n	800a3e4 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 800a3be:	e01f      	b.n	800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a3c0:	f7ff fa06 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800a3c4:	61f8      	str	r0, [r7, #28]
          break;
 800a3c6:	e01b      	b.n	800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 800a3c8:	f7ff f96c 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800a3cc:	61f8      	str	r0, [r7, #28]
          break;
 800a3ce:	e017      	b.n	800a400 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a3d0:	4b44      	ldr	r3, [pc, #272]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3dc:	d10d      	bne.n	800a3fa <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 800a3de:	4b42      	ldr	r3, [pc, #264]	; (800a4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a3e0:	61fb      	str	r3, [r7, #28]
          break;
 800a3e2:	e00a      	b.n	800a3fa <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a3e4:	4b3f      	ldr	r3, [pc, #252]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a3e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a3ea:	f003 0302 	and.w	r3, r3, #2
 800a3ee:	2b02      	cmp	r3, #2
 800a3f0:	d105      	bne.n	800a3fe <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 800a3f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a3f6:	61fb      	str	r3, [r7, #28]
          break;
 800a3f8:	e001      	b.n	800a3fe <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 800a3fa:	bf00      	nop
 800a3fc:	e208      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a3fe:	bf00      	nop
        break;
 800a400:	e206      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800a402:	4b38      	ldr	r3, [pc, #224]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a404:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a408:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a40c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a40e:	693b      	ldr	r3, [r7, #16]
 800a410:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a414:	d010      	beq.n	800a438 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 800a416:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a41a:	d802      	bhi.n	800a422 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d007      	beq.n	800a430 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 800a420:	e026      	b.n	800a470 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 800a422:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a426:	d00b      	beq.n	800a440 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 800a428:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a42c:	d012      	beq.n	800a454 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 800a42e:	e01f      	b.n	800a470 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a430:	f7ff f9ce 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800a434:	61f8      	str	r0, [r7, #28]
          break;
 800a436:	e01b      	b.n	800a470 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 800a438:	f7ff f934 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800a43c:	61f8      	str	r0, [r7, #28]
          break;
 800a43e:	e017      	b.n	800a470 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a440:	4b28      	ldr	r3, [pc, #160]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a448:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a44c:	d10d      	bne.n	800a46a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 800a44e:	4b26      	ldr	r3, [pc, #152]	; (800a4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a450:	61fb      	str	r3, [r7, #28]
          break;
 800a452:	e00a      	b.n	800a46a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a454:	4b23      	ldr	r3, [pc, #140]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a45a:	f003 0302 	and.w	r3, r3, #2
 800a45e:	2b02      	cmp	r3, #2
 800a460:	d105      	bne.n	800a46e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 800a462:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a466:	61fb      	str	r3, [r7, #28]
          break;
 800a468:	e001      	b.n	800a46e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 800a46a:	bf00      	nop
 800a46c:	e1d0      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a46e:	bf00      	nop
        break;
 800a470:	e1ce      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800a472:	4b1c      	ldr	r3, [pc, #112]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a478:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a47c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a47e:	693b      	ldr	r3, [r7, #16]
 800a480:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a484:	d010      	beq.n	800a4a8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 800a486:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a48a:	d802      	bhi.n	800a492 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d007      	beq.n	800a4a0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 800a490:	e026      	b.n	800a4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 800a492:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a496:	d00b      	beq.n	800a4b0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 800a498:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a49c:	d012      	beq.n	800a4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 800a49e:	e01f      	b.n	800a4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a4a0:	f7ff f996 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800a4a4:	61f8      	str	r0, [r7, #28]
          break;
 800a4a6:	e01b      	b.n	800a4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 800a4a8:	f7ff f8fc 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800a4ac:	61f8      	str	r0, [r7, #28]
          break;
 800a4ae:	e017      	b.n	800a4e0 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a4b0:	4b0c      	ldr	r3, [pc, #48]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a4b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a4bc:	d10d      	bne.n	800a4da <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 800a4be:	4b0a      	ldr	r3, [pc, #40]	; (800a4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800a4c0:	61fb      	str	r3, [r7, #28]
          break;
 800a4c2:	e00a      	b.n	800a4da <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a4c4:	4b07      	ldr	r3, [pc, #28]	; (800a4e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800a4c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a4ca:	f003 0302 	and.w	r3, r3, #2
 800a4ce:	2b02      	cmp	r3, #2
 800a4d0:	d105      	bne.n	800a4de <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 800a4d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4d6:	61fb      	str	r3, [r7, #28]
          break;
 800a4d8:	e001      	b.n	800a4de <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 800a4da:	bf00      	nop
 800a4dc:	e198      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a4de:	bf00      	nop
        break;
 800a4e0:	e196      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800a4e2:	bf00      	nop
 800a4e4:	40021000 	.word	0x40021000
 800a4e8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800a4ec:	4bad      	ldr	r3, [pc, #692]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a4ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4f2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800a4f6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a4fe:	d036      	beq.n	800a56e <HAL_RCCEx_GetPeriphCLKFreq+0x656>
 800a500:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800a504:	d003      	beq.n	800a50e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800a506:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a50a:	d004      	beq.n	800a516 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 800a50c:	e05e      	b.n	800a5cc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetSysClockFreq();
 800a50e:	f7ff f8c9 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800a512:	61f8      	str	r0, [r7, #28]
          break;
 800a514:	e05a      	b.n	800a5cc <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 800a516:	4ba3      	ldr	r3, [pc, #652]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a51e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a522:	d150      	bne.n	800a5c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 800a524:	4b9f      	ldr	r3, [pc, #636]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a526:	691b      	ldr	r3, [r3, #16]
 800a528:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d04a      	beq.n	800a5c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800a530:	4b9c      	ldr	r3, [pc, #624]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a532:	691b      	ldr	r3, [r3, #16]
 800a534:	0a1b      	lsrs	r3, r3, #8
 800a536:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a53a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a53c:	69bb      	ldr	r3, [r7, #24]
 800a53e:	68fa      	ldr	r2, [r7, #12]
 800a540:	fb02 f203 	mul.w	r2, r2, r3
 800a544:	4b97      	ldr	r3, [pc, #604]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a546:	68db      	ldr	r3, [r3, #12]
 800a548:	091b      	lsrs	r3, r3, #4
 800a54a:	f003 0307 	and.w	r3, r3, #7
 800a54e:	3301      	adds	r3, #1
 800a550:	fbb2 f3f3 	udiv	r3, r2, r3
 800a554:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 800a556:	4b93      	ldr	r3, [pc, #588]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a558:	691b      	ldr	r3, [r3, #16]
 800a55a:	0e5b      	lsrs	r3, r3, #25
 800a55c:	f003 0303 	and.w	r3, r3, #3
 800a560:	3301      	adds	r3, #1
 800a562:	005b      	lsls	r3, r3, #1
 800a564:	69ba      	ldr	r2, [r7, #24]
 800a566:	fbb2 f3f3 	udiv	r3, r2, r3
 800a56a:	61fb      	str	r3, [r7, #28]
          break;
 800a56c:	e02b      	b.n	800a5c6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800a56e:	4b8d      	ldr	r3, [pc, #564]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a576:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a57a:	d126      	bne.n	800a5ca <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
 800a57c:	4b89      	ldr	r3, [pc, #548]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a57e:	695b      	ldr	r3, [r3, #20]
 800a580:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a584:	2b00      	cmp	r3, #0
 800a586:	d020      	beq.n	800a5ca <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800a588:	4b86      	ldr	r3, [pc, #536]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a58a:	695b      	ldr	r3, [r3, #20]
 800a58c:	0a1b      	lsrs	r3, r3, #8
 800a58e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a592:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800a594:	69bb      	ldr	r3, [r7, #24]
 800a596:	68fa      	ldr	r2, [r7, #12]
 800a598:	fb02 f203 	mul.w	r2, r2, r3
 800a59c:	4b81      	ldr	r3, [pc, #516]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a59e:	68db      	ldr	r3, [r3, #12]
 800a5a0:	091b      	lsrs	r3, r3, #4
 800a5a2:	f003 0307 	and.w	r3, r3, #7
 800a5a6:	3301      	adds	r3, #1
 800a5a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5ac:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800a5ae:	4b7d      	ldr	r3, [pc, #500]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a5b0:	695b      	ldr	r3, [r3, #20]
 800a5b2:	0e5b      	lsrs	r3, r3, #25
 800a5b4:	f003 0303 	and.w	r3, r3, #3
 800a5b8:	3301      	adds	r3, #1
 800a5ba:	005b      	lsls	r3, r3, #1
 800a5bc:	69ba      	ldr	r2, [r7, #24]
 800a5be:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5c2:	61fb      	str	r3, [r7, #28]
          break;
 800a5c4:	e001      	b.n	800a5ca <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
          break;
 800a5c6:	bf00      	nop
 800a5c8:	e122      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a5ca:	bf00      	nop
        break;
 800a5cc:	e120      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 800a5ce:	4b75      	ldr	r3, [pc, #468]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a5d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a5d8:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 800a5da:	693b      	ldr	r3, [r7, #16]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d103      	bne.n	800a5e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
          frequency = HAL_RCC_GetPCLK2Freq();
 800a5e0:	f7ff f90c 	bl	80097fc <HAL_RCC_GetPCLK2Freq>
 800a5e4:	61f8      	str	r0, [r7, #28]
        break;
 800a5e6:	e113      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = HAL_RCC_GetSysClockFreq();
 800a5e8:	f7ff f85c 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800a5ec:	61f8      	str	r0, [r7, #28]
        break;
 800a5ee:	e10f      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800a5f0:	4b6c      	ldr	r3, [pc, #432]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a5f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a5f6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a5fa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a5fc:	693b      	ldr	r3, [r7, #16]
 800a5fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a602:	d009      	beq.n	800a618 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800a604:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a608:	d00a      	beq.n	800a620 <HAL_RCCEx_GetPeriphCLKFreq+0x708>
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d000      	beq.n	800a610 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
          break;
 800a60e:	e011      	b.n	800a634 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a610:	f7ff f8de 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800a614:	61f8      	str	r0, [r7, #28]
          break;
 800a616:	e00d      	b.n	800a634 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          frequency = HAL_RCC_GetSysClockFreq();
 800a618:	f7ff f844 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800a61c:	61f8      	str	r0, [r7, #28]
          break;
 800a61e:	e009      	b.n	800a634 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a620:	4b60      	ldr	r3, [pc, #384]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a628:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a62c:	d101      	bne.n	800a632 <HAL_RCCEx_GetPeriphCLKFreq+0x71a>
            frequency = HSI_VALUE;
 800a62e:	4b5e      	ldr	r3, [pc, #376]	; (800a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800a630:	61fb      	str	r3, [r7, #28]
          break;
 800a632:	bf00      	nop
        break;
 800a634:	e0ec      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800a636:	4b5b      	ldr	r3, [pc, #364]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a63c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a640:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a648:	d009      	beq.n	800a65e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800a64a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a64e:	d00a      	beq.n	800a666 <HAL_RCCEx_GetPeriphCLKFreq+0x74e>
 800a650:	2b00      	cmp	r3, #0
 800a652:	d000      	beq.n	800a656 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
          break;
 800a654:	e011      	b.n	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a656:	f7ff f8bb 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800a65a:	61f8      	str	r0, [r7, #28]
          break;
 800a65c:	e00d      	b.n	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          frequency = HAL_RCC_GetSysClockFreq();
 800a65e:	f7ff f821 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800a662:	61f8      	str	r0, [r7, #28]
          break;
 800a664:	e009      	b.n	800a67a <HAL_RCCEx_GetPeriphCLKFreq+0x762>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a666:	4b4f      	ldr	r3, [pc, #316]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a66e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a672:	d101      	bne.n	800a678 <HAL_RCCEx_GetPeriphCLKFreq+0x760>
            frequency = HSI_VALUE;
 800a674:	4b4c      	ldr	r3, [pc, #304]	; (800a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800a676:	61fb      	str	r3, [r7, #28]
          break;
 800a678:	bf00      	nop
        break;
 800a67a:	e0c9      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800a67c:	4b49      	ldr	r3, [pc, #292]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a67e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a682:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a686:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a688:	693b      	ldr	r3, [r7, #16]
 800a68a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a68e:	d009      	beq.n	800a6a4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
 800a690:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a694:	d00a      	beq.n	800a6ac <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800a696:	2b00      	cmp	r3, #0
 800a698:	d000      	beq.n	800a69c <HAL_RCCEx_GetPeriphCLKFreq+0x784>
          break;
 800a69a:	e011      	b.n	800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a69c:	f7ff f898 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800a6a0:	61f8      	str	r0, [r7, #28]
          break;
 800a6a2:	e00d      	b.n	800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
          frequency = HAL_RCC_GetSysClockFreq();
 800a6a4:	f7fe fffe 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800a6a8:	61f8      	str	r0, [r7, #28]
          break;
 800a6aa:	e009      	b.n	800a6c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a6ac:	4b3d      	ldr	r3, [pc, #244]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a6b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a6b8:	d101      	bne.n	800a6be <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
            frequency = HSI_VALUE;
 800a6ba:	4b3b      	ldr	r3, [pc, #236]	; (800a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800a6bc:	61fb      	str	r3, [r7, #28]
          break;
 800a6be:	bf00      	nop
        break;
 800a6c0:	e0a6      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800a6c2:	4b38      	ldr	r3, [pc, #224]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a6c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6c8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800a6cc:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a6d4:	d010      	beq.n	800a6f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7e0>
 800a6d6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a6da:	d802      	bhi.n	800a6e2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d007      	beq.n	800a6f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7d8>
          break;
 800a6e0:	e02f      	b.n	800a742 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
        switch(srcclk)
 800a6e2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a6e6:	d012      	beq.n	800a70e <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
 800a6e8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a6ec:	d019      	beq.n	800a722 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          break;
 800a6ee:	e028      	b.n	800a742 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a6f0:	f7ff f86e 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800a6f4:	61f8      	str	r0, [r7, #28]
          break;
 800a6f6:	e024      	b.n	800a742 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800a6f8:	4b2a      	ldr	r3, [pc, #168]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a6fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a6fe:	f003 0302 	and.w	r3, r3, #2
 800a702:	2b02      	cmp	r3, #2
 800a704:	d118      	bne.n	800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
              frequency = LSI_VALUE;
 800a706:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800a70a:	61fb      	str	r3, [r7, #28]
          break;
 800a70c:	e014      	b.n	800a738 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a70e:	4b25      	ldr	r3, [pc, #148]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a716:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a71a:	d10f      	bne.n	800a73c <HAL_RCCEx_GetPeriphCLKFreq+0x824>
            frequency = HSI_VALUE;
 800a71c:	4b22      	ldr	r3, [pc, #136]	; (800a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800a71e:	61fb      	str	r3, [r7, #28]
          break;
 800a720:	e00c      	b.n	800a73c <HAL_RCCEx_GetPeriphCLKFreq+0x824>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a722:	4b20      	ldr	r3, [pc, #128]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a724:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a728:	f003 0302 	and.w	r3, r3, #2
 800a72c:	2b02      	cmp	r3, #2
 800a72e:	d107      	bne.n	800a740 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
            frequency = LSE_VALUE;
 800a730:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a734:	61fb      	str	r3, [r7, #28]
          break;
 800a736:	e003      	b.n	800a740 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
          break;
 800a738:	bf00      	nop
 800a73a:	e069      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a73c:	bf00      	nop
 800a73e:	e067      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a740:	bf00      	nop
        break;
 800a742:	e065      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800a744:	4b17      	ldr	r3, [pc, #92]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a74a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800a74e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a750:	693b      	ldr	r3, [r7, #16]
 800a752:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a756:	d010      	beq.n	800a77a <HAL_RCCEx_GetPeriphCLKFreq+0x862>
 800a758:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a75c:	d802      	bhi.n	800a764 <HAL_RCCEx_GetPeriphCLKFreq+0x84c>
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d007      	beq.n	800a772 <HAL_RCCEx_GetPeriphCLKFreq+0x85a>
          break;
 800a762:	e033      	b.n	800a7cc <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        switch(srcclk)
 800a764:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a768:	d012      	beq.n	800a790 <HAL_RCCEx_GetPeriphCLKFreq+0x878>
 800a76a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a76e:	d01d      	beq.n	800a7ac <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          break;
 800a770:	e02c      	b.n	800a7cc <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a772:	f7ff f82d 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800a776:	61f8      	str	r0, [r7, #28]
          break;
 800a778:	e028      	b.n	800a7cc <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800a77a:	4b0a      	ldr	r3, [pc, #40]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a77c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a780:	f003 0302 	and.w	r3, r3, #2
 800a784:	2b02      	cmp	r3, #2
 800a786:	d11c      	bne.n	800a7c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
              frequency = LSI_VALUE;
 800a788:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800a78c:	61fb      	str	r3, [r7, #28]
          break;
 800a78e:	e018      	b.n	800a7c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a790:	4b04      	ldr	r3, [pc, #16]	; (800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0x88c>)
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a798:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a79c:	d113      	bne.n	800a7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
            frequency = HSI_VALUE;
 800a79e:	4b02      	ldr	r3, [pc, #8]	; (800a7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800a7a0:	61fb      	str	r3, [r7, #28]
          break;
 800a7a2:	e010      	b.n	800a7c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800a7a4:	40021000 	.word	0x40021000
 800a7a8:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800a7ac:	4b1b      	ldr	r3, [pc, #108]	; (800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
 800a7ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a7b2:	f003 0302 	and.w	r3, r3, #2
 800a7b6:	2b02      	cmp	r3, #2
 800a7b8:	d107      	bne.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
            frequency = LSE_VALUE;
 800a7ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a7be:	61fb      	str	r3, [r7, #28]
          break;
 800a7c0:	e003      	b.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          break;
 800a7c2:	bf00      	nop
 800a7c4:	e024      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a7c6:	bf00      	nop
 800a7c8:	e022      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          break;
 800a7ca:	bf00      	nop
        break;
 800a7cc:	e020      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800a7ce:	4b13      	ldr	r3, [pc, #76]	; (800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
 800a7d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7d4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a7d8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800a7da:	693b      	ldr	r3, [r7, #16]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d003      	beq.n	800a7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
 800a7e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7e4:	d004      	beq.n	800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          break;
 800a7e6:	e00d      	b.n	800a804 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          frequency = HAL_RCC_GetPCLK1Freq();
 800a7e8:	f7fe fff2 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800a7ec:	61f8      	str	r0, [r7, #28]
          break;
 800a7ee:	e009      	b.n	800a804 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800a7f0:	4b0a      	ldr	r3, [pc, #40]	; (800a81c <HAL_RCCEx_GetPeriphCLKFreq+0x904>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a7f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a7fc:	d101      	bne.n	800a802 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
            frequency = HSI_VALUE;
 800a7fe:	4b08      	ldr	r3, [pc, #32]	; (800a820 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
 800a800:	61fb      	str	r3, [r7, #28]
          break;
 800a802:	bf00      	nop
        break;
 800a804:	e004      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
      break;
 800a806:	bf00      	nop
 800a808:	e002      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
      break;
 800a80a:	bf00      	nop
 800a80c:	e000      	b.n	800a810 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
      break;
 800a80e:	bf00      	nop
    }
  }

  return(frequency);
 800a810:	69fb      	ldr	r3, [r7, #28]
}
 800a812:	4618      	mov	r0, r3
 800a814:	3720      	adds	r7, #32
 800a816:	46bd      	mov	sp, r7
 800a818:	bd80      	pop	{r7, pc}
 800a81a:	bf00      	nop
 800a81c:	40021000 	.word	0x40021000
 800a820:	00f42400 	.word	0x00f42400

0800a824 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 800a824:	b480      	push	{r7}
 800a826:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800a828:	4b05      	ldr	r3, [pc, #20]	; (800a840 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	4a04      	ldr	r2, [pc, #16]	; (800a840 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800a82e:	f043 0304 	orr.w	r3, r3, #4
 800a832:	6013      	str	r3, [r2, #0]
}
 800a834:	bf00      	nop
 800a836:	46bd      	mov	sp, r7
 800a838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83c:	4770      	bx	lr
 800a83e:	bf00      	nop
 800a840:	40021000 	.word	0x40021000

0800a844 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b084      	sub	sp, #16
 800a848:	af00      	add	r7, sp, #0
 800a84a:	6078      	str	r0, [r7, #4]
 800a84c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a84e:	2300      	movs	r3, #0
 800a850:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a852:	4b73      	ldr	r3, [pc, #460]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a854:	68db      	ldr	r3, [r3, #12]
 800a856:	f003 0303 	and.w	r3, r3, #3
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d018      	beq.n	800a890 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a85e:	4b70      	ldr	r3, [pc, #448]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a860:	68db      	ldr	r3, [r3, #12]
 800a862:	f003 0203 	and.w	r2, r3, #3
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	429a      	cmp	r2, r3
 800a86c:	d10d      	bne.n	800a88a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	681b      	ldr	r3, [r3, #0]
       ||
 800a872:	2b00      	cmp	r3, #0
 800a874:	d009      	beq.n	800a88a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a876:	4b6a      	ldr	r3, [pc, #424]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a878:	68db      	ldr	r3, [r3, #12]
 800a87a:	091b      	lsrs	r3, r3, #4
 800a87c:	f003 0307 	and.w	r3, r3, #7
 800a880:	1c5a      	adds	r2, r3, #1
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	685b      	ldr	r3, [r3, #4]
       ||
 800a886:	429a      	cmp	r2, r3
 800a888:	d044      	beq.n	800a914 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800a88a:	2301      	movs	r3, #1
 800a88c:	73fb      	strb	r3, [r7, #15]
 800a88e:	e041      	b.n	800a914 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	2b02      	cmp	r3, #2
 800a896:	d00c      	beq.n	800a8b2 <RCCEx_PLLSAI1_Config+0x6e>
 800a898:	2b03      	cmp	r3, #3
 800a89a:	d013      	beq.n	800a8c4 <RCCEx_PLLSAI1_Config+0x80>
 800a89c:	2b01      	cmp	r3, #1
 800a89e:	d120      	bne.n	800a8e2 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a8a0:	4b5f      	ldr	r3, [pc, #380]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f003 0302 	and.w	r3, r3, #2
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d11d      	bne.n	800a8e8 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a8b0:	e01a      	b.n	800a8e8 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a8b2:	4b5b      	ldr	r3, [pc, #364]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d116      	bne.n	800a8ec <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800a8be:	2301      	movs	r3, #1
 800a8c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a8c2:	e013      	b.n	800a8ec <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a8c4:	4b56      	ldr	r3, [pc, #344]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d10f      	bne.n	800a8f0 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a8d0:	4b53      	ldr	r3, [pc, #332]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d109      	bne.n	800a8f0 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 800a8dc:	2301      	movs	r3, #1
 800a8de:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a8e0:	e006      	b.n	800a8f0 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 800a8e2:	2301      	movs	r3, #1
 800a8e4:	73fb      	strb	r3, [r7, #15]
      break;
 800a8e6:	e004      	b.n	800a8f2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800a8e8:	bf00      	nop
 800a8ea:	e002      	b.n	800a8f2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800a8ec:	bf00      	nop
 800a8ee:	e000      	b.n	800a8f2 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800a8f0:	bf00      	nop
    }

    if(status == HAL_OK)
 800a8f2:	7bfb      	ldrb	r3, [r7, #15]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d10d      	bne.n	800a914 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a8f8:	4b49      	ldr	r3, [pc, #292]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a8fa:	68db      	ldr	r3, [r3, #12]
 800a8fc:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6819      	ldr	r1, [r3, #0]
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	3b01      	subs	r3, #1
 800a90a:	011b      	lsls	r3, r3, #4
 800a90c:	430b      	orrs	r3, r1
 800a90e:	4944      	ldr	r1, [pc, #272]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a910:	4313      	orrs	r3, r2
 800a912:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a914:	7bfb      	ldrb	r3, [r7, #15]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d17d      	bne.n	800aa16 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a91a:	4b41      	ldr	r3, [pc, #260]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	4a40      	ldr	r2, [pc, #256]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a920:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a924:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a926:	f7fa fd47 	bl	80053b8 <HAL_GetTick>
 800a92a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a92c:	e009      	b.n	800a942 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a92e:	f7fa fd43 	bl	80053b8 <HAL_GetTick>
 800a932:	4602      	mov	r2, r0
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	1ad3      	subs	r3, r2, r3
 800a938:	2b02      	cmp	r3, #2
 800a93a:	d902      	bls.n	800a942 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800a93c:	2303      	movs	r3, #3
 800a93e:	73fb      	strb	r3, [r7, #15]
        break;
 800a940:	e005      	b.n	800a94e <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a942:	4b37      	ldr	r3, [pc, #220]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d1ef      	bne.n	800a92e <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800a94e:	7bfb      	ldrb	r3, [r7, #15]
 800a950:	2b00      	cmp	r3, #0
 800a952:	d160      	bne.n	800aa16 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d111      	bne.n	800a97e <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a95a:	4b31      	ldr	r3, [pc, #196]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a95c:	691b      	ldr	r3, [r3, #16]
 800a95e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800a962:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a966:	687a      	ldr	r2, [r7, #4]
 800a968:	6892      	ldr	r2, [r2, #8]
 800a96a:	0211      	lsls	r1, r2, #8
 800a96c:	687a      	ldr	r2, [r7, #4]
 800a96e:	68d2      	ldr	r2, [r2, #12]
 800a970:	0912      	lsrs	r2, r2, #4
 800a972:	0452      	lsls	r2, r2, #17
 800a974:	430a      	orrs	r2, r1
 800a976:	492a      	ldr	r1, [pc, #168]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a978:	4313      	orrs	r3, r2
 800a97a:	610b      	str	r3, [r1, #16]
 800a97c:	e027      	b.n	800a9ce <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	2b01      	cmp	r3, #1
 800a982:	d112      	bne.n	800a9aa <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a984:	4b26      	ldr	r3, [pc, #152]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a986:	691b      	ldr	r3, [r3, #16]
 800a988:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800a98c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a990:	687a      	ldr	r2, [r7, #4]
 800a992:	6892      	ldr	r2, [r2, #8]
 800a994:	0211      	lsls	r1, r2, #8
 800a996:	687a      	ldr	r2, [r7, #4]
 800a998:	6912      	ldr	r2, [r2, #16]
 800a99a:	0852      	lsrs	r2, r2, #1
 800a99c:	3a01      	subs	r2, #1
 800a99e:	0552      	lsls	r2, r2, #21
 800a9a0:	430a      	orrs	r2, r1
 800a9a2:	491f      	ldr	r1, [pc, #124]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9a4:	4313      	orrs	r3, r2
 800a9a6:	610b      	str	r3, [r1, #16]
 800a9a8:	e011      	b.n	800a9ce <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a9aa:	4b1d      	ldr	r3, [pc, #116]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9ac:	691b      	ldr	r3, [r3, #16]
 800a9ae:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a9b2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a9b6:	687a      	ldr	r2, [r7, #4]
 800a9b8:	6892      	ldr	r2, [r2, #8]
 800a9ba:	0211      	lsls	r1, r2, #8
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	6952      	ldr	r2, [r2, #20]
 800a9c0:	0852      	lsrs	r2, r2, #1
 800a9c2:	3a01      	subs	r2, #1
 800a9c4:	0652      	lsls	r2, r2, #25
 800a9c6:	430a      	orrs	r2, r1
 800a9c8:	4915      	ldr	r1, [pc, #84]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a9ce:	4b14      	ldr	r3, [pc, #80]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	4a13      	ldr	r2, [pc, #76]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9d4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a9d8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9da:	f7fa fced 	bl	80053b8 <HAL_GetTick>
 800a9de:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a9e0:	e009      	b.n	800a9f6 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a9e2:	f7fa fce9 	bl	80053b8 <HAL_GetTick>
 800a9e6:	4602      	mov	r2, r0
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	1ad3      	subs	r3, r2, r3
 800a9ec:	2b02      	cmp	r3, #2
 800a9ee:	d902      	bls.n	800a9f6 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 800a9f0:	2303      	movs	r3, #3
 800a9f2:	73fb      	strb	r3, [r7, #15]
          break;
 800a9f4:	e005      	b.n	800aa02 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a9f6:	4b0a      	ldr	r3, [pc, #40]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d0ef      	beq.n	800a9e2 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 800aa02:	7bfb      	ldrb	r3, [r7, #15]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d106      	bne.n	800aa16 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800aa08:	4b05      	ldr	r3, [pc, #20]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800aa0a:	691a      	ldr	r2, [r3, #16]
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	699b      	ldr	r3, [r3, #24]
 800aa10:	4903      	ldr	r1, [pc, #12]	; (800aa20 <RCCEx_PLLSAI1_Config+0x1dc>)
 800aa12:	4313      	orrs	r3, r2
 800aa14:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800aa16:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa18:	4618      	mov	r0, r3
 800aa1a:	3710      	adds	r7, #16
 800aa1c:	46bd      	mov	sp, r7
 800aa1e:	bd80      	pop	{r7, pc}
 800aa20:	40021000 	.word	0x40021000

0800aa24 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800aa24:	b580      	push	{r7, lr}
 800aa26:	b084      	sub	sp, #16
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
 800aa2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800aa2e:	2300      	movs	r3, #0
 800aa30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800aa32:	4b68      	ldr	r3, [pc, #416]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa34:	68db      	ldr	r3, [r3, #12]
 800aa36:	f003 0303 	and.w	r3, r3, #3
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d018      	beq.n	800aa70 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800aa3e:	4b65      	ldr	r3, [pc, #404]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa40:	68db      	ldr	r3, [r3, #12]
 800aa42:	f003 0203 	and.w	r2, r3, #3
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d10d      	bne.n	800aa6a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681b      	ldr	r3, [r3, #0]
       ||
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d009      	beq.n	800aa6a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800aa56:	4b5f      	ldr	r3, [pc, #380]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa58:	68db      	ldr	r3, [r3, #12]
 800aa5a:	091b      	lsrs	r3, r3, #4
 800aa5c:	f003 0307 	and.w	r3, r3, #7
 800aa60:	1c5a      	adds	r2, r3, #1
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	685b      	ldr	r3, [r3, #4]
       ||
 800aa66:	429a      	cmp	r2, r3
 800aa68:	d044      	beq.n	800aaf4 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	73fb      	strb	r3, [r7, #15]
 800aa6e:	e041      	b.n	800aaf4 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	2b02      	cmp	r3, #2
 800aa76:	d00c      	beq.n	800aa92 <RCCEx_PLLSAI2_Config+0x6e>
 800aa78:	2b03      	cmp	r3, #3
 800aa7a:	d013      	beq.n	800aaa4 <RCCEx_PLLSAI2_Config+0x80>
 800aa7c:	2b01      	cmp	r3, #1
 800aa7e:	d120      	bne.n	800aac2 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800aa80:	4b54      	ldr	r3, [pc, #336]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f003 0302 	and.w	r3, r3, #2
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d11d      	bne.n	800aac8 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aa90:	e01a      	b.n	800aac8 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800aa92:	4b50      	ldr	r3, [pc, #320]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d116      	bne.n	800aacc <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aaa2:	e013      	b.n	800aacc <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800aaa4:	4b4b      	ldr	r3, [pc, #300]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d10f      	bne.n	800aad0 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800aab0:	4b48      	ldr	r3, [pc, #288]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d109      	bne.n	800aad0 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 800aabc:	2301      	movs	r3, #1
 800aabe:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800aac0:	e006      	b.n	800aad0 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800aac2:	2301      	movs	r3, #1
 800aac4:	73fb      	strb	r3, [r7, #15]
      break;
 800aac6:	e004      	b.n	800aad2 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800aac8:	bf00      	nop
 800aaca:	e002      	b.n	800aad2 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800aacc:	bf00      	nop
 800aace:	e000      	b.n	800aad2 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800aad0:	bf00      	nop
    }

    if(status == HAL_OK)
 800aad2:	7bfb      	ldrb	r3, [r7, #15]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d10d      	bne.n	800aaf4 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800aad8:	4b3e      	ldr	r3, [pc, #248]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aada:	68db      	ldr	r3, [r3, #12]
 800aadc:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6819      	ldr	r1, [r3, #0]
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	685b      	ldr	r3, [r3, #4]
 800aae8:	3b01      	subs	r3, #1
 800aaea:	011b      	lsls	r3, r3, #4
 800aaec:	430b      	orrs	r3, r1
 800aaee:	4939      	ldr	r1, [pc, #228]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aaf0:	4313      	orrs	r3, r2
 800aaf2:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800aaf4:	7bfb      	ldrb	r3, [r7, #15]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d167      	bne.n	800abca <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800aafa:	4b36      	ldr	r3, [pc, #216]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	4a35      	ldr	r2, [pc, #212]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ab04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ab06:	f7fa fc57 	bl	80053b8 <HAL_GetTick>
 800ab0a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ab0c:	e009      	b.n	800ab22 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ab0e:	f7fa fc53 	bl	80053b8 <HAL_GetTick>
 800ab12:	4602      	mov	r2, r0
 800ab14:	68bb      	ldr	r3, [r7, #8]
 800ab16:	1ad3      	subs	r3, r2, r3
 800ab18:	2b02      	cmp	r3, #2
 800ab1a:	d902      	bls.n	800ab22 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 800ab1c:	2303      	movs	r3, #3
 800ab1e:	73fb      	strb	r3, [r7, #15]
        break;
 800ab20:	e005      	b.n	800ab2e <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ab22:	4b2c      	ldr	r3, [pc, #176]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d1ef      	bne.n	800ab0e <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800ab2e:	7bfb      	ldrb	r3, [r7, #15]
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d14a      	bne.n	800abca <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d111      	bne.n	800ab5e <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ab3a:	4b26      	ldr	r3, [pc, #152]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab3c:	695b      	ldr	r3, [r3, #20]
 800ab3e:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800ab42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab46:	687a      	ldr	r2, [r7, #4]
 800ab48:	6892      	ldr	r2, [r2, #8]
 800ab4a:	0211      	lsls	r1, r2, #8
 800ab4c:	687a      	ldr	r2, [r7, #4]
 800ab4e:	68d2      	ldr	r2, [r2, #12]
 800ab50:	0912      	lsrs	r2, r2, #4
 800ab52:	0452      	lsls	r2, r2, #17
 800ab54:	430a      	orrs	r2, r1
 800ab56:	491f      	ldr	r1, [pc, #124]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab58:	4313      	orrs	r3, r2
 800ab5a:	614b      	str	r3, [r1, #20]
 800ab5c:	e011      	b.n	800ab82 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ab5e:	4b1d      	ldr	r3, [pc, #116]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab60:	695b      	ldr	r3, [r3, #20]
 800ab62:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800ab66:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800ab6a:	687a      	ldr	r2, [r7, #4]
 800ab6c:	6892      	ldr	r2, [r2, #8]
 800ab6e:	0211      	lsls	r1, r2, #8
 800ab70:	687a      	ldr	r2, [r7, #4]
 800ab72:	6912      	ldr	r2, [r2, #16]
 800ab74:	0852      	lsrs	r2, r2, #1
 800ab76:	3a01      	subs	r2, #1
 800ab78:	0652      	lsls	r2, r2, #25
 800ab7a:	430a      	orrs	r2, r1
 800ab7c:	4915      	ldr	r1, [pc, #84]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800ab82:	4b14      	ldr	r3, [pc, #80]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	4a13      	ldr	r2, [pc, #76]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800ab88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ab8c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab8e:	f7fa fc13 	bl	80053b8 <HAL_GetTick>
 800ab92:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800ab94:	e009      	b.n	800abaa <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ab96:	f7fa fc0f 	bl	80053b8 <HAL_GetTick>
 800ab9a:	4602      	mov	r2, r0
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	1ad3      	subs	r3, r2, r3
 800aba0:	2b02      	cmp	r3, #2
 800aba2:	d902      	bls.n	800abaa <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 800aba4:	2303      	movs	r3, #3
 800aba6:	73fb      	strb	r3, [r7, #15]
          break;
 800aba8:	e005      	b.n	800abb6 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800abaa:	4b0a      	ldr	r3, [pc, #40]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d0ef      	beq.n	800ab96 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800abb6:	7bfb      	ldrb	r3, [r7, #15]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d106      	bne.n	800abca <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800abbc:	4b05      	ldr	r3, [pc, #20]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800abbe:	695a      	ldr	r2, [r3, #20]
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	695b      	ldr	r3, [r3, #20]
 800abc4:	4903      	ldr	r1, [pc, #12]	; (800abd4 <RCCEx_PLLSAI2_Config+0x1b0>)
 800abc6:	4313      	orrs	r3, r2
 800abc8:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800abca:	7bfb      	ldrb	r3, [r7, #15]
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3710      	adds	r7, #16
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}
 800abd4:	40021000 	.word	0x40021000

0800abd8 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800abd8:	b480      	push	{r7}
 800abda:	b089      	sub	sp, #36	; 0x24
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
 800abe0:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 800abe2:	2300      	movs	r3, #0
 800abe4:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800abe6:	2300      	movs	r3, #0
 800abe8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800abea:	2300      	movs	r3, #0
 800abec:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800abf4:	d10c      	bne.n	800ac10 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800abf6:	4b6e      	ldr	r3, [pc, #440]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800abf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abfc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800ac00:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 800ac02:	69bb      	ldr	r3, [r7, #24]
 800ac04:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800ac08:	d112      	bne.n	800ac30 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800ac0a:	4b6a      	ldr	r3, [pc, #424]	; (800adb4 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800ac0c:	61fb      	str	r3, [r7, #28]
 800ac0e:	e00f      	b.n	800ac30 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac16:	d10b      	bne.n	800ac30 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800ac18:	4b65      	ldr	r3, [pc, #404]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ac1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac1e:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800ac22:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 800ac24:	69bb      	ldr	r3, [r7, #24]
 800ac26:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800ac2a:	d101      	bne.n	800ac30 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800ac2c:	4b61      	ldr	r3, [pc, #388]	; (800adb4 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 800ac2e:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800ac30:	69fb      	ldr	r3, [r7, #28]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	f040 80b4 	bne.w	800ada0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800ac38:	683b      	ldr	r3, [r7, #0]
 800ac3a:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800ac3c:	69bb      	ldr	r3, [r7, #24]
 800ac3e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ac42:	d003      	beq.n	800ac4c <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 800ac44:	69bb      	ldr	r3, [r7, #24]
 800ac46:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac4a:	d135      	bne.n	800acb8 <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ac4c:	4b58      	ldr	r3, [pc, #352]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ac58:	f040 80a1 	bne.w	800ad9e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 800ac5c:	4b54      	ldr	r3, [pc, #336]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	f000 809a 	beq.w	800ad9e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ac6a:	4b51      	ldr	r3, [pc, #324]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ac6c:	68db      	ldr	r3, [r3, #12]
 800ac6e:	091b      	lsrs	r3, r3, #4
 800ac70:	f003 0307 	and.w	r3, r3, #7
 800ac74:	3301      	adds	r3, #1
 800ac76:	693a      	ldr	r2, [r7, #16]
 800ac78:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac7c:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800ac7e:	4b4c      	ldr	r3, [pc, #304]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ac80:	68db      	ldr	r3, [r3, #12]
 800ac82:	0a1b      	lsrs	r3, r3, #8
 800ac84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac88:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 800ac8a:	697b      	ldr	r3, [r7, #20]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d10a      	bne.n	800aca6 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800ac90:	4b47      	ldr	r3, [pc, #284]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ac92:	68db      	ldr	r3, [r3, #12]
 800ac94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d002      	beq.n	800aca2 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 800ac9c:	2311      	movs	r3, #17
 800ac9e:	617b      	str	r3, [r7, #20]
 800aca0:	e001      	b.n	800aca6 <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 800aca2:	2307      	movs	r3, #7
 800aca4:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800aca6:	693b      	ldr	r3, [r7, #16]
 800aca8:	68fa      	ldr	r2, [r7, #12]
 800acaa:	fb02 f203 	mul.w	r2, r2, r3
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	fbb2 f3f3 	udiv	r3, r2, r3
 800acb4:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800acb6:	e072      	b.n	800ad9e <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800acb8:	69bb      	ldr	r3, [r7, #24]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d133      	bne.n	800ad26 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 800acbe:	4b3c      	ldr	r3, [pc, #240]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800acc6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800acca:	d169      	bne.n	800ada0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800accc:	4b38      	ldr	r3, [pc, #224]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800acce:	691b      	ldr	r3, [r3, #16]
 800acd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d063      	beq.n	800ada0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800acd8:	4b35      	ldr	r3, [pc, #212]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800acda:	68db      	ldr	r3, [r3, #12]
 800acdc:	091b      	lsrs	r3, r3, #4
 800acde:	f003 0307 	and.w	r3, r3, #7
 800ace2:	3301      	adds	r3, #1
 800ace4:	693a      	ldr	r2, [r7, #16]
 800ace6:	fbb2 f3f3 	udiv	r3, r2, r3
 800acea:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 800acec:	4b30      	ldr	r3, [pc, #192]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800acee:	691b      	ldr	r3, [r3, #16]
 800acf0:	0a1b      	lsrs	r3, r3, #8
 800acf2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800acf6:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800acf8:	697b      	ldr	r3, [r7, #20]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d10a      	bne.n	800ad14 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 800acfe:	4b2c      	ldr	r3, [pc, #176]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ad00:	691b      	ldr	r3, [r3, #16]
 800ad02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d002      	beq.n	800ad10 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800ad0a:	2311      	movs	r3, #17
 800ad0c:	617b      	str	r3, [r7, #20]
 800ad0e:	e001      	b.n	800ad14 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 800ad10:	2307      	movs	r3, #7
 800ad12:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	68fa      	ldr	r2, [r7, #12]
 800ad18:	fb02 f203 	mul.w	r2, r2, r3
 800ad1c:	697b      	ldr	r3, [r7, #20]
 800ad1e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad22:	61fb      	str	r3, [r7, #28]
 800ad24:	e03c      	b.n	800ada0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800ad26:	69bb      	ldr	r3, [r7, #24]
 800ad28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ad2c:	d003      	beq.n	800ad36 <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 800ad2e:	69bb      	ldr	r3, [r7, #24]
 800ad30:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ad34:	d134      	bne.n	800ada0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800ad36:	4b1e      	ldr	r3, [pc, #120]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ad3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ad42:	d12d      	bne.n	800ada0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 800ad44:	4b1a      	ldr	r3, [pc, #104]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ad46:	695b      	ldr	r3, [r3, #20]
 800ad48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d027      	beq.n	800ada0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800ad50:	4b17      	ldr	r3, [pc, #92]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ad52:	68db      	ldr	r3, [r3, #12]
 800ad54:	091b      	lsrs	r3, r3, #4
 800ad56:	f003 0307 	and.w	r3, r3, #7
 800ad5a:	3301      	adds	r3, #1
 800ad5c:	693a      	ldr	r2, [r7, #16]
 800ad5e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad62:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 800ad64:	4b12      	ldr	r3, [pc, #72]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ad66:	695b      	ldr	r3, [r3, #20]
 800ad68:	0a1b      	lsrs	r3, r3, #8
 800ad6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad6e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 800ad70:	697b      	ldr	r3, [r7, #20]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d10a      	bne.n	800ad8c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 800ad76:	4b0e      	ldr	r3, [pc, #56]	; (800adb0 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800ad78:	695b      	ldr	r3, [r3, #20]
 800ad7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d002      	beq.n	800ad88 <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 800ad82:	2311      	movs	r3, #17
 800ad84:	617b      	str	r3, [r7, #20]
 800ad86:	e001      	b.n	800ad8c <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 800ad88:	2307      	movs	r3, #7
 800ad8a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	68fa      	ldr	r2, [r7, #12]
 800ad90:	fb02 f203 	mul.w	r2, r2, r3
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	fbb2 f3f3 	udiv	r3, r2, r3
 800ad9a:	61fb      	str	r3, [r7, #28]
 800ad9c:	e000      	b.n	800ada0 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800ad9e:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800ada0:	69fb      	ldr	r3, [r7, #28]
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3724      	adds	r7, #36	; 0x24
 800ada6:	46bd      	mov	sp, r7
 800ada8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adac:	4770      	bx	lr
 800adae:	bf00      	nop
 800adb0:	40021000 	.word	0x40021000
 800adb4:	001fff68 	.word	0x001fff68

0800adb8 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b088      	sub	sp, #32
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d101      	bne.n	800adca <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800adc6:	2301      	movs	r3, #1
 800adc8:	e153      	b.n	800b072 <HAL_SAI_Init+0x2ba>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800add0:	b2db      	uxtb	r3, r3
 800add2:	2b00      	cmp	r3, #0
 800add4:	d106      	bne.n	800ade4 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2200      	movs	r2, #0
 800adda:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f7f8 f862 	bl	8002ea8 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800ade4:	6878      	ldr	r0, [r7, #4]
 800ade6:	f000 fa9d 	bl	800b324 <SAI_Disable>
 800adea:	4603      	mov	r3, r0
 800adec:	2b00      	cmp	r3, #0
 800adee:	d001      	beq.n	800adf4 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 800adf0:	2301      	movs	r3, #1
 800adf2:	e13e      	b.n	800b072 <HAL_SAI_Init+0x2ba>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2202      	movs	r2, #2
 800adf8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	68db      	ldr	r3, [r3, #12]
 800ae00:	2b01      	cmp	r3, #1
 800ae02:	d007      	beq.n	800ae14 <HAL_SAI_Init+0x5c>
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	d302      	bcc.n	800ae0e <HAL_SAI_Init+0x56>
 800ae08:	2b02      	cmp	r3, #2
 800ae0a:	d006      	beq.n	800ae1a <HAL_SAI_Init+0x62>
 800ae0c:	e008      	b.n	800ae20 <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	61fb      	str	r3, [r7, #28]
      break;
 800ae12:	e008      	b.n	800ae26 <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800ae14:	2310      	movs	r3, #16
 800ae16:	61fb      	str	r3, [r7, #28]
      break;
 800ae18:	e005      	b.n	800ae26 <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800ae1a:	2320      	movs	r3, #32
 800ae1c:	61fb      	str	r3, [r7, #28]
      break;
 800ae1e:	e002      	b.n	800ae26 <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 800ae20:	2300      	movs	r3, #0
 800ae22:	61fb      	str	r3, [r7, #28]
      break;
 800ae24:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	689b      	ldr	r3, [r3, #8]
 800ae2a:	2b03      	cmp	r3, #3
 800ae2c:	d81d      	bhi.n	800ae6a <HAL_SAI_Init+0xb2>
 800ae2e:	a201      	add	r2, pc, #4	; (adr r2, 800ae34 <HAL_SAI_Init+0x7c>)
 800ae30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae34:	0800ae45 	.word	0x0800ae45
 800ae38:	0800ae4b 	.word	0x0800ae4b
 800ae3c:	0800ae53 	.word	0x0800ae53
 800ae40:	0800ae5b 	.word	0x0800ae5b
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 800ae44:	2300      	movs	r3, #0
 800ae46:	617b      	str	r3, [r7, #20]
      break;
 800ae48:	e012      	b.n	800ae70 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800ae4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae4e:	617b      	str	r3, [r7, #20]
      break;
 800ae50:	e00e      	b.n	800ae70 <HAL_SAI_Init+0xb8>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ae52:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ae56:	617b      	str	r3, [r7, #20]
      break;
 800ae58:	e00a      	b.n	800ae70 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ae5a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ae5e:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800ae60:	69fb      	ldr	r3, [r7, #28]
 800ae62:	f043 0301 	orr.w	r3, r3, #1
 800ae66:	61fb      	str	r3, [r7, #28]
      break;
 800ae68:	e002      	b.n	800ae70 <HAL_SAI_Init+0xb8>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	617b      	str	r3, [r7, #20]
      break;
 800ae6e:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4a81      	ldr	r2, [pc, #516]	; (800b07c <HAL_SAI_Init+0x2c4>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d004      	beq.n	800ae84 <HAL_SAI_Init+0xcc>
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	4a80      	ldr	r2, [pc, #512]	; (800b080 <HAL_SAI_Init+0x2c8>)
 800ae80:	4293      	cmp	r3, r2
 800ae82:	d103      	bne.n	800ae8c <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800ae84:	4a7f      	ldr	r2, [pc, #508]	; (800b084 <HAL_SAI_Init+0x2cc>)
 800ae86:	69fb      	ldr	r3, [r7, #28]
 800ae88:	6013      	str	r3, [r2, #0]
 800ae8a:	e002      	b.n	800ae92 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800ae8c:	4a7e      	ldr	r2, [pc, #504]	; (800b088 <HAL_SAI_Init+0x2d0>)
 800ae8e:	69fb      	ldr	r3, [r7, #28]
 800ae90:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	69db      	ldr	r3, [r3, #28]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d041      	beq.n	800af1e <HAL_SAI_Init+0x166>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	4a77      	ldr	r2, [pc, #476]	; (800b07c <HAL_SAI_Init+0x2c4>)
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d004      	beq.n	800aeae <HAL_SAI_Init+0xf6>
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	4a75      	ldr	r2, [pc, #468]	; (800b080 <HAL_SAI_Init+0x2c8>)
 800aeaa:	4293      	cmp	r3, r2
 800aeac:	d105      	bne.n	800aeba <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800aeae:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800aeb2:	f7ff f831 	bl	8009f18 <HAL_RCCEx_GetPeriphCLKFreq>
 800aeb6:	6138      	str	r0, [r7, #16]
 800aeb8:	e004      	b.n	800aec4 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800aeba:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800aebe:	f7ff f82b 	bl	8009f18 <HAL_RCCEx_GetPeriphCLKFreq>
 800aec2:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 800aec4:	693a      	ldr	r2, [r7, #16]
 800aec6:	4613      	mov	r3, r2
 800aec8:	009b      	lsls	r3, r3, #2
 800aeca:	4413      	add	r3, r2
 800aecc:	005b      	lsls	r3, r3, #1
 800aece:	461a      	mov	r2, r3
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	69db      	ldr	r3, [r3, #28]
 800aed4:	025b      	lsls	r3, r3, #9
 800aed6:	fbb2 f3f3 	udiv	r3, r2, r3
 800aeda:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	4a6b      	ldr	r2, [pc, #428]	; (800b08c <HAL_SAI_Init+0x2d4>)
 800aee0:	fba2 2303 	umull	r2, r3, r2, r3
 800aee4:	08da      	lsrs	r2, r3, #3
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 800aeea:	68f9      	ldr	r1, [r7, #12]
 800aeec:	4b67      	ldr	r3, [pc, #412]	; (800b08c <HAL_SAI_Init+0x2d4>)
 800aeee:	fba3 2301 	umull	r2, r3, r3, r1
 800aef2:	08da      	lsrs	r2, r3, #3
 800aef4:	4613      	mov	r3, r2
 800aef6:	009b      	lsls	r3, r3, #2
 800aef8:	4413      	add	r3, r2
 800aefa:	005b      	lsls	r3, r3, #1
 800aefc:	1aca      	subs	r2, r1, r3
 800aefe:	2a08      	cmp	r2, #8
 800af00:	d904      	bls.n	800af0c <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6a1b      	ldr	r3, [r3, #32]
 800af06:	1c5a      	adds	r2, r3, #1
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af10:	2b04      	cmp	r3, #4
 800af12:	d104      	bne.n	800af1e <HAL_SAI_Init+0x166>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	6a1b      	ldr	r3, [r3, #32]
 800af18:	085a      	lsrs	r2, r3, #1
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	685b      	ldr	r3, [r3, #4]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d003      	beq.n	800af2e <HAL_SAI_Init+0x176>
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	685b      	ldr	r3, [r3, #4]
 800af2a:	2b02      	cmp	r3, #2
 800af2c:	d109      	bne.n	800af42 <HAL_SAI_Init+0x18a>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af32:	2b01      	cmp	r3, #1
 800af34:	d101      	bne.n	800af3a <HAL_SAI_Init+0x182>
 800af36:	2300      	movs	r3, #0
 800af38:	e001      	b.n	800af3e <HAL_SAI_Init+0x186>
 800af3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800af3e:	61bb      	str	r3, [r7, #24]
 800af40:	e008      	b.n	800af54 <HAL_SAI_Init+0x19c>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af46:	2b01      	cmp	r3, #1
 800af48:	d102      	bne.n	800af50 <HAL_SAI_Init+0x198>
 800af4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800af4e:	e000      	b.n	800af52 <HAL_SAI_Init+0x19a>
 800af50:	2300      	movs	r3, #0
 800af52:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	6819      	ldr	r1, [r3, #0]
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681a      	ldr	r2, [r3, #0]
 800af5e:	4b4c      	ldr	r3, [pc, #304]	; (800b090 <HAL_SAI_Init+0x2d8>)
 800af60:	400b      	ands	r3, r1
 800af62:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	6819      	ldr	r1, [r3, #0]
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	685a      	ldr	r2, [r3, #4]
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af72:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800af78:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af7e:	431a      	orrs	r2, r3
 800af80:	69bb      	ldr	r3, [r7, #24]
 800af82:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800af84:	697b      	ldr	r3, [r7, #20]
 800af86:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 800af8c:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	691b      	ldr	r3, [r3, #16]
 800af92:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800af98:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6a1b      	ldr	r3, [r3, #32]
 800af9e:	051b      	lsls	r3, r3, #20
 800afa0:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	430a      	orrs	r2, r1
 800afa8:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	685b      	ldr	r3, [r3, #4]
 800afb0:	687a      	ldr	r2, [r7, #4]
 800afb2:	6812      	ldr	r2, [r2, #0]
 800afb4:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800afb8:	f023 030f 	bic.w	r3, r3, #15
 800afbc:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	6859      	ldr	r1, [r3, #4]
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	699a      	ldr	r2, [r3, #24]
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afcc:	431a      	orrs	r2, r3
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afd2:	431a      	orrs	r2, r3
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	430a      	orrs	r2, r1
 800afda:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	6899      	ldr	r1, [r3, #8]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681a      	ldr	r2, [r3, #0]
 800afe6:	4b2b      	ldr	r3, [pc, #172]	; (800b094 <HAL_SAI_Init+0x2dc>)
 800afe8:	400b      	ands	r3, r1
 800afea:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	6899      	ldr	r1, [r3, #8]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aff6:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800affc:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 800b002:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 800b008:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b00e:	3b01      	subs	r3, #1
 800b010:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800b012:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	430a      	orrs	r2, r1
 800b01a:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	68d9      	ldr	r1, [r3, #12]
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681a      	ldr	r2, [r3, #0]
 800b026:	f24f 0320 	movw	r3, #61472	; 0xf020
 800b02a:	400b      	ands	r3, r1
 800b02c:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	68d9      	ldr	r1, [r3, #12]
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b03c:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b042:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b044:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b04a:	3b01      	subs	r3, #1
 800b04c:	021b      	lsls	r3, r3, #8
 800b04e:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	430a      	orrs	r2, r1
 800b056:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	2200      	movs	r2, #0
 800b05c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2201      	movs	r2, #1
 800b064:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2200      	movs	r2, #0
 800b06c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800b070:	2300      	movs	r3, #0
}
 800b072:	4618      	mov	r0, r3
 800b074:	3720      	adds	r7, #32
 800b076:	46bd      	mov	sp, r7
 800b078:	bd80      	pop	{r7, pc}
 800b07a:	bf00      	nop
 800b07c:	40015404 	.word	0x40015404
 800b080:	40015424 	.word	0x40015424
 800b084:	40015400 	.word	0x40015400
 800b088:	40015800 	.word	0x40015800
 800b08c:	cccccccd 	.word	0xcccccccd
 800b090:	ff05c010 	.word	0xff05c010
 800b094:	fff88000 	.word	0xfff88000

0800b098 <HAL_SAI_DMAStop>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	b084      	sub	sp, #16
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800b0aa:	2b01      	cmp	r3, #1
 800b0ac:	d101      	bne.n	800b0b2 <HAL_SAI_DMAStop+0x1a>
 800b0ae:	2302      	movs	r3, #2
 800b0b0:	e042      	b.n	800b138 <HAL_SAI_DMAStop+0xa0>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2201      	movs	r2, #1
 800b0b6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	681a      	ldr	r2, [r3, #0]
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b0c8:	601a      	str	r2, [r3, #0]

  /* Abort the SAI Tx DMA Stream */
  if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL))
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800b0d0:	b2db      	uxtb	r3, r3
 800b0d2:	2b12      	cmp	r3, #18
 800b0d4:	d108      	bne.n	800b0e8 <HAL_SAI_DMAStop+0x50>
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d004      	beq.n	800b0e8 <HAL_SAI_DMAStop+0x50>
  {
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
    (void) HAL_DMA_Abort(hsai->hdmatx);
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f7fa fbc0 	bl	8005868 <HAL_DMA_Abort>
  }

  /* Abort the SAI Rx DMA Stream */
  if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800b0ee:	b2db      	uxtb	r3, r3
 800b0f0:	2b22      	cmp	r3, #34	; 0x22
 800b0f2:	d108      	bne.n	800b106 <HAL_SAI_DMAStop+0x6e>
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d004      	beq.n	800b106 <HAL_SAI_DMAStop+0x6e>
  {
    /* No need to check the returned value of HAL_DMA_Abort. */
    /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */
    (void) HAL_DMA_Abort(hsai->hdmarx);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b100:	4618      	mov	r0, r3
 800b102:	f7fa fbb1 	bl	8005868 <HAL_DMA_Abort>
  }

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800b106:	6878      	ldr	r0, [r7, #4]
 800b108:	f000 f90c 	bl	800b324 <SAI_Disable>
 800b10c:	4603      	mov	r3, r0
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d001      	beq.n	800b116 <HAL_SAI_DMAStop+0x7e>
  {
    status = HAL_ERROR;
 800b112:	2301      	movs	r3, #1
 800b114:	73fb      	strb	r3, [r7, #15]
  }

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	685a      	ldr	r2, [r3, #4]
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f042 0208 	orr.w	r2, r2, #8
 800b124:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	2201      	movs	r2, #1
 800b12a:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2200      	movs	r2, #0
 800b132:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return status;
 800b136:	7bfb      	ldrb	r3, [r7, #15]
}
 800b138:	4618      	mov	r0, r3
 800b13a:	3710      	adds	r7, #16
 800b13c:	46bd      	mov	sp, r7
 800b13e:	bd80      	pop	{r7, pc}

0800b140 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b086      	sub	sp, #24
 800b144:	af00      	add	r7, sp, #0
 800b146:	60f8      	str	r0, [r7, #12]
 800b148:	60b9      	str	r1, [r7, #8]
 800b14a:	4613      	mov	r3, r2
 800b14c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800b14e:	f7fa f933 	bl	80053b8 <HAL_GetTick>
 800b152:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d002      	beq.n	800b160 <HAL_SAI_Transmit_DMA+0x20>
 800b15a:	88fb      	ldrh	r3, [r7, #6]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d101      	bne.n	800b164 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800b160:	2301      	movs	r3, #1
 800b162:	e093      	b.n	800b28c <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800b16a:	b2db      	uxtb	r3, r3
 800b16c:	2b01      	cmp	r3, #1
 800b16e:	f040 808c 	bne.w	800b28a <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800b178:	2b01      	cmp	r3, #1
 800b17a:	d101      	bne.n	800b180 <HAL_SAI_Transmit_DMA+0x40>
 800b17c:	2302      	movs	r3, #2
 800b17e:	e085      	b.n	800b28c <HAL_SAI_Transmit_DMA+0x14c>
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	2201      	movs	r2, #1
 800b184:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    hsai->pBuffPtr = pData;
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	68ba      	ldr	r2, [r7, #8]
 800b18c:	665a      	str	r2, [r3, #100]	; 0x64
    hsai->XferSize = Size;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	88fa      	ldrh	r2, [r7, #6]
 800b192:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    hsai->XferCount = Size;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	88fa      	ldrh	r2, [r7, #6]
 800b19a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	2212      	movs	r2, #18
 800b1aa:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b1b2:	4a38      	ldr	r2, [pc, #224]	; (800b294 <HAL_SAI_Transmit_DMA+0x154>)
 800b1b4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b1ba:	4a37      	ldr	r2, [pc, #220]	; (800b298 <HAL_SAI_Transmit_DMA+0x158>)
 800b1bc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b1c2:	4a36      	ldr	r2, [pc, #216]	; (800b29c <HAL_SAI_Transmit_DMA+0x15c>)
 800b1c4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b1ca:	2200      	movs	r2, #0
 800b1cc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	331c      	adds	r3, #28
 800b1de:	461a      	mov	r2, r3
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800b1e6:	f7fa fadf 	bl	80057a8 <HAL_DMA_Start_IT>
 800b1ea:	4603      	mov	r3, r0
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d005      	beq.n	800b1fc <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      return  HAL_ERROR;
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	e047      	b.n	800b28c <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800b1fc:	2100      	movs	r1, #0
 800b1fe:	68f8      	ldr	r0, [r7, #12]
 800b200:	f000 f858 	bl	800b2b4 <SAI_InterruptFlag>
 800b204:	4601      	mov	r1, r0
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	691a      	ldr	r2, [r3, #16]
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	430a      	orrs	r2, r1
 800b212:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	681a      	ldr	r2, [r3, #0]
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	681b      	ldr	r3, [r3, #0]
 800b21e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800b222:	601a      	str	r2, [r3, #0]

    /* Wait untill FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800b224:	e015      	b.n	800b252 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800b226:	f7fa f8c7 	bl	80053b8 <HAL_GetTick>
 800b22a:	4602      	mov	r2, r0
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	1ad3      	subs	r3, r2, r3
 800b230:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b234:	d90d      	bls.n	800b252 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b23c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	2200      	movs	r2, #0
 800b24a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800b24e:	2303      	movs	r3, #3
 800b250:	e01c      	b.n	800b28c <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	695b      	ldr	r3, [r3, #20]
 800b258:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d0e2      	beq.n	800b226 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d107      	bne.n	800b27e <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	681a      	ldr	r2, [r3, #0]
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800b27c:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2200      	movs	r2, #0
 800b282:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800b286:	2300      	movs	r3, #0
 800b288:	e000      	b.n	800b28c <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800b28a:	2302      	movs	r3, #2
  }
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	3718      	adds	r7, #24
 800b290:	46bd      	mov	sp, r7
 800b292:	bd80      	pop	{r7, pc}
 800b294:	0800b3eb 	.word	0x0800b3eb
 800b298:	0800b38d 	.word	0x0800b38d
 800b29c:	0800b407 	.word	0x0800b407

0800b2a0 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800b2a0:	b480      	push	{r7}
 800b2a2:	b083      	sub	sp, #12
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800b2a8:	bf00      	nop
 800b2aa:	370c      	adds	r7, #12
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr

0800b2b4 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800b2b4:	b480      	push	{r7}
 800b2b6:	b085      	sub	sp, #20
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
 800b2bc:	460b      	mov	r3, r1
 800b2be:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800b2c0:	2301      	movs	r3, #1
 800b2c2:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800b2c4:	78fb      	ldrb	r3, [r7, #3]
 800b2c6:	2b01      	cmp	r3, #1
 800b2c8:	d103      	bne.n	800b2d2 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	f043 0308 	orr.w	r3, r3, #8
 800b2d0:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2d6:	2b08      	cmp	r3, #8
 800b2d8:	d10b      	bne.n	800b2f2 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800b2de:	2b03      	cmp	r3, #3
 800b2e0:	d003      	beq.n	800b2ea <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	685b      	ldr	r3, [r3, #4]
 800b2e6:	2b01      	cmp	r3, #1
 800b2e8:	d103      	bne.n	800b2f2 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	f043 0310 	orr.w	r3, r3, #16
 800b2f0:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	685b      	ldr	r3, [r3, #4]
 800b2f6:	2b03      	cmp	r3, #3
 800b2f8:	d003      	beq.n	800b302 <SAI_InterruptFlag+0x4e>
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	685b      	ldr	r3, [r3, #4]
 800b2fe:	2b02      	cmp	r3, #2
 800b300:	d104      	bne.n	800b30c <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800b308:	60fb      	str	r3, [r7, #12]
 800b30a:	e003      	b.n	800b314 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	f043 0304 	orr.w	r3, r3, #4
 800b312:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800b314:	68fb      	ldr	r3, [r7, #12]
}
 800b316:	4618      	mov	r0, r3
 800b318:	3714      	adds	r7, #20
 800b31a:	46bd      	mov	sp, r7
 800b31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b320:	4770      	bx	lr
	...

0800b324 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800b324:	b490      	push	{r4, r7}
 800b326:	b084      	sub	sp, #16
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800b32c:	4b15      	ldr	r3, [pc, #84]	; (800b384 <SAI_Disable+0x60>)
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	4a15      	ldr	r2, [pc, #84]	; (800b388 <SAI_Disable+0x64>)
 800b332:	fba2 2303 	umull	r2, r3, r2, r3
 800b336:	0b1b      	lsrs	r3, r3, #12
 800b338:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 800b33a:	2300      	movs	r3, #0
 800b33c:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	681a      	ldr	r2, [r3, #0]
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800b34c:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800b34e:	2c00      	cmp	r4, #0
 800b350:	d10a      	bne.n	800b368 <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b358:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 800b362:	2303      	movs	r3, #3
 800b364:	73fb      	strb	r3, [r7, #15]
      break;
 800b366:	e007      	b.n	800b378 <SAI_Disable+0x54>
    }
    count--;
 800b368:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b374:	2b00      	cmp	r3, #0
 800b376:	d1ea      	bne.n	800b34e <SAI_Disable+0x2a>

  return status;
 800b378:	7bfb      	ldrb	r3, [r7, #15]
}
 800b37a:	4618      	mov	r0, r3
 800b37c:	3710      	adds	r7, #16
 800b37e:	46bd      	mov	sp, r7
 800b380:	bc90      	pop	{r4, r7}
 800b382:	4770      	bx	lr
 800b384:	20000004 	.word	0x20000004
 800b388:	95cbec1b 	.word	0x95cbec1b

0800b38c <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b084      	sub	sp, #16
 800b390:	af00      	add	r7, sp, #0
 800b392:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b398:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	69db      	ldr	r3, [r3, #28]
 800b39e:	2b20      	cmp	r3, #32
 800b3a0:	d01c      	beq.n	800b3dc <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	681a      	ldr	r2, [r3, #0]
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b3b8:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800b3ba:	2100      	movs	r1, #0
 800b3bc:	68f8      	ldr	r0, [r7, #12]
 800b3be:	f7ff ff79 	bl	800b2b4 <SAI_InterruptFlag>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	43d9      	mvns	r1, r3
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	691a      	ldr	r2, [r3, #16]
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	400a      	ands	r2, r1
 800b3d2:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	2201      	movs	r2, #1
 800b3d8:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800b3dc:	68f8      	ldr	r0, [r7, #12]
 800b3de:	f7f5 fc8b 	bl	8000cf8 <HAL_SAI_TxCpltCallback>
#endif
}
 800b3e2:	bf00      	nop
 800b3e4:	3710      	adds	r7, #16
 800b3e6:	46bd      	mov	sp, r7
 800b3e8:	bd80      	pop	{r7, pc}

0800b3ea <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b3ea:	b580      	push	{r7, lr}
 800b3ec:	b084      	sub	sp, #16
 800b3ee:	af00      	add	r7, sp, #0
 800b3f0:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3f6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800b3f8:	68f8      	ldr	r0, [r7, #12]
 800b3fa:	f7f5 fc8d 	bl	8000d18 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800b3fe:	bf00      	nop
 800b400:	3710      	adds	r7, #16
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}

0800b406 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800b406:	b580      	push	{r7, lr}
 800b408:	b084      	sub	sp, #16
 800b40a:	af00      	add	r7, sp, #0
 800b40c:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b412:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b41a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	681a      	ldr	r2, [r3, #0]
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800b432:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 800b434:	68f8      	ldr	r0, [r7, #12]
 800b436:	f7ff ff75 	bl	800b324 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	2201      	movs	r2, #1
 800b43e:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	2200      	movs	r2, #0
 800b446:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800b44a:	68f8      	ldr	r0, [r7, #12]
 800b44c:	f7ff ff28 	bl	800b2a0 <HAL_SAI_ErrorCallback>
#endif
}
 800b450:	bf00      	nop
 800b452:	3710      	adds	r7, #16
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}

0800b458 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b084      	sub	sp, #16
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d101      	bne.n	800b46a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b466:	2301      	movs	r3, #1
 800b468:	e07c      	b.n	800b564 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	2200      	movs	r2, #0
 800b46e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b476:	b2db      	uxtb	r3, r3
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d106      	bne.n	800b48a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2200      	movs	r2, #0
 800b480:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f7f7 fde9 	bl	800305c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2202      	movs	r2, #2
 800b48e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	681a      	ldr	r2, [r3, #0]
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b4a0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	68db      	ldr	r3, [r3, #12]
 800b4a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b4aa:	d902      	bls.n	800b4b2 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	60fb      	str	r3, [r7, #12]
 800b4b0:	e002      	b.n	800b4b8 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800b4b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b4b6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	68db      	ldr	r3, [r3, #12]
 800b4bc:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800b4c0:	d007      	beq.n	800b4d2 <HAL_SPI_Init+0x7a>
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	68db      	ldr	r3, [r3, #12]
 800b4c6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b4ca:	d002      	beq.n	800b4d2 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d10b      	bne.n	800b4f2 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	68db      	ldr	r3, [r3, #12]
 800b4de:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b4e2:	d903      	bls.n	800b4ec <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2202      	movs	r2, #2
 800b4e8:	631a      	str	r2, [r3, #48]	; 0x30
 800b4ea:	e002      	b.n	800b4f2 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2201      	movs	r2, #1
 800b4f0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	685a      	ldr	r2, [r3, #4]
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	689b      	ldr	r3, [r3, #8]
 800b4fa:	431a      	orrs	r2, r3
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	691b      	ldr	r3, [r3, #16]
 800b500:	431a      	orrs	r2, r3
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	695b      	ldr	r3, [r3, #20]
 800b506:	431a      	orrs	r2, r3
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	699b      	ldr	r3, [r3, #24]
 800b50c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b510:	431a      	orrs	r2, r3
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	69db      	ldr	r3, [r3, #28]
 800b516:	431a      	orrs	r2, r3
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	6a1b      	ldr	r3, [r3, #32]
 800b51c:	ea42 0103 	orr.w	r1, r2, r3
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	430a      	orrs	r2, r1
 800b52a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	699b      	ldr	r3, [r3, #24]
 800b530:	0c1b      	lsrs	r3, r3, #16
 800b532:	f003 0204 	and.w	r2, r3, #4
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b53a:	431a      	orrs	r2, r3
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b540:	431a      	orrs	r2, r3
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	68db      	ldr	r3, [r3, #12]
 800b546:	ea42 0103 	orr.w	r1, r2, r3
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	68fa      	ldr	r2, [r7, #12]
 800b550:	430a      	orrs	r2, r1
 800b552:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	2200      	movs	r2, #0
 800b558:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	2201      	movs	r2, #1
 800b55e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800b562:	2300      	movs	r3, #0
}
 800b564:	4618      	mov	r0, r3
 800b566:	3710      	adds	r7, #16
 800b568:	46bd      	mov	sp, r7
 800b56a:	bd80      	pop	{r7, pc}

0800b56c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800b56c:	b480      	push	{r7}
 800b56e:	b083      	sub	sp, #12
 800b570:	af00      	add	r7, sp, #0
 800b572:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b57a:	b2db      	uxtb	r3, r3
}
 800b57c:	4618      	mov	r0, r3
 800b57e:	370c      	adds	r7, #12
 800b580:	46bd      	mov	sp, r7
 800b582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b586:	4770      	bx	lr

0800b588 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b082      	sub	sp, #8
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d101      	bne.n	800b59a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b596:	2301      	movs	r3, #1
 800b598:	e01d      	b.n	800b5d6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b5a0:	b2db      	uxtb	r3, r3
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d106      	bne.n	800b5b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	2200      	movs	r2, #0
 800b5aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b5ae:	6878      	ldr	r0, [r7, #4]
 800b5b0:	f000 f815 	bl	800b5de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2202      	movs	r2, #2
 800b5b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681a      	ldr	r2, [r3, #0]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	3304      	adds	r3, #4
 800b5c4:	4619      	mov	r1, r3
 800b5c6:	4610      	mov	r0, r2
 800b5c8:	f000 f986 	bl	800b8d8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	2201      	movs	r2, #1
 800b5d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b5d4:	2300      	movs	r3, #0
}
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	3708      	adds	r7, #8
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	bd80      	pop	{r7, pc}

0800b5de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800b5de:	b480      	push	{r7}
 800b5e0:	b083      	sub	sp, #12
 800b5e2:	af00      	add	r7, sp, #0
 800b5e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800b5e6:	bf00      	nop
 800b5e8:	370c      	adds	r7, #12
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f0:	4770      	bx	lr
	...

0800b5f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	b085      	sub	sp, #20
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	68da      	ldr	r2, [r3, #12]
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	f042 0201 	orr.w	r2, r2, #1
 800b60a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	689a      	ldr	r2, [r3, #8]
 800b612:	4b0c      	ldr	r3, [pc, #48]	; (800b644 <HAL_TIM_Base_Start_IT+0x50>)
 800b614:	4013      	ands	r3, r2
 800b616:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	2b06      	cmp	r3, #6
 800b61c:	d00b      	beq.n	800b636 <HAL_TIM_Base_Start_IT+0x42>
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b624:	d007      	beq.n	800b636 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	681a      	ldr	r2, [r3, #0]
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	f042 0201 	orr.w	r2, r2, #1
 800b634:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b636:	2300      	movs	r3, #0
}
 800b638:	4618      	mov	r0, r3
 800b63a:	3714      	adds	r7, #20
 800b63c:	46bd      	mov	sp, r7
 800b63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b642:	4770      	bx	lr
 800b644:	00010007 	.word	0x00010007

0800b648 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b082      	sub	sp, #8
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	691b      	ldr	r3, [r3, #16]
 800b656:	f003 0302 	and.w	r3, r3, #2
 800b65a:	2b02      	cmp	r3, #2
 800b65c:	d122      	bne.n	800b6a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	68db      	ldr	r3, [r3, #12]
 800b664:	f003 0302 	and.w	r3, r3, #2
 800b668:	2b02      	cmp	r3, #2
 800b66a:	d11b      	bne.n	800b6a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f06f 0202 	mvn.w	r2, #2
 800b674:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2201      	movs	r2, #1
 800b67a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	699b      	ldr	r3, [r3, #24]
 800b682:	f003 0303 	and.w	r3, r3, #3
 800b686:	2b00      	cmp	r3, #0
 800b688:	d003      	beq.n	800b692 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b68a:	6878      	ldr	r0, [r7, #4]
 800b68c:	f000 f905 	bl	800b89a <HAL_TIM_IC_CaptureCallback>
 800b690:	e005      	b.n	800b69e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f000 f8f7 	bl	800b886 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f000 f908 	bl	800b8ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	691b      	ldr	r3, [r3, #16]
 800b6aa:	f003 0304 	and.w	r3, r3, #4
 800b6ae:	2b04      	cmp	r3, #4
 800b6b0:	d122      	bne.n	800b6f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	681b      	ldr	r3, [r3, #0]
 800b6b6:	68db      	ldr	r3, [r3, #12]
 800b6b8:	f003 0304 	and.w	r3, r3, #4
 800b6bc:	2b04      	cmp	r3, #4
 800b6be:	d11b      	bne.n	800b6f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f06f 0204 	mvn.w	r2, #4
 800b6c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2202      	movs	r2, #2
 800b6ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	699b      	ldr	r3, [r3, #24]
 800b6d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d003      	beq.n	800b6e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	f000 f8db 	bl	800b89a <HAL_TIM_IC_CaptureCallback>
 800b6e4:	e005      	b.n	800b6f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b6e6:	6878      	ldr	r0, [r7, #4]
 800b6e8:	f000 f8cd 	bl	800b886 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b6ec:	6878      	ldr	r0, [r7, #4]
 800b6ee:	f000 f8de 	bl	800b8ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	691b      	ldr	r3, [r3, #16]
 800b6fe:	f003 0308 	and.w	r3, r3, #8
 800b702:	2b08      	cmp	r3, #8
 800b704:	d122      	bne.n	800b74c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	68db      	ldr	r3, [r3, #12]
 800b70c:	f003 0308 	and.w	r3, r3, #8
 800b710:	2b08      	cmp	r3, #8
 800b712:	d11b      	bne.n	800b74c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	f06f 0208 	mvn.w	r2, #8
 800b71c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	2204      	movs	r2, #4
 800b722:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	69db      	ldr	r3, [r3, #28]
 800b72a:	f003 0303 	and.w	r3, r3, #3
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d003      	beq.n	800b73a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f000 f8b1 	bl	800b89a <HAL_TIM_IC_CaptureCallback>
 800b738:	e005      	b.n	800b746 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b73a:	6878      	ldr	r0, [r7, #4]
 800b73c:	f000 f8a3 	bl	800b886 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f000 f8b4 	bl	800b8ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	2200      	movs	r2, #0
 800b74a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	691b      	ldr	r3, [r3, #16]
 800b752:	f003 0310 	and.w	r3, r3, #16
 800b756:	2b10      	cmp	r3, #16
 800b758:	d122      	bne.n	800b7a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	68db      	ldr	r3, [r3, #12]
 800b760:	f003 0310 	and.w	r3, r3, #16
 800b764:	2b10      	cmp	r3, #16
 800b766:	d11b      	bne.n	800b7a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	f06f 0210 	mvn.w	r2, #16
 800b770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	2208      	movs	r2, #8
 800b776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	69db      	ldr	r3, [r3, #28]
 800b77e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b782:	2b00      	cmp	r3, #0
 800b784:	d003      	beq.n	800b78e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	f000 f887 	bl	800b89a <HAL_TIM_IC_CaptureCallback>
 800b78c:	e005      	b.n	800b79a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f000 f879 	bl	800b886 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b794:	6878      	ldr	r0, [r7, #4]
 800b796:	f000 f88a 	bl	800b8ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	2200      	movs	r2, #0
 800b79e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	691b      	ldr	r3, [r3, #16]
 800b7a6:	f003 0301 	and.w	r3, r3, #1
 800b7aa:	2b01      	cmp	r3, #1
 800b7ac:	d10e      	bne.n	800b7cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	68db      	ldr	r3, [r3, #12]
 800b7b4:	f003 0301 	and.w	r3, r3, #1
 800b7b8:	2b01      	cmp	r3, #1
 800b7ba:	d107      	bne.n	800b7cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	f06f 0201 	mvn.w	r2, #1
 800b7c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800b7c6:	6878      	ldr	r0, [r7, #4]
 800b7c8:	f7f7 fa22 	bl	8002c10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	691b      	ldr	r3, [r3, #16]
 800b7d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7d6:	2b80      	cmp	r3, #128	; 0x80
 800b7d8:	d10e      	bne.n	800b7f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	68db      	ldr	r3, [r3, #12]
 800b7e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7e4:	2b80      	cmp	r3, #128	; 0x80
 800b7e6:	d107      	bne.n	800b7f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800b7f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f000 f914 	bl	800ba20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	691b      	ldr	r3, [r3, #16]
 800b7fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b802:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b806:	d10e      	bne.n	800b826 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	68db      	ldr	r3, [r3, #12]
 800b80e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b812:	2b80      	cmp	r3, #128	; 0x80
 800b814:	d107      	bne.n	800b826 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800b81e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800b820:	6878      	ldr	r0, [r7, #4]
 800b822:	f000 f907 	bl	800ba34 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	691b      	ldr	r3, [r3, #16]
 800b82c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b830:	2b40      	cmp	r3, #64	; 0x40
 800b832:	d10e      	bne.n	800b852 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	68db      	ldr	r3, [r3, #12]
 800b83a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b83e:	2b40      	cmp	r3, #64	; 0x40
 800b840:	d107      	bne.n	800b852 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800b84a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800b84c:	6878      	ldr	r0, [r7, #4]
 800b84e:	f000 f838 	bl	800b8c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	691b      	ldr	r3, [r3, #16]
 800b858:	f003 0320 	and.w	r3, r3, #32
 800b85c:	2b20      	cmp	r3, #32
 800b85e:	d10e      	bne.n	800b87e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	68db      	ldr	r3, [r3, #12]
 800b866:	f003 0320 	and.w	r3, r3, #32
 800b86a:	2b20      	cmp	r3, #32
 800b86c:	d107      	bne.n	800b87e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	f06f 0220 	mvn.w	r2, #32
 800b876:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800b878:	6878      	ldr	r0, [r7, #4]
 800b87a:	f000 f8c7 	bl	800ba0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800b87e:	bf00      	nop
 800b880:	3708      	adds	r7, #8
 800b882:	46bd      	mov	sp, r7
 800b884:	bd80      	pop	{r7, pc}

0800b886 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b886:	b480      	push	{r7}
 800b888:	b083      	sub	sp, #12
 800b88a:	af00      	add	r7, sp, #0
 800b88c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b88e:	bf00      	nop
 800b890:	370c      	adds	r7, #12
 800b892:	46bd      	mov	sp, r7
 800b894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b898:	4770      	bx	lr

0800b89a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800b89a:	b480      	push	{r7}
 800b89c:	b083      	sub	sp, #12
 800b89e:	af00      	add	r7, sp, #0
 800b8a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800b8a2:	bf00      	nop
 800b8a4:	370c      	adds	r7, #12
 800b8a6:	46bd      	mov	sp, r7
 800b8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ac:	4770      	bx	lr

0800b8ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b8ae:	b480      	push	{r7}
 800b8b0:	b083      	sub	sp, #12
 800b8b2:	af00      	add	r7, sp, #0
 800b8b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b8b6:	bf00      	nop
 800b8b8:	370c      	adds	r7, #12
 800b8ba:	46bd      	mov	sp, r7
 800b8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c0:	4770      	bx	lr

0800b8c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b8c2:	b480      	push	{r7}
 800b8c4:	b083      	sub	sp, #12
 800b8c6:	af00      	add	r7, sp, #0
 800b8c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b8ca:	bf00      	nop
 800b8cc:	370c      	adds	r7, #12
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d4:	4770      	bx	lr
	...

0800b8d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b8d8:	b480      	push	{r7}
 800b8da:	b085      	sub	sp, #20
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
 800b8e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	4a40      	ldr	r2, [pc, #256]	; (800b9ec <TIM_Base_SetConfig+0x114>)
 800b8ec:	4293      	cmp	r3, r2
 800b8ee:	d013      	beq.n	800b918 <TIM_Base_SetConfig+0x40>
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b8f6:	d00f      	beq.n	800b918 <TIM_Base_SetConfig+0x40>
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	4a3d      	ldr	r2, [pc, #244]	; (800b9f0 <TIM_Base_SetConfig+0x118>)
 800b8fc:	4293      	cmp	r3, r2
 800b8fe:	d00b      	beq.n	800b918 <TIM_Base_SetConfig+0x40>
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	4a3c      	ldr	r2, [pc, #240]	; (800b9f4 <TIM_Base_SetConfig+0x11c>)
 800b904:	4293      	cmp	r3, r2
 800b906:	d007      	beq.n	800b918 <TIM_Base_SetConfig+0x40>
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	4a3b      	ldr	r2, [pc, #236]	; (800b9f8 <TIM_Base_SetConfig+0x120>)
 800b90c:	4293      	cmp	r3, r2
 800b90e:	d003      	beq.n	800b918 <TIM_Base_SetConfig+0x40>
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	4a3a      	ldr	r2, [pc, #232]	; (800b9fc <TIM_Base_SetConfig+0x124>)
 800b914:	4293      	cmp	r3, r2
 800b916:	d108      	bne.n	800b92a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b91e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b920:	683b      	ldr	r3, [r7, #0]
 800b922:	685b      	ldr	r3, [r3, #4]
 800b924:	68fa      	ldr	r2, [r7, #12]
 800b926:	4313      	orrs	r3, r2
 800b928:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	4a2f      	ldr	r2, [pc, #188]	; (800b9ec <TIM_Base_SetConfig+0x114>)
 800b92e:	4293      	cmp	r3, r2
 800b930:	d01f      	beq.n	800b972 <TIM_Base_SetConfig+0x9a>
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b938:	d01b      	beq.n	800b972 <TIM_Base_SetConfig+0x9a>
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	4a2c      	ldr	r2, [pc, #176]	; (800b9f0 <TIM_Base_SetConfig+0x118>)
 800b93e:	4293      	cmp	r3, r2
 800b940:	d017      	beq.n	800b972 <TIM_Base_SetConfig+0x9a>
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	4a2b      	ldr	r2, [pc, #172]	; (800b9f4 <TIM_Base_SetConfig+0x11c>)
 800b946:	4293      	cmp	r3, r2
 800b948:	d013      	beq.n	800b972 <TIM_Base_SetConfig+0x9a>
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	4a2a      	ldr	r2, [pc, #168]	; (800b9f8 <TIM_Base_SetConfig+0x120>)
 800b94e:	4293      	cmp	r3, r2
 800b950:	d00f      	beq.n	800b972 <TIM_Base_SetConfig+0x9a>
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	4a29      	ldr	r2, [pc, #164]	; (800b9fc <TIM_Base_SetConfig+0x124>)
 800b956:	4293      	cmp	r3, r2
 800b958:	d00b      	beq.n	800b972 <TIM_Base_SetConfig+0x9a>
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	4a28      	ldr	r2, [pc, #160]	; (800ba00 <TIM_Base_SetConfig+0x128>)
 800b95e:	4293      	cmp	r3, r2
 800b960:	d007      	beq.n	800b972 <TIM_Base_SetConfig+0x9a>
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	4a27      	ldr	r2, [pc, #156]	; (800ba04 <TIM_Base_SetConfig+0x12c>)
 800b966:	4293      	cmp	r3, r2
 800b968:	d003      	beq.n	800b972 <TIM_Base_SetConfig+0x9a>
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	4a26      	ldr	r2, [pc, #152]	; (800ba08 <TIM_Base_SetConfig+0x130>)
 800b96e:	4293      	cmp	r3, r2
 800b970:	d108      	bne.n	800b984 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b978:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b97a:	683b      	ldr	r3, [r7, #0]
 800b97c:	68db      	ldr	r3, [r3, #12]
 800b97e:	68fa      	ldr	r2, [r7, #12]
 800b980:	4313      	orrs	r3, r2
 800b982:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	695b      	ldr	r3, [r3, #20]
 800b98e:	4313      	orrs	r3, r2
 800b990:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	68fa      	ldr	r2, [r7, #12]
 800b996:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b998:	683b      	ldr	r3, [r7, #0]
 800b99a:	689a      	ldr	r2, [r3, #8]
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	681a      	ldr	r2, [r3, #0]
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	4a10      	ldr	r2, [pc, #64]	; (800b9ec <TIM_Base_SetConfig+0x114>)
 800b9ac:	4293      	cmp	r3, r2
 800b9ae:	d00f      	beq.n	800b9d0 <TIM_Base_SetConfig+0xf8>
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	4a12      	ldr	r2, [pc, #72]	; (800b9fc <TIM_Base_SetConfig+0x124>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	d00b      	beq.n	800b9d0 <TIM_Base_SetConfig+0xf8>
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	4a11      	ldr	r2, [pc, #68]	; (800ba00 <TIM_Base_SetConfig+0x128>)
 800b9bc:	4293      	cmp	r3, r2
 800b9be:	d007      	beq.n	800b9d0 <TIM_Base_SetConfig+0xf8>
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	4a10      	ldr	r2, [pc, #64]	; (800ba04 <TIM_Base_SetConfig+0x12c>)
 800b9c4:	4293      	cmp	r3, r2
 800b9c6:	d003      	beq.n	800b9d0 <TIM_Base_SetConfig+0xf8>
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	4a0f      	ldr	r2, [pc, #60]	; (800ba08 <TIM_Base_SetConfig+0x130>)
 800b9cc:	4293      	cmp	r3, r2
 800b9ce:	d103      	bne.n	800b9d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	691a      	ldr	r2, [r3, #16]
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2201      	movs	r2, #1
 800b9dc:	615a      	str	r2, [r3, #20]
}
 800b9de:	bf00      	nop
 800b9e0:	3714      	adds	r7, #20
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e8:	4770      	bx	lr
 800b9ea:	bf00      	nop
 800b9ec:	40012c00 	.word	0x40012c00
 800b9f0:	40000400 	.word	0x40000400
 800b9f4:	40000800 	.word	0x40000800
 800b9f8:	40000c00 	.word	0x40000c00
 800b9fc:	40013400 	.word	0x40013400
 800ba00:	40014000 	.word	0x40014000
 800ba04:	40014400 	.word	0x40014400
 800ba08:	40014800 	.word	0x40014800

0800ba0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b083      	sub	sp, #12
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ba14:	bf00      	nop
 800ba16:	370c      	adds	r7, #12
 800ba18:	46bd      	mov	sp, r7
 800ba1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba1e:	4770      	bx	lr

0800ba20 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ba20:	b480      	push	{r7}
 800ba22:	b083      	sub	sp, #12
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ba28:	bf00      	nop
 800ba2a:	370c      	adds	r7, #12
 800ba2c:	46bd      	mov	sp, r7
 800ba2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba32:	4770      	bx	lr

0800ba34 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ba34:	b480      	push	{r7}
 800ba36:	b083      	sub	sp, #12
 800ba38:	af00      	add	r7, sp, #0
 800ba3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ba3c:	bf00      	nop
 800ba3e:	370c      	adds	r7, #12
 800ba40:	46bd      	mov	sp, r7
 800ba42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba46:	4770      	bx	lr

0800ba48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b082      	sub	sp, #8
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d101      	bne.n	800ba5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ba56:	2301      	movs	r3, #1
 800ba58:	e040      	b.n	800badc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d106      	bne.n	800ba70 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	2200      	movs	r2, #0
 800ba66:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ba6a:	6878      	ldr	r0, [r7, #4]
 800ba6c:	f7f7 fd14 	bl	8003498 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2224      	movs	r2, #36	; 0x24
 800ba74:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	681a      	ldr	r2, [r3, #0]
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f022 0201 	bic.w	r2, r2, #1
 800ba84:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ba86:	6878      	ldr	r0, [r7, #4]
 800ba88:	f000 f82c 	bl	800bae4 <UART_SetConfig>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	2b01      	cmp	r3, #1
 800ba90:	d101      	bne.n	800ba96 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800ba92:	2301      	movs	r3, #1
 800ba94:	e022      	b.n	800badc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d002      	beq.n	800baa4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f000 fb92 	bl	800c1c8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	685a      	ldr	r2, [r3, #4]
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bab2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	689a      	ldr	r2, [r3, #8]
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bac2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	681a      	ldr	r2, [r3, #0]
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f042 0201 	orr.w	r2, r2, #1
 800bad2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	f000 fc19 	bl	800c30c <UART_CheckIdleState>
 800bada:	4603      	mov	r3, r0
}
 800badc:	4618      	mov	r0, r3
 800bade:	3708      	adds	r7, #8
 800bae0:	46bd      	mov	sp, r7
 800bae2:	bd80      	pop	{r7, pc}

0800bae4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bae4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800bae8:	b08a      	sub	sp, #40	; 0x28
 800baea:	af00      	add	r7, sp, #0
 800baec:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800baee:	2300      	movs	r3, #0
 800baf0:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 800baf2:	2300      	movs	r3, #0
 800baf4:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800baf6:	2300      	movs	r3, #0
 800baf8:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	689a      	ldr	r2, [r3, #8]
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	691b      	ldr	r3, [r3, #16]
 800bb02:	431a      	orrs	r2, r3
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	695b      	ldr	r3, [r3, #20]
 800bb08:	431a      	orrs	r2, r3
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	69db      	ldr	r3, [r3, #28]
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	627b      	str	r3, [r7, #36]	; 0x24
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	681a      	ldr	r2, [r3, #0]
 800bb18:	4bb8      	ldr	r3, [pc, #736]	; (800bdfc <UART_SetConfig+0x318>)
 800bb1a:	4013      	ands	r3, r2
 800bb1c:	687a      	ldr	r2, [r7, #4]
 800bb1e:	6812      	ldr	r2, [r2, #0]
 800bb20:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800bb22:	430b      	orrs	r3, r1
 800bb24:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	685b      	ldr	r3, [r3, #4]
 800bb2c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	68da      	ldr	r2, [r3, #12]
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	430a      	orrs	r2, r1
 800bb3a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	699b      	ldr	r3, [r3, #24]
 800bb40:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	4aae      	ldr	r2, [pc, #696]	; (800be00 <UART_SetConfig+0x31c>)
 800bb48:	4293      	cmp	r3, r2
 800bb4a:	d004      	beq.n	800bb56 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	6a1b      	ldr	r3, [r3, #32]
 800bb50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb52:	4313      	orrs	r3, r2
 800bb54:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	689b      	ldr	r3, [r3, #8]
 800bb5c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb66:	430a      	orrs	r2, r1
 800bb68:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	4aa5      	ldr	r2, [pc, #660]	; (800be04 <UART_SetConfig+0x320>)
 800bb70:	4293      	cmp	r3, r2
 800bb72:	d126      	bne.n	800bbc2 <UART_SetConfig+0xde>
 800bb74:	4ba4      	ldr	r3, [pc, #656]	; (800be08 <UART_SetConfig+0x324>)
 800bb76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb7a:	f003 0303 	and.w	r3, r3, #3
 800bb7e:	2b03      	cmp	r3, #3
 800bb80:	d81a      	bhi.n	800bbb8 <UART_SetConfig+0xd4>
 800bb82:	a201      	add	r2, pc, #4	; (adr r2, 800bb88 <UART_SetConfig+0xa4>)
 800bb84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb88:	0800bb99 	.word	0x0800bb99
 800bb8c:	0800bba9 	.word	0x0800bba9
 800bb90:	0800bba1 	.word	0x0800bba1
 800bb94:	0800bbb1 	.word	0x0800bbb1
 800bb98:	2301      	movs	r3, #1
 800bb9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bb9e:	e105      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bba0:	2302      	movs	r3, #2
 800bba2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bba6:	e101      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bba8:	2304      	movs	r3, #4
 800bbaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bbae:	e0fd      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bbb0:	2308      	movs	r3, #8
 800bbb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bbb6:	e0f9      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bbb8:	2310      	movs	r3, #16
 800bbba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bbbe:	bf00      	nop
 800bbc0:	e0f4      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	4a91      	ldr	r2, [pc, #580]	; (800be0c <UART_SetConfig+0x328>)
 800bbc8:	4293      	cmp	r3, r2
 800bbca:	d138      	bne.n	800bc3e <UART_SetConfig+0x15a>
 800bbcc:	4b8e      	ldr	r3, [pc, #568]	; (800be08 <UART_SetConfig+0x324>)
 800bbce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbd2:	f003 030c 	and.w	r3, r3, #12
 800bbd6:	2b0c      	cmp	r3, #12
 800bbd8:	d82c      	bhi.n	800bc34 <UART_SetConfig+0x150>
 800bbda:	a201      	add	r2, pc, #4	; (adr r2, 800bbe0 <UART_SetConfig+0xfc>)
 800bbdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbe0:	0800bc15 	.word	0x0800bc15
 800bbe4:	0800bc35 	.word	0x0800bc35
 800bbe8:	0800bc35 	.word	0x0800bc35
 800bbec:	0800bc35 	.word	0x0800bc35
 800bbf0:	0800bc25 	.word	0x0800bc25
 800bbf4:	0800bc35 	.word	0x0800bc35
 800bbf8:	0800bc35 	.word	0x0800bc35
 800bbfc:	0800bc35 	.word	0x0800bc35
 800bc00:	0800bc1d 	.word	0x0800bc1d
 800bc04:	0800bc35 	.word	0x0800bc35
 800bc08:	0800bc35 	.word	0x0800bc35
 800bc0c:	0800bc35 	.word	0x0800bc35
 800bc10:	0800bc2d 	.word	0x0800bc2d
 800bc14:	2300      	movs	r3, #0
 800bc16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bc1a:	e0c7      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bc1c:	2302      	movs	r3, #2
 800bc1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bc22:	e0c3      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bc24:	2304      	movs	r3, #4
 800bc26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bc2a:	e0bf      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bc2c:	2308      	movs	r3, #8
 800bc2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bc32:	e0bb      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bc34:	2310      	movs	r3, #16
 800bc36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bc3a:	bf00      	nop
 800bc3c:	e0b6      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	4a73      	ldr	r2, [pc, #460]	; (800be10 <UART_SetConfig+0x32c>)
 800bc44:	4293      	cmp	r3, r2
 800bc46:	d125      	bne.n	800bc94 <UART_SetConfig+0x1b0>
 800bc48:	4b6f      	ldr	r3, [pc, #444]	; (800be08 <UART_SetConfig+0x324>)
 800bc4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc4e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800bc52:	2b10      	cmp	r3, #16
 800bc54:	d011      	beq.n	800bc7a <UART_SetConfig+0x196>
 800bc56:	2b10      	cmp	r3, #16
 800bc58:	d802      	bhi.n	800bc60 <UART_SetConfig+0x17c>
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d005      	beq.n	800bc6a <UART_SetConfig+0x186>
 800bc5e:	e014      	b.n	800bc8a <UART_SetConfig+0x1a6>
 800bc60:	2b20      	cmp	r3, #32
 800bc62:	d006      	beq.n	800bc72 <UART_SetConfig+0x18e>
 800bc64:	2b30      	cmp	r3, #48	; 0x30
 800bc66:	d00c      	beq.n	800bc82 <UART_SetConfig+0x19e>
 800bc68:	e00f      	b.n	800bc8a <UART_SetConfig+0x1a6>
 800bc6a:	2300      	movs	r3, #0
 800bc6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bc70:	e09c      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bc72:	2302      	movs	r3, #2
 800bc74:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bc78:	e098      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bc7a:	2304      	movs	r3, #4
 800bc7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bc80:	e094      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bc82:	2308      	movs	r3, #8
 800bc84:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bc88:	e090      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bc8a:	2310      	movs	r3, #16
 800bc8c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bc90:	bf00      	nop
 800bc92:	e08b      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	4a5e      	ldr	r2, [pc, #376]	; (800be14 <UART_SetConfig+0x330>)
 800bc9a:	4293      	cmp	r3, r2
 800bc9c:	d125      	bne.n	800bcea <UART_SetConfig+0x206>
 800bc9e:	4b5a      	ldr	r3, [pc, #360]	; (800be08 <UART_SetConfig+0x324>)
 800bca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bca4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800bca8:	2b40      	cmp	r3, #64	; 0x40
 800bcaa:	d011      	beq.n	800bcd0 <UART_SetConfig+0x1ec>
 800bcac:	2b40      	cmp	r3, #64	; 0x40
 800bcae:	d802      	bhi.n	800bcb6 <UART_SetConfig+0x1d2>
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d005      	beq.n	800bcc0 <UART_SetConfig+0x1dc>
 800bcb4:	e014      	b.n	800bce0 <UART_SetConfig+0x1fc>
 800bcb6:	2b80      	cmp	r3, #128	; 0x80
 800bcb8:	d006      	beq.n	800bcc8 <UART_SetConfig+0x1e4>
 800bcba:	2bc0      	cmp	r3, #192	; 0xc0
 800bcbc:	d00c      	beq.n	800bcd8 <UART_SetConfig+0x1f4>
 800bcbe:	e00f      	b.n	800bce0 <UART_SetConfig+0x1fc>
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bcc6:	e071      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bcc8:	2302      	movs	r3, #2
 800bcca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bcce:	e06d      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bcd0:	2304      	movs	r3, #4
 800bcd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bcd6:	e069      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bcd8:	2308      	movs	r3, #8
 800bcda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bcde:	e065      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bce0:	2310      	movs	r3, #16
 800bce2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bce6:	bf00      	nop
 800bce8:	e060      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	4a4a      	ldr	r2, [pc, #296]	; (800be18 <UART_SetConfig+0x334>)
 800bcf0:	4293      	cmp	r3, r2
 800bcf2:	d129      	bne.n	800bd48 <UART_SetConfig+0x264>
 800bcf4:	4b44      	ldr	r3, [pc, #272]	; (800be08 <UART_SetConfig+0x324>)
 800bcf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bcfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bcfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd02:	d014      	beq.n	800bd2e <UART_SetConfig+0x24a>
 800bd04:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd08:	d802      	bhi.n	800bd10 <UART_SetConfig+0x22c>
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d007      	beq.n	800bd1e <UART_SetConfig+0x23a>
 800bd0e:	e016      	b.n	800bd3e <UART_SetConfig+0x25a>
 800bd10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd14:	d007      	beq.n	800bd26 <UART_SetConfig+0x242>
 800bd16:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bd1a:	d00c      	beq.n	800bd36 <UART_SetConfig+0x252>
 800bd1c:	e00f      	b.n	800bd3e <UART_SetConfig+0x25a>
 800bd1e:	2300      	movs	r3, #0
 800bd20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd24:	e042      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bd26:	2302      	movs	r3, #2
 800bd28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd2c:	e03e      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bd2e:	2304      	movs	r3, #4
 800bd30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd34:	e03a      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bd36:	2308      	movs	r3, #8
 800bd38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd3c:	e036      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bd3e:	2310      	movs	r3, #16
 800bd40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd44:	bf00      	nop
 800bd46:	e031      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	4a2c      	ldr	r2, [pc, #176]	; (800be00 <UART_SetConfig+0x31c>)
 800bd4e:	4293      	cmp	r3, r2
 800bd50:	d129      	bne.n	800bda6 <UART_SetConfig+0x2c2>
 800bd52:	4b2d      	ldr	r3, [pc, #180]	; (800be08 <UART_SetConfig+0x324>)
 800bd54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd58:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800bd5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd60:	d014      	beq.n	800bd8c <UART_SetConfig+0x2a8>
 800bd62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bd66:	d802      	bhi.n	800bd6e <UART_SetConfig+0x28a>
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d007      	beq.n	800bd7c <UART_SetConfig+0x298>
 800bd6c:	e016      	b.n	800bd9c <UART_SetConfig+0x2b8>
 800bd6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bd72:	d007      	beq.n	800bd84 <UART_SetConfig+0x2a0>
 800bd74:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bd78:	d00c      	beq.n	800bd94 <UART_SetConfig+0x2b0>
 800bd7a:	e00f      	b.n	800bd9c <UART_SetConfig+0x2b8>
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd82:	e013      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bd84:	2302      	movs	r3, #2
 800bd86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd8a:	e00f      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bd8c:	2304      	movs	r3, #4
 800bd8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd92:	e00b      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bd94:	2308      	movs	r3, #8
 800bd96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bd9a:	e007      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bd9c:	2310      	movs	r3, #16
 800bd9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800bda2:	bf00      	nop
 800bda4:	e002      	b.n	800bdac <UART_SetConfig+0x2c8>
 800bda6:	2310      	movs	r3, #16
 800bda8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	4a13      	ldr	r2, [pc, #76]	; (800be00 <UART_SetConfig+0x31c>)
 800bdb2:	4293      	cmp	r3, r2
 800bdb4:	f040 80fe 	bne.w	800bfb4 <UART_SetConfig+0x4d0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bdb8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bdbc:	2b08      	cmp	r3, #8
 800bdbe:	d837      	bhi.n	800be30 <UART_SetConfig+0x34c>
 800bdc0:	a201      	add	r2, pc, #4	; (adr r2, 800bdc8 <UART_SetConfig+0x2e4>)
 800bdc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdc6:	bf00      	nop
 800bdc8:	0800bded 	.word	0x0800bded
 800bdcc:	0800be31 	.word	0x0800be31
 800bdd0:	0800bdf5 	.word	0x0800bdf5
 800bdd4:	0800be31 	.word	0x0800be31
 800bdd8:	0800be21 	.word	0x0800be21
 800bddc:	0800be31 	.word	0x0800be31
 800bde0:	0800be31 	.word	0x0800be31
 800bde4:	0800be31 	.word	0x0800be31
 800bde8:	0800be29 	.word	0x0800be29
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800bdec:	f7fd fcf0 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800bdf0:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800bdf2:	e020      	b.n	800be36 <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 800bdf4:	4b09      	ldr	r3, [pc, #36]	; (800be1c <UART_SetConfig+0x338>)
 800bdf6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800bdf8:	e01d      	b.n	800be36 <UART_SetConfig+0x352>
 800bdfa:	bf00      	nop
 800bdfc:	efff69f3 	.word	0xefff69f3
 800be00:	40008000 	.word	0x40008000
 800be04:	40013800 	.word	0x40013800
 800be08:	40021000 	.word	0x40021000
 800be0c:	40004400 	.word	0x40004400
 800be10:	40004800 	.word	0x40004800
 800be14:	40004c00 	.word	0x40004c00
 800be18:	40005000 	.word	0x40005000
 800be1c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800be20:	f7fd fc40 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800be24:	6178      	str	r0, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800be26:	e006      	b.n	800be36 <UART_SetConfig+0x352>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800be28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800be2c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800be2e:	e002      	b.n	800be36 <UART_SetConfig+0x352>
      default:
        ret = HAL_ERROR;
 800be30:	2301      	movs	r3, #1
 800be32:	76fb      	strb	r3, [r7, #27]
        break;
 800be34:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800be36:	697b      	ldr	r3, [r7, #20]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	f000 81b9 	beq.w	800c1b0 <UART_SetConfig+0x6cc>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	685a      	ldr	r2, [r3, #4]
 800be42:	4613      	mov	r3, r2
 800be44:	005b      	lsls	r3, r3, #1
 800be46:	4413      	add	r3, r2
 800be48:	697a      	ldr	r2, [r7, #20]
 800be4a:	429a      	cmp	r2, r3
 800be4c:	d305      	bcc.n	800be5a <UART_SetConfig+0x376>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	685b      	ldr	r3, [r3, #4]
 800be52:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800be54:	697a      	ldr	r2, [r7, #20]
 800be56:	429a      	cmp	r2, r3
 800be58:	d902      	bls.n	800be60 <UART_SetConfig+0x37c>
      {
        ret = HAL_ERROR;
 800be5a:	2301      	movs	r3, #1
 800be5c:	76fb      	strb	r3, [r7, #27]
 800be5e:	e1a7      	b.n	800c1b0 <UART_SetConfig+0x6cc>
      }
      else
      {
        switch (clocksource)
 800be60:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800be64:	2b08      	cmp	r3, #8
 800be66:	f200 8092 	bhi.w	800bf8e <UART_SetConfig+0x4aa>
 800be6a:	a201      	add	r2, pc, #4	; (adr r2, 800be70 <UART_SetConfig+0x38c>)
 800be6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be70:	0800be95 	.word	0x0800be95
 800be74:	0800bf8f 	.word	0x0800bf8f
 800be78:	0800bee3 	.word	0x0800bee3
 800be7c:	0800bf8f 	.word	0x0800bf8f
 800be80:	0800bf17 	.word	0x0800bf17
 800be84:	0800bf8f 	.word	0x0800bf8f
 800be88:	0800bf8f 	.word	0x0800bf8f
 800be8c:	0800bf8f 	.word	0x0800bf8f
 800be90:	0800bf65 	.word	0x0800bf65
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 800be94:	f7fd fc9c 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800be98:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800be9a:	693b      	ldr	r3, [r7, #16]
 800be9c:	4619      	mov	r1, r3
 800be9e:	f04f 0200 	mov.w	r2, #0
 800bea2:	f04f 0300 	mov.w	r3, #0
 800bea6:	f04f 0400 	mov.w	r4, #0
 800beaa:	0214      	lsls	r4, r2, #8
 800beac:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800beb0:	020b      	lsls	r3, r1, #8
 800beb2:	687a      	ldr	r2, [r7, #4]
 800beb4:	6852      	ldr	r2, [r2, #4]
 800beb6:	0852      	lsrs	r2, r2, #1
 800beb8:	4611      	mov	r1, r2
 800beba:	f04f 0200 	mov.w	r2, #0
 800bebe:	eb13 0b01 	adds.w	fp, r3, r1
 800bec2:	eb44 0c02 	adc.w	ip, r4, r2
 800bec6:	4658      	mov	r0, fp
 800bec8:	4661      	mov	r1, ip
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	685b      	ldr	r3, [r3, #4]
 800bece:	f04f 0400 	mov.w	r4, #0
 800bed2:	461a      	mov	r2, r3
 800bed4:	4623      	mov	r3, r4
 800bed6:	f7f4 f9cb 	bl	8000270 <__aeabi_uldivmod>
 800beda:	4603      	mov	r3, r0
 800bedc:	460c      	mov	r4, r1
 800bede:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800bee0:	e058      	b.n	800bf94 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	685b      	ldr	r3, [r3, #4]
 800bee6:	085b      	lsrs	r3, r3, #1
 800bee8:	f04f 0400 	mov.w	r4, #0
 800beec:	49ae      	ldr	r1, [pc, #696]	; (800c1a8 <UART_SetConfig+0x6c4>)
 800beee:	f04f 0200 	mov.w	r2, #0
 800bef2:	eb13 0b01 	adds.w	fp, r3, r1
 800bef6:	eb44 0c02 	adc.w	ip, r4, r2
 800befa:	4658      	mov	r0, fp
 800befc:	4661      	mov	r1, ip
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	685b      	ldr	r3, [r3, #4]
 800bf02:	f04f 0400 	mov.w	r4, #0
 800bf06:	461a      	mov	r2, r3
 800bf08:	4623      	mov	r3, r4
 800bf0a:	f7f4 f9b1 	bl	8000270 <__aeabi_uldivmod>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	460c      	mov	r4, r1
 800bf12:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800bf14:	e03e      	b.n	800bf94 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 800bf16:	f7fd fbc5 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800bf1a:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800bf1c:	693b      	ldr	r3, [r7, #16]
 800bf1e:	4619      	mov	r1, r3
 800bf20:	f04f 0200 	mov.w	r2, #0
 800bf24:	f04f 0300 	mov.w	r3, #0
 800bf28:	f04f 0400 	mov.w	r4, #0
 800bf2c:	0214      	lsls	r4, r2, #8
 800bf2e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800bf32:	020b      	lsls	r3, r1, #8
 800bf34:	687a      	ldr	r2, [r7, #4]
 800bf36:	6852      	ldr	r2, [r2, #4]
 800bf38:	0852      	lsrs	r2, r2, #1
 800bf3a:	4611      	mov	r1, r2
 800bf3c:	f04f 0200 	mov.w	r2, #0
 800bf40:	eb13 0b01 	adds.w	fp, r3, r1
 800bf44:	eb44 0c02 	adc.w	ip, r4, r2
 800bf48:	4658      	mov	r0, fp
 800bf4a:	4661      	mov	r1, ip
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	685b      	ldr	r3, [r3, #4]
 800bf50:	f04f 0400 	mov.w	r4, #0
 800bf54:	461a      	mov	r2, r3
 800bf56:	4623      	mov	r3, r4
 800bf58:	f7f4 f98a 	bl	8000270 <__aeabi_uldivmod>
 800bf5c:	4603      	mov	r3, r0
 800bf5e:	460c      	mov	r4, r1
 800bf60:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800bf62:	e017      	b.n	800bf94 <UART_SetConfig+0x4b0>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	685b      	ldr	r3, [r3, #4]
 800bf68:	085b      	lsrs	r3, r3, #1
 800bf6a:	f04f 0400 	mov.w	r4, #0
 800bf6e:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800bf72:	f144 0100 	adc.w	r1, r4, #0
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	685b      	ldr	r3, [r3, #4]
 800bf7a:	f04f 0400 	mov.w	r4, #0
 800bf7e:	461a      	mov	r2, r3
 800bf80:	4623      	mov	r3, r4
 800bf82:	f7f4 f975 	bl	8000270 <__aeabi_uldivmod>
 800bf86:	4603      	mov	r3, r0
 800bf88:	460c      	mov	r4, r1
 800bf8a:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
            break;
 800bf8c:	e002      	b.n	800bf94 <UART_SetConfig+0x4b0>
          default:
            ret = HAL_ERROR;
 800bf8e:	2301      	movs	r3, #1
 800bf90:	76fb      	strb	r3, [r7, #27]
            break;
 800bf92:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bf94:	69fb      	ldr	r3, [r7, #28]
 800bf96:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bf9a:	d308      	bcc.n	800bfae <UART_SetConfig+0x4ca>
 800bf9c:	69fb      	ldr	r3, [r7, #28]
 800bf9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bfa2:	d204      	bcs.n	800bfae <UART_SetConfig+0x4ca>
        {
          huart->Instance->BRR = usartdiv;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	69fa      	ldr	r2, [r7, #28]
 800bfaa:	60da      	str	r2, [r3, #12]
 800bfac:	e100      	b.n	800c1b0 <UART_SetConfig+0x6cc>
        }
        else
        {
          ret = HAL_ERROR;
 800bfae:	2301      	movs	r3, #1
 800bfb0:	76fb      	strb	r3, [r7, #27]
 800bfb2:	e0fd      	b.n	800c1b0 <UART_SetConfig+0x6cc>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	69db      	ldr	r3, [r3, #28]
 800bfb8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bfbc:	f040 8084 	bne.w	800c0c8 <UART_SetConfig+0x5e4>
  {
    switch (clocksource)
 800bfc0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bfc4:	2b08      	cmp	r3, #8
 800bfc6:	d85f      	bhi.n	800c088 <UART_SetConfig+0x5a4>
 800bfc8:	a201      	add	r2, pc, #4	; (adr r2, 800bfd0 <UART_SetConfig+0x4ec>)
 800bfca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfce:	bf00      	nop
 800bfd0:	0800bff5 	.word	0x0800bff5
 800bfd4:	0800c015 	.word	0x0800c015
 800bfd8:	0800c035 	.word	0x0800c035
 800bfdc:	0800c089 	.word	0x0800c089
 800bfe0:	0800c051 	.word	0x0800c051
 800bfe4:	0800c089 	.word	0x0800c089
 800bfe8:	0800c089 	.word	0x0800c089
 800bfec:	0800c089 	.word	0x0800c089
 800bff0:	0800c071 	.word	0x0800c071
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bff4:	f7fd fbec 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800bff8:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800bffa:	693b      	ldr	r3, [r7, #16]
 800bffc:	005a      	lsls	r2, r3, #1
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	685b      	ldr	r3, [r3, #4]
 800c002:	085b      	lsrs	r3, r3, #1
 800c004:	441a      	add	r2, r3
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	685b      	ldr	r3, [r3, #4]
 800c00a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c00e:	b29b      	uxth	r3, r3
 800c010:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800c012:	e03c      	b.n	800c08e <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c014:	f7fd fbf2 	bl	80097fc <HAL_RCC_GetPCLK2Freq>
 800c018:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c01a:	693b      	ldr	r3, [r7, #16]
 800c01c:	005a      	lsls	r2, r3, #1
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	685b      	ldr	r3, [r3, #4]
 800c022:	085b      	lsrs	r3, r3, #1
 800c024:	441a      	add	r2, r3
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	685b      	ldr	r3, [r3, #4]
 800c02a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c02e:	b29b      	uxth	r3, r3
 800c030:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800c032:	e02c      	b.n	800c08e <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	685b      	ldr	r3, [r3, #4]
 800c038:	085b      	lsrs	r3, r3, #1
 800c03a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800c03e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800c042:	687a      	ldr	r2, [r7, #4]
 800c044:	6852      	ldr	r2, [r2, #4]
 800c046:	fbb3 f3f2 	udiv	r3, r3, r2
 800c04a:	b29b      	uxth	r3, r3
 800c04c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800c04e:	e01e      	b.n	800c08e <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c050:	f7fd fb28 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800c054:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	005a      	lsls	r2, r3, #1
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	685b      	ldr	r3, [r3, #4]
 800c05e:	085b      	lsrs	r3, r3, #1
 800c060:	441a      	add	r2, r3
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	685b      	ldr	r3, [r3, #4]
 800c066:	fbb2 f3f3 	udiv	r3, r2, r3
 800c06a:	b29b      	uxth	r3, r3
 800c06c:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800c06e:	e00e      	b.n	800c08e <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	685b      	ldr	r3, [r3, #4]
 800c074:	085b      	lsrs	r3, r3, #1
 800c076:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	685b      	ldr	r3, [r3, #4]
 800c07e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c082:	b29b      	uxth	r3, r3
 800c084:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800c086:	e002      	b.n	800c08e <UART_SetConfig+0x5aa>
      default:
        ret = HAL_ERROR;
 800c088:	2301      	movs	r3, #1
 800c08a:	76fb      	strb	r3, [r7, #27]
        break;
 800c08c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c08e:	69fb      	ldr	r3, [r7, #28]
 800c090:	2b0f      	cmp	r3, #15
 800c092:	d916      	bls.n	800c0c2 <UART_SetConfig+0x5de>
 800c094:	69fb      	ldr	r3, [r7, #28]
 800c096:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c09a:	d212      	bcs.n	800c0c2 <UART_SetConfig+0x5de>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c09c:	69fb      	ldr	r3, [r7, #28]
 800c09e:	b29b      	uxth	r3, r3
 800c0a0:	f023 030f 	bic.w	r3, r3, #15
 800c0a4:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c0a6:	69fb      	ldr	r3, [r7, #28]
 800c0a8:	085b      	lsrs	r3, r3, #1
 800c0aa:	b29b      	uxth	r3, r3
 800c0ac:	f003 0307 	and.w	r3, r3, #7
 800c0b0:	b29a      	uxth	r2, r3
 800c0b2:	89fb      	ldrh	r3, [r7, #14]
 800c0b4:	4313      	orrs	r3, r2
 800c0b6:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	89fa      	ldrh	r2, [r7, #14]
 800c0be:	60da      	str	r2, [r3, #12]
 800c0c0:	e076      	b.n	800c1b0 <UART_SetConfig+0x6cc>
    }
    else
    {
      ret = HAL_ERROR;
 800c0c2:	2301      	movs	r3, #1
 800c0c4:	76fb      	strb	r3, [r7, #27]
 800c0c6:	e073      	b.n	800c1b0 <UART_SetConfig+0x6cc>
    }
  }
  else
  {
    switch (clocksource)
 800c0c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c0cc:	2b08      	cmp	r3, #8
 800c0ce:	d85c      	bhi.n	800c18a <UART_SetConfig+0x6a6>
 800c0d0:	a201      	add	r2, pc, #4	; (adr r2, 800c0d8 <UART_SetConfig+0x5f4>)
 800c0d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0d6:	bf00      	nop
 800c0d8:	0800c0fd 	.word	0x0800c0fd
 800c0dc:	0800c11b 	.word	0x0800c11b
 800c0e0:	0800c139 	.word	0x0800c139
 800c0e4:	0800c18b 	.word	0x0800c18b
 800c0e8:	0800c155 	.word	0x0800c155
 800c0ec:	0800c18b 	.word	0x0800c18b
 800c0f0:	0800c18b 	.word	0x0800c18b
 800c0f4:	0800c18b 	.word	0x0800c18b
 800c0f8:	0800c173 	.word	0x0800c173
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c0fc:	f7fd fb68 	bl	80097d0 <HAL_RCC_GetPCLK1Freq>
 800c100:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	685b      	ldr	r3, [r3, #4]
 800c106:	085a      	lsrs	r2, r3, #1
 800c108:	693b      	ldr	r3, [r7, #16]
 800c10a:	441a      	add	r2, r3
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	685b      	ldr	r3, [r3, #4]
 800c110:	fbb2 f3f3 	udiv	r3, r2, r3
 800c114:	b29b      	uxth	r3, r3
 800c116:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800c118:	e03a      	b.n	800c190 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c11a:	f7fd fb6f 	bl	80097fc <HAL_RCC_GetPCLK2Freq>
 800c11e:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	685b      	ldr	r3, [r3, #4]
 800c124:	085a      	lsrs	r2, r3, #1
 800c126:	693b      	ldr	r3, [r7, #16]
 800c128:	441a      	add	r2, r3
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	685b      	ldr	r3, [r3, #4]
 800c12e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c132:	b29b      	uxth	r3, r3
 800c134:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800c136:	e02b      	b.n	800c190 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	685b      	ldr	r3, [r3, #4]
 800c13c:	085b      	lsrs	r3, r3, #1
 800c13e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800c142:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800c146:	687a      	ldr	r2, [r7, #4]
 800c148:	6852      	ldr	r2, [r2, #4]
 800c14a:	fbb3 f3f2 	udiv	r3, r3, r2
 800c14e:	b29b      	uxth	r3, r3
 800c150:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800c152:	e01d      	b.n	800c190 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c154:	f7fd faa6 	bl	80096a4 <HAL_RCC_GetSysClockFreq>
 800c158:	6138      	str	r0, [r7, #16]
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	685b      	ldr	r3, [r3, #4]
 800c15e:	085a      	lsrs	r2, r3, #1
 800c160:	693b      	ldr	r3, [r7, #16]
 800c162:	441a      	add	r2, r3
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	685b      	ldr	r3, [r3, #4]
 800c168:	fbb2 f3f3 	udiv	r3, r2, r3
 800c16c:	b29b      	uxth	r3, r3
 800c16e:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800c170:	e00e      	b.n	800c190 <UART_SetConfig+0x6ac>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	685b      	ldr	r3, [r3, #4]
 800c176:	085b      	lsrs	r3, r3, #1
 800c178:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	685b      	ldr	r3, [r3, #4]
 800c180:	fbb2 f3f3 	udiv	r3, r2, r3
 800c184:	b29b      	uxth	r3, r3
 800c186:	61fb      	str	r3, [r7, #28]
#endif /* USART_PRESC_PRESCALER */
        break;
 800c188:	e002      	b.n	800c190 <UART_SetConfig+0x6ac>
      default:
        ret = HAL_ERROR;
 800c18a:	2301      	movs	r3, #1
 800c18c:	76fb      	strb	r3, [r7, #27]
        break;
 800c18e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c190:	69fb      	ldr	r3, [r7, #28]
 800c192:	2b0f      	cmp	r3, #15
 800c194:	d90a      	bls.n	800c1ac <UART_SetConfig+0x6c8>
 800c196:	69fb      	ldr	r3, [r7, #28]
 800c198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c19c:	d206      	bcs.n	800c1ac <UART_SetConfig+0x6c8>
    {
      huart->Instance->BRR = usartdiv;
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	69fa      	ldr	r2, [r7, #28]
 800c1a4:	60da      	str	r2, [r3, #12]
 800c1a6:	e003      	b.n	800c1b0 <UART_SetConfig+0x6cc>
 800c1a8:	f4240000 	.word	0xf4240000
    }
    else
    {
      ret = HAL_ERROR;
 800c1ac:	2301      	movs	r3, #1
 800c1ae:	76fb      	strb	r3, [r7, #27]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2200      	movs	r2, #0
 800c1b4:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800c1bc:	7efb      	ldrb	r3, [r7, #27]
}
 800c1be:	4618      	mov	r0, r3
 800c1c0:	3728      	adds	r7, #40	; 0x28
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

0800c1c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c1c8:	b480      	push	{r7}
 800c1ca:	b083      	sub	sp, #12
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1d4:	f003 0301 	and.w	r3, r3, #1
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d00a      	beq.n	800c1f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	430a      	orrs	r2, r1
 800c1f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c1f6:	f003 0302 	and.w	r3, r3, #2
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d00a      	beq.n	800c214 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	685b      	ldr	r3, [r3, #4]
 800c204:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	430a      	orrs	r2, r1
 800c212:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c218:	f003 0304 	and.w	r3, r3, #4
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d00a      	beq.n	800c236 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	685b      	ldr	r3, [r3, #4]
 800c226:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	430a      	orrs	r2, r1
 800c234:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c23a:	f003 0308 	and.w	r3, r3, #8
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d00a      	beq.n	800c258 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	685b      	ldr	r3, [r3, #4]
 800c248:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	430a      	orrs	r2, r1
 800c256:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c25c:	f003 0310 	and.w	r3, r3, #16
 800c260:	2b00      	cmp	r3, #0
 800c262:	d00a      	beq.n	800c27a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	689b      	ldr	r3, [r3, #8]
 800c26a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	430a      	orrs	r2, r1
 800c278:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c27e:	f003 0320 	and.w	r3, r3, #32
 800c282:	2b00      	cmp	r3, #0
 800c284:	d00a      	beq.n	800c29c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	689b      	ldr	r3, [r3, #8]
 800c28c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	430a      	orrs	r2, r1
 800c29a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d01a      	beq.n	800c2de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	685b      	ldr	r3, [r3, #4]
 800c2ae:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	430a      	orrs	r2, r1
 800c2bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c2c6:	d10a      	bne.n	800c2de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	685b      	ldr	r3, [r3, #4]
 800c2ce:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	430a      	orrs	r2, r1
 800c2dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c2e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d00a      	beq.n	800c300 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	685b      	ldr	r3, [r3, #4]
 800c2f0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	430a      	orrs	r2, r1
 800c2fe:	605a      	str	r2, [r3, #4]
  }
}
 800c300:	bf00      	nop
 800c302:	370c      	adds	r7, #12
 800c304:	46bd      	mov	sp, r7
 800c306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30a:	4770      	bx	lr

0800c30c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c30c:	b580      	push	{r7, lr}
 800c30e:	b086      	sub	sp, #24
 800c310:	af02      	add	r7, sp, #8
 800c312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	2200      	movs	r2, #0
 800c318:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800c31a:	f7f9 f84d 	bl	80053b8 <HAL_GetTick>
 800c31e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	f003 0308 	and.w	r3, r3, #8
 800c32a:	2b08      	cmp	r3, #8
 800c32c:	d10e      	bne.n	800c34c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c32e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c332:	9300      	str	r3, [sp, #0]
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	2200      	movs	r2, #0
 800c338:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800c33c:	6878      	ldr	r0, [r7, #4]
 800c33e:	f000 f82a 	bl	800c396 <UART_WaitOnFlagUntilTimeout>
 800c342:	4603      	mov	r3, r0
 800c344:	2b00      	cmp	r3, #0
 800c346:	d001      	beq.n	800c34c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c348:	2303      	movs	r3, #3
 800c34a:	e020      	b.n	800c38e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	f003 0304 	and.w	r3, r3, #4
 800c356:	2b04      	cmp	r3, #4
 800c358:	d10e      	bne.n	800c378 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c35a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800c35e:	9300      	str	r3, [sp, #0]
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	2200      	movs	r2, #0
 800c364:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800c368:	6878      	ldr	r0, [r7, #4]
 800c36a:	f000 f814 	bl	800c396 <UART_WaitOnFlagUntilTimeout>
 800c36e:	4603      	mov	r3, r0
 800c370:	2b00      	cmp	r3, #0
 800c372:	d001      	beq.n	800c378 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c374:	2303      	movs	r3, #3
 800c376:	e00a      	b.n	800c38e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2220      	movs	r2, #32
 800c37c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2220      	movs	r2, #32
 800c382:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	2200      	movs	r2, #0
 800c388:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800c38c:	2300      	movs	r3, #0
}
 800c38e:	4618      	mov	r0, r3
 800c390:	3710      	adds	r7, #16
 800c392:	46bd      	mov	sp, r7
 800c394:	bd80      	pop	{r7, pc}

0800c396 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c396:	b580      	push	{r7, lr}
 800c398:	b084      	sub	sp, #16
 800c39a:	af00      	add	r7, sp, #0
 800c39c:	60f8      	str	r0, [r7, #12]
 800c39e:	60b9      	str	r1, [r7, #8]
 800c3a0:	603b      	str	r3, [r7, #0]
 800c3a2:	4613      	mov	r3, r2
 800c3a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c3a6:	e05d      	b.n	800c464 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c3a8:	69bb      	ldr	r3, [r7, #24]
 800c3aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3ae:	d059      	beq.n	800c464 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c3b0:	f7f9 f802 	bl	80053b8 <HAL_GetTick>
 800c3b4:	4602      	mov	r2, r0
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	1ad3      	subs	r3, r2, r3
 800c3ba:	69ba      	ldr	r2, [r7, #24]
 800c3bc:	429a      	cmp	r2, r3
 800c3be:	d302      	bcc.n	800c3c6 <UART_WaitOnFlagUntilTimeout+0x30>
 800c3c0:	69bb      	ldr	r3, [r7, #24]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d11b      	bne.n	800c3fe <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	681a      	ldr	r2, [r3, #0]
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c3d4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	689a      	ldr	r2, [r3, #8]
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	f022 0201 	bic.w	r2, r2, #1
 800c3e4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	2220      	movs	r2, #32
 800c3ea:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	2220      	movs	r2, #32
 800c3f0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800c3fa:	2303      	movs	r3, #3
 800c3fc:	e042      	b.n	800c484 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	f003 0304 	and.w	r3, r3, #4
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d02b      	beq.n	800c464 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	69db      	ldr	r3, [r3, #28]
 800c412:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c416:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c41a:	d123      	bne.n	800c464 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c424:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	681a      	ldr	r2, [r3, #0]
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c434:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	689a      	ldr	r2, [r3, #8]
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	f022 0201 	bic.w	r2, r2, #1
 800c444:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	2220      	movs	r2, #32
 800c44a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	2220      	movs	r2, #32
 800c450:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	2220      	movs	r2, #32
 800c456:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	2200      	movs	r2, #0
 800c45c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800c460:	2303      	movs	r3, #3
 800c462:	e00f      	b.n	800c484 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	69da      	ldr	r2, [r3, #28]
 800c46a:	68bb      	ldr	r3, [r7, #8]
 800c46c:	4013      	ands	r3, r2
 800c46e:	68ba      	ldr	r2, [r7, #8]
 800c470:	429a      	cmp	r2, r3
 800c472:	bf0c      	ite	eq
 800c474:	2301      	moveq	r3, #1
 800c476:	2300      	movne	r3, #0
 800c478:	b2db      	uxtb	r3, r3
 800c47a:	461a      	mov	r2, r3
 800c47c:	79fb      	ldrb	r3, [r7, #7]
 800c47e:	429a      	cmp	r2, r3
 800c480:	d092      	beq.n	800c3a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c482:	2300      	movs	r3, #0
}
 800c484:	4618      	mov	r0, r3
 800c486:	3710      	adds	r7, #16
 800c488:	46bd      	mov	sp, r7
 800c48a:	bd80      	pop	{r7, pc}

0800c48c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c48c:	b084      	sub	sp, #16
 800c48e:	b580      	push	{r7, lr}
 800c490:	b084      	sub	sp, #16
 800c492:	af00      	add	r7, sp, #0
 800c494:	6078      	str	r0, [r7, #4]
 800c496:	f107 001c 	add.w	r0, r7, #28
 800c49a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4a0:	2b01      	cmp	r3, #1
 800c4a2:	d122      	bne.n	800c4ea <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c4a8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	68db      	ldr	r3, [r3, #12]
 800c4b4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800c4b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c4bc:	687a      	ldr	r2, [r7, #4]
 800c4be:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	68db      	ldr	r3, [r3, #12]
 800c4c4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c4cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c4ce:	2b01      	cmp	r3, #1
 800c4d0:	d105      	bne.n	800c4de <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	68db      	ldr	r3, [r3, #12]
 800c4d6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800c4de:	6878      	ldr	r0, [r7, #4]
 800c4e0:	f001 fa18 	bl	800d914 <USB_CoreReset>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	73fb      	strb	r3, [r7, #15]
 800c4e8:	e01a      	b.n	800c520 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	68db      	ldr	r3, [r3, #12]
 800c4ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800c4f6:	6878      	ldr	r0, [r7, #4]
 800c4f8:	f001 fa0c 	bl	800d914 <USB_CoreReset>
 800c4fc:	4603      	mov	r3, r0
 800c4fe:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c502:	2b00      	cmp	r3, #0
 800c504:	d106      	bne.n	800c514 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c50a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	639a      	str	r2, [r3, #56]	; 0x38
 800c512:	e005      	b.n	800c520 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c518:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 800c520:	7bfb      	ldrb	r3, [r7, #15]
}
 800c522:	4618      	mov	r0, r3
 800c524:	3710      	adds	r7, #16
 800c526:	46bd      	mov	sp, r7
 800c528:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c52c:	b004      	add	sp, #16
 800c52e:	4770      	bx	lr

0800c530 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c530:	b480      	push	{r7}
 800c532:	b087      	sub	sp, #28
 800c534:	af00      	add	r7, sp, #0
 800c536:	60f8      	str	r0, [r7, #12]
 800c538:	60b9      	str	r1, [r7, #8]
 800c53a:	4613      	mov	r3, r2
 800c53c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c53e:	79fb      	ldrb	r3, [r7, #7]
 800c540:	2b02      	cmp	r3, #2
 800c542:	d165      	bne.n	800c610 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c544:	68bb      	ldr	r3, [r7, #8]
 800c546:	4a3e      	ldr	r2, [pc, #248]	; (800c640 <USB_SetTurnaroundTime+0x110>)
 800c548:	4293      	cmp	r3, r2
 800c54a:	d906      	bls.n	800c55a <USB_SetTurnaroundTime+0x2a>
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	4a3d      	ldr	r2, [pc, #244]	; (800c644 <USB_SetTurnaroundTime+0x114>)
 800c550:	4293      	cmp	r3, r2
 800c552:	d802      	bhi.n	800c55a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c554:	230f      	movs	r3, #15
 800c556:	617b      	str	r3, [r7, #20]
 800c558:	e05c      	b.n	800c614 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c55a:	68bb      	ldr	r3, [r7, #8]
 800c55c:	4a39      	ldr	r2, [pc, #228]	; (800c644 <USB_SetTurnaroundTime+0x114>)
 800c55e:	4293      	cmp	r3, r2
 800c560:	d906      	bls.n	800c570 <USB_SetTurnaroundTime+0x40>
 800c562:	68bb      	ldr	r3, [r7, #8]
 800c564:	4a38      	ldr	r2, [pc, #224]	; (800c648 <USB_SetTurnaroundTime+0x118>)
 800c566:	4293      	cmp	r3, r2
 800c568:	d802      	bhi.n	800c570 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c56a:	230e      	movs	r3, #14
 800c56c:	617b      	str	r3, [r7, #20]
 800c56e:	e051      	b.n	800c614 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c570:	68bb      	ldr	r3, [r7, #8]
 800c572:	4a35      	ldr	r2, [pc, #212]	; (800c648 <USB_SetTurnaroundTime+0x118>)
 800c574:	4293      	cmp	r3, r2
 800c576:	d906      	bls.n	800c586 <USB_SetTurnaroundTime+0x56>
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	4a34      	ldr	r2, [pc, #208]	; (800c64c <USB_SetTurnaroundTime+0x11c>)
 800c57c:	4293      	cmp	r3, r2
 800c57e:	d802      	bhi.n	800c586 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c580:	230d      	movs	r3, #13
 800c582:	617b      	str	r3, [r7, #20]
 800c584:	e046      	b.n	800c614 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	4a30      	ldr	r2, [pc, #192]	; (800c64c <USB_SetTurnaroundTime+0x11c>)
 800c58a:	4293      	cmp	r3, r2
 800c58c:	d906      	bls.n	800c59c <USB_SetTurnaroundTime+0x6c>
 800c58e:	68bb      	ldr	r3, [r7, #8]
 800c590:	4a2f      	ldr	r2, [pc, #188]	; (800c650 <USB_SetTurnaroundTime+0x120>)
 800c592:	4293      	cmp	r3, r2
 800c594:	d802      	bhi.n	800c59c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c596:	230c      	movs	r3, #12
 800c598:	617b      	str	r3, [r7, #20]
 800c59a:	e03b      	b.n	800c614 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c59c:	68bb      	ldr	r3, [r7, #8]
 800c59e:	4a2c      	ldr	r2, [pc, #176]	; (800c650 <USB_SetTurnaroundTime+0x120>)
 800c5a0:	4293      	cmp	r3, r2
 800c5a2:	d906      	bls.n	800c5b2 <USB_SetTurnaroundTime+0x82>
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	4a2b      	ldr	r2, [pc, #172]	; (800c654 <USB_SetTurnaroundTime+0x124>)
 800c5a8:	4293      	cmp	r3, r2
 800c5aa:	d802      	bhi.n	800c5b2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c5ac:	230b      	movs	r3, #11
 800c5ae:	617b      	str	r3, [r7, #20]
 800c5b0:	e030      	b.n	800c614 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c5b2:	68bb      	ldr	r3, [r7, #8]
 800c5b4:	4a27      	ldr	r2, [pc, #156]	; (800c654 <USB_SetTurnaroundTime+0x124>)
 800c5b6:	4293      	cmp	r3, r2
 800c5b8:	d906      	bls.n	800c5c8 <USB_SetTurnaroundTime+0x98>
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	4a26      	ldr	r2, [pc, #152]	; (800c658 <USB_SetTurnaroundTime+0x128>)
 800c5be:	4293      	cmp	r3, r2
 800c5c0:	d802      	bhi.n	800c5c8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c5c2:	230a      	movs	r3, #10
 800c5c4:	617b      	str	r3, [r7, #20]
 800c5c6:	e025      	b.n	800c614 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c5c8:	68bb      	ldr	r3, [r7, #8]
 800c5ca:	4a23      	ldr	r2, [pc, #140]	; (800c658 <USB_SetTurnaroundTime+0x128>)
 800c5cc:	4293      	cmp	r3, r2
 800c5ce:	d906      	bls.n	800c5de <USB_SetTurnaroundTime+0xae>
 800c5d0:	68bb      	ldr	r3, [r7, #8]
 800c5d2:	4a22      	ldr	r2, [pc, #136]	; (800c65c <USB_SetTurnaroundTime+0x12c>)
 800c5d4:	4293      	cmp	r3, r2
 800c5d6:	d802      	bhi.n	800c5de <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c5d8:	2309      	movs	r3, #9
 800c5da:	617b      	str	r3, [r7, #20]
 800c5dc:	e01a      	b.n	800c614 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	4a1e      	ldr	r2, [pc, #120]	; (800c65c <USB_SetTurnaroundTime+0x12c>)
 800c5e2:	4293      	cmp	r3, r2
 800c5e4:	d906      	bls.n	800c5f4 <USB_SetTurnaroundTime+0xc4>
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	4a1d      	ldr	r2, [pc, #116]	; (800c660 <USB_SetTurnaroundTime+0x130>)
 800c5ea:	4293      	cmp	r3, r2
 800c5ec:	d802      	bhi.n	800c5f4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c5ee:	2308      	movs	r3, #8
 800c5f0:	617b      	str	r3, [r7, #20]
 800c5f2:	e00f      	b.n	800c614 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	4a1a      	ldr	r2, [pc, #104]	; (800c660 <USB_SetTurnaroundTime+0x130>)
 800c5f8:	4293      	cmp	r3, r2
 800c5fa:	d906      	bls.n	800c60a <USB_SetTurnaroundTime+0xda>
 800c5fc:	68bb      	ldr	r3, [r7, #8]
 800c5fe:	4a19      	ldr	r2, [pc, #100]	; (800c664 <USB_SetTurnaroundTime+0x134>)
 800c600:	4293      	cmp	r3, r2
 800c602:	d802      	bhi.n	800c60a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c604:	2307      	movs	r3, #7
 800c606:	617b      	str	r3, [r7, #20]
 800c608:	e004      	b.n	800c614 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c60a:	2306      	movs	r3, #6
 800c60c:	617b      	str	r3, [r7, #20]
 800c60e:	e001      	b.n	800c614 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c610:	2309      	movs	r3, #9
 800c612:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	68db      	ldr	r3, [r3, #12]
 800c618:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	68da      	ldr	r2, [r3, #12]
 800c624:	697b      	ldr	r3, [r7, #20]
 800c626:	029b      	lsls	r3, r3, #10
 800c628:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800c62c:	431a      	orrs	r2, r3
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c632:	2300      	movs	r3, #0
}
 800c634:	4618      	mov	r0, r3
 800c636:	371c      	adds	r7, #28
 800c638:	46bd      	mov	sp, r7
 800c63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63e:	4770      	bx	lr
 800c640:	00d8acbf 	.word	0x00d8acbf
 800c644:	00e4e1bf 	.word	0x00e4e1bf
 800c648:	00f423ff 	.word	0x00f423ff
 800c64c:	0106737f 	.word	0x0106737f
 800c650:	011a499f 	.word	0x011a499f
 800c654:	01312cff 	.word	0x01312cff
 800c658:	014ca43f 	.word	0x014ca43f
 800c65c:	016e35ff 	.word	0x016e35ff
 800c660:	01a6ab1f 	.word	0x01a6ab1f
 800c664:	01e847ff 	.word	0x01e847ff

0800c668 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c668:	b480      	push	{r7}
 800c66a:	b083      	sub	sp, #12
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	689b      	ldr	r3, [r3, #8]
 800c674:	f043 0201 	orr.w	r2, r3, #1
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c67c:	2300      	movs	r3, #0
}
 800c67e:	4618      	mov	r0, r3
 800c680:	370c      	adds	r7, #12
 800c682:	46bd      	mov	sp, r7
 800c684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c688:	4770      	bx	lr

0800c68a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c68a:	b480      	push	{r7}
 800c68c:	b083      	sub	sp, #12
 800c68e:	af00      	add	r7, sp, #0
 800c690:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	689b      	ldr	r3, [r3, #8]
 800c696:	f023 0201 	bic.w	r2, r3, #1
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c69e:	2300      	movs	r3, #0
}
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	370c      	adds	r7, #12
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6aa:	4770      	bx	lr

0800c6ac <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b082      	sub	sp, #8
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
 800c6b4:	460b      	mov	r3, r1
 800c6b6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	68db      	ldr	r3, [r3, #12]
 800c6bc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c6c4:	78fb      	ldrb	r3, [r7, #3]
 800c6c6:	2b01      	cmp	r3, #1
 800c6c8:	d106      	bne.n	800c6d8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	68db      	ldr	r3, [r3, #12]
 800c6ce:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	60da      	str	r2, [r3, #12]
 800c6d6:	e00b      	b.n	800c6f0 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800c6d8:	78fb      	ldrb	r3, [r7, #3]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d106      	bne.n	800c6ec <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	68db      	ldr	r3, [r3, #12]
 800c6e2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	60da      	str	r2, [r3, #12]
 800c6ea:	e001      	b.n	800c6f0 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800c6ec:	2301      	movs	r3, #1
 800c6ee:	e003      	b.n	800c6f8 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800c6f0:	2032      	movs	r0, #50	; 0x32
 800c6f2:	f7f8 fe6d 	bl	80053d0 <HAL_Delay>

  return HAL_OK;
 800c6f6:	2300      	movs	r3, #0
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	3708      	adds	r7, #8
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}

0800c700 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c700:	b084      	sub	sp, #16
 800c702:	b580      	push	{r7, lr}
 800c704:	b086      	sub	sp, #24
 800c706:	af00      	add	r7, sp, #0
 800c708:	6078      	str	r0, [r7, #4]
 800c70a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c70e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c712:	2300      	movs	r3, #0
 800c714:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c71a:	2300      	movs	r3, #0
 800c71c:	613b      	str	r3, [r7, #16]
 800c71e:	e009      	b.n	800c734 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c720:	687a      	ldr	r2, [r7, #4]
 800c722:	693b      	ldr	r3, [r7, #16]
 800c724:	3340      	adds	r3, #64	; 0x40
 800c726:	009b      	lsls	r3, r3, #2
 800c728:	4413      	add	r3, r2
 800c72a:	2200      	movs	r2, #0
 800c72c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c72e:	693b      	ldr	r3, [r7, #16]
 800c730:	3301      	adds	r3, #1
 800c732:	613b      	str	r3, [r7, #16]
 800c734:	693b      	ldr	r3, [r7, #16]
 800c736:	2b0e      	cmp	r3, #14
 800c738:	d9f2      	bls.n	800c720 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c73a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d11c      	bne.n	800c77a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c746:	685b      	ldr	r3, [r3, #4]
 800c748:	68fa      	ldr	r2, [r7, #12]
 800c74a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c74e:	f043 0302 	orr.w	r3, r3, #2
 800c752:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c758:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	601a      	str	r2, [r3, #0]
 800c778:	e005      	b.n	800c786 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c77e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c78c:	461a      	mov	r2, r3
 800c78e:	2300      	movs	r3, #0
 800c790:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c798:	4619      	mov	r1, r3
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7a0:	461a      	mov	r2, r3
 800c7a2:	680b      	ldr	r3, [r1, #0]
 800c7a4:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c7a6:	2103      	movs	r1, #3
 800c7a8:	6878      	ldr	r0, [r7, #4]
 800c7aa:	f000 f93d 	bl	800ca28 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c7ae:	2110      	movs	r1, #16
 800c7b0:	6878      	ldr	r0, [r7, #4]
 800c7b2:	f000 f8f1 	bl	800c998 <USB_FlushTxFifo>
 800c7b6:	4603      	mov	r3, r0
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d001      	beq.n	800c7c0 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800c7bc:	2301      	movs	r3, #1
 800c7be:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f000 f90f 	bl	800c9e4 <USB_FlushRxFifo>
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d001      	beq.n	800c7d0 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7d6:	461a      	mov	r2, r3
 800c7d8:	2300      	movs	r3, #0
 800c7da:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7e2:	461a      	mov	r2, r3
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c7ee:	461a      	mov	r2, r3
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	613b      	str	r3, [r7, #16]
 800c7f8:	e043      	b.n	800c882 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c7fa:	693b      	ldr	r3, [r7, #16]
 800c7fc:	015a      	lsls	r2, r3, #5
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	4413      	add	r3, r2
 800c802:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c80c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c810:	d118      	bne.n	800c844 <USB_DevInit+0x144>
    {
      if (i == 0U)
 800c812:	693b      	ldr	r3, [r7, #16]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d10a      	bne.n	800c82e <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c818:	693b      	ldr	r3, [r7, #16]
 800c81a:	015a      	lsls	r2, r3, #5
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	4413      	add	r3, r2
 800c820:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c824:	461a      	mov	r2, r3
 800c826:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c82a:	6013      	str	r3, [r2, #0]
 800c82c:	e013      	b.n	800c856 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c82e:	693b      	ldr	r3, [r7, #16]
 800c830:	015a      	lsls	r2, r3, #5
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	4413      	add	r3, r2
 800c836:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c83a:	461a      	mov	r2, r3
 800c83c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c840:	6013      	str	r3, [r2, #0]
 800c842:	e008      	b.n	800c856 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c844:	693b      	ldr	r3, [r7, #16]
 800c846:	015a      	lsls	r2, r3, #5
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	4413      	add	r3, r2
 800c84c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c850:	461a      	mov	r2, r3
 800c852:	2300      	movs	r3, #0
 800c854:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c856:	693b      	ldr	r3, [r7, #16]
 800c858:	015a      	lsls	r2, r3, #5
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	4413      	add	r3, r2
 800c85e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c862:	461a      	mov	r2, r3
 800c864:	2300      	movs	r3, #0
 800c866:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c868:	693b      	ldr	r3, [r7, #16]
 800c86a:	015a      	lsls	r2, r3, #5
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	4413      	add	r3, r2
 800c870:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c874:	461a      	mov	r2, r3
 800c876:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c87a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c87c:	693b      	ldr	r3, [r7, #16]
 800c87e:	3301      	adds	r3, #1
 800c880:	613b      	str	r3, [r7, #16]
 800c882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c884:	693a      	ldr	r2, [r7, #16]
 800c886:	429a      	cmp	r2, r3
 800c888:	d3b7      	bcc.n	800c7fa <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c88a:	2300      	movs	r3, #0
 800c88c:	613b      	str	r3, [r7, #16]
 800c88e:	e043      	b.n	800c918 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c890:	693b      	ldr	r3, [r7, #16]
 800c892:	015a      	lsls	r2, r3, #5
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	4413      	add	r3, r2
 800c898:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c8a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c8a6:	d118      	bne.n	800c8da <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800c8a8:	693b      	ldr	r3, [r7, #16]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d10a      	bne.n	800c8c4 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c8ae:	693b      	ldr	r3, [r7, #16]
 800c8b0:	015a      	lsls	r2, r3, #5
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	4413      	add	r3, r2
 800c8b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8ba:	461a      	mov	r2, r3
 800c8bc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c8c0:	6013      	str	r3, [r2, #0]
 800c8c2:	e013      	b.n	800c8ec <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c8c4:	693b      	ldr	r3, [r7, #16]
 800c8c6:	015a      	lsls	r2, r3, #5
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	4413      	add	r3, r2
 800c8cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8d0:	461a      	mov	r2, r3
 800c8d2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c8d6:	6013      	str	r3, [r2, #0]
 800c8d8:	e008      	b.n	800c8ec <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c8da:	693b      	ldr	r3, [r7, #16]
 800c8dc:	015a      	lsls	r2, r3, #5
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	4413      	add	r3, r2
 800c8e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8e6:	461a      	mov	r2, r3
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c8ec:	693b      	ldr	r3, [r7, #16]
 800c8ee:	015a      	lsls	r2, r3, #5
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	4413      	add	r3, r2
 800c8f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c8f8:	461a      	mov	r2, r3
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c8fe:	693b      	ldr	r3, [r7, #16]
 800c900:	015a      	lsls	r2, r3, #5
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	4413      	add	r3, r2
 800c906:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c90a:	461a      	mov	r2, r3
 800c90c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c910:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c912:	693b      	ldr	r3, [r7, #16]
 800c914:	3301      	adds	r3, #1
 800c916:	613b      	str	r3, [r7, #16]
 800c918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c91a:	693a      	ldr	r2, [r7, #16]
 800c91c:	429a      	cmp	r2, r3
 800c91e:	d3b7      	bcc.n	800c890 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c926:	691b      	ldr	r3, [r3, #16]
 800c928:	68fa      	ldr	r2, [r7, #12]
 800c92a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c92e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c932:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	2200      	movs	r2, #0
 800c938:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c940:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	699b      	ldr	r3, [r3, #24]
 800c946:	f043 0210 	orr.w	r2, r3, #16
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	699a      	ldr	r2, [r3, #24]
 800c952:	4b10      	ldr	r3, [pc, #64]	; (800c994 <USB_DevInit+0x294>)
 800c954:	4313      	orrs	r3, r2
 800c956:	687a      	ldr	r2, [r7, #4]
 800c958:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c95a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d005      	beq.n	800c96c <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	699b      	ldr	r3, [r3, #24]
 800c964:	f043 0208 	orr.w	r2, r3, #8
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c96c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c96e:	2b01      	cmp	r3, #1
 800c970:	d107      	bne.n	800c982 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	699b      	ldr	r3, [r3, #24]
 800c976:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c97a:	f043 0304 	orr.w	r3, r3, #4
 800c97e:	687a      	ldr	r2, [r7, #4]
 800c980:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c982:	7dfb      	ldrb	r3, [r7, #23]
}
 800c984:	4618      	mov	r0, r3
 800c986:	3718      	adds	r7, #24
 800c988:	46bd      	mov	sp, r7
 800c98a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c98e:	b004      	add	sp, #16
 800c990:	4770      	bx	lr
 800c992:	bf00      	nop
 800c994:	803c3800 	.word	0x803c3800

0800c998 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c998:	b480      	push	{r7}
 800c99a:	b085      	sub	sp, #20
 800c99c:	af00      	add	r7, sp, #0
 800c99e:	6078      	str	r0, [r7, #4]
 800c9a0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	019b      	lsls	r3, r3, #6
 800c9aa:	f043 0220 	orr.w	r2, r3, #32
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	3301      	adds	r3, #1
 800c9b6:	60fb      	str	r3, [r7, #12]
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	4a09      	ldr	r2, [pc, #36]	; (800c9e0 <USB_FlushTxFifo+0x48>)
 800c9bc:	4293      	cmp	r3, r2
 800c9be:	d901      	bls.n	800c9c4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800c9c0:	2303      	movs	r3, #3
 800c9c2:	e006      	b.n	800c9d2 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	691b      	ldr	r3, [r3, #16]
 800c9c8:	f003 0320 	and.w	r3, r3, #32
 800c9cc:	2b20      	cmp	r3, #32
 800c9ce:	d0f0      	beq.n	800c9b2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800c9d0:	2300      	movs	r3, #0
}
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	3714      	adds	r7, #20
 800c9d6:	46bd      	mov	sp, r7
 800c9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9dc:	4770      	bx	lr
 800c9de:	bf00      	nop
 800c9e0:	00030d40 	.word	0x00030d40

0800c9e4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c9e4:	b480      	push	{r7}
 800c9e6:	b085      	sub	sp, #20
 800c9e8:	af00      	add	r7, sp, #0
 800c9ea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	2210      	movs	r2, #16
 800c9f4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c9f6:	68fb      	ldr	r3, [r7, #12]
 800c9f8:	3301      	adds	r3, #1
 800c9fa:	60fb      	str	r3, [r7, #12]
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	4a09      	ldr	r2, [pc, #36]	; (800ca24 <USB_FlushRxFifo+0x40>)
 800ca00:	4293      	cmp	r3, r2
 800ca02:	d901      	bls.n	800ca08 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800ca04:	2303      	movs	r3, #3
 800ca06:	e006      	b.n	800ca16 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	691b      	ldr	r3, [r3, #16]
 800ca0c:	f003 0310 	and.w	r3, r3, #16
 800ca10:	2b10      	cmp	r3, #16
 800ca12:	d0f0      	beq.n	800c9f6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800ca14:	2300      	movs	r3, #0
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3714      	adds	r7, #20
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca20:	4770      	bx	lr
 800ca22:	bf00      	nop
 800ca24:	00030d40 	.word	0x00030d40

0800ca28 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800ca28:	b480      	push	{r7}
 800ca2a:	b085      	sub	sp, #20
 800ca2c:	af00      	add	r7, sp, #0
 800ca2e:	6078      	str	r0, [r7, #4]
 800ca30:	460b      	mov	r3, r1
 800ca32:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca3e:	681a      	ldr	r2, [r3, #0]
 800ca40:	78fb      	ldrb	r3, [r7, #3]
 800ca42:	68f9      	ldr	r1, [r7, #12]
 800ca44:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ca48:	4313      	orrs	r3, r2
 800ca4a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800ca4c:	2300      	movs	r3, #0
}
 800ca4e:	4618      	mov	r0, r3
 800ca50:	3714      	adds	r7, #20
 800ca52:	46bd      	mov	sp, r7
 800ca54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca58:	4770      	bx	lr

0800ca5a <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800ca5a:	b480      	push	{r7}
 800ca5c:	b087      	sub	sp, #28
 800ca5e:	af00      	add	r7, sp, #0
 800ca60:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca6c:	689b      	ldr	r3, [r3, #8]
 800ca6e:	f003 0306 	and.w	r3, r3, #6
 800ca72:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	2b02      	cmp	r3, #2
 800ca78:	d002      	beq.n	800ca80 <USB_GetDevSpeed+0x26>
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	2b06      	cmp	r3, #6
 800ca7e:	d102      	bne.n	800ca86 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ca80:	2302      	movs	r3, #2
 800ca82:	75fb      	strb	r3, [r7, #23]
 800ca84:	e001      	b.n	800ca8a <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800ca86:	230f      	movs	r3, #15
 800ca88:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800ca8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca8c:	4618      	mov	r0, r3
 800ca8e:	371c      	adds	r7, #28
 800ca90:	46bd      	mov	sp, r7
 800ca92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca96:	4770      	bx	lr

0800ca98 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ca98:	b480      	push	{r7}
 800ca9a:	b085      	sub	sp, #20
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	6078      	str	r0, [r7, #4]
 800caa0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800caa6:	683b      	ldr	r3, [r7, #0]
 800caa8:	781b      	ldrb	r3, [r3, #0]
 800caaa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800caac:	683b      	ldr	r3, [r7, #0]
 800caae:	785b      	ldrb	r3, [r3, #1]
 800cab0:	2b01      	cmp	r3, #1
 800cab2:	d13a      	bne.n	800cb2a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800cab4:	68fb      	ldr	r3, [r7, #12]
 800cab6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800caba:	69da      	ldr	r2, [r3, #28]
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	781b      	ldrb	r3, [r3, #0]
 800cac0:	f003 030f 	and.w	r3, r3, #15
 800cac4:	2101      	movs	r1, #1
 800cac6:	fa01 f303 	lsl.w	r3, r1, r3
 800caca:	b29b      	uxth	r3, r3
 800cacc:	68f9      	ldr	r1, [r7, #12]
 800cace:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cad2:	4313      	orrs	r3, r2
 800cad4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800cad6:	68bb      	ldr	r3, [r7, #8]
 800cad8:	015a      	lsls	r2, r3, #5
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	4413      	add	r3, r2
 800cade:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d155      	bne.n	800cb98 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	015a      	lsls	r2, r3, #5
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	4413      	add	r3, r2
 800caf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800caf8:	681a      	ldr	r2, [r3, #0]
 800cafa:	683b      	ldr	r3, [r7, #0]
 800cafc:	689b      	ldr	r3, [r3, #8]
 800cafe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cb02:	683b      	ldr	r3, [r7, #0]
 800cb04:	78db      	ldrb	r3, [r3, #3]
 800cb06:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb08:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	059b      	lsls	r3, r3, #22
 800cb0e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cb10:	4313      	orrs	r3, r2
 800cb12:	68ba      	ldr	r2, [r7, #8]
 800cb14:	0151      	lsls	r1, r2, #5
 800cb16:	68fa      	ldr	r2, [r7, #12]
 800cb18:	440a      	add	r2, r1
 800cb1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb1e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cb22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cb26:	6013      	str	r3, [r2, #0]
 800cb28:	e036      	b.n	800cb98 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb30:	69da      	ldr	r2, [r3, #28]
 800cb32:	683b      	ldr	r3, [r7, #0]
 800cb34:	781b      	ldrb	r3, [r3, #0]
 800cb36:	f003 030f 	and.w	r3, r3, #15
 800cb3a:	2101      	movs	r1, #1
 800cb3c:	fa01 f303 	lsl.w	r3, r1, r3
 800cb40:	041b      	lsls	r3, r3, #16
 800cb42:	68f9      	ldr	r1, [r7, #12]
 800cb44:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cb48:	4313      	orrs	r3, r2
 800cb4a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800cb4c:	68bb      	ldr	r3, [r7, #8]
 800cb4e:	015a      	lsls	r2, r3, #5
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	4413      	add	r3, r2
 800cb54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d11a      	bne.n	800cb98 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cb62:	68bb      	ldr	r3, [r7, #8]
 800cb64:	015a      	lsls	r2, r3, #5
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	4413      	add	r3, r2
 800cb6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cb6e:	681a      	ldr	r2, [r3, #0]
 800cb70:	683b      	ldr	r3, [r7, #0]
 800cb72:	689b      	ldr	r3, [r3, #8]
 800cb74:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800cb78:	683b      	ldr	r3, [r7, #0]
 800cb7a:	78db      	ldrb	r3, [r3, #3]
 800cb7c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cb7e:	430b      	orrs	r3, r1
 800cb80:	4313      	orrs	r3, r2
 800cb82:	68ba      	ldr	r2, [r7, #8]
 800cb84:	0151      	lsls	r1, r2, #5
 800cb86:	68fa      	ldr	r2, [r7, #12]
 800cb88:	440a      	add	r2, r1
 800cb8a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cb8e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cb92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cb96:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800cb98:	2300      	movs	r3, #0
}
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	3714      	adds	r7, #20
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba4:	4770      	bx	lr
	...

0800cba8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cba8:	b480      	push	{r7}
 800cbaa:	b085      	sub	sp, #20
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	6078      	str	r0, [r7, #4]
 800cbb0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cbb6:	683b      	ldr	r3, [r7, #0]
 800cbb8:	781b      	ldrb	r3, [r3, #0]
 800cbba:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	785b      	ldrb	r3, [r3, #1]
 800cbc0:	2b01      	cmp	r3, #1
 800cbc2:	d161      	bne.n	800cc88 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800cbc4:	68bb      	ldr	r3, [r7, #8]
 800cbc6:	015a      	lsls	r2, r3, #5
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	4413      	add	r3, r2
 800cbcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cbd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cbda:	d11f      	bne.n	800cc1c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800cbdc:	68bb      	ldr	r3, [r7, #8]
 800cbde:	015a      	lsls	r2, r3, #5
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	4413      	add	r3, r2
 800cbe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	68ba      	ldr	r2, [r7, #8]
 800cbec:	0151      	lsls	r1, r2, #5
 800cbee:	68fa      	ldr	r2, [r7, #12]
 800cbf0:	440a      	add	r2, r1
 800cbf2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cbf6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800cbfa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	015a      	lsls	r2, r3, #5
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	4413      	add	r3, r2
 800cc04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	68ba      	ldr	r2, [r7, #8]
 800cc0c:	0151      	lsls	r1, r2, #5
 800cc0e:	68fa      	ldr	r2, [r7, #12]
 800cc10:	440a      	add	r2, r1
 800cc12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cc16:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cc1a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	781b      	ldrb	r3, [r3, #0]
 800cc28:	f003 030f 	and.w	r3, r3, #15
 800cc2c:	2101      	movs	r1, #1
 800cc2e:	fa01 f303 	lsl.w	r3, r1, r3
 800cc32:	b29b      	uxth	r3, r3
 800cc34:	43db      	mvns	r3, r3
 800cc36:	68f9      	ldr	r1, [r7, #12]
 800cc38:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc3c:	4013      	ands	r3, r2
 800cc3e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cc46:	69da      	ldr	r2, [r3, #28]
 800cc48:	683b      	ldr	r3, [r7, #0]
 800cc4a:	781b      	ldrb	r3, [r3, #0]
 800cc4c:	f003 030f 	and.w	r3, r3, #15
 800cc50:	2101      	movs	r1, #1
 800cc52:	fa01 f303 	lsl.w	r3, r1, r3
 800cc56:	b29b      	uxth	r3, r3
 800cc58:	43db      	mvns	r3, r3
 800cc5a:	68f9      	ldr	r1, [r7, #12]
 800cc5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cc60:	4013      	ands	r3, r2
 800cc62:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800cc64:	68bb      	ldr	r3, [r7, #8]
 800cc66:	015a      	lsls	r2, r3, #5
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	4413      	add	r3, r2
 800cc6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc70:	681a      	ldr	r2, [r3, #0]
 800cc72:	68bb      	ldr	r3, [r7, #8]
 800cc74:	0159      	lsls	r1, r3, #5
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	440b      	add	r3, r1
 800cc7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cc7e:	4619      	mov	r1, r3
 800cc80:	4b35      	ldr	r3, [pc, #212]	; (800cd58 <USB_DeactivateEndpoint+0x1b0>)
 800cc82:	4013      	ands	r3, r2
 800cc84:	600b      	str	r3, [r1, #0]
 800cc86:	e060      	b.n	800cd4a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cc88:	68bb      	ldr	r3, [r7, #8]
 800cc8a:	015a      	lsls	r2, r3, #5
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	4413      	add	r3, r2
 800cc90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cc9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cc9e:	d11f      	bne.n	800cce0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800cca0:	68bb      	ldr	r3, [r7, #8]
 800cca2:	015a      	lsls	r2, r3, #5
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	4413      	add	r3, r2
 800cca8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	68ba      	ldr	r2, [r7, #8]
 800ccb0:	0151      	lsls	r1, r2, #5
 800ccb2:	68fa      	ldr	r2, [r7, #12]
 800ccb4:	440a      	add	r2, r1
 800ccb6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ccba:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ccbe:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	015a      	lsls	r2, r3, #5
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	4413      	add	r3, r2
 800ccc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	68ba      	ldr	r2, [r7, #8]
 800ccd0:	0151      	lsls	r1, r2, #5
 800ccd2:	68fa      	ldr	r2, [r7, #12]
 800ccd4:	440a      	add	r2, r1
 800ccd6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ccda:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ccde:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cce6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cce8:	683b      	ldr	r3, [r7, #0]
 800ccea:	781b      	ldrb	r3, [r3, #0]
 800ccec:	f003 030f 	and.w	r3, r3, #15
 800ccf0:	2101      	movs	r1, #1
 800ccf2:	fa01 f303 	lsl.w	r3, r1, r3
 800ccf6:	041b      	lsls	r3, r3, #16
 800ccf8:	43db      	mvns	r3, r3
 800ccfa:	68f9      	ldr	r1, [r7, #12]
 800ccfc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd00:	4013      	ands	r3, r2
 800cd02:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cd0a:	69da      	ldr	r2, [r3, #28]
 800cd0c:	683b      	ldr	r3, [r7, #0]
 800cd0e:	781b      	ldrb	r3, [r3, #0]
 800cd10:	f003 030f 	and.w	r3, r3, #15
 800cd14:	2101      	movs	r1, #1
 800cd16:	fa01 f303 	lsl.w	r3, r1, r3
 800cd1a:	041b      	lsls	r3, r3, #16
 800cd1c:	43db      	mvns	r3, r3
 800cd1e:	68f9      	ldr	r1, [r7, #12]
 800cd20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cd24:	4013      	ands	r3, r2
 800cd26:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800cd28:	68bb      	ldr	r3, [r7, #8]
 800cd2a:	015a      	lsls	r2, r3, #5
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	4413      	add	r3, r2
 800cd30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd34:	681a      	ldr	r2, [r3, #0]
 800cd36:	68bb      	ldr	r3, [r7, #8]
 800cd38:	0159      	lsls	r1, r3, #5
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	440b      	add	r3, r1
 800cd3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd42:	4619      	mov	r1, r3
 800cd44:	4b05      	ldr	r3, [pc, #20]	; (800cd5c <USB_DeactivateEndpoint+0x1b4>)
 800cd46:	4013      	ands	r3, r2
 800cd48:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800cd4a:	2300      	movs	r3, #0
}
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	3714      	adds	r7, #20
 800cd50:	46bd      	mov	sp, r7
 800cd52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd56:	4770      	bx	lr
 800cd58:	ec337800 	.word	0xec337800
 800cd5c:	eff37800 	.word	0xeff37800

0800cd60 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b086      	sub	sp, #24
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
 800cd68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800cd6e:	683b      	ldr	r3, [r7, #0]
 800cd70:	781b      	ldrb	r3, [r3, #0]
 800cd72:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	785b      	ldrb	r3, [r3, #1]
 800cd78:	2b01      	cmp	r3, #1
 800cd7a:	f040 810a 	bne.w	800cf92 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cd7e:	683b      	ldr	r3, [r7, #0]
 800cd80:	695b      	ldr	r3, [r3, #20]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d132      	bne.n	800cdec <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cd86:	693b      	ldr	r3, [r7, #16]
 800cd88:	015a      	lsls	r2, r3, #5
 800cd8a:	697b      	ldr	r3, [r7, #20]
 800cd8c:	4413      	add	r3, r2
 800cd8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd92:	691b      	ldr	r3, [r3, #16]
 800cd94:	693a      	ldr	r2, [r7, #16]
 800cd96:	0151      	lsls	r1, r2, #5
 800cd98:	697a      	ldr	r2, [r7, #20]
 800cd9a:	440a      	add	r2, r1
 800cd9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cda0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cda4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cda8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cdaa:	693b      	ldr	r3, [r7, #16]
 800cdac:	015a      	lsls	r2, r3, #5
 800cdae:	697b      	ldr	r3, [r7, #20]
 800cdb0:	4413      	add	r3, r2
 800cdb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdb6:	691b      	ldr	r3, [r3, #16]
 800cdb8:	693a      	ldr	r2, [r7, #16]
 800cdba:	0151      	lsls	r1, r2, #5
 800cdbc:	697a      	ldr	r2, [r7, #20]
 800cdbe:	440a      	add	r2, r1
 800cdc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cdc4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cdc8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cdca:	693b      	ldr	r3, [r7, #16]
 800cdcc:	015a      	lsls	r2, r3, #5
 800cdce:	697b      	ldr	r3, [r7, #20]
 800cdd0:	4413      	add	r3, r2
 800cdd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdd6:	691b      	ldr	r3, [r3, #16]
 800cdd8:	693a      	ldr	r2, [r7, #16]
 800cdda:	0151      	lsls	r1, r2, #5
 800cddc:	697a      	ldr	r2, [r7, #20]
 800cdde:	440a      	add	r2, r1
 800cde0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cde4:	0cdb      	lsrs	r3, r3, #19
 800cde6:	04db      	lsls	r3, r3, #19
 800cde8:	6113      	str	r3, [r2, #16]
 800cdea:	e074      	b.n	800ced6 <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cdec:	693b      	ldr	r3, [r7, #16]
 800cdee:	015a      	lsls	r2, r3, #5
 800cdf0:	697b      	ldr	r3, [r7, #20]
 800cdf2:	4413      	add	r3, r2
 800cdf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdf8:	691b      	ldr	r3, [r3, #16]
 800cdfa:	693a      	ldr	r2, [r7, #16]
 800cdfc:	0151      	lsls	r1, r2, #5
 800cdfe:	697a      	ldr	r2, [r7, #20]
 800ce00:	440a      	add	r2, r1
 800ce02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce06:	0cdb      	lsrs	r3, r3, #19
 800ce08:	04db      	lsls	r3, r3, #19
 800ce0a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ce0c:	693b      	ldr	r3, [r7, #16]
 800ce0e:	015a      	lsls	r2, r3, #5
 800ce10:	697b      	ldr	r3, [r7, #20]
 800ce12:	4413      	add	r3, r2
 800ce14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce18:	691b      	ldr	r3, [r3, #16]
 800ce1a:	693a      	ldr	r2, [r7, #16]
 800ce1c:	0151      	lsls	r1, r2, #5
 800ce1e:	697a      	ldr	r2, [r7, #20]
 800ce20:	440a      	add	r2, r1
 800ce22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce26:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ce2a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ce2e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800ce30:	693b      	ldr	r3, [r7, #16]
 800ce32:	015a      	lsls	r2, r3, #5
 800ce34:	697b      	ldr	r3, [r7, #20]
 800ce36:	4413      	add	r3, r2
 800ce38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce3c:	691a      	ldr	r2, [r3, #16]
 800ce3e:	683b      	ldr	r3, [r7, #0]
 800ce40:	6959      	ldr	r1, [r3, #20]
 800ce42:	683b      	ldr	r3, [r7, #0]
 800ce44:	689b      	ldr	r3, [r3, #8]
 800ce46:	440b      	add	r3, r1
 800ce48:	1e59      	subs	r1, r3, #1
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	689b      	ldr	r3, [r3, #8]
 800ce4e:	fbb1 f3f3 	udiv	r3, r1, r3
 800ce52:	04d9      	lsls	r1, r3, #19
 800ce54:	4baf      	ldr	r3, [pc, #700]	; (800d114 <USB_EPStartXfer+0x3b4>)
 800ce56:	400b      	ands	r3, r1
 800ce58:	6939      	ldr	r1, [r7, #16]
 800ce5a:	0148      	lsls	r0, r1, #5
 800ce5c:	6979      	ldr	r1, [r7, #20]
 800ce5e:	4401      	add	r1, r0
 800ce60:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ce64:	4313      	orrs	r3, r2
 800ce66:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ce68:	693b      	ldr	r3, [r7, #16]
 800ce6a:	015a      	lsls	r2, r3, #5
 800ce6c:	697b      	ldr	r3, [r7, #20]
 800ce6e:	4413      	add	r3, r2
 800ce70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce74:	691a      	ldr	r2, [r3, #16]
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	695b      	ldr	r3, [r3, #20]
 800ce7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ce7e:	6939      	ldr	r1, [r7, #16]
 800ce80:	0148      	lsls	r0, r1, #5
 800ce82:	6979      	ldr	r1, [r7, #20]
 800ce84:	4401      	add	r1, r0
 800ce86:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ce8a:	4313      	orrs	r3, r2
 800ce8c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	78db      	ldrb	r3, [r3, #3]
 800ce92:	2b01      	cmp	r3, #1
 800ce94:	d11f      	bne.n	800ced6 <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ce96:	693b      	ldr	r3, [r7, #16]
 800ce98:	015a      	lsls	r2, r3, #5
 800ce9a:	697b      	ldr	r3, [r7, #20]
 800ce9c:	4413      	add	r3, r2
 800ce9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cea2:	691b      	ldr	r3, [r3, #16]
 800cea4:	693a      	ldr	r2, [r7, #16]
 800cea6:	0151      	lsls	r1, r2, #5
 800cea8:	697a      	ldr	r2, [r7, #20]
 800ceaa:	440a      	add	r2, r1
 800ceac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ceb0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ceb4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ceb6:	693b      	ldr	r3, [r7, #16]
 800ceb8:	015a      	lsls	r2, r3, #5
 800ceba:	697b      	ldr	r3, [r7, #20]
 800cebc:	4413      	add	r3, r2
 800cebe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cec2:	691b      	ldr	r3, [r3, #16]
 800cec4:	693a      	ldr	r2, [r7, #16]
 800cec6:	0151      	lsls	r1, r2, #5
 800cec8:	697a      	ldr	r2, [r7, #20]
 800ceca:	440a      	add	r2, r1
 800cecc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ced0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ced4:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ced6:	693b      	ldr	r3, [r7, #16]
 800ced8:	015a      	lsls	r2, r3, #5
 800ceda:	697b      	ldr	r3, [r7, #20]
 800cedc:	4413      	add	r3, r2
 800cede:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	693a      	ldr	r2, [r7, #16]
 800cee6:	0151      	lsls	r1, r2, #5
 800cee8:	697a      	ldr	r2, [r7, #20]
 800ceea:	440a      	add	r2, r1
 800ceec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cef0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cef4:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	78db      	ldrb	r3, [r3, #3]
 800cefa:	2b01      	cmp	r3, #1
 800cefc:	d015      	beq.n	800cf2a <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800cefe:	683b      	ldr	r3, [r7, #0]
 800cf00:	695b      	ldr	r3, [r3, #20]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	f000 8100 	beq.w	800d108 <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cf08:	697b      	ldr	r3, [r7, #20]
 800cf0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cf10:	683b      	ldr	r3, [r7, #0]
 800cf12:	781b      	ldrb	r3, [r3, #0]
 800cf14:	f003 030f 	and.w	r3, r3, #15
 800cf18:	2101      	movs	r1, #1
 800cf1a:	fa01 f303 	lsl.w	r3, r1, r3
 800cf1e:	6979      	ldr	r1, [r7, #20]
 800cf20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cf24:	4313      	orrs	r3, r2
 800cf26:	634b      	str	r3, [r1, #52]	; 0x34
 800cf28:	e0ee      	b.n	800d108 <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cf2a:	697b      	ldr	r3, [r7, #20]
 800cf2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cf30:	689b      	ldr	r3, [r3, #8]
 800cf32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d110      	bne.n	800cf5c <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cf3a:	693b      	ldr	r3, [r7, #16]
 800cf3c:	015a      	lsls	r2, r3, #5
 800cf3e:	697b      	ldr	r3, [r7, #20]
 800cf40:	4413      	add	r3, r2
 800cf42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf46:	681b      	ldr	r3, [r3, #0]
 800cf48:	693a      	ldr	r2, [r7, #16]
 800cf4a:	0151      	lsls	r1, r2, #5
 800cf4c:	697a      	ldr	r2, [r7, #20]
 800cf4e:	440a      	add	r2, r1
 800cf50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf54:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cf58:	6013      	str	r3, [r2, #0]
 800cf5a:	e00f      	b.n	800cf7c <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800cf5c:	693b      	ldr	r3, [r7, #16]
 800cf5e:	015a      	lsls	r2, r3, #5
 800cf60:	697b      	ldr	r3, [r7, #20]
 800cf62:	4413      	add	r3, r2
 800cf64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	693a      	ldr	r2, [r7, #16]
 800cf6c:	0151      	lsls	r1, r2, #5
 800cf6e:	697a      	ldr	r2, [r7, #20]
 800cf70:	440a      	add	r2, r1
 800cf72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cf76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cf7a:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800cf7c:	683b      	ldr	r3, [r7, #0]
 800cf7e:	68d9      	ldr	r1, [r3, #12]
 800cf80:	683b      	ldr	r3, [r7, #0]
 800cf82:	781a      	ldrb	r2, [r3, #0]
 800cf84:	683b      	ldr	r3, [r7, #0]
 800cf86:	695b      	ldr	r3, [r3, #20]
 800cf88:	b29b      	uxth	r3, r3
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f000 f9e2 	bl	800d354 <USB_WritePacket>
 800cf90:	e0ba      	b.n	800d108 <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800cf92:	693b      	ldr	r3, [r7, #16]
 800cf94:	015a      	lsls	r2, r3, #5
 800cf96:	697b      	ldr	r3, [r7, #20]
 800cf98:	4413      	add	r3, r2
 800cf9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf9e:	691b      	ldr	r3, [r3, #16]
 800cfa0:	693a      	ldr	r2, [r7, #16]
 800cfa2:	0151      	lsls	r1, r2, #5
 800cfa4:	697a      	ldr	r2, [r7, #20]
 800cfa6:	440a      	add	r2, r1
 800cfa8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cfac:	0cdb      	lsrs	r3, r3, #19
 800cfae:	04db      	lsls	r3, r3, #19
 800cfb0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800cfb2:	693b      	ldr	r3, [r7, #16]
 800cfb4:	015a      	lsls	r2, r3, #5
 800cfb6:	697b      	ldr	r3, [r7, #20]
 800cfb8:	4413      	add	r3, r2
 800cfba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfbe:	691b      	ldr	r3, [r3, #16]
 800cfc0:	693a      	ldr	r2, [r7, #16]
 800cfc2:	0151      	lsls	r1, r2, #5
 800cfc4:	697a      	ldr	r2, [r7, #20]
 800cfc6:	440a      	add	r2, r1
 800cfc8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cfcc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800cfd0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800cfd4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	695b      	ldr	r3, [r3, #20]
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d123      	bne.n	800d026 <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800cfde:	693b      	ldr	r3, [r7, #16]
 800cfe0:	015a      	lsls	r2, r3, #5
 800cfe2:	697b      	ldr	r3, [r7, #20]
 800cfe4:	4413      	add	r3, r2
 800cfe6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfea:	691a      	ldr	r2, [r3, #16]
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	689b      	ldr	r3, [r3, #8]
 800cff0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cff4:	6939      	ldr	r1, [r7, #16]
 800cff6:	0148      	lsls	r0, r1, #5
 800cff8:	6979      	ldr	r1, [r7, #20]
 800cffa:	4401      	add	r1, r0
 800cffc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d000:	4313      	orrs	r3, r2
 800d002:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d004:	693b      	ldr	r3, [r7, #16]
 800d006:	015a      	lsls	r2, r3, #5
 800d008:	697b      	ldr	r3, [r7, #20]
 800d00a:	4413      	add	r3, r2
 800d00c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d010:	691b      	ldr	r3, [r3, #16]
 800d012:	693a      	ldr	r2, [r7, #16]
 800d014:	0151      	lsls	r1, r2, #5
 800d016:	697a      	ldr	r2, [r7, #20]
 800d018:	440a      	add	r2, r1
 800d01a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d01e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d022:	6113      	str	r3, [r2, #16]
 800d024:	e033      	b.n	800d08e <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d026:	683b      	ldr	r3, [r7, #0]
 800d028:	695a      	ldr	r2, [r3, #20]
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	689b      	ldr	r3, [r3, #8]
 800d02e:	4413      	add	r3, r2
 800d030:	1e5a      	subs	r2, r3, #1
 800d032:	683b      	ldr	r3, [r7, #0]
 800d034:	689b      	ldr	r3, [r3, #8]
 800d036:	fbb2 f3f3 	udiv	r3, r2, r3
 800d03a:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d03c:	693b      	ldr	r3, [r7, #16]
 800d03e:	015a      	lsls	r2, r3, #5
 800d040:	697b      	ldr	r3, [r7, #20]
 800d042:	4413      	add	r3, r2
 800d044:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d048:	691a      	ldr	r2, [r3, #16]
 800d04a:	89fb      	ldrh	r3, [r7, #14]
 800d04c:	04d9      	lsls	r1, r3, #19
 800d04e:	4b31      	ldr	r3, [pc, #196]	; (800d114 <USB_EPStartXfer+0x3b4>)
 800d050:	400b      	ands	r3, r1
 800d052:	6939      	ldr	r1, [r7, #16]
 800d054:	0148      	lsls	r0, r1, #5
 800d056:	6979      	ldr	r1, [r7, #20]
 800d058:	4401      	add	r1, r0
 800d05a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d05e:	4313      	orrs	r3, r2
 800d060:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800d062:	693b      	ldr	r3, [r7, #16]
 800d064:	015a      	lsls	r2, r3, #5
 800d066:	697b      	ldr	r3, [r7, #20]
 800d068:	4413      	add	r3, r2
 800d06a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d06e:	691a      	ldr	r2, [r3, #16]
 800d070:	683b      	ldr	r3, [r7, #0]
 800d072:	689b      	ldr	r3, [r3, #8]
 800d074:	89f9      	ldrh	r1, [r7, #14]
 800d076:	fb01 f303 	mul.w	r3, r1, r3
 800d07a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d07e:	6939      	ldr	r1, [r7, #16]
 800d080:	0148      	lsls	r0, r1, #5
 800d082:	6979      	ldr	r1, [r7, #20]
 800d084:	4401      	add	r1, r0
 800d086:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d08a:	4313      	orrs	r3, r2
 800d08c:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 800d08e:	683b      	ldr	r3, [r7, #0]
 800d090:	78db      	ldrb	r3, [r3, #3]
 800d092:	2b01      	cmp	r3, #1
 800d094:	d128      	bne.n	800d0e8 <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d096:	697b      	ldr	r3, [r7, #20]
 800d098:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d09c:	689b      	ldr	r3, [r3, #8]
 800d09e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d110      	bne.n	800d0c8 <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d0a6:	693b      	ldr	r3, [r7, #16]
 800d0a8:	015a      	lsls	r2, r3, #5
 800d0aa:	697b      	ldr	r3, [r7, #20]
 800d0ac:	4413      	add	r3, r2
 800d0ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	693a      	ldr	r2, [r7, #16]
 800d0b6:	0151      	lsls	r1, r2, #5
 800d0b8:	697a      	ldr	r2, [r7, #20]
 800d0ba:	440a      	add	r2, r1
 800d0bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d0c0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d0c4:	6013      	str	r3, [r2, #0]
 800d0c6:	e00f      	b.n	800d0e8 <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d0c8:	693b      	ldr	r3, [r7, #16]
 800d0ca:	015a      	lsls	r2, r3, #5
 800d0cc:	697b      	ldr	r3, [r7, #20]
 800d0ce:	4413      	add	r3, r2
 800d0d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	693a      	ldr	r2, [r7, #16]
 800d0d8:	0151      	lsls	r1, r2, #5
 800d0da:	697a      	ldr	r2, [r7, #20]
 800d0dc:	440a      	add	r2, r1
 800d0de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d0e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d0e6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d0e8:	693b      	ldr	r3, [r7, #16]
 800d0ea:	015a      	lsls	r2, r3, #5
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	4413      	add	r3, r2
 800d0f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	693a      	ldr	r2, [r7, #16]
 800d0f8:	0151      	lsls	r1, r2, #5
 800d0fa:	697a      	ldr	r2, [r7, #20]
 800d0fc:	440a      	add	r2, r1
 800d0fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d102:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d106:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d108:	2300      	movs	r3, #0
}
 800d10a:	4618      	mov	r0, r3
 800d10c:	3718      	adds	r7, #24
 800d10e:	46bd      	mov	sp, r7
 800d110:	bd80      	pop	{r7, pc}
 800d112:	bf00      	nop
 800d114:	1ff80000 	.word	0x1ff80000

0800d118 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d118:	b480      	push	{r7}
 800d11a:	b085      	sub	sp, #20
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
 800d120:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	781b      	ldrb	r3, [r3, #0]
 800d12a:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d12c:	683b      	ldr	r3, [r7, #0]
 800d12e:	785b      	ldrb	r3, [r3, #1]
 800d130:	2b01      	cmp	r3, #1
 800d132:	f040 80ab 	bne.w	800d28c <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	695b      	ldr	r3, [r3, #20]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d132      	bne.n	800d1a4 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	015a      	lsls	r2, r3, #5
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	4413      	add	r3, r2
 800d146:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d14a:	691b      	ldr	r3, [r3, #16]
 800d14c:	68ba      	ldr	r2, [r7, #8]
 800d14e:	0151      	lsls	r1, r2, #5
 800d150:	68fa      	ldr	r2, [r7, #12]
 800d152:	440a      	add	r2, r1
 800d154:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d158:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d15c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d160:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d162:	68bb      	ldr	r3, [r7, #8]
 800d164:	015a      	lsls	r2, r3, #5
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	4413      	add	r3, r2
 800d16a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d16e:	691b      	ldr	r3, [r3, #16]
 800d170:	68ba      	ldr	r2, [r7, #8]
 800d172:	0151      	lsls	r1, r2, #5
 800d174:	68fa      	ldr	r2, [r7, #12]
 800d176:	440a      	add	r2, r1
 800d178:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d17c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d180:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d182:	68bb      	ldr	r3, [r7, #8]
 800d184:	015a      	lsls	r2, r3, #5
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	4413      	add	r3, r2
 800d18a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d18e:	691b      	ldr	r3, [r3, #16]
 800d190:	68ba      	ldr	r2, [r7, #8]
 800d192:	0151      	lsls	r1, r2, #5
 800d194:	68fa      	ldr	r2, [r7, #12]
 800d196:	440a      	add	r2, r1
 800d198:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d19c:	0cdb      	lsrs	r3, r3, #19
 800d19e:	04db      	lsls	r3, r3, #19
 800d1a0:	6113      	str	r3, [r2, #16]
 800d1a2:	e04e      	b.n	800d242 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d1a4:	68bb      	ldr	r3, [r7, #8]
 800d1a6:	015a      	lsls	r2, r3, #5
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	4413      	add	r3, r2
 800d1ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1b0:	691b      	ldr	r3, [r3, #16]
 800d1b2:	68ba      	ldr	r2, [r7, #8]
 800d1b4:	0151      	lsls	r1, r2, #5
 800d1b6:	68fa      	ldr	r2, [r7, #12]
 800d1b8:	440a      	add	r2, r1
 800d1ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d1be:	0cdb      	lsrs	r3, r3, #19
 800d1c0:	04db      	lsls	r3, r3, #19
 800d1c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d1c4:	68bb      	ldr	r3, [r7, #8]
 800d1c6:	015a      	lsls	r2, r3, #5
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	4413      	add	r3, r2
 800d1cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1d0:	691b      	ldr	r3, [r3, #16]
 800d1d2:	68ba      	ldr	r2, [r7, #8]
 800d1d4:	0151      	lsls	r1, r2, #5
 800d1d6:	68fa      	ldr	r2, [r7, #12]
 800d1d8:	440a      	add	r2, r1
 800d1da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d1de:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d1e2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d1e6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800d1e8:	683b      	ldr	r3, [r7, #0]
 800d1ea:	695a      	ldr	r2, [r3, #20]
 800d1ec:	683b      	ldr	r3, [r7, #0]
 800d1ee:	689b      	ldr	r3, [r3, #8]
 800d1f0:	429a      	cmp	r2, r3
 800d1f2:	d903      	bls.n	800d1fc <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	689a      	ldr	r2, [r3, #8]
 800d1f8:	683b      	ldr	r3, [r7, #0]
 800d1fa:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d1fc:	68bb      	ldr	r3, [r7, #8]
 800d1fe:	015a      	lsls	r2, r3, #5
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	4413      	add	r3, r2
 800d204:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d208:	691b      	ldr	r3, [r3, #16]
 800d20a:	68ba      	ldr	r2, [r7, #8]
 800d20c:	0151      	lsls	r1, r2, #5
 800d20e:	68fa      	ldr	r2, [r7, #12]
 800d210:	440a      	add	r2, r1
 800d212:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d216:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d21a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d21c:	68bb      	ldr	r3, [r7, #8]
 800d21e:	015a      	lsls	r2, r3, #5
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	4413      	add	r3, r2
 800d224:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d228:	691a      	ldr	r2, [r3, #16]
 800d22a:	683b      	ldr	r3, [r7, #0]
 800d22c:	695b      	ldr	r3, [r3, #20]
 800d22e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d232:	68b9      	ldr	r1, [r7, #8]
 800d234:	0148      	lsls	r0, r1, #5
 800d236:	68f9      	ldr	r1, [r7, #12]
 800d238:	4401      	add	r1, r0
 800d23a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d23e:	4313      	orrs	r3, r2
 800d240:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d242:	68bb      	ldr	r3, [r7, #8]
 800d244:	015a      	lsls	r2, r3, #5
 800d246:	68fb      	ldr	r3, [r7, #12]
 800d248:	4413      	add	r3, r2
 800d24a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	68ba      	ldr	r2, [r7, #8]
 800d252:	0151      	lsls	r1, r2, #5
 800d254:	68fa      	ldr	r2, [r7, #12]
 800d256:	440a      	add	r2, r1
 800d258:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d25c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d260:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 800d262:	683b      	ldr	r3, [r7, #0]
 800d264:	695b      	ldr	r3, [r3, #20]
 800d266:	2b00      	cmp	r3, #0
 800d268:	d06d      	beq.n	800d346 <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d270:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	781b      	ldrb	r3, [r3, #0]
 800d276:	f003 030f 	and.w	r3, r3, #15
 800d27a:	2101      	movs	r1, #1
 800d27c:	fa01 f303 	lsl.w	r3, r1, r3
 800d280:	68f9      	ldr	r1, [r7, #12]
 800d282:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d286:	4313      	orrs	r3, r2
 800d288:	634b      	str	r3, [r1, #52]	; 0x34
 800d28a:	e05c      	b.n	800d346 <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d28c:	68bb      	ldr	r3, [r7, #8]
 800d28e:	015a      	lsls	r2, r3, #5
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	4413      	add	r3, r2
 800d294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d298:	691b      	ldr	r3, [r3, #16]
 800d29a:	68ba      	ldr	r2, [r7, #8]
 800d29c:	0151      	lsls	r1, r2, #5
 800d29e:	68fa      	ldr	r2, [r7, #12]
 800d2a0:	440a      	add	r2, r1
 800d2a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d2a6:	0cdb      	lsrs	r3, r3, #19
 800d2a8:	04db      	lsls	r3, r3, #19
 800d2aa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d2ac:	68bb      	ldr	r3, [r7, #8]
 800d2ae:	015a      	lsls	r2, r3, #5
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	4413      	add	r3, r2
 800d2b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2b8:	691b      	ldr	r3, [r3, #16]
 800d2ba:	68ba      	ldr	r2, [r7, #8]
 800d2bc:	0151      	lsls	r1, r2, #5
 800d2be:	68fa      	ldr	r2, [r7, #12]
 800d2c0:	440a      	add	r2, r1
 800d2c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d2c6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d2ca:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d2ce:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800d2d0:	683b      	ldr	r3, [r7, #0]
 800d2d2:	695b      	ldr	r3, [r3, #20]
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d003      	beq.n	800d2e0 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 800d2d8:	683b      	ldr	r3, [r7, #0]
 800d2da:	689a      	ldr	r2, [r3, #8]
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d2e0:	68bb      	ldr	r3, [r7, #8]
 800d2e2:	015a      	lsls	r2, r3, #5
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	4413      	add	r3, r2
 800d2e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d2ec:	691b      	ldr	r3, [r3, #16]
 800d2ee:	68ba      	ldr	r2, [r7, #8]
 800d2f0:	0151      	lsls	r1, r2, #5
 800d2f2:	68fa      	ldr	r2, [r7, #12]
 800d2f4:	440a      	add	r2, r1
 800d2f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d2fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d2fe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800d300:	68bb      	ldr	r3, [r7, #8]
 800d302:	015a      	lsls	r2, r3, #5
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	4413      	add	r3, r2
 800d308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d30c:	691a      	ldr	r2, [r3, #16]
 800d30e:	683b      	ldr	r3, [r7, #0]
 800d310:	689b      	ldr	r3, [r3, #8]
 800d312:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d316:	68b9      	ldr	r1, [r7, #8]
 800d318:	0148      	lsls	r0, r1, #5
 800d31a:	68f9      	ldr	r1, [r7, #12]
 800d31c:	4401      	add	r1, r0
 800d31e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800d322:	4313      	orrs	r3, r2
 800d324:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d326:	68bb      	ldr	r3, [r7, #8]
 800d328:	015a      	lsls	r2, r3, #5
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	4413      	add	r3, r2
 800d32e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	68ba      	ldr	r2, [r7, #8]
 800d336:	0151      	lsls	r1, r2, #5
 800d338:	68fa      	ldr	r2, [r7, #12]
 800d33a:	440a      	add	r2, r1
 800d33c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d340:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800d344:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d346:	2300      	movs	r3, #0
}
 800d348:	4618      	mov	r0, r3
 800d34a:	3714      	adds	r7, #20
 800d34c:	46bd      	mov	sp, r7
 800d34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d352:	4770      	bx	lr

0800d354 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 800d354:	b480      	push	{r7}
 800d356:	b089      	sub	sp, #36	; 0x24
 800d358:	af00      	add	r7, sp, #0
 800d35a:	60f8      	str	r0, [r7, #12]
 800d35c:	60b9      	str	r1, [r7, #8]
 800d35e:	4611      	mov	r1, r2
 800d360:	461a      	mov	r2, r3
 800d362:	460b      	mov	r3, r1
 800d364:	71fb      	strb	r3, [r7, #7]
 800d366:	4613      	mov	r3, r2
 800d368:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800d36e:	68bb      	ldr	r3, [r7, #8]
 800d370:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800d372:	88bb      	ldrh	r3, [r7, #4]
 800d374:	3303      	adds	r3, #3
 800d376:	089b      	lsrs	r3, r3, #2
 800d378:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800d37a:	2300      	movs	r3, #0
 800d37c:	61bb      	str	r3, [r7, #24]
 800d37e:	e00f      	b.n	800d3a0 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d380:	79fb      	ldrb	r3, [r7, #7]
 800d382:	031a      	lsls	r2, r3, #12
 800d384:	697b      	ldr	r3, [r7, #20]
 800d386:	4413      	add	r3, r2
 800d388:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d38c:	461a      	mov	r2, r3
 800d38e:	69fb      	ldr	r3, [r7, #28]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	6013      	str	r3, [r2, #0]
    pSrc++;
 800d394:	69fb      	ldr	r3, [r7, #28]
 800d396:	3304      	adds	r3, #4
 800d398:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800d39a:	69bb      	ldr	r3, [r7, #24]
 800d39c:	3301      	adds	r3, #1
 800d39e:	61bb      	str	r3, [r7, #24]
 800d3a0:	69ba      	ldr	r2, [r7, #24]
 800d3a2:	693b      	ldr	r3, [r7, #16]
 800d3a4:	429a      	cmp	r2, r3
 800d3a6:	d3eb      	bcc.n	800d380 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800d3a8:	2300      	movs	r3, #0
}
 800d3aa:	4618      	mov	r0, r3
 800d3ac:	3724      	adds	r7, #36	; 0x24
 800d3ae:	46bd      	mov	sp, r7
 800d3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b4:	4770      	bx	lr

0800d3b6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d3b6:	b480      	push	{r7}
 800d3b8:	b089      	sub	sp, #36	; 0x24
 800d3ba:	af00      	add	r7, sp, #0
 800d3bc:	60f8      	str	r0, [r7, #12]
 800d3be:	60b9      	str	r1, [r7, #8]
 800d3c0:	4613      	mov	r3, r2
 800d3c2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800d3c8:	68bb      	ldr	r3, [r7, #8]
 800d3ca:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800d3cc:	88fb      	ldrh	r3, [r7, #6]
 800d3ce:	3303      	adds	r3, #3
 800d3d0:	089b      	lsrs	r3, r3, #2
 800d3d2:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	61bb      	str	r3, [r7, #24]
 800d3d8:	e00b      	b.n	800d3f2 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d3da:	697b      	ldr	r3, [r7, #20]
 800d3dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3e0:	681a      	ldr	r2, [r3, #0]
 800d3e2:	69fb      	ldr	r3, [r7, #28]
 800d3e4:	601a      	str	r2, [r3, #0]
    pDest++;
 800d3e6:	69fb      	ldr	r3, [r7, #28]
 800d3e8:	3304      	adds	r3, #4
 800d3ea:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800d3ec:	69bb      	ldr	r3, [r7, #24]
 800d3ee:	3301      	adds	r3, #1
 800d3f0:	61bb      	str	r3, [r7, #24]
 800d3f2:	69ba      	ldr	r2, [r7, #24]
 800d3f4:	693b      	ldr	r3, [r7, #16]
 800d3f6:	429a      	cmp	r2, r3
 800d3f8:	d3ef      	bcc.n	800d3da <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800d3fa:	69fb      	ldr	r3, [r7, #28]
}
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	3724      	adds	r7, #36	; 0x24
 800d400:	46bd      	mov	sp, r7
 800d402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d406:	4770      	bx	lr

0800d408 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d408:	b480      	push	{r7}
 800d40a:	b085      	sub	sp, #20
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	6078      	str	r0, [r7, #4]
 800d410:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d416:	683b      	ldr	r3, [r7, #0]
 800d418:	781b      	ldrb	r3, [r3, #0]
 800d41a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	785b      	ldrb	r3, [r3, #1]
 800d420:	2b01      	cmp	r3, #1
 800d422:	d12c      	bne.n	800d47e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d424:	68bb      	ldr	r3, [r7, #8]
 800d426:	015a      	lsls	r2, r3, #5
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	4413      	add	r3, r2
 800d42c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	2b00      	cmp	r3, #0
 800d434:	db12      	blt.n	800d45c <USB_EPSetStall+0x54>
 800d436:	68bb      	ldr	r3, [r7, #8]
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d00f      	beq.n	800d45c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d43c:	68bb      	ldr	r3, [r7, #8]
 800d43e:	015a      	lsls	r2, r3, #5
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	4413      	add	r3, r2
 800d444:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	68ba      	ldr	r2, [r7, #8]
 800d44c:	0151      	lsls	r1, r2, #5
 800d44e:	68fa      	ldr	r2, [r7, #12]
 800d450:	440a      	add	r2, r1
 800d452:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d456:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d45a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	015a      	lsls	r2, r3, #5
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	4413      	add	r3, r2
 800d464:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	68ba      	ldr	r2, [r7, #8]
 800d46c:	0151      	lsls	r1, r2, #5
 800d46e:	68fa      	ldr	r2, [r7, #12]
 800d470:	440a      	add	r2, r1
 800d472:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d476:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d47a:	6013      	str	r3, [r2, #0]
 800d47c:	e02b      	b.n	800d4d6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d47e:	68bb      	ldr	r3, [r7, #8]
 800d480:	015a      	lsls	r2, r3, #5
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	4413      	add	r3, r2
 800d486:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	db12      	blt.n	800d4b6 <USB_EPSetStall+0xae>
 800d490:	68bb      	ldr	r3, [r7, #8]
 800d492:	2b00      	cmp	r3, #0
 800d494:	d00f      	beq.n	800d4b6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	015a      	lsls	r2, r3, #5
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	4413      	add	r3, r2
 800d49e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	68ba      	ldr	r2, [r7, #8]
 800d4a6:	0151      	lsls	r1, r2, #5
 800d4a8:	68fa      	ldr	r2, [r7, #12]
 800d4aa:	440a      	add	r2, r1
 800d4ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d4b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d4b4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d4b6:	68bb      	ldr	r3, [r7, #8]
 800d4b8:	015a      	lsls	r2, r3, #5
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	4413      	add	r3, r2
 800d4be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	68ba      	ldr	r2, [r7, #8]
 800d4c6:	0151      	lsls	r1, r2, #5
 800d4c8:	68fa      	ldr	r2, [r7, #12]
 800d4ca:	440a      	add	r2, r1
 800d4cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d4d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d4d4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d4d6:	2300      	movs	r3, #0
}
 800d4d8:	4618      	mov	r0, r3
 800d4da:	3714      	adds	r7, #20
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e2:	4770      	bx	lr

0800d4e4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d4e4:	b480      	push	{r7}
 800d4e6:	b085      	sub	sp, #20
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
 800d4ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d4f2:	683b      	ldr	r3, [r7, #0]
 800d4f4:	781b      	ldrb	r3, [r3, #0]
 800d4f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d4f8:	683b      	ldr	r3, [r7, #0]
 800d4fa:	785b      	ldrb	r3, [r3, #1]
 800d4fc:	2b01      	cmp	r3, #1
 800d4fe:	d128      	bne.n	800d552 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d500:	68bb      	ldr	r3, [r7, #8]
 800d502:	015a      	lsls	r2, r3, #5
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	4413      	add	r3, r2
 800d508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	68ba      	ldr	r2, [r7, #8]
 800d510:	0151      	lsls	r1, r2, #5
 800d512:	68fa      	ldr	r2, [r7, #12]
 800d514:	440a      	add	r2, r1
 800d516:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d51a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d51e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	78db      	ldrb	r3, [r3, #3]
 800d524:	2b03      	cmp	r3, #3
 800d526:	d003      	beq.n	800d530 <USB_EPClearStall+0x4c>
 800d528:	683b      	ldr	r3, [r7, #0]
 800d52a:	78db      	ldrb	r3, [r3, #3]
 800d52c:	2b02      	cmp	r3, #2
 800d52e:	d138      	bne.n	800d5a2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d530:	68bb      	ldr	r3, [r7, #8]
 800d532:	015a      	lsls	r2, r3, #5
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	4413      	add	r3, r2
 800d538:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	68ba      	ldr	r2, [r7, #8]
 800d540:	0151      	lsls	r1, r2, #5
 800d542:	68fa      	ldr	r2, [r7, #12]
 800d544:	440a      	add	r2, r1
 800d546:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d54a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d54e:	6013      	str	r3, [r2, #0]
 800d550:	e027      	b.n	800d5a2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d552:	68bb      	ldr	r3, [r7, #8]
 800d554:	015a      	lsls	r2, r3, #5
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	4413      	add	r3, r2
 800d55a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	68ba      	ldr	r2, [r7, #8]
 800d562:	0151      	lsls	r1, r2, #5
 800d564:	68fa      	ldr	r2, [r7, #12]
 800d566:	440a      	add	r2, r1
 800d568:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d56c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d570:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d572:	683b      	ldr	r3, [r7, #0]
 800d574:	78db      	ldrb	r3, [r3, #3]
 800d576:	2b03      	cmp	r3, #3
 800d578:	d003      	beq.n	800d582 <USB_EPClearStall+0x9e>
 800d57a:	683b      	ldr	r3, [r7, #0]
 800d57c:	78db      	ldrb	r3, [r3, #3]
 800d57e:	2b02      	cmp	r3, #2
 800d580:	d10f      	bne.n	800d5a2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d582:	68bb      	ldr	r3, [r7, #8]
 800d584:	015a      	lsls	r2, r3, #5
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	4413      	add	r3, r2
 800d58a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	68ba      	ldr	r2, [r7, #8]
 800d592:	0151      	lsls	r1, r2, #5
 800d594:	68fa      	ldr	r2, [r7, #12]
 800d596:	440a      	add	r2, r1
 800d598:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d59c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d5a0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d5a2:	2300      	movs	r3, #0
}
 800d5a4:	4618      	mov	r0, r3
 800d5a6:	3714      	adds	r7, #20
 800d5a8:	46bd      	mov	sp, r7
 800d5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ae:	4770      	bx	lr

0800d5b0 <USB_StopDevice>:
  * @brief  USB_StopDevice : Stop the usb device mode
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_StopDevice(USB_OTG_GlobalTypeDef *USBx)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b086      	sub	sp, #24
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret;
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	613b      	str	r3, [r7, #16]
  uint32_t i;

  /* Clear Pending interrupt */
  for (i = 0U; i < 15U; i++)
 800d5bc:	2300      	movs	r3, #0
 800d5be:	617b      	str	r3, [r7, #20]
 800d5c0:	e016      	b.n	800d5f0 <USB_StopDevice+0x40>
  {
    USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800d5c2:	697b      	ldr	r3, [r7, #20]
 800d5c4:	015a      	lsls	r2, r3, #5
 800d5c6:	693b      	ldr	r3, [r7, #16]
 800d5c8:	4413      	add	r3, r2
 800d5ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d5ce:	461a      	mov	r2, r3
 800d5d0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d5d4:	6093      	str	r3, [r2, #8]
    USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800d5d6:	697b      	ldr	r3, [r7, #20]
 800d5d8:	015a      	lsls	r2, r3, #5
 800d5da:	693b      	ldr	r3, [r7, #16]
 800d5dc:	4413      	add	r3, r2
 800d5de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d5e2:	461a      	mov	r2, r3
 800d5e4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d5e8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < 15U; i++)
 800d5ea:	697b      	ldr	r3, [r7, #20]
 800d5ec:	3301      	adds	r3, #1
 800d5ee:	617b      	str	r3, [r7, #20]
 800d5f0:	697b      	ldr	r3, [r7, #20]
 800d5f2:	2b0e      	cmp	r3, #14
 800d5f4:	d9e5      	bls.n	800d5c2 <USB_StopDevice+0x12>
  }

  /* Clear interrupt masks */
  USBx_DEVICE->DIEPMSK  = 0U;
 800d5f6:	693b      	ldr	r3, [r7, #16]
 800d5f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d5fc:	461a      	mov	r2, r3
 800d5fe:	2300      	movs	r3, #0
 800d600:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK  = 0U;
 800d602:	693b      	ldr	r3, [r7, #16]
 800d604:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d608:	461a      	mov	r2, r3
 800d60a:	2300      	movs	r3, #0
 800d60c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d60e:	693b      	ldr	r3, [r7, #16]
 800d610:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d614:	461a      	mov	r2, r3
 800d616:	2300      	movs	r3, #0
 800d618:	61d3      	str	r3, [r2, #28]

  /* Flush the FIFO */
  ret = USB_FlushRxFifo(USBx);
 800d61a:	6878      	ldr	r0, [r7, #4]
 800d61c:	f7ff f9e2 	bl	800c9e4 <USB_FlushRxFifo>
 800d620:	4603      	mov	r3, r0
 800d622:	73fb      	strb	r3, [r7, #15]
  if (ret != HAL_OK)
 800d624:	7bfb      	ldrb	r3, [r7, #15]
 800d626:	2b00      	cmp	r3, #0
 800d628:	d001      	beq.n	800d62e <USB_StopDevice+0x7e>
  {
    return ret;
 800d62a:	7bfb      	ldrb	r3, [r7, #15]
 800d62c:	e00b      	b.n	800d646 <USB_StopDevice+0x96>
  }

  ret = USB_FlushTxFifo(USBx,  0x10U);
 800d62e:	2110      	movs	r1, #16
 800d630:	6878      	ldr	r0, [r7, #4]
 800d632:	f7ff f9b1 	bl	800c998 <USB_FlushTxFifo>
 800d636:	4603      	mov	r3, r0
 800d638:	73fb      	strb	r3, [r7, #15]
  if (ret != HAL_OK)
 800d63a:	7bfb      	ldrb	r3, [r7, #15]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d001      	beq.n	800d644 <USB_StopDevice+0x94>
  {
    return ret;
 800d640:	7bfb      	ldrb	r3, [r7, #15]
 800d642:	e000      	b.n	800d646 <USB_StopDevice+0x96>
  }

  return ret;
 800d644:	7bfb      	ldrb	r3, [r7, #15]
}
 800d646:	4618      	mov	r0, r3
 800d648:	3718      	adds	r7, #24
 800d64a:	46bd      	mov	sp, r7
 800d64c:	bd80      	pop	{r7, pc}

0800d64e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d64e:	b480      	push	{r7}
 800d650:	b085      	sub	sp, #20
 800d652:	af00      	add	r7, sp, #0
 800d654:	6078      	str	r0, [r7, #4]
 800d656:	460b      	mov	r3, r1
 800d658:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	68fa      	ldr	r2, [r7, #12]
 800d668:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d66c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800d670:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d678:	681a      	ldr	r2, [r3, #0]
 800d67a:	78fb      	ldrb	r3, [r7, #3]
 800d67c:	011b      	lsls	r3, r3, #4
 800d67e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800d682:	68f9      	ldr	r1, [r7, #12]
 800d684:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d688:	4313      	orrs	r3, r2
 800d68a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d68c:	2300      	movs	r3, #0
}
 800d68e:	4618      	mov	r0, r3
 800d690:	3714      	adds	r7, #20
 800d692:	46bd      	mov	sp, r7
 800d694:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d698:	4770      	bx	lr

0800d69a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d69a:	b580      	push	{r7, lr}
 800d69c:	b084      	sub	sp, #16
 800d69e:	af00      	add	r7, sp, #0
 800d6a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d6ac:	685b      	ldr	r3, [r3, #4]
 800d6ae:	68fa      	ldr	r2, [r7, #12]
 800d6b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d6b4:	f023 0302 	bic.w	r3, r3, #2
 800d6b8:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d6ba:	2003      	movs	r0, #3
 800d6bc:	f7f7 fe88 	bl	80053d0 <HAL_Delay>

  return HAL_OK;
 800d6c0:	2300      	movs	r3, #0
}
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	3710      	adds	r7, #16
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	bd80      	pop	{r7, pc}

0800d6ca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d6ca:	b580      	push	{r7, lr}
 800d6cc:	b084      	sub	sp, #16
 800d6ce:	af00      	add	r7, sp, #0
 800d6d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d6dc:	685b      	ldr	r3, [r3, #4]
 800d6de:	68fa      	ldr	r2, [r7, #12]
 800d6e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d6e4:	f043 0302 	orr.w	r3, r3, #2
 800d6e8:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d6ea:	2003      	movs	r0, #3
 800d6ec:	f7f7 fe70 	bl	80053d0 <HAL_Delay>

  return HAL_OK;
 800d6f0:	2300      	movs	r3, #0
}
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	3710      	adds	r7, #16
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	bd80      	pop	{r7, pc}

0800d6fa <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d6fa:	b480      	push	{r7}
 800d6fc:	b085      	sub	sp, #20
 800d6fe:	af00      	add	r7, sp, #0
 800d700:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	695b      	ldr	r3, [r3, #20]
 800d706:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	699b      	ldr	r3, [r3, #24]
 800d70c:	68fa      	ldr	r2, [r7, #12]
 800d70e:	4013      	ands	r3, r2
 800d710:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d712:	68fb      	ldr	r3, [r7, #12]
}
 800d714:	4618      	mov	r0, r3
 800d716:	3714      	adds	r7, #20
 800d718:	46bd      	mov	sp, r7
 800d71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d71e:	4770      	bx	lr

0800d720 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d720:	b480      	push	{r7}
 800d722:	b085      	sub	sp, #20
 800d724:	af00      	add	r7, sp, #0
 800d726:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d732:	699b      	ldr	r3, [r3, #24]
 800d734:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d73c:	69db      	ldr	r3, [r3, #28]
 800d73e:	68ba      	ldr	r2, [r7, #8]
 800d740:	4013      	ands	r3, r2
 800d742:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d744:	68bb      	ldr	r3, [r7, #8]
 800d746:	0c1b      	lsrs	r3, r3, #16
}
 800d748:	4618      	mov	r0, r3
 800d74a:	3714      	adds	r7, #20
 800d74c:	46bd      	mov	sp, r7
 800d74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d752:	4770      	bx	lr

0800d754 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d754:	b480      	push	{r7}
 800d756:	b085      	sub	sp, #20
 800d758:	af00      	add	r7, sp, #0
 800d75a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d766:	699b      	ldr	r3, [r3, #24]
 800d768:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d76a:	68fb      	ldr	r3, [r7, #12]
 800d76c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d770:	69db      	ldr	r3, [r3, #28]
 800d772:	68ba      	ldr	r2, [r7, #8]
 800d774:	4013      	ands	r3, r2
 800d776:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d778:	68bb      	ldr	r3, [r7, #8]
 800d77a:	b29b      	uxth	r3, r3
}
 800d77c:	4618      	mov	r0, r3
 800d77e:	3714      	adds	r7, #20
 800d780:	46bd      	mov	sp, r7
 800d782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d786:	4770      	bx	lr

0800d788 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d788:	b480      	push	{r7}
 800d78a:	b085      	sub	sp, #20
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
 800d790:	460b      	mov	r3, r1
 800d792:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d798:	78fb      	ldrb	r3, [r7, #3]
 800d79a:	015a      	lsls	r2, r3, #5
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	4413      	add	r3, r2
 800d7a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d7a4:	689b      	ldr	r3, [r3, #8]
 800d7a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d7a8:	68fb      	ldr	r3, [r7, #12]
 800d7aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d7ae:	695b      	ldr	r3, [r3, #20]
 800d7b0:	68ba      	ldr	r2, [r7, #8]
 800d7b2:	4013      	ands	r3, r2
 800d7b4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d7b6:	68bb      	ldr	r3, [r7, #8]
}
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	3714      	adds	r7, #20
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c2:	4770      	bx	lr

0800d7c4 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d7c4:	b480      	push	{r7}
 800d7c6:	b087      	sub	sp, #28
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
 800d7cc:	460b      	mov	r3, r1
 800d7ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d7d4:	697b      	ldr	r3, [r7, #20]
 800d7d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d7da:	691b      	ldr	r3, [r3, #16]
 800d7dc:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d7de:	697b      	ldr	r3, [r7, #20]
 800d7e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d7e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d7e6:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d7e8:	78fb      	ldrb	r3, [r7, #3]
 800d7ea:	f003 030f 	and.w	r3, r3, #15
 800d7ee:	68fa      	ldr	r2, [r7, #12]
 800d7f0:	fa22 f303 	lsr.w	r3, r2, r3
 800d7f4:	01db      	lsls	r3, r3, #7
 800d7f6:	b2db      	uxtb	r3, r3
 800d7f8:	693a      	ldr	r2, [r7, #16]
 800d7fa:	4313      	orrs	r3, r2
 800d7fc:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d7fe:	78fb      	ldrb	r3, [r7, #3]
 800d800:	015a      	lsls	r2, r3, #5
 800d802:	697b      	ldr	r3, [r7, #20]
 800d804:	4413      	add	r3, r2
 800d806:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d80a:	689b      	ldr	r3, [r3, #8]
 800d80c:	693a      	ldr	r2, [r7, #16]
 800d80e:	4013      	ands	r3, r2
 800d810:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d812:	68bb      	ldr	r3, [r7, #8]
}
 800d814:	4618      	mov	r0, r3
 800d816:	371c      	adds	r7, #28
 800d818:	46bd      	mov	sp, r7
 800d81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81e:	4770      	bx	lr

0800d820 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d820:	b480      	push	{r7}
 800d822:	b083      	sub	sp, #12
 800d824:	af00      	add	r7, sp, #0
 800d826:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	695b      	ldr	r3, [r3, #20]
 800d82c:	f003 0301 	and.w	r3, r3, #1
}
 800d830:	4618      	mov	r0, r3
 800d832:	370c      	adds	r7, #12
 800d834:	46bd      	mov	sp, r7
 800d836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d83a:	4770      	bx	lr

0800d83c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d83c:	b480      	push	{r7}
 800d83e:	b085      	sub	sp, #20
 800d840:	af00      	add	r7, sp, #0
 800d842:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d84e:	681b      	ldr	r3, [r3, #0]
 800d850:	68fa      	ldr	r2, [r7, #12]
 800d852:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d856:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800d85a:	f023 0307 	bic.w	r3, r3, #7
 800d85e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d866:	685b      	ldr	r3, [r3, #4]
 800d868:	68fa      	ldr	r2, [r7, #12]
 800d86a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d86e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d872:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d874:	2300      	movs	r3, #0
}
 800d876:	4618      	mov	r0, r3
 800d878:	3714      	adds	r7, #20
 800d87a:	46bd      	mov	sp, r7
 800d87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d880:	4770      	bx	lr
	...

0800d884 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800d884:	b480      	push	{r7}
 800d886:	b085      	sub	sp, #20
 800d888:	af00      	add	r7, sp, #0
 800d88a:	6078      	str	r0, [r7, #4]
 800d88c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	333c      	adds	r3, #60	; 0x3c
 800d896:	3304      	adds	r3, #4
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d89c:	68bb      	ldr	r3, [r7, #8]
 800d89e:	4a1c      	ldr	r2, [pc, #112]	; (800d910 <USB_EP0_OutStart+0x8c>)
 800d8a0:	4293      	cmp	r3, r2
 800d8a2:	d90a      	bls.n	800d8ba <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d8b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d8b4:	d101      	bne.n	800d8ba <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	e024      	b.n	800d904 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8c0:	461a      	mov	r2, r3
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8cc:	691b      	ldr	r3, [r3, #16]
 800d8ce:	68fa      	ldr	r2, [r7, #12]
 800d8d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d8d4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d8d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8e0:	691b      	ldr	r3, [r3, #16]
 800d8e2:	68fa      	ldr	r2, [r7, #12]
 800d8e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d8e8:	f043 0318 	orr.w	r3, r3, #24
 800d8ec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8f4:	691b      	ldr	r3, [r3, #16]
 800d8f6:	68fa      	ldr	r2, [r7, #12]
 800d8f8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d8fc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d900:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800d902:	2300      	movs	r3, #0
}
 800d904:	4618      	mov	r0, r3
 800d906:	3714      	adds	r7, #20
 800d908:	46bd      	mov	sp, r7
 800d90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d90e:	4770      	bx	lr
 800d910:	4f54300a 	.word	0x4f54300a

0800d914 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d914:	b480      	push	{r7}
 800d916:	b085      	sub	sp, #20
 800d918:	af00      	add	r7, sp, #0
 800d91a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800d91c:	2300      	movs	r3, #0
 800d91e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	3301      	adds	r3, #1
 800d924:	60fb      	str	r3, [r7, #12]
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	4a13      	ldr	r2, [pc, #76]	; (800d978 <USB_CoreReset+0x64>)
 800d92a:	4293      	cmp	r3, r2
 800d92c:	d901      	bls.n	800d932 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d92e:	2303      	movs	r3, #3
 800d930:	e01b      	b.n	800d96a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	691b      	ldr	r3, [r3, #16]
 800d936:	2b00      	cmp	r3, #0
 800d938:	daf2      	bge.n	800d920 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d93a:	2300      	movs	r3, #0
 800d93c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	691b      	ldr	r3, [r3, #16]
 800d942:	f043 0201 	orr.w	r2, r3, #1
 800d946:	687b      	ldr	r3, [r7, #4]
 800d948:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	3301      	adds	r3, #1
 800d94e:	60fb      	str	r3, [r7, #12]
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	4a09      	ldr	r2, [pc, #36]	; (800d978 <USB_CoreReset+0x64>)
 800d954:	4293      	cmp	r3, r2
 800d956:	d901      	bls.n	800d95c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d958:	2303      	movs	r3, #3
 800d95a:	e006      	b.n	800d96a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	691b      	ldr	r3, [r3, #16]
 800d960:	f003 0301 	and.w	r3, r3, #1
 800d964:	2b01      	cmp	r3, #1
 800d966:	d0f0      	beq.n	800d94a <USB_CoreReset+0x36>

  return HAL_OK;
 800d968:	2300      	movs	r3, #0
}
 800d96a:	4618      	mov	r0, r3
 800d96c:	3714      	adds	r7, #20
 800d96e:	46bd      	mov	sp, r7
 800d970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d974:	4770      	bx	lr
 800d976:	bf00      	nop
 800d978:	00030d40 	.word	0x00030d40

0800d97c <ssd1306_Reset>:
#include "ssd1306.h"

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800d97c:	b480      	push	{r7}
 800d97e:	af00      	add	r7, sp, #0
	/* for I2C - do nothing */
}
 800d980:	bf00      	nop
 800d982:	46bd      	mov	sp, r7
 800d984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d988:	4770      	bx	lr
	...

0800d98c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b086      	sub	sp, #24
 800d990:	af04      	add	r7, sp, #16
 800d992:	4603      	mov	r3, r0
 800d994:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800d996:	f04f 33ff 	mov.w	r3, #4294967295
 800d99a:	9302      	str	r3, [sp, #8]
 800d99c:	2301      	movs	r3, #1
 800d99e:	9301      	str	r3, [sp, #4]
 800d9a0:	1dfb      	adds	r3, r7, #7
 800d9a2:	9300      	str	r3, [sp, #0]
 800d9a4:	2301      	movs	r3, #1
 800d9a6:	2200      	movs	r2, #0
 800d9a8:	2178      	movs	r1, #120	; 0x78
 800d9aa:	4803      	ldr	r0, [pc, #12]	; (800d9b8 <ssd1306_WriteCommand+0x2c>)
 800d9ac:	f7f8 fc36 	bl	800621c <HAL_I2C_Mem_Write>
}
 800d9b0:	bf00      	nop
 800d9b2:	3708      	adds	r7, #8
 800d9b4:	46bd      	mov	sp, r7
 800d9b6:	bd80      	pop	{r7, pc}
 800d9b8:	2000ce2c 	.word	0x2000ce2c

0800d9bc <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b086      	sub	sp, #24
 800d9c0:	af04      	add	r7, sp, #16
 800d9c2:	6078      	str	r0, [r7, #4]
 800d9c4:	6039      	str	r1, [r7, #0]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	b29b      	uxth	r3, r3
 800d9ca:	f04f 32ff 	mov.w	r2, #4294967295
 800d9ce:	9202      	str	r2, [sp, #8]
 800d9d0:	9301      	str	r3, [sp, #4]
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	9300      	str	r3, [sp, #0]
 800d9d6:	2301      	movs	r3, #1
 800d9d8:	2240      	movs	r2, #64	; 0x40
 800d9da:	2178      	movs	r1, #120	; 0x78
 800d9dc:	4803      	ldr	r0, [pc, #12]	; (800d9ec <ssd1306_WriteData+0x30>)
 800d9de:	f7f8 fc1d 	bl	800621c <HAL_I2C_Mem_Write>
}
 800d9e2:	bf00      	nop
 800d9e4:	3708      	adds	r7, #8
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	bd80      	pop	{r7, pc}
 800d9ea:	bf00      	nop
 800d9ec:	2000ce2c 	.word	0x2000ce2c

0800d9f0 <ssd1306_Init>:

// Screen object
static SSD1306_t SSD1306;

// Initialize the oled screen
void ssd1306_Init(void) {
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	af00      	add	r7, sp, #0
	// Reset OLED
	ssd1306_Reset();
 800d9f4:	f7ff ffc2 	bl	800d97c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800d9f8:	2064      	movs	r0, #100	; 0x64
 800d9fa:	f7f7 fce9 	bl	80053d0 <HAL_Delay>
    
    // Init OLED
    ssd1306_WriteCommand(0xAE); //display off
 800d9fe:	20ae      	movs	r0, #174	; 0xae
 800da00:	f7ff ffc4 	bl	800d98c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode   
 800da04:	2020      	movs	r0, #32
 800da06:	f7ff ffc1 	bl	800d98c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800da0a:	2000      	movs	r0, #0
 800da0c:	f7ff ffbe 	bl	800d98c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800da10:	20b0      	movs	r0, #176	; 0xb0
 800da12:	f7ff ffbb 	bl	800d98c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800da16:	20c8      	movs	r0, #200	; 0xc8
 800da18:	f7ff ffb8 	bl	800d98c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800da1c:	2000      	movs	r0, #0
 800da1e:	f7ff ffb5 	bl	800d98c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800da22:	2010      	movs	r0, #16
 800da24:	f7ff ffb2 	bl	800d98c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800da28:	2040      	movs	r0, #64	; 0x40
 800da2a:	f7ff ffaf 	bl	800d98c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x81); //--set contrast control register - CHECK
 800da2e:	2081      	movs	r0, #129	; 0x81
 800da30:	f7ff ffac 	bl	800d98c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xFF);
 800da34:	20ff      	movs	r0, #255	; 0xff
 800da36:	f7ff ffa9 	bl	800d98c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800da3a:	20a1      	movs	r0, #161	; 0xa1
 800da3c:	f7ff ffa6 	bl	800d98c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800da40:	20a6      	movs	r0, #166	; 0xa6
 800da42:	f7ff ffa3 	bl	800d98c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800da46:	20a8      	movs	r0, #168	; 0xa8
 800da48:	f7ff ffa0 	bl	800d98c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800da4c:	203f      	movs	r0, #63	; 0x3f
 800da4e:	f7ff ff9d 	bl	800d98c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800da52:	20a4      	movs	r0, #164	; 0xa4
 800da54:	f7ff ff9a 	bl	800d98c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800da58:	20d3      	movs	r0, #211	; 0xd3
 800da5a:	f7ff ff97 	bl	800d98c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800da5e:	2000      	movs	r0, #0
 800da60:	f7ff ff94 	bl	800d98c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800da64:	20d5      	movs	r0, #213	; 0xd5
 800da66:	f7ff ff91 	bl	800d98c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800da6a:	20f0      	movs	r0, #240	; 0xf0
 800da6c:	f7ff ff8e 	bl	800d98c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800da70:	20d9      	movs	r0, #217	; 0xd9
 800da72:	f7ff ff8b 	bl	800d98c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800da76:	2022      	movs	r0, #34	; 0x22
 800da78:	f7ff ff88 	bl	800d98c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800da7c:	20da      	movs	r0, #218	; 0xda
 800da7e:	f7ff ff85 	bl	800d98c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800da82:	2012      	movs	r0, #18
 800da84:	f7ff ff82 	bl	800d98c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800da88:	20db      	movs	r0, #219	; 0xdb
 800da8a:	f7ff ff7f 	bl	800d98c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800da8e:	2020      	movs	r0, #32
 800da90:	f7ff ff7c 	bl	800d98c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800da94:	208d      	movs	r0, #141	; 0x8d
 800da96:	f7ff ff79 	bl	800d98c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800da9a:	2014      	movs	r0, #20
 800da9c:	f7ff ff76 	bl	800d98c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 800daa0:	20af      	movs	r0, #175	; 0xaf
 800daa2:	f7ff ff73 	bl	800d98c <ssd1306_WriteCommand>

    // Clear screen
    ssd1306_Fill(Black);
 800daa6:	2000      	movs	r0, #0
 800daa8:	f000 f810 	bl	800dacc <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800daac:	f000 f830 	bl	800db10 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800dab0:	4b05      	ldr	r3, [pc, #20]	; (800dac8 <ssd1306_Init+0xd8>)
 800dab2:	2200      	movs	r2, #0
 800dab4:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800dab6:	4b04      	ldr	r3, [pc, #16]	; (800dac8 <ssd1306_Init+0xd8>)
 800dab8:	2200      	movs	r2, #0
 800daba:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800dabc:	4b02      	ldr	r3, [pc, #8]	; (800dac8 <ssd1306_Init+0xd8>)
 800dabe:	2201      	movs	r2, #1
 800dac0:	715a      	strb	r2, [r3, #5]
}
 800dac2:	bf00      	nop
 800dac4:	bd80      	pop	{r7, pc}
 800dac6:	bf00      	nop
 800dac8:	20000948 	.word	0x20000948

0800dacc <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 800dacc:	b480      	push	{r7}
 800dace:	b085      	sub	sp, #20
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	4603      	mov	r3, r0
 800dad4:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800dad6:	2300      	movs	r3, #0
 800dad8:	60fb      	str	r3, [r7, #12]
 800dada:	e00d      	b.n	800daf8 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800dadc:	79fb      	ldrb	r3, [r7, #7]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d101      	bne.n	800dae6 <ssd1306_Fill+0x1a>
 800dae2:	2100      	movs	r1, #0
 800dae4:	e000      	b.n	800dae8 <ssd1306_Fill+0x1c>
 800dae6:	21ff      	movs	r1, #255	; 0xff
 800dae8:	4a08      	ldr	r2, [pc, #32]	; (800db0c <ssd1306_Fill+0x40>)
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	4413      	add	r3, r2
 800daee:	460a      	mov	r2, r1
 800daf0:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	3301      	adds	r3, #1
 800daf6:	60fb      	str	r3, [r7, #12]
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dafe:	d3ed      	bcc.n	800dadc <ssd1306_Fill+0x10>
    }
}
 800db00:	bf00      	nop
 800db02:	3714      	adds	r7, #20
 800db04:	46bd      	mov	sp, r7
 800db06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db0a:	4770      	bx	lr
 800db0c:	20000548 	.word	0x20000548

0800db10 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 800db10:	b580      	push	{r7, lr}
 800db12:	b082      	sub	sp, #8
 800db14:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800db16:	2300      	movs	r3, #0
 800db18:	71fb      	strb	r3, [r7, #7]
 800db1a:	e016      	b.n	800db4a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800db1c:	79fb      	ldrb	r3, [r7, #7]
 800db1e:	3b50      	subs	r3, #80	; 0x50
 800db20:	b2db      	uxtb	r3, r3
 800db22:	4618      	mov	r0, r3
 800db24:	f7ff ff32 	bl	800d98c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 800db28:	2000      	movs	r0, #0
 800db2a:	f7ff ff2f 	bl	800d98c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 800db2e:	2010      	movs	r0, #16
 800db30:	f7ff ff2c 	bl	800d98c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800db34:	79fb      	ldrb	r3, [r7, #7]
 800db36:	01db      	lsls	r3, r3, #7
 800db38:	4a07      	ldr	r2, [pc, #28]	; (800db58 <ssd1306_UpdateScreen+0x48>)
 800db3a:	4413      	add	r3, r2
 800db3c:	2180      	movs	r1, #128	; 0x80
 800db3e:	4618      	mov	r0, r3
 800db40:	f7ff ff3c 	bl	800d9bc <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800db44:	79fb      	ldrb	r3, [r7, #7]
 800db46:	3301      	adds	r3, #1
 800db48:	71fb      	strb	r3, [r7, #7]
 800db4a:	79fb      	ldrb	r3, [r7, #7]
 800db4c:	2b07      	cmp	r3, #7
 800db4e:	d9e5      	bls.n	800db1c <ssd1306_UpdateScreen+0xc>
    }
}
 800db50:	bf00      	nop
 800db52:	3708      	adds	r7, #8
 800db54:	46bd      	mov	sp, r7
 800db56:	bd80      	pop	{r7, pc}
 800db58:	20000548 	.word	0x20000548

0800db5c <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800db5c:	b480      	push	{r7}
 800db5e:	b083      	sub	sp, #12
 800db60:	af00      	add	r7, sp, #0
 800db62:	4603      	mov	r3, r0
 800db64:	71fb      	strb	r3, [r7, #7]
 800db66:	460b      	mov	r3, r1
 800db68:	71bb      	strb	r3, [r7, #6]
 800db6a:	4613      	mov	r3, r2
 800db6c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800db6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800db72:	2b00      	cmp	r3, #0
 800db74:	db48      	blt.n	800dc08 <ssd1306_DrawPixel+0xac>
 800db76:	79bb      	ldrb	r3, [r7, #6]
 800db78:	2b3f      	cmp	r3, #63	; 0x3f
 800db7a:	d845      	bhi.n	800dc08 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 800db7c:	4b25      	ldr	r3, [pc, #148]	; (800dc14 <ssd1306_DrawPixel+0xb8>)
 800db7e:	791b      	ldrb	r3, [r3, #4]
 800db80:	2b00      	cmp	r3, #0
 800db82:	d006      	beq.n	800db92 <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 800db84:	797b      	ldrb	r3, [r7, #5]
 800db86:	2b00      	cmp	r3, #0
 800db88:	bf0c      	ite	eq
 800db8a:	2301      	moveq	r3, #1
 800db8c:	2300      	movne	r3, #0
 800db8e:	b2db      	uxtb	r3, r3
 800db90:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 800db92:	797b      	ldrb	r3, [r7, #5]
 800db94:	2b01      	cmp	r3, #1
 800db96:	d11a      	bne.n	800dbce <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800db98:	79fa      	ldrb	r2, [r7, #7]
 800db9a:	79bb      	ldrb	r3, [r7, #6]
 800db9c:	08db      	lsrs	r3, r3, #3
 800db9e:	b2d8      	uxtb	r0, r3
 800dba0:	4603      	mov	r3, r0
 800dba2:	01db      	lsls	r3, r3, #7
 800dba4:	4413      	add	r3, r2
 800dba6:	4a1c      	ldr	r2, [pc, #112]	; (800dc18 <ssd1306_DrawPixel+0xbc>)
 800dba8:	5cd3      	ldrb	r3, [r2, r3]
 800dbaa:	b25a      	sxtb	r2, r3
 800dbac:	79bb      	ldrb	r3, [r7, #6]
 800dbae:	f003 0307 	and.w	r3, r3, #7
 800dbb2:	2101      	movs	r1, #1
 800dbb4:	fa01 f303 	lsl.w	r3, r1, r3
 800dbb8:	b25b      	sxtb	r3, r3
 800dbba:	4313      	orrs	r3, r2
 800dbbc:	b259      	sxtb	r1, r3
 800dbbe:	79fa      	ldrb	r2, [r7, #7]
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	01db      	lsls	r3, r3, #7
 800dbc4:	4413      	add	r3, r2
 800dbc6:	b2c9      	uxtb	r1, r1
 800dbc8:	4a13      	ldr	r2, [pc, #76]	; (800dc18 <ssd1306_DrawPixel+0xbc>)
 800dbca:	54d1      	strb	r1, [r2, r3]
 800dbcc:	e01d      	b.n	800dc0a <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800dbce:	79fa      	ldrb	r2, [r7, #7]
 800dbd0:	79bb      	ldrb	r3, [r7, #6]
 800dbd2:	08db      	lsrs	r3, r3, #3
 800dbd4:	b2d8      	uxtb	r0, r3
 800dbd6:	4603      	mov	r3, r0
 800dbd8:	01db      	lsls	r3, r3, #7
 800dbda:	4413      	add	r3, r2
 800dbdc:	4a0e      	ldr	r2, [pc, #56]	; (800dc18 <ssd1306_DrawPixel+0xbc>)
 800dbde:	5cd3      	ldrb	r3, [r2, r3]
 800dbe0:	b25a      	sxtb	r2, r3
 800dbe2:	79bb      	ldrb	r3, [r7, #6]
 800dbe4:	f003 0307 	and.w	r3, r3, #7
 800dbe8:	2101      	movs	r1, #1
 800dbea:	fa01 f303 	lsl.w	r3, r1, r3
 800dbee:	b25b      	sxtb	r3, r3
 800dbf0:	43db      	mvns	r3, r3
 800dbf2:	b25b      	sxtb	r3, r3
 800dbf4:	4013      	ands	r3, r2
 800dbf6:	b259      	sxtb	r1, r3
 800dbf8:	79fa      	ldrb	r2, [r7, #7]
 800dbfa:	4603      	mov	r3, r0
 800dbfc:	01db      	lsls	r3, r3, #7
 800dbfe:	4413      	add	r3, r2
 800dc00:	b2c9      	uxtb	r1, r1
 800dc02:	4a05      	ldr	r2, [pc, #20]	; (800dc18 <ssd1306_DrawPixel+0xbc>)
 800dc04:	54d1      	strb	r1, [r2, r3]
 800dc06:	e000      	b.n	800dc0a <ssd1306_DrawPixel+0xae>
        return;
 800dc08:	bf00      	nop
    }
}
 800dc0a:	370c      	adds	r7, #12
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc12:	4770      	bx	lr
 800dc14:	20000948 	.word	0x20000948
 800dc18:	20000548 	.word	0x20000548

0800dc1c <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 800dc1c:	b590      	push	{r4, r7, lr}
 800dc1e:	b089      	sub	sp, #36	; 0x24
 800dc20:	af00      	add	r7, sp, #0
 800dc22:	4604      	mov	r4, r0
 800dc24:	1d38      	adds	r0, r7, #4
 800dc26:	e880 0006 	stmia.w	r0, {r1, r2}
 800dc2a:	461a      	mov	r2, r3
 800dc2c:	4623      	mov	r3, r4
 800dc2e:	73fb      	strb	r3, [r7, #15]
 800dc30:	4613      	mov	r3, r2
 800dc32:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800dc34:	7bfb      	ldrb	r3, [r7, #15]
 800dc36:	2b1f      	cmp	r3, #31
 800dc38:	d902      	bls.n	800dc40 <ssd1306_WriteChar+0x24>
 800dc3a:	7bfb      	ldrb	r3, [r7, #15]
 800dc3c:	2b7e      	cmp	r3, #126	; 0x7e
 800dc3e:	d901      	bls.n	800dc44 <ssd1306_WriteChar+0x28>
        return 0;
 800dc40:	2300      	movs	r3, #0
 800dc42:	e06d      	b.n	800dd20 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800dc44:	4b38      	ldr	r3, [pc, #224]	; (800dd28 <ssd1306_WriteChar+0x10c>)
 800dc46:	881b      	ldrh	r3, [r3, #0]
 800dc48:	461a      	mov	r2, r3
 800dc4a:	793b      	ldrb	r3, [r7, #4]
 800dc4c:	4413      	add	r3, r2
 800dc4e:	2b80      	cmp	r3, #128	; 0x80
 800dc50:	dc06      	bgt.n	800dc60 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800dc52:	4b35      	ldr	r3, [pc, #212]	; (800dd28 <ssd1306_WriteChar+0x10c>)
 800dc54:	885b      	ldrh	r3, [r3, #2]
 800dc56:	461a      	mov	r2, r3
 800dc58:	797b      	ldrb	r3, [r7, #5]
 800dc5a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800dc5c:	2b40      	cmp	r3, #64	; 0x40
 800dc5e:	dd01      	ble.n	800dc64 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 800dc60:	2300      	movs	r3, #0
 800dc62:	e05d      	b.n	800dd20 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 800dc64:	2300      	movs	r3, #0
 800dc66:	61fb      	str	r3, [r7, #28]
 800dc68:	e04c      	b.n	800dd04 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 800dc6a:	68ba      	ldr	r2, [r7, #8]
 800dc6c:	7bfb      	ldrb	r3, [r7, #15]
 800dc6e:	3b20      	subs	r3, #32
 800dc70:	7979      	ldrb	r1, [r7, #5]
 800dc72:	fb01 f303 	mul.w	r3, r1, r3
 800dc76:	4619      	mov	r1, r3
 800dc78:	69fb      	ldr	r3, [r7, #28]
 800dc7a:	440b      	add	r3, r1
 800dc7c:	005b      	lsls	r3, r3, #1
 800dc7e:	4413      	add	r3, r2
 800dc80:	881b      	ldrh	r3, [r3, #0]
 800dc82:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 800dc84:	2300      	movs	r3, #0
 800dc86:	61bb      	str	r3, [r7, #24]
 800dc88:	e034      	b.n	800dcf4 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 800dc8a:	697a      	ldr	r2, [r7, #20]
 800dc8c:	69bb      	ldr	r3, [r7, #24]
 800dc8e:	fa02 f303 	lsl.w	r3, r2, r3
 800dc92:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d012      	beq.n	800dcc0 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800dc9a:	4b23      	ldr	r3, [pc, #140]	; (800dd28 <ssd1306_WriteChar+0x10c>)
 800dc9c:	881b      	ldrh	r3, [r3, #0]
 800dc9e:	b2da      	uxtb	r2, r3
 800dca0:	69bb      	ldr	r3, [r7, #24]
 800dca2:	b2db      	uxtb	r3, r3
 800dca4:	4413      	add	r3, r2
 800dca6:	b2d8      	uxtb	r0, r3
 800dca8:	4b1f      	ldr	r3, [pc, #124]	; (800dd28 <ssd1306_WriteChar+0x10c>)
 800dcaa:	885b      	ldrh	r3, [r3, #2]
 800dcac:	b2da      	uxtb	r2, r3
 800dcae:	69fb      	ldr	r3, [r7, #28]
 800dcb0:	b2db      	uxtb	r3, r3
 800dcb2:	4413      	add	r3, r2
 800dcb4:	b2db      	uxtb	r3, r3
 800dcb6:	7bba      	ldrb	r2, [r7, #14]
 800dcb8:	4619      	mov	r1, r3
 800dcba:	f7ff ff4f 	bl	800db5c <ssd1306_DrawPixel>
 800dcbe:	e016      	b.n	800dcee <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800dcc0:	4b19      	ldr	r3, [pc, #100]	; (800dd28 <ssd1306_WriteChar+0x10c>)
 800dcc2:	881b      	ldrh	r3, [r3, #0]
 800dcc4:	b2da      	uxtb	r2, r3
 800dcc6:	69bb      	ldr	r3, [r7, #24]
 800dcc8:	b2db      	uxtb	r3, r3
 800dcca:	4413      	add	r3, r2
 800dccc:	b2d8      	uxtb	r0, r3
 800dcce:	4b16      	ldr	r3, [pc, #88]	; (800dd28 <ssd1306_WriteChar+0x10c>)
 800dcd0:	885b      	ldrh	r3, [r3, #2]
 800dcd2:	b2da      	uxtb	r2, r3
 800dcd4:	69fb      	ldr	r3, [r7, #28]
 800dcd6:	b2db      	uxtb	r3, r3
 800dcd8:	4413      	add	r3, r2
 800dcda:	b2d9      	uxtb	r1, r3
 800dcdc:	7bbb      	ldrb	r3, [r7, #14]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	bf0c      	ite	eq
 800dce2:	2301      	moveq	r3, #1
 800dce4:	2300      	movne	r3, #0
 800dce6:	b2db      	uxtb	r3, r3
 800dce8:	461a      	mov	r2, r3
 800dcea:	f7ff ff37 	bl	800db5c <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800dcee:	69bb      	ldr	r3, [r7, #24]
 800dcf0:	3301      	adds	r3, #1
 800dcf2:	61bb      	str	r3, [r7, #24]
 800dcf4:	793b      	ldrb	r3, [r7, #4]
 800dcf6:	461a      	mov	r2, r3
 800dcf8:	69bb      	ldr	r3, [r7, #24]
 800dcfa:	4293      	cmp	r3, r2
 800dcfc:	d3c5      	bcc.n	800dc8a <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800dcfe:	69fb      	ldr	r3, [r7, #28]
 800dd00:	3301      	adds	r3, #1
 800dd02:	61fb      	str	r3, [r7, #28]
 800dd04:	797b      	ldrb	r3, [r7, #5]
 800dd06:	461a      	mov	r2, r3
 800dd08:	69fb      	ldr	r3, [r7, #28]
 800dd0a:	4293      	cmp	r3, r2
 800dd0c:	d3ad      	bcc.n	800dc6a <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800dd0e:	4b06      	ldr	r3, [pc, #24]	; (800dd28 <ssd1306_WriteChar+0x10c>)
 800dd10:	881a      	ldrh	r2, [r3, #0]
 800dd12:	793b      	ldrb	r3, [r7, #4]
 800dd14:	b29b      	uxth	r3, r3
 800dd16:	4413      	add	r3, r2
 800dd18:	b29a      	uxth	r2, r3
 800dd1a:	4b03      	ldr	r3, [pc, #12]	; (800dd28 <ssd1306_WriteChar+0x10c>)
 800dd1c:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800dd1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd20:	4618      	mov	r0, r3
 800dd22:	3724      	adds	r7, #36	; 0x24
 800dd24:	46bd      	mov	sp, r7
 800dd26:	bd90      	pop	{r4, r7, pc}
 800dd28:	20000948 	.word	0x20000948

0800dd2c <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 800dd2c:	b580      	push	{r7, lr}
 800dd2e:	b084      	sub	sp, #16
 800dd30:	af00      	add	r7, sp, #0
 800dd32:	60f8      	str	r0, [r7, #12]
 800dd34:	1d38      	adds	r0, r7, #4
 800dd36:	e880 0006 	stmia.w	r0, {r1, r2}
 800dd3a:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 800dd3c:	e012      	b.n	800dd64 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	7818      	ldrb	r0, [r3, #0]
 800dd42:	78fb      	ldrb	r3, [r7, #3]
 800dd44:	1d3a      	adds	r2, r7, #4
 800dd46:	ca06      	ldmia	r2, {r1, r2}
 800dd48:	f7ff ff68 	bl	800dc1c <ssd1306_WriteChar>
 800dd4c:	4603      	mov	r3, r0
 800dd4e:	461a      	mov	r2, r3
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	781b      	ldrb	r3, [r3, #0]
 800dd54:	429a      	cmp	r2, r3
 800dd56:	d002      	beq.n	800dd5e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800dd58:	68fb      	ldr	r3, [r7, #12]
 800dd5a:	781b      	ldrb	r3, [r3, #0]
 800dd5c:	e008      	b.n	800dd70 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	3301      	adds	r3, #1
 800dd62:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	781b      	ldrb	r3, [r3, #0]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d1e8      	bne.n	800dd3e <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	781b      	ldrb	r3, [r3, #0]
}
 800dd70:	4618      	mov	r0, r3
 800dd72:	3710      	adds	r7, #16
 800dd74:	46bd      	mov	sp, r7
 800dd76:	bd80      	pop	{r7, pc}

0800dd78 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 800dd78:	b480      	push	{r7}
 800dd7a:	b083      	sub	sp, #12
 800dd7c:	af00      	add	r7, sp, #0
 800dd7e:	4603      	mov	r3, r0
 800dd80:	460a      	mov	r2, r1
 800dd82:	71fb      	strb	r3, [r7, #7]
 800dd84:	4613      	mov	r3, r2
 800dd86:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 800dd88:	79fb      	ldrb	r3, [r7, #7]
 800dd8a:	b29a      	uxth	r2, r3
 800dd8c:	4b05      	ldr	r3, [pc, #20]	; (800dda4 <ssd1306_SetCursor+0x2c>)
 800dd8e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800dd90:	79bb      	ldrb	r3, [r7, #6]
 800dd92:	b29a      	uxth	r2, r3
 800dd94:	4b03      	ldr	r3, [pc, #12]	; (800dda4 <ssd1306_SetCursor+0x2c>)
 800dd96:	805a      	strh	r2, [r3, #2]
}
 800dd98:	bf00      	nop
 800dd9a:	370c      	adds	r7, #12
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda2:	4770      	bx	lr
 800dda4:	20000948 	.word	0x20000948

0800dda8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800ddac:	4904      	ldr	r1, [pc, #16]	; (800ddc0 <MX_FATFS_Init+0x18>)
 800ddae:	4805      	ldr	r0, [pc, #20]	; (800ddc4 <MX_FATFS_Init+0x1c>)
 800ddb0:	f006 f8be 	bl	8013f30 <FATFS_LinkDriver>
 800ddb4:	4603      	mov	r3, r0
 800ddb6:	461a      	mov	r2, r3
 800ddb8:	4b03      	ldr	r3, [pc, #12]	; (800ddc8 <MX_FATFS_Init+0x20>)
 800ddba:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800ddbc:	bf00      	nop
 800ddbe:	bd80      	pop	{r7, pc}
 800ddc0:	2000eae4 	.word	0x2000eae4
 800ddc4:	20000080 	.word	0x20000080
 800ddc8:	2000eae8 	.word	0x2000eae8

0800ddcc <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800ddcc:	b480      	push	{r7}
 800ddce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800ddd0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddda:	4770      	bx	lr

0800dddc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b084      	sub	sp, #16
 800dde0:	af00      	add	r7, sp, #0
 800dde2:	4603      	mov	r3, r0
 800dde4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	uint8_t status = BSP_QSPI_GetStatus();
 800dde6:	f7f7 f8c3 	bl	8004f70 <BSP_QSPI_GetStatus>
 800ddea:	4603      	mov	r3, r0
 800ddec:	73fb      	strb	r3, [r7, #15]

	switch (status) {
 800ddee:	7bfb      	ldrb	r3, [r7, #15]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d108      	bne.n	800de06 <USER_initialize+0x2a>
	case QSPI_OK:
		Stat &= ~STA_NOINIT;
 800ddf4:	4b10      	ldr	r3, [pc, #64]	; (800de38 <USER_initialize+0x5c>)
 800ddf6:	781b      	ldrb	r3, [r3, #0]
 800ddf8:	b2db      	uxtb	r3, r3
 800ddfa:	f023 0301 	bic.w	r3, r3, #1
 800ddfe:	b2da      	uxtb	r2, r3
 800de00:	4b0d      	ldr	r3, [pc, #52]	; (800de38 <USER_initialize+0x5c>)
 800de02:	701a      	strb	r2, [r3, #0]
		break;
 800de04:	e010      	b.n	800de28 <USER_initialize+0x4c>
	default:
		HAL_QSPI_Init(&hqspi);
 800de06:	480d      	ldr	r0, [pc, #52]	; (800de3c <USER_initialize+0x60>)
 800de08:	f7fa fa8c 	bl	8008324 <HAL_QSPI_Init>

		if (BSP_QSPI_Init() == QSPI_OK) {
 800de0c:	f7f6 ff5c 	bl	8004cc8 <BSP_QSPI_Init>
 800de10:	4603      	mov	r3, r0
 800de12:	2b00      	cmp	r3, #0
 800de14:	d107      	bne.n	800de26 <USER_initialize+0x4a>
			Stat &= ~STA_NOINIT;
 800de16:	4b08      	ldr	r3, [pc, #32]	; (800de38 <USER_initialize+0x5c>)
 800de18:	781b      	ldrb	r3, [r3, #0]
 800de1a:	b2db      	uxtb	r3, r3
 800de1c:	f023 0301 	bic.w	r3, r3, #1
 800de20:	b2da      	uxtb	r2, r3
 800de22:	4b05      	ldr	r3, [pc, #20]	; (800de38 <USER_initialize+0x5c>)
 800de24:	701a      	strb	r2, [r3, #0]
		}
		break;
 800de26:	bf00      	nop
	}
    return Stat;
 800de28:	4b03      	ldr	r3, [pc, #12]	; (800de38 <USER_initialize+0x5c>)
 800de2a:	781b      	ldrb	r3, [r3, #0]
 800de2c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800de2e:	4618      	mov	r0, r3
 800de30:	3710      	adds	r7, #16
 800de32:	46bd      	mov	sp, r7
 800de34:	bd80      	pop	{r7, pc}
 800de36:	bf00      	nop
 800de38:	2000007c 	.word	0x2000007c
 800de3c:	2000e798 	.word	0x2000e798

0800de40 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b082      	sub	sp, #8
 800de44:	af00      	add	r7, sp, #0
 800de46:	4603      	mov	r3, r0
 800de48:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	Stat = STA_NOINIT;
 800de4a:	4b0b      	ldr	r3, [pc, #44]	; (800de78 <USER_status+0x38>)
 800de4c:	2201      	movs	r2, #1
 800de4e:	701a      	strb	r2, [r3, #0]

	if (BSP_QSPI_GetStatus() == QSPI_OK) {
 800de50:	f7f7 f88e 	bl	8004f70 <BSP_QSPI_GetStatus>
 800de54:	4603      	mov	r3, r0
 800de56:	2b00      	cmp	r3, #0
 800de58:	d107      	bne.n	800de6a <USER_status+0x2a>
		Stat &= ~STA_NOINIT;
 800de5a:	4b07      	ldr	r3, [pc, #28]	; (800de78 <USER_status+0x38>)
 800de5c:	781b      	ldrb	r3, [r3, #0]
 800de5e:	b2db      	uxtb	r3, r3
 800de60:	f023 0301 	bic.w	r3, r3, #1
 800de64:	b2da      	uxtb	r2, r3
 800de66:	4b04      	ldr	r3, [pc, #16]	; (800de78 <USER_status+0x38>)
 800de68:	701a      	strb	r2, [r3, #0]
	}
    return Stat;
 800de6a:	4b03      	ldr	r3, [pc, #12]	; (800de78 <USER_status+0x38>)
 800de6c:	781b      	ldrb	r3, [r3, #0]
 800de6e:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800de70:	4618      	mov	r0, r3
 800de72:	3708      	adds	r7, #8
 800de74:	46bd      	mov	sp, r7
 800de76:	bd80      	pop	{r7, pc}
 800de78:	2000007c 	.word	0x2000007c

0800de7c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800de7c:	b580      	push	{r7, lr}
 800de7e:	b086      	sub	sp, #24
 800de80:	af00      	add	r7, sp, #0
 800de82:	60b9      	str	r1, [r7, #8]
 800de84:	607a      	str	r2, [r7, #4]
 800de86:	603b      	str	r3, [r7, #0]
 800de88:	4603      	mov	r3, r0
 800de8a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	DRESULT result = RES_OK;
 800de8c:	2300      	movs	r3, #0
 800de8e:	75fb      	strb	r3, [r7, #23]

	if (count > 1) {
 800de90:	683b      	ldr	r3, [r7, #0]
 800de92:	2b01      	cmp	r3, #1
 800de94:	d901      	bls.n	800de9a <USER_read+0x1e>
		result = RES_ERROR;
 800de96:	2301      	movs	r3, #1
 800de98:	75fb      	strb	r3, [r7, #23]
	}

	/* Read sector from QSPI FLASH memory */
	if (BSP_QSPI_Read(buff, sector * _MIN_SS, _MIN_SS) == QSPI_ERROR) {
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	031b      	lsls	r3, r3, #12
 800de9e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800dea2:	4619      	mov	r1, r3
 800dea4:	68b8      	ldr	r0, [r7, #8]
 800dea6:	f7f6 ff5f 	bl	8004d68 <BSP_QSPI_Read>
 800deaa:	4603      	mov	r3, r0
 800deac:	2b01      	cmp	r3, #1
 800deae:	d101      	bne.n	800deb4 <USER_read+0x38>
		result = RES_ERROR;
 800deb0:	2301      	movs	r3, #1
 800deb2:	75fb      	strb	r3, [r7, #23]
	}

	return result;
 800deb4:	7dfb      	ldrb	r3, [r7, #23]
  /* USER CODE END READ */
}
 800deb6:	4618      	mov	r0, r3
 800deb8:	3718      	adds	r7, #24
 800deba:	46bd      	mov	sp, r7
 800debc:	bd80      	pop	{r7, pc}

0800debe <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{ 
 800debe:	b580      	push	{r7, lr}
 800dec0:	b086      	sub	sp, #24
 800dec2:	af00      	add	r7, sp, #0
 800dec4:	60b9      	str	r1, [r7, #8]
 800dec6:	607a      	str	r2, [r7, #4]
 800dec8:	603b      	str	r3, [r7, #0]
 800deca:	4603      	mov	r3, r0
 800decc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	DRESULT result = RES_OK;
 800dece:	2300      	movs	r3, #0
 800ded0:	75fb      	strb	r3, [r7, #23]

	/* Erase the 4kB block */
	if (BSP_QSPI_Erase_Block(sector * _MIN_SS) == QSPI_ERROR) {
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	031b      	lsls	r3, r3, #12
 800ded6:	4618      	mov	r0, r3
 800ded8:	f7f7 f806 	bl	8004ee8 <BSP_QSPI_Erase_Block>
 800dedc:	4603      	mov	r3, r0
 800dede:	2b01      	cmp	r3, #1
 800dee0:	d102      	bne.n	800dee8 <USER_write+0x2a>
		result = RES_ERROR;
 800dee2:	2301      	movs	r3, #1
 800dee4:	75fb      	strb	r3, [r7, #23]
 800dee6:	e00c      	b.n	800df02 <USER_write+0x44>
	}

	/* Write new 4kB data */
	else {
		if (BSP_QSPI_Write((uint8_t*) buff, sector * _MIN_SS, _MIN_SS)
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	031b      	lsls	r3, r3, #12
 800deec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800def0:	4619      	mov	r1, r3
 800def2:	68b8      	ldr	r0, [r7, #8]
 800def4:	f7f6 ff7a 	bl	8004dec <BSP_QSPI_Write>
 800def8:	4603      	mov	r3, r0
 800defa:	2b01      	cmp	r3, #1
 800defc:	d101      	bne.n	800df02 <USER_write+0x44>
				== QSPI_ERROR) {
			result = RES_ERROR;
 800defe:	2301      	movs	r3, #1
 800df00:	75fb      	strb	r3, [r7, #23]
		}
	}

	return result;
 800df02:	7dfb      	ldrb	r3, [r7, #23]
  /* USER CODE END WRITE */
}
 800df04:	4618      	mov	r0, r3
 800df06:	3718      	adds	r7, #24
 800df08:	46bd      	mov	sp, r7
 800df0a:	bd80      	pop	{r7, pc}

0800df0c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800df0c:	b480      	push	{r7}
 800df0e:	b085      	sub	sp, #20
 800df10:	af00      	add	r7, sp, #0
 800df12:	4603      	mov	r3, r0
 800df14:	603a      	str	r2, [r7, #0]
 800df16:	71fb      	strb	r3, [r7, #7]
 800df18:	460b      	mov	r3, r1
 800df1a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	DRESULT res = RES_ERROR;
 800df1c:	2301      	movs	r3, #1
 800df1e:	73fb      	strb	r3, [r7, #15]

	/* USER CODE HERE */

	if (Stat & STA_NOINIT)
 800df20:	4b1b      	ldr	r3, [pc, #108]	; (800df90 <USER_ioctl+0x84>)
 800df22:	781b      	ldrb	r3, [r3, #0]
 800df24:	b2db      	uxtb	r3, r3
 800df26:	f003 0301 	and.w	r3, r3, #1
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d001      	beq.n	800df32 <USER_ioctl+0x26>
		return RES_NOTRDY;
 800df2e:	2303      	movs	r3, #3
 800df30:	e027      	b.n	800df82 <USER_ioctl+0x76>

	switch (cmd) {
 800df32:	79bb      	ldrb	r3, [r7, #6]
 800df34:	2b03      	cmp	r3, #3
 800df36:	d821      	bhi.n	800df7c <USER_ioctl+0x70>
 800df38:	a201      	add	r2, pc, #4	; (adr r2, 800df40 <USER_ioctl+0x34>)
 800df3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df3e:	bf00      	nop
 800df40:	0800df51 	.word	0x0800df51
 800df44:	0800df57 	.word	0x0800df57
 800df48:	0800df65 	.word	0x0800df65
 800df4c:	0800df73 	.word	0x0800df73
	/* Make sure that no pending write process */
	case CTRL_SYNC:
		res = RES_OK;
 800df50:	2300      	movs	r3, #0
 800df52:	73fb      	strb	r3, [r7, #15]
		break;
 800df54:	e014      	b.n	800df80 <USER_ioctl+0x74>

		/* Get number of sectors on the disk (DWORD) */
	case GET_SECTOR_COUNT:
		*(DWORD*) buff = 0x1000;
 800df56:	683b      	ldr	r3, [r7, #0]
 800df58:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800df5c:	601a      	str	r2, [r3, #0]
		res = RES_OK;
 800df5e:	2300      	movs	r3, #0
 800df60:	73fb      	strb	r3, [r7, #15]
		break;
 800df62:	e00d      	b.n	800df80 <USER_ioctl+0x74>

		/* Get R/W sector size (WORD) */
	case GET_SECTOR_SIZE:
		*(WORD*) buff = 0x1000;
 800df64:	683b      	ldr	r3, [r7, #0]
 800df66:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800df6a:	801a      	strh	r2, [r3, #0]
		res = RES_OK;
 800df6c:	2300      	movs	r3, #0
 800df6e:	73fb      	strb	r3, [r7, #15]
		break;
 800df70:	e006      	b.n	800df80 <USER_ioctl+0x74>

		/* Get erase block size in unit of sector (DWORD) */
	case GET_BLOCK_SIZE:
		*(DWORD*) buff = 0x1000;
 800df72:	683b      	ldr	r3, [r7, #0]
 800df74:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800df78:	601a      	str	r2, [r3, #0]
		break;
 800df7a:	e001      	b.n	800df80 <USER_ioctl+0x74>

	default:
		res = RES_PARERR;
 800df7c:	2304      	movs	r3, #4
 800df7e:	73fb      	strb	r3, [r7, #15]
	}
    return res;
 800df80:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800df82:	4618      	mov	r0, r3
 800df84:	3714      	adds	r7, #20
 800df86:	46bd      	mov	sp, r7
 800df88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8c:	4770      	bx	lr
 800df8e:	bf00      	nop
 800df90:	2000007c 	.word	0x2000007c

0800df94 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800df94:	b580      	push	{r7, lr}
 800df96:	b082      	sub	sp, #8
 800df98:	af00      	add	r7, sp, #0
 800df9a:	6078      	str	r0, [r7, #4]
 800df9c:	460b      	mov	r3, r1
 800df9e:	70fb      	strb	r3, [r7, #3]
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	7c1b      	ldrb	r3, [r3, #16]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d115      	bne.n	800dfd4 <USBD_MSC_Init+0x40>
  {
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800dfa8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dfac:	2202      	movs	r2, #2
 800dfae:	2101      	movs	r1, #1
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	f00a f84b 	bl	801804c <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	2201      	movs	r2, #1
 800dfba:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

    /* Open EP IN */
    USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800dfbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dfc2:	2202      	movs	r2, #2
 800dfc4:	2181      	movs	r1, #129	; 0x81
 800dfc6:	6878      	ldr	r0, [r7, #4]
 800dfc8:	f00a f840 	bl	801804c <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	2201      	movs	r2, #1
 800dfd0:	62da      	str	r2, [r3, #44]	; 0x2c
 800dfd2:	e012      	b.n	800dffa <USBD_MSC_Init+0x66>
  }
  else
  {
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800dfd4:	2340      	movs	r3, #64	; 0x40
 800dfd6:	2202      	movs	r2, #2
 800dfd8:	2101      	movs	r1, #1
 800dfda:	6878      	ldr	r0, [r7, #4]
 800dfdc:	f00a f836 	bl	801804c <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	2201      	movs	r2, #1
 800dfe4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

    /* Open EP IN */
    USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800dfe8:	2340      	movs	r3, #64	; 0x40
 800dfea:	2202      	movs	r2, #2
 800dfec:	2181      	movs	r1, #129	; 0x81
 800dfee:	6878      	ldr	r0, [r7, #4]
 800dff0:	f00a f82c 	bl	801804c <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	2201      	movs	r2, #1
 800dff8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  pdev->pClassData = USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800dffa:	f241 006c 	movw	r0, #4204	; 0x106c
 800dffe:	f00a fa25 	bl	801844c <USBD_static_malloc>
 800e002:	4602      	mov	r2, r0
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e010:	2b00      	cmp	r3, #0
 800e012:	d101      	bne.n	800e018 <USBD_MSC_Init+0x84>
  {
    return USBD_FAIL;
 800e014:	2302      	movs	r3, #2
 800e016:	e003      	b.n	800e020 <USBD_MSC_Init+0x8c>
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800e018:	6878      	ldr	r0, [r7, #4]
 800e01a:	f000 f9da 	bl	800e3d2 <MSC_BOT_Init>

  return USBD_OK;
 800e01e:	2300      	movs	r3, #0
}
 800e020:	4618      	mov	r0, r3
 800e022:	3708      	adds	r7, #8
 800e024:	46bd      	mov	sp, r7
 800e026:	bd80      	pop	{r7, pc}

0800e028 <USBD_MSC_DeInit>:
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev,
                         uint8_t cfgidx)
{
 800e028:	b580      	push	{r7, lr}
 800e02a:	b082      	sub	sp, #8
 800e02c:	af00      	add	r7, sp, #0
 800e02e:	6078      	str	r0, [r7, #4]
 800e030:	460b      	mov	r3, r1
 800e032:	70fb      	strb	r3, [r7, #3]
  /* Close MSC EPs */
  USBD_LL_CloseEP(pdev, MSC_EPOUT_ADDR);
 800e034:	2101      	movs	r1, #1
 800e036:	6878      	ldr	r0, [r7, #4]
 800e038:	f00a f846 	bl	80180c8 <USBD_LL_CloseEP>
  pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 0U;
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	2200      	movs	r2, #0
 800e040:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, MSC_EPIN_ADDR);
 800e044:	2181      	movs	r1, #129	; 0x81
 800e046:	6878      	ldr	r0, [r7, #4]
 800e048:	f00a f83e 	bl	80180c8 <USBD_LL_CloseEP>
  pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 0U;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2200      	movs	r2, #0
 800e050:	62da      	str	r2, [r3, #44]	; 0x2c

  /* De-Init the BOT layer */
  MSC_BOT_DeInit(pdev);
 800e052:	6878      	ldr	r0, [r7, #4]
 800e054:	f000 fa0d 	bl	800e472 <MSC_BOT_DeInit>

  /* Free MSC Class Resources */
  if (pdev->pClassData != NULL)
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e05e:	2b00      	cmp	r3, #0
 800e060:	d009      	beq.n	800e076 <USBD_MSC_DeInit+0x4e>
  {
    USBD_free(pdev->pClassData);
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e068:	4618      	mov	r0, r3
 800e06a:	f00a f9fd 	bl	8018468 <USBD_static_free>
    pdev->pClassData  = NULL;
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	2200      	movs	r2, #0
 800e072:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return USBD_OK;
 800e076:	2300      	movs	r3, #0
}
 800e078:	4618      	mov	r0, r3
 800e07a:	3708      	adds	r7, #8
 800e07c:	46bd      	mov	sp, r7
 800e07e:	bd80      	pop	{r7, pc}

0800e080 <USBD_MSC_Setup>:
* @param  pdev: device instance
* @param  req: USB request
* @retval status
*/
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b086      	sub	sp, #24
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
 800e088:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e090:	613b      	str	r3, [r7, #16]
  uint8_t ret = USBD_OK;
 800e092:	2300      	movs	r3, #0
 800e094:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 800e096:	2300      	movs	r3, #0
 800e098:	81fb      	strh	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e09a:	683b      	ldr	r3, [r7, #0]
 800e09c:	781b      	ldrb	r3, [r3, #0]
 800e09e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d04d      	beq.n	800e142 <USBD_MSC_Setup+0xc2>
 800e0a6:	2b20      	cmp	r3, #32
 800e0a8:	f040 8113 	bne.w	800e2d2 <USBD_MSC_Setup+0x252>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	785b      	ldrb	r3, [r3, #1]
 800e0b0:	2bfe      	cmp	r3, #254	; 0xfe
 800e0b2:	d002      	beq.n	800e0ba <USBD_MSC_Setup+0x3a>
 800e0b4:	2bff      	cmp	r3, #255	; 0xff
 800e0b6:	d024      	beq.n	800e102 <USBD_MSC_Setup+0x82>
 800e0b8:	e03b      	b.n	800e132 <USBD_MSC_Setup+0xb2>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800e0ba:	683b      	ldr	r3, [r7, #0]
 800e0bc:	885b      	ldrh	r3, [r3, #2]
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d118      	bne.n	800e0f4 <USBD_MSC_Setup+0x74>
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	88db      	ldrh	r3, [r3, #6]
 800e0c6:	2b01      	cmp	r3, #1
 800e0c8:	d114      	bne.n	800e0f4 <USBD_MSC_Setup+0x74>
              ((req->bmRequest & 0x80U) == 0x80U))
 800e0ca:	683b      	ldr	r3, [r7, #0]
 800e0cc:	781b      	ldrb	r3, [r3, #0]
 800e0ce:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	da0f      	bge.n	800e0f4 <USBD_MSC_Setup+0x74>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e0da:	699b      	ldr	r3, [r3, #24]
 800e0dc:	4798      	blx	r3
 800e0de:	4603      	mov	r3, r0
 800e0e0:	461a      	mov	r2, r3
 800e0e2:	693b      	ldr	r3, [r7, #16]
 800e0e4:	601a      	str	r2, [r3, #0]
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hmsc->max_lun, 1U);
 800e0e6:	693b      	ldr	r3, [r7, #16]
 800e0e8:	2201      	movs	r2, #1
 800e0ea:	4619      	mov	r1, r3
 800e0ec:	6878      	ldr	r0, [r7, #4]
 800e0ee:	f002 fabb 	bl	8010668 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e0f2:	e025      	b.n	800e140 <USBD_MSC_Setup+0xc0>
            USBD_CtlError(pdev, req);
 800e0f4:	6839      	ldr	r1, [r7, #0]
 800e0f6:	6878      	ldr	r0, [r7, #4]
 800e0f8:	f002 fa4b 	bl	8010592 <USBD_CtlError>
            ret = USBD_FAIL;
 800e0fc:	2302      	movs	r3, #2
 800e0fe:	75fb      	strb	r3, [r7, #23]
          break;
 800e100:	e01e      	b.n	800e140 <USBD_MSC_Setup+0xc0>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800e102:	683b      	ldr	r3, [r7, #0]
 800e104:	885b      	ldrh	r3, [r3, #2]
 800e106:	2b00      	cmp	r3, #0
 800e108:	d10c      	bne.n	800e124 <USBD_MSC_Setup+0xa4>
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	88db      	ldrh	r3, [r3, #6]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d108      	bne.n	800e124 <USBD_MSC_Setup+0xa4>
              ((req->bmRequest & 0x80U) != 0x80U))
 800e112:	683b      	ldr	r3, [r7, #0]
 800e114:	781b      	ldrb	r3, [r3, #0]
 800e116:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800e118:	2b00      	cmp	r3, #0
 800e11a:	db03      	blt.n	800e124 <USBD_MSC_Setup+0xa4>
          {
            MSC_BOT_Reset(pdev);
 800e11c:	6878      	ldr	r0, [r7, #4]
 800e11e:	f000 f98d 	bl	800e43c <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e122:	e00d      	b.n	800e140 <USBD_MSC_Setup+0xc0>
            USBD_CtlError(pdev, req);
 800e124:	6839      	ldr	r1, [r7, #0]
 800e126:	6878      	ldr	r0, [r7, #4]
 800e128:	f002 fa33 	bl	8010592 <USBD_CtlError>
            ret = USBD_FAIL;
 800e12c:	2302      	movs	r3, #2
 800e12e:	75fb      	strb	r3, [r7, #23]
          break;
 800e130:	e006      	b.n	800e140 <USBD_MSC_Setup+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800e132:	6839      	ldr	r1, [r7, #0]
 800e134:	6878      	ldr	r0, [r7, #4]
 800e136:	f002 fa2c 	bl	8010592 <USBD_CtlError>
          ret = USBD_FAIL;
 800e13a:	2302      	movs	r3, #2
 800e13c:	75fb      	strb	r3, [r7, #23]
          break;
 800e13e:	bf00      	nop
      }
      break;
 800e140:	e0ce      	b.n	800e2e0 <USBD_MSC_Setup+0x260>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e142:	683b      	ldr	r3, [r7, #0]
 800e144:	785b      	ldrb	r3, [r3, #1]
 800e146:	2b0b      	cmp	r3, #11
 800e148:	f200 80bb 	bhi.w	800e2c2 <USBD_MSC_Setup+0x242>
 800e14c:	a201      	add	r2, pc, #4	; (adr r2, 800e154 <USBD_MSC_Setup+0xd4>)
 800e14e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e152:	bf00      	nop
 800e154:	0800e185 	.word	0x0800e185
 800e158:	0800e1fb 	.word	0x0800e1fb
 800e15c:	0800e2c3 	.word	0x0800e2c3
 800e160:	0800e2c3 	.word	0x0800e2c3
 800e164:	0800e2c3 	.word	0x0800e2c3
 800e168:	0800e2c3 	.word	0x0800e2c3
 800e16c:	0800e2c3 	.word	0x0800e2c3
 800e170:	0800e2c3 	.word	0x0800e2c3
 800e174:	0800e2c3 	.word	0x0800e2c3
 800e178:	0800e2c3 	.word	0x0800e2c3
 800e17c:	0800e1ad 	.word	0x0800e1ad
 800e180:	0800e1d5 	.word	0x0800e1d5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e18a:	2b03      	cmp	r3, #3
 800e18c:	d107      	bne.n	800e19e <USBD_MSC_Setup+0x11e>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800e18e:	f107 030e 	add.w	r3, r7, #14
 800e192:	2202      	movs	r2, #2
 800e194:	4619      	mov	r1, r3
 800e196:	6878      	ldr	r0, [r7, #4]
 800e198:	f002 fa66 	bl	8010668 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e19c:	e098      	b.n	800e2d0 <USBD_MSC_Setup+0x250>
            USBD_CtlError(pdev, req);
 800e19e:	6839      	ldr	r1, [r7, #0]
 800e1a0:	6878      	ldr	r0, [r7, #4]
 800e1a2:	f002 f9f6 	bl	8010592 <USBD_CtlError>
            ret = USBD_FAIL;
 800e1a6:	2302      	movs	r3, #2
 800e1a8:	75fb      	strb	r3, [r7, #23]
          break;
 800e1aa:	e091      	b.n	800e2d0 <USBD_MSC_Setup+0x250>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e1b2:	2b03      	cmp	r3, #3
 800e1b4:	d107      	bne.n	800e1c6 <USBD_MSC_Setup+0x146>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hmsc->interface, 1U);
 800e1b6:	693b      	ldr	r3, [r7, #16]
 800e1b8:	3304      	adds	r3, #4
 800e1ba:	2201      	movs	r2, #1
 800e1bc:	4619      	mov	r1, r3
 800e1be:	6878      	ldr	r0, [r7, #4]
 800e1c0:	f002 fa52 	bl	8010668 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e1c4:	e084      	b.n	800e2d0 <USBD_MSC_Setup+0x250>
            USBD_CtlError(pdev, req);
 800e1c6:	6839      	ldr	r1, [r7, #0]
 800e1c8:	6878      	ldr	r0, [r7, #4]
 800e1ca:	f002 f9e2 	bl	8010592 <USBD_CtlError>
            ret = USBD_FAIL;
 800e1ce:	2302      	movs	r3, #2
 800e1d0:	75fb      	strb	r3, [r7, #23]
          break;
 800e1d2:	e07d      	b.n	800e2d0 <USBD_MSC_Setup+0x250>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e1da:	2b03      	cmp	r3, #3
 800e1dc:	d106      	bne.n	800e1ec <USBD_MSC_Setup+0x16c>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800e1de:	683b      	ldr	r3, [r7, #0]
 800e1e0:	885b      	ldrh	r3, [r3, #2]
 800e1e2:	b2db      	uxtb	r3, r3
 800e1e4:	461a      	mov	r2, r3
 800e1e6:	693b      	ldr	r3, [r7, #16]
 800e1e8:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e1ea:	e071      	b.n	800e2d0 <USBD_MSC_Setup+0x250>
            USBD_CtlError(pdev, req);
 800e1ec:	6839      	ldr	r1, [r7, #0]
 800e1ee:	6878      	ldr	r0, [r7, #4]
 800e1f0:	f002 f9cf 	bl	8010592 <USBD_CtlError>
            ret = USBD_FAIL;
 800e1f4:	2302      	movs	r3, #2
 800e1f6:	75fb      	strb	r3, [r7, #23]
          break;
 800e1f8:	e06a      	b.n	800e2d0 <USBD_MSC_Setup+0x250>

        case USB_REQ_CLEAR_FEATURE:

          /* Flush the FIFO and Clear the stall status */
          USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800e1fa:	683b      	ldr	r3, [r7, #0]
 800e1fc:	889b      	ldrh	r3, [r3, #4]
 800e1fe:	b2db      	uxtb	r3, r3
 800e200:	4619      	mov	r1, r3
 800e202:	6878      	ldr	r0, [r7, #4]
 800e204:	f009 ff96 	bl	8018134 <USBD_LL_FlushEP>

          /* Reactivate the EP */
          USBD_LL_CloseEP(pdev, (uint8_t)req->wIndex);
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	889b      	ldrh	r3, [r3, #4]
 800e20c:	b2db      	uxtb	r3, r3
 800e20e:	4619      	mov	r1, r3
 800e210:	6878      	ldr	r0, [r7, #4]
 800e212:	f009 ff59 	bl	80180c8 <USBD_LL_CloseEP>
          if ((((uint8_t)req->wIndex) & 0x80U) == 0x80U)
 800e216:	683b      	ldr	r3, [r7, #0]
 800e218:	889b      	ldrh	r3, [r3, #4]
 800e21a:	b25b      	sxtb	r3, r3
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	da23      	bge.n	800e268 <USBD_MSC_Setup+0x1e8>
          {
            pdev->ep_in[(uint8_t)req->wIndex & 0xFU].is_used = 0U;
 800e220:	683b      	ldr	r3, [r7, #0]
 800e222:	889b      	ldrh	r3, [r3, #4]
 800e224:	b2db      	uxtb	r3, r3
 800e226:	f003 020f 	and.w	r2, r3, #15
 800e22a:	6879      	ldr	r1, [r7, #4]
 800e22c:	4613      	mov	r3, r2
 800e22e:	009b      	lsls	r3, r3, #2
 800e230:	4413      	add	r3, r2
 800e232:	009b      	lsls	r3, r3, #2
 800e234:	440b      	add	r3, r1
 800e236:	3318      	adds	r3, #24
 800e238:	2200      	movs	r2, #0
 800e23a:	601a      	str	r2, [r3, #0]
            if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	7c1b      	ldrb	r3, [r3, #16]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d107      	bne.n	800e254 <USBD_MSC_Setup+0x1d4>
            {
              /* Open EP IN */
              USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK,
 800e244:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e248:	2202      	movs	r2, #2
 800e24a:	2181      	movs	r1, #129	; 0x81
 800e24c:	6878      	ldr	r0, [r7, #4]
 800e24e:	f009 fefd 	bl	801804c <USBD_LL_OpenEP>
 800e252:	e005      	b.n	800e260 <USBD_MSC_Setup+0x1e0>
                             MSC_MAX_HS_PACKET);
            }
            else
            {
              /* Open EP IN */
              USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK,
 800e254:	2340      	movs	r3, #64	; 0x40
 800e256:	2202      	movs	r2, #2
 800e258:	2181      	movs	r1, #129	; 0x81
 800e25a:	6878      	ldr	r0, [r7, #4]
 800e25c:	f009 fef6 	bl	801804c <USBD_LL_OpenEP>
                             MSC_MAX_FS_PACKET);
            }
            pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	2201      	movs	r2, #1
 800e264:	62da      	str	r2, [r3, #44]	; 0x2c
 800e266:	e024      	b.n	800e2b2 <USBD_MSC_Setup+0x232>
          }
          else
          {
            pdev->ep_out[(uint8_t)req->wIndex & 0xFU].is_used = 0U;
 800e268:	683b      	ldr	r3, [r7, #0]
 800e26a:	889b      	ldrh	r3, [r3, #4]
 800e26c:	b2db      	uxtb	r3, r3
 800e26e:	f003 020f 	and.w	r2, r3, #15
 800e272:	6879      	ldr	r1, [r7, #4]
 800e274:	4613      	mov	r3, r2
 800e276:	009b      	lsls	r3, r3, #2
 800e278:	4413      	add	r3, r2
 800e27a:	009b      	lsls	r3, r3, #2
 800e27c:	440b      	add	r3, r1
 800e27e:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800e282:	2200      	movs	r2, #0
 800e284:	601a      	str	r2, [r3, #0]
            if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	7c1b      	ldrb	r3, [r3, #16]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	d107      	bne.n	800e29e <USBD_MSC_Setup+0x21e>
            {
              /* Open EP OUT */
              USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK,
 800e28e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e292:	2202      	movs	r2, #2
 800e294:	2101      	movs	r1, #1
 800e296:	6878      	ldr	r0, [r7, #4]
 800e298:	f009 fed8 	bl	801804c <USBD_LL_OpenEP>
 800e29c:	e005      	b.n	800e2aa <USBD_MSC_Setup+0x22a>
                             MSC_MAX_HS_PACKET);
            }
            else
            {
              /* Open EP OUT */
              USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK,
 800e29e:	2340      	movs	r3, #64	; 0x40
 800e2a0:	2202      	movs	r2, #2
 800e2a2:	2101      	movs	r1, #1
 800e2a4:	6878      	ldr	r0, [r7, #4]
 800e2a6:	f009 fed1 	bl	801804c <USBD_LL_OpenEP>
                             MSC_MAX_FS_PACKET);
            }
            pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	2201      	movs	r2, #1
 800e2ae:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
          }

          /* Handle BOT error */
          MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800e2b2:	683b      	ldr	r3, [r7, #0]
 800e2b4:	889b      	ldrh	r3, [r3, #4]
 800e2b6:	b2db      	uxtb	r3, r3
 800e2b8:	4619      	mov	r1, r3
 800e2ba:	6878      	ldr	r0, [r7, #4]
 800e2bc:	f000 fa89 	bl	800e7d2 <MSC_BOT_CplClrFeature>
          break;
 800e2c0:	e006      	b.n	800e2d0 <USBD_MSC_Setup+0x250>

        default:
          USBD_CtlError(pdev, req);
 800e2c2:	6839      	ldr	r1, [r7, #0]
 800e2c4:	6878      	ldr	r0, [r7, #4]
 800e2c6:	f002 f964 	bl	8010592 <USBD_CtlError>
          ret = USBD_FAIL;
 800e2ca:	2302      	movs	r3, #2
 800e2cc:	75fb      	strb	r3, [r7, #23]
          break;
 800e2ce:	bf00      	nop
      }
      break;
 800e2d0:	e006      	b.n	800e2e0 <USBD_MSC_Setup+0x260>

    default:
      USBD_CtlError(pdev, req);
 800e2d2:	6839      	ldr	r1, [r7, #0]
 800e2d4:	6878      	ldr	r0, [r7, #4]
 800e2d6:	f002 f95c 	bl	8010592 <USBD_CtlError>
      ret = USBD_FAIL;
 800e2da:	2302      	movs	r3, #2
 800e2dc:	75fb      	strb	r3, [r7, #23]
      break;
 800e2de:	bf00      	nop
  }

  return ret;
 800e2e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	3718      	adds	r7, #24
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	bd80      	pop	{r7, pc}
 800e2ea:	bf00      	nop

0800e2ec <USBD_MSC_DataIn>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e2ec:	b580      	push	{r7, lr}
 800e2ee:	b082      	sub	sp, #8
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	6078      	str	r0, [r7, #4]
 800e2f4:	460b      	mov	r3, r1
 800e2f6:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800e2f8:	78fb      	ldrb	r3, [r7, #3]
 800e2fa:	4619      	mov	r1, r3
 800e2fc:	6878      	ldr	r0, [r7, #4]
 800e2fe:	f000 f8c9 	bl	800e494 <MSC_BOT_DataIn>

  return USBD_OK;
 800e302:	2300      	movs	r3, #0
}
 800e304:	4618      	mov	r0, r3
 800e306:	3708      	adds	r7, #8
 800e308:	46bd      	mov	sp, r7
 800e30a:	bd80      	pop	{r7, pc}

0800e30c <USBD_MSC_DataOut>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b082      	sub	sp, #8
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
 800e314:	460b      	mov	r3, r1
 800e316:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800e318:	78fb      	ldrb	r3, [r7, #3]
 800e31a:	4619      	mov	r1, r3
 800e31c:	6878      	ldr	r0, [r7, #4]
 800e31e:	f000 f8ed 	bl	800e4fc <MSC_BOT_DataOut>

  return USBD_OK;
 800e322:	2300      	movs	r3, #0
}
 800e324:	4618      	mov	r0, r3
 800e326:	3708      	adds	r7, #8
 800e328:	46bd      	mov	sp, r7
 800e32a:	bd80      	pop	{r7, pc}

0800e32c <USBD_MSC_GetHSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800e32c:	b480      	push	{r7}
 800e32e:	b083      	sub	sp, #12
 800e330:	af00      	add	r7, sp, #0
 800e332:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_CfgHSDesc);
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	2220      	movs	r2, #32
 800e338:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgHSDesc;
 800e33a:	4b03      	ldr	r3, [pc, #12]	; (800e348 <USBD_MSC_GetHSCfgDesc+0x1c>)
}
 800e33c:	4618      	mov	r0, r3
 800e33e:	370c      	adds	r7, #12
 800e340:	46bd      	mov	sp, r7
 800e342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e346:	4770      	bx	lr
 800e348:	200000cc 	.word	0x200000cc

0800e34c <USBD_MSC_GetFSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800e34c:	b480      	push	{r7}
 800e34e:	b083      	sub	sp, #12
 800e350:	af00      	add	r7, sp, #0
 800e352:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_CfgFSDesc);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	2220      	movs	r2, #32
 800e358:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgFSDesc;
 800e35a:	4b03      	ldr	r3, [pc, #12]	; (800e368 <USBD_MSC_GetFSCfgDesc+0x1c>)
}
 800e35c:	4618      	mov	r0, r3
 800e35e:	370c      	adds	r7, #12
 800e360:	46bd      	mov	sp, r7
 800e362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e366:	4770      	bx	lr
 800e368:	200000ec 	.word	0x200000ec

0800e36c <USBD_MSC_GetOtherSpeedCfgDesc>:
*         return other speed configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800e36c:	b480      	push	{r7}
 800e36e:	b083      	sub	sp, #12
 800e370:	af00      	add	r7, sp, #0
 800e372:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_OtherSpeedCfgDesc);
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	2220      	movs	r2, #32
 800e378:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_OtherSpeedCfgDesc;
 800e37a:	4b03      	ldr	r3, [pc, #12]	; (800e388 <USBD_MSC_GetOtherSpeedCfgDesc+0x1c>)
}
 800e37c:	4618      	mov	r0, r3
 800e37e:	370c      	adds	r7, #12
 800e380:	46bd      	mov	sp, r7
 800e382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e386:	4770      	bx	lr
 800e388:	2000010c 	.word	0x2000010c

0800e38c <USBD_MSC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800e38c:	b480      	push	{r7}
 800e38e:	b083      	sub	sp, #12
 800e390:	af00      	add	r7, sp, #0
 800e392:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_MSC_DeviceQualifierDesc);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	220a      	movs	r2, #10
 800e398:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800e39a:	4b03      	ldr	r3, [pc, #12]	; (800e3a8 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800e39c:	4618      	mov	r0, r3
 800e39e:	370c      	adds	r7, #12
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a6:	4770      	bx	lr
 800e3a8:	2000012c 	.word	0x2000012c

0800e3ac <USBD_MSC_RegisterStorage>:
* @param  fops: storage callback
* @retval status
*/
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev,
                                 USBD_StorageTypeDef *fops)
{
 800e3ac:	b480      	push	{r7}
 800e3ae:	b083      	sub	sp, #12
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	6078      	str	r0, [r7, #4]
 800e3b4:	6039      	str	r1, [r7, #0]
  if (fops != NULL)
 800e3b6:	683b      	ldr	r3, [r7, #0]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d003      	beq.n	800e3c4 <USBD_MSC_RegisterStorage+0x18>
  {
    pdev->pUserData = fops;
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	683a      	ldr	r2, [r7, #0]
 800e3c0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return USBD_OK;
 800e3c4:	2300      	movs	r3, #0
}
 800e3c6:	4618      	mov	r0, r3
 800e3c8:	370c      	adds	r7, #12
 800e3ca:	46bd      	mov	sp, r7
 800e3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d0:	4770      	bx	lr

0800e3d2 <MSC_BOT_Init>:
*         Initialize the BOT Process
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_Init(USBD_HandleTypeDef  *pdev)
{
 800e3d2:	b580      	push	{r7, lr}
 800e3d4:	b084      	sub	sp, #16
 800e3d6:	af00      	add	r7, sp, #0
 800e3d8:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e3e0:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state = USBD_BOT_IDLE;
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	2200      	movs	r2, #0
 800e3e6:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	2200      	movs	r2, #0
 800e3ec:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800e3f4:	331d      	adds	r3, #29
 800e3f6:	2200      	movs	r2, #0
 800e3f8:	701a      	strb	r2, [r3, #0]
  hmsc->scsi_sense_head = 0U;
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800e400:	331c      	adds	r3, #28
 800e402:	2200      	movs	r2, #0
 800e404:	701a      	strb	r2, [r3, #0]

  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0U);
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	2000      	movs	r0, #0
 800e410:	4798      	blx	r3

  USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 800e412:	2101      	movs	r1, #1
 800e414:	6878      	ldr	r0, [r7, #4]
 800e416:	f009 fe8d 	bl	8018134 <USBD_LL_FlushEP>
  USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 800e41a:	2181      	movs	r1, #129	; 0x81
 800e41c:	6878      	ldr	r0, [r7, #4]
 800e41e:	f009 fe89 	bl	8018134 <USBD_LL_FlushEP>

  /* Prapare EP to Receive First BOT Cmd */
  USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 800e428:	320c      	adds	r2, #12
 800e42a:	231f      	movs	r3, #31
 800e42c:	2101      	movs	r1, #1
 800e42e:	6878      	ldr	r0, [r7, #4]
 800e430:	f009 ffbe 	bl	80183b0 <USBD_LL_PrepareReceive>
                         USBD_BOT_CBW_LENGTH);
}
 800e434:	bf00      	nop
 800e436:	3710      	adds	r7, #16
 800e438:	46bd      	mov	sp, r7
 800e43a:	bd80      	pop	{r7, pc}

0800e43c <MSC_BOT_Reset>:
*         Reset the BOT Machine
* @param  pdev: device instance
* @retval  None
*/
void MSC_BOT_Reset(USBD_HandleTypeDef  *pdev)
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b084      	sub	sp, #16
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e44a:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state  = USBD_BOT_IDLE;
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	2200      	movs	r2, #0
 800e450:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	2201      	movs	r2, #1
 800e456:	725a      	strb	r2, [r3, #9]

  /* Prapare EP to Receive First BOT Cmd */
  USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 800e45e:	320c      	adds	r2, #12
 800e460:	231f      	movs	r3, #31
 800e462:	2101      	movs	r1, #1
 800e464:	6878      	ldr	r0, [r7, #4]
 800e466:	f009 ffa3 	bl	80183b0 <USBD_LL_PrepareReceive>
                         USBD_BOT_CBW_LENGTH);
}
 800e46a:	bf00      	nop
 800e46c:	3710      	adds	r7, #16
 800e46e:	46bd      	mov	sp, r7
 800e470:	bd80      	pop	{r7, pc}

0800e472 <MSC_BOT_DeInit>:
*         Deinitialize the BOT Machine
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800e472:	b480      	push	{r7}
 800e474:	b085      	sub	sp, #20
 800e476:	af00      	add	r7, sp, #0
 800e478:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e480:	60fb      	str	r3, [r7, #12]
  hmsc->bot_state = USBD_BOT_IDLE;
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	2200      	movs	r2, #0
 800e486:	721a      	strb	r2, [r3, #8]
}
 800e488:	bf00      	nop
 800e48a:	3714      	adds	r7, #20
 800e48c:	46bd      	mov	sp, r7
 800e48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e492:	4770      	bx	lr

0800e494 <MSC_BOT_DataIn>:
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataIn(USBD_HandleTypeDef  *pdev,
                    uint8_t epnum)
{
 800e494:	b580      	push	{r7, lr}
 800e496:	b084      	sub	sp, #16
 800e498:	af00      	add	r7, sp, #0
 800e49a:	6078      	str	r0, [r7, #4]
 800e49c:	460b      	mov	r3, r1
 800e49e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e4a6:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	7a1b      	ldrb	r3, [r3, #8]
 800e4ac:	2b02      	cmp	r3, #2
 800e4ae:	d004      	beq.n	800e4ba <MSC_BOT_DataIn+0x26>
 800e4b0:	2b02      	cmp	r3, #2
 800e4b2:	db1c      	blt.n	800e4ee <MSC_BOT_DataIn+0x5a>
 800e4b4:	2b04      	cmp	r3, #4
 800e4b6:	dc1a      	bgt.n	800e4ee <MSC_BOT_DataIn+0x5a>
 800e4b8:	e014      	b.n	800e4e4 <MSC_BOT_DataIn+0x50>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e4c0:	3319      	adds	r3, #25
 800e4c2:	7819      	ldrb	r1, [r3, #0]
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e4ca:	331b      	adds	r3, #27
 800e4cc:	461a      	mov	r2, r3
 800e4ce:	6878      	ldr	r0, [r7, #4]
 800e4d0:	f000 f9a6 	bl	800e820 <SCSI_ProcessCmd>
 800e4d4:	4603      	mov	r3, r0
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	da0b      	bge.n	800e4f2 <MSC_BOT_DataIn+0x5e>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800e4da:	2101      	movs	r1, #1
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f000 f913 	bl	800e708 <MSC_BOT_SendCSW>
      }
      break;
 800e4e2:	e006      	b.n	800e4f2 <MSC_BOT_DataIn+0x5e>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800e4e4:	2100      	movs	r1, #0
 800e4e6:	6878      	ldr	r0, [r7, #4]
 800e4e8:	f000 f90e 	bl	800e708 <MSC_BOT_SendCSW>
      break;
 800e4ec:	e002      	b.n	800e4f4 <MSC_BOT_DataIn+0x60>

    default:
      break;
 800e4ee:	bf00      	nop
 800e4f0:	e000      	b.n	800e4f4 <MSC_BOT_DataIn+0x60>
      break;
 800e4f2:	bf00      	nop
  }
}
 800e4f4:	bf00      	nop
 800e4f6:	3710      	adds	r7, #16
 800e4f8:	46bd      	mov	sp, r7
 800e4fa:	bd80      	pop	{r7, pc}

0800e4fc <MSC_BOT_DataOut>:
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataOut(USBD_HandleTypeDef  *pdev,
                     uint8_t epnum)
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	b084      	sub	sp, #16
 800e500:	af00      	add	r7, sp, #0
 800e502:	6078      	str	r0, [r7, #4]
 800e504:	460b      	mov	r3, r1
 800e506:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e50e:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	7a1b      	ldrb	r3, [r3, #8]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d002      	beq.n	800e51e <MSC_BOT_DataOut+0x22>
 800e518:	2b01      	cmp	r3, #1
 800e51a:	d004      	beq.n	800e526 <MSC_BOT_DataOut+0x2a>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800e51c:	e018      	b.n	800e550 <MSC_BOT_DataOut+0x54>
      MSC_BOT_CBW_Decode(pdev);
 800e51e:	6878      	ldr	r0, [r7, #4]
 800e520:	f000 f81a 	bl	800e558 <MSC_BOT_CBW_Decode>
      break;
 800e524:	e014      	b.n	800e550 <MSC_BOT_DataOut+0x54>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e52c:	3319      	adds	r3, #25
 800e52e:	7819      	ldrb	r1, [r3, #0]
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e536:	331b      	adds	r3, #27
 800e538:	461a      	mov	r2, r3
 800e53a:	6878      	ldr	r0, [r7, #4]
 800e53c:	f000 f970 	bl	800e820 <SCSI_ProcessCmd>
 800e540:	4603      	mov	r3, r0
 800e542:	2b00      	cmp	r3, #0
 800e544:	da03      	bge.n	800e54e <MSC_BOT_DataOut+0x52>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800e546:	2101      	movs	r1, #1
 800e548:	6878      	ldr	r0, [r7, #4]
 800e54a:	f000 f8dd 	bl	800e708 <MSC_BOT_SendCSW>
      break;
 800e54e:	bf00      	nop
  }
}
 800e550:	bf00      	nop
 800e552:	3710      	adds	r7, #16
 800e554:	46bd      	mov	sp, r7
 800e556:	bd80      	pop	{r7, pc}

0800e558 <MSC_BOT_CBW_Decode>:
*         Decode the CBW command and set the BOT state machine accordingly
* @param  pdev: device instance
* @retval None
*/
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef  *pdev)
{
 800e558:	b580      	push	{r7, lr}
 800e55a:	b084      	sub	sp, #16
 800e55c:	af00      	add	r7, sp, #0
 800e55e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e566:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e56e:	3310      	adds	r3, #16
 800e570:	681a      	ldr	r2, [r3, #0]
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800e578:	3310      	adds	r3, #16
 800e57a:	601a      	str	r2, [r3, #0]
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e582:	3314      	adds	r3, #20
 800e584:	681a      	ldr	r2, [r3, #0]
 800e586:	68fb      	ldr	r3, [r7, #12]
 800e588:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800e58c:	3314      	adds	r3, #20
 800e58e:	601a      	str	r2, [r3, #0]

  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 800e590:	2101      	movs	r1, #1
 800e592:	6878      	ldr	r0, [r7, #4]
 800e594:	f009 ff46 	bl	8018424 <USBD_LL_GetRxDataSize>
 800e598:	4603      	mov	r3, r0
 800e59a:	2b1f      	cmp	r3, #31
 800e59c:	d11c      	bne.n	800e5d8 <MSC_BOT_CBW_Decode+0x80>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e5a4:	330c      	adds	r3, #12
 800e5a6:	681b      	ldr	r3, [r3, #0]
  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 800e5a8:	4a38      	ldr	r2, [pc, #224]	; (800e68c <MSC_BOT_CBW_Decode+0x134>)
 800e5aa:	4293      	cmp	r3, r2
 800e5ac:	d114      	bne.n	800e5d8 <MSC_BOT_CBW_Decode+0x80>
      (hmsc->cbw.bLUN > 1U) ||
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e5b4:	3319      	adds	r3, #25
 800e5b6:	781b      	ldrb	r3, [r3, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800e5b8:	2b01      	cmp	r3, #1
 800e5ba:	d80d      	bhi.n	800e5d8 <MSC_BOT_CBW_Decode+0x80>
      (hmsc->cbw.bCBLength < 1U) || (hmsc->cbw.bCBLength > 16U))
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e5c2:	331a      	adds	r3, #26
 800e5c4:	781b      	ldrb	r3, [r3, #0]
      (hmsc->cbw.bLUN > 1U) ||
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d006      	beq.n	800e5d8 <MSC_BOT_CBW_Decode+0x80>
      (hmsc->cbw.bCBLength < 1U) || (hmsc->cbw.bCBLength > 16U))
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e5d0:	331a      	adds	r3, #26
 800e5d2:	781b      	ldrb	r3, [r3, #0]
 800e5d4:	2b10      	cmp	r3, #16
 800e5d6:	d910      	bls.n	800e5fa <MSC_BOT_CBW_Decode+0xa2>
  {

    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800e5d8:	68fb      	ldr	r3, [r7, #12]
 800e5da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e5de:	3319      	adds	r3, #25
 800e5e0:	7819      	ldrb	r1, [r3, #0]
 800e5e2:	2320      	movs	r3, #32
 800e5e4:	2205      	movs	r2, #5
 800e5e6:	6878      	ldr	r0, [r7, #4]
 800e5e8:	f000 fc8a 	bl	800ef00 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	2202      	movs	r2, #2
 800e5f0:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800e5f2:	6878      	ldr	r0, [r7, #4]
 800e5f4:	f000 f8ba 	bl	800e76c <MSC_BOT_Abort>
 800e5f8:	e044      	b.n	800e684 <MSC_BOT_CBW_Decode+0x12c>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e600:	3319      	adds	r3, #25
 800e602:	7819      	ldrb	r1, [r3, #0]
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e60a:	331b      	adds	r3, #27
 800e60c:	461a      	mov	r2, r3
 800e60e:	6878      	ldr	r0, [r7, #4]
 800e610:	f000 f906 	bl	800e820 <SCSI_ProcessCmd>
 800e614:	4603      	mov	r3, r0
 800e616:	2b00      	cmp	r3, #0
 800e618:	da0c      	bge.n	800e634 <MSC_BOT_CBW_Decode+0xdc>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	7a1b      	ldrb	r3, [r3, #8]
 800e61e:	2b05      	cmp	r3, #5
 800e620:	d104      	bne.n	800e62c <MSC_BOT_CBW_Decode+0xd4>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800e622:	2101      	movs	r1, #1
 800e624:	6878      	ldr	r0, [r7, #4]
 800e626:	f000 f86f 	bl	800e708 <MSC_BOT_SendCSW>
 800e62a:	e02b      	b.n	800e684 <MSC_BOT_CBW_Decode+0x12c>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800e62c:	6878      	ldr	r0, [r7, #4]
 800e62e:	f000 f89d 	bl	800e76c <MSC_BOT_Abort>
 800e632:	e027      	b.n	800e684 <MSC_BOT_CBW_Decode+0x12c>
      }
    }
    /*Burst xfer handled internally*/
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	7a1b      	ldrb	r3, [r3, #8]
 800e638:	2b02      	cmp	r3, #2
 800e63a:	d022      	beq.n	800e682 <MSC_BOT_CBW_Decode+0x12a>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800e640:	2b01      	cmp	r3, #1
 800e642:	d01e      	beq.n	800e682 <MSC_BOT_CBW_Decode+0x12a>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800e648:	2b03      	cmp	r3, #3
 800e64a:	d01a      	beq.n	800e682 <MSC_BOT_CBW_Decode+0x12a>
    {
      if (hmsc->bot_data_length > 0U)
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	895b      	ldrh	r3, [r3, #10]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d009      	beq.n	800e668 <MSC_BOT_CBW_Decode+0x110>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	f103 010c 	add.w	r1, r3, #12
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	895b      	ldrh	r3, [r3, #10]
 800e65e:	461a      	mov	r2, r3
 800e660:	6878      	ldr	r0, [r7, #4]
 800e662:	f000 f815 	bl	800e690 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800e666:	e00d      	b.n	800e684 <MSC_BOT_CBW_Decode+0x12c>
      }
      else if (hmsc->bot_data_length == 0U)
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	895b      	ldrh	r3, [r3, #10]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d104      	bne.n	800e67a <MSC_BOT_CBW_Decode+0x122>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800e670:	2100      	movs	r1, #0
 800e672:	6878      	ldr	r0, [r7, #4]
 800e674:	f000 f848 	bl	800e708 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800e678:	e004      	b.n	800e684 <MSC_BOT_CBW_Decode+0x12c>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f000 f876 	bl	800e76c <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800e680:	e000      	b.n	800e684 <MSC_BOT_CBW_Decode+0x12c>
      }
    }
    else
    {
      return;
 800e682:	bf00      	nop
    }
  }
}
 800e684:	3710      	adds	r7, #16
 800e686:	46bd      	mov	sp, r7
 800e688:	bd80      	pop	{r7, pc}
 800e68a:	bf00      	nop
 800e68c:	43425355 	.word	0x43425355

0800e690 <MSC_BOT_SendData>:
* @param  len: Data Length
* @retval None
*/
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                              uint16_t len)
{
 800e690:	b580      	push	{r7, lr}
 800e692:	b086      	sub	sp, #24
 800e694:	af00      	add	r7, sp, #0
 800e696:	60f8      	str	r0, [r7, #12]
 800e698:	60b9      	str	r1, [r7, #8]
 800e69a:	4613      	mov	r3, r2
 800e69c:	80fb      	strh	r3, [r7, #6]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800e69e:	68fb      	ldr	r3, [r7, #12]
 800e6a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6a4:	617b      	str	r3, [r7, #20]

  uint16_t length = (uint16_t)MIN(hmsc->cbw.dDataLength, len);
 800e6a6:	697b      	ldr	r3, [r7, #20]
 800e6a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e6ac:	3314      	adds	r3, #20
 800e6ae:	681a      	ldr	r2, [r3, #0]
 800e6b0:	88fb      	ldrh	r3, [r7, #6]
 800e6b2:	429a      	cmp	r2, r3
 800e6b4:	d206      	bcs.n	800e6c4 <MSC_BOT_SendData+0x34>
 800e6b6:	697b      	ldr	r3, [r7, #20]
 800e6b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e6bc:	3314      	adds	r3, #20
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	b29b      	uxth	r3, r3
 800e6c2:	e000      	b.n	800e6c6 <MSC_BOT_SendData+0x36>
 800e6c4:	88fb      	ldrh	r3, [r7, #6]
 800e6c6:	827b      	strh	r3, [r7, #18]

  hmsc->csw.dDataResidue -= len;
 800e6c8:	697b      	ldr	r3, [r7, #20]
 800e6ca:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800e6ce:	3314      	adds	r3, #20
 800e6d0:	681a      	ldr	r2, [r3, #0]
 800e6d2:	88fb      	ldrh	r3, [r7, #6]
 800e6d4:	1ad2      	subs	r2, r2, r3
 800e6d6:	697b      	ldr	r3, [r7, #20]
 800e6d8:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800e6dc:	3314      	adds	r3, #20
 800e6de:	601a      	str	r2, [r3, #0]
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800e6e0:	697b      	ldr	r3, [r7, #20]
 800e6e2:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800e6e6:	3318      	adds	r3, #24
 800e6e8:	2200      	movs	r2, #0
 800e6ea:	701a      	strb	r2, [r3, #0]
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800e6ec:	697b      	ldr	r3, [r7, #20]
 800e6ee:	2204      	movs	r2, #4
 800e6f0:	721a      	strb	r2, [r3, #8]

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, pbuf, length);
 800e6f2:	8a7b      	ldrh	r3, [r7, #18]
 800e6f4:	68ba      	ldr	r2, [r7, #8]
 800e6f6:	2181      	movs	r1, #129	; 0x81
 800e6f8:	68f8      	ldr	r0, [r7, #12]
 800e6fa:	f009 fe1f 	bl	801833c <USBD_LL_Transmit>
}
 800e6fe:	bf00      	nop
 800e700:	3718      	adds	r7, #24
 800e702:	46bd      	mov	sp, r7
 800e704:	bd80      	pop	{r7, pc}
	...

0800e708 <MSC_BOT_SendCSW>:
* @param  status : CSW status
* @retval None
*/
void  MSC_BOT_SendCSW(USBD_HandleTypeDef  *pdev,
                      uint8_t CSW_Status)
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b084      	sub	sp, #16
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
 800e710:	460b      	mov	r3, r1
 800e712:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e71a:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800e722:	330c      	adds	r3, #12
 800e724:	4a10      	ldr	r2, [pc, #64]	; (800e768 <MSC_BOT_SendCSW+0x60>)
 800e726:	601a      	str	r2, [r3, #0]
  hmsc->csw.bStatus = CSW_Status;
 800e728:	68fb      	ldr	r3, [r7, #12]
 800e72a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800e72e:	3318      	adds	r3, #24
 800e730:	78fa      	ldrb	r2, [r7, #3]
 800e732:	701a      	strb	r2, [r3, #0]
  hmsc->bot_state = USBD_BOT_IDLE;
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	2200      	movs	r2, #0
 800e738:	721a      	strb	r2, [r3, #8]

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, (uint8_t *)(void *)&hmsc->csw,
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	f503 5281 	add.w	r2, r3, #4128	; 0x1020
 800e740:	320c      	adds	r2, #12
 800e742:	230d      	movs	r3, #13
 800e744:	2181      	movs	r1, #129	; 0x81
 800e746:	6878      	ldr	r0, [r7, #4]
 800e748:	f009 fdf8 	bl	801833c <USBD_LL_Transmit>
                   USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 800e752:	320c      	adds	r2, #12
 800e754:	231f      	movs	r3, #31
 800e756:	2101      	movs	r1, #1
 800e758:	6878      	ldr	r0, [r7, #4]
 800e75a:	f009 fe29 	bl	80183b0 <USBD_LL_PrepareReceive>
                         USBD_BOT_CBW_LENGTH);
}
 800e75e:	bf00      	nop
 800e760:	3710      	adds	r7, #16
 800e762:	46bd      	mov	sp, r7
 800e764:	bd80      	pop	{r7, pc}
 800e766:	bf00      	nop
 800e768:	53425355 	.word	0x53425355

0800e76c <MSC_BOT_Abort>:
* @param  pdev: device instance
* @retval status
*/

static void  MSC_BOT_Abort(USBD_HandleTypeDef  *pdev)
{
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b084      	sub	sp, #16
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e77a:	60fb      	str	r3, [r7, #12]

  if ((hmsc->cbw.bmFlags == 0U) &&
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e782:	3318      	adds	r3, #24
 800e784:	781b      	ldrb	r3, [r3, #0]
 800e786:	2b00      	cmp	r3, #0
 800e788:	d10e      	bne.n	800e7a8 <MSC_BOT_Abort+0x3c>
      (hmsc->cbw.dDataLength != 0U) &&
 800e78a:	68fb      	ldr	r3, [r7, #12]
 800e78c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e790:	3314      	adds	r3, #20
 800e792:	681b      	ldr	r3, [r3, #0]
  if ((hmsc->cbw.bmFlags == 0U) &&
 800e794:	2b00      	cmp	r3, #0
 800e796:	d007      	beq.n	800e7a8 <MSC_BOT_Abort+0x3c>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d103      	bne.n	800e7a8 <MSC_BOT_Abort+0x3c>
  {
    USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 800e7a0:	2101      	movs	r1, #1
 800e7a2:	6878      	ldr	r0, [r7, #4]
 800e7a4:	f009 fcfc 	bl	80181a0 <USBD_LL_StallEP>
  }

  USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 800e7a8:	2181      	movs	r1, #129	; 0x81
 800e7aa:	6878      	ldr	r0, [r7, #4]
 800e7ac:	f009 fcf8 	bl	80181a0 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	7a5b      	ldrb	r3, [r3, #9]
 800e7b4:	2b02      	cmp	r3, #2
 800e7b6:	d108      	bne.n	800e7ca <MSC_BOT_Abort+0x5e>
  {
    USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)(void *)&hmsc->cbw,
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 800e7be:	320c      	adds	r2, #12
 800e7c0:	231f      	movs	r3, #31
 800e7c2:	2101      	movs	r1, #1
 800e7c4:	6878      	ldr	r0, [r7, #4]
 800e7c6:	f009 fdf3 	bl	80183b0 <USBD_LL_PrepareReceive>
                           USBD_BOT_CBW_LENGTH);
  }
}
 800e7ca:	bf00      	nop
 800e7cc:	3710      	adds	r7, #16
 800e7ce:	46bd      	mov	sp, r7
 800e7d0:	bd80      	pop	{r7, pc}

0800e7d2 <MSC_BOT_CplClrFeature>:
* @param  epnum: endpoint index
* @retval None
*/

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800e7d2:	b580      	push	{r7, lr}
 800e7d4:	b084      	sub	sp, #16
 800e7d6:	af00      	add	r7, sp, #0
 800e7d8:	6078      	str	r0, [r7, #4]
 800e7da:	460b      	mov	r3, r1
 800e7dc:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e7e4:	60fb      	str	r3, [r7, #12]

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	7a5b      	ldrb	r3, [r3, #9]
 800e7ea:	2b02      	cmp	r3, #2
 800e7ec:	d107      	bne.n	800e7fe <MSC_BOT_CplClrFeature+0x2c>
  {
    USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 800e7ee:	2181      	movs	r1, #129	; 0x81
 800e7f0:	6878      	ldr	r0, [r7, #4]
 800e7f2:	f009 fcd5 	bl	80181a0 <USBD_LL_StallEP>
    hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800e7f6:	68fb      	ldr	r3, [r7, #12]
 800e7f8:	2200      	movs	r2, #0
 800e7fa:	725a      	strb	r2, [r3, #9]
 800e7fc:	e00d      	b.n	800e81a <MSC_BOT_CplClrFeature+0x48>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800e7fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e802:	2b00      	cmp	r3, #0
 800e804:	da08      	bge.n	800e818 <MSC_BOT_CplClrFeature+0x46>
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	7a5b      	ldrb	r3, [r3, #9]
 800e80a:	2b01      	cmp	r3, #1
 800e80c:	d004      	beq.n	800e818 <MSC_BOT_CplClrFeature+0x46>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800e80e:	2101      	movs	r1, #1
 800e810:	6878      	ldr	r0, [r7, #4]
 800e812:	f7ff ff79 	bl	800e708 <MSC_BOT_SendCSW>
 800e816:	e000      	b.n	800e81a <MSC_BOT_CplClrFeature+0x48>
  }
  else
  {
    return;
 800e818:	bf00      	nop
  }
}
 800e81a:	3710      	adds	r7, #16
 800e81c:	46bd      	mov	sp, r7
 800e81e:	bd80      	pop	{r7, pc}

0800e820 <SCSI_ProcessCmd>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800e820:	b580      	push	{r7, lr}
 800e822:	b084      	sub	sp, #16
 800e824:	af00      	add	r7, sp, #0
 800e826:	60f8      	str	r0, [r7, #12]
 800e828:	460b      	mov	r3, r1
 800e82a:	607a      	str	r2, [r7, #4]
 800e82c:	72fb      	strb	r3, [r7, #11]
  switch (cmd[0])
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	781b      	ldrb	r3, [r3, #0]
 800e832:	2b5a      	cmp	r3, #90	; 0x5a
 800e834:	f200 810e 	bhi.w	800ea54 <SCSI_ProcessCmd+0x234>
 800e838:	a201      	add	r2, pc, #4	; (adr r2, 800e840 <SCSI_ProcessCmd+0x20>)
 800e83a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e83e:	bf00      	nop
 800e840:	0800e9ad 	.word	0x0800e9ad
 800e844:	0800ea55 	.word	0x0800ea55
 800e848:	0800ea55 	.word	0x0800ea55
 800e84c:	0800e9bb 	.word	0x0800e9bb
 800e850:	0800ea55 	.word	0x0800ea55
 800e854:	0800ea55 	.word	0x0800ea55
 800e858:	0800ea55 	.word	0x0800ea55
 800e85c:	0800ea55 	.word	0x0800ea55
 800e860:	0800ea55 	.word	0x0800ea55
 800e864:	0800ea55 	.word	0x0800ea55
 800e868:	0800ea55 	.word	0x0800ea55
 800e86c:	0800ea55 	.word	0x0800ea55
 800e870:	0800ea55 	.word	0x0800ea55
 800e874:	0800ea55 	.word	0x0800ea55
 800e878:	0800ea55 	.word	0x0800ea55
 800e87c:	0800ea55 	.word	0x0800ea55
 800e880:	0800ea55 	.word	0x0800ea55
 800e884:	0800ea55 	.word	0x0800ea55
 800e888:	0800e9c9 	.word	0x0800e9c9
 800e88c:	0800ea55 	.word	0x0800ea55
 800e890:	0800ea55 	.word	0x0800ea55
 800e894:	0800ea55 	.word	0x0800ea55
 800e898:	0800ea55 	.word	0x0800ea55
 800e89c:	0800ea55 	.word	0x0800ea55
 800e8a0:	0800ea55 	.word	0x0800ea55
 800e8a4:	0800ea55 	.word	0x0800ea55
 800e8a8:	0800e9f3 	.word	0x0800e9f3
 800e8ac:	0800e9d7 	.word	0x0800e9d7
 800e8b0:	0800ea55 	.word	0x0800ea55
 800e8b4:	0800ea55 	.word	0x0800ea55
 800e8b8:	0800e9e5 	.word	0x0800e9e5
 800e8bc:	0800ea55 	.word	0x0800ea55
 800e8c0:	0800ea55 	.word	0x0800ea55
 800e8c4:	0800ea55 	.word	0x0800ea55
 800e8c8:	0800ea55 	.word	0x0800ea55
 800e8cc:	0800ea0f 	.word	0x0800ea0f
 800e8d0:	0800ea55 	.word	0x0800ea55
 800e8d4:	0800ea1d 	.word	0x0800ea1d
 800e8d8:	0800ea55 	.word	0x0800ea55
 800e8dc:	0800ea55 	.word	0x0800ea55
 800e8e0:	0800ea2b 	.word	0x0800ea2b
 800e8e4:	0800ea55 	.word	0x0800ea55
 800e8e8:	0800ea39 	.word	0x0800ea39
 800e8ec:	0800ea55 	.word	0x0800ea55
 800e8f0:	0800ea55 	.word	0x0800ea55
 800e8f4:	0800ea55 	.word	0x0800ea55
 800e8f8:	0800ea55 	.word	0x0800ea55
 800e8fc:	0800ea47 	.word	0x0800ea47
 800e900:	0800ea55 	.word	0x0800ea55
 800e904:	0800ea55 	.word	0x0800ea55
 800e908:	0800ea55 	.word	0x0800ea55
 800e90c:	0800ea55 	.word	0x0800ea55
 800e910:	0800ea55 	.word	0x0800ea55
 800e914:	0800ea55 	.word	0x0800ea55
 800e918:	0800ea55 	.word	0x0800ea55
 800e91c:	0800ea55 	.word	0x0800ea55
 800e920:	0800ea55 	.word	0x0800ea55
 800e924:	0800ea55 	.word	0x0800ea55
 800e928:	0800ea55 	.word	0x0800ea55
 800e92c:	0800ea55 	.word	0x0800ea55
 800e930:	0800ea55 	.word	0x0800ea55
 800e934:	0800ea55 	.word	0x0800ea55
 800e938:	0800ea55 	.word	0x0800ea55
 800e93c:	0800ea55 	.word	0x0800ea55
 800e940:	0800ea55 	.word	0x0800ea55
 800e944:	0800ea55 	.word	0x0800ea55
 800e948:	0800ea55 	.word	0x0800ea55
 800e94c:	0800ea55 	.word	0x0800ea55
 800e950:	0800ea55 	.word	0x0800ea55
 800e954:	0800ea55 	.word	0x0800ea55
 800e958:	0800ea55 	.word	0x0800ea55
 800e95c:	0800ea55 	.word	0x0800ea55
 800e960:	0800ea55 	.word	0x0800ea55
 800e964:	0800ea55 	.word	0x0800ea55
 800e968:	0800ea55 	.word	0x0800ea55
 800e96c:	0800ea55 	.word	0x0800ea55
 800e970:	0800ea55 	.word	0x0800ea55
 800e974:	0800ea55 	.word	0x0800ea55
 800e978:	0800ea55 	.word	0x0800ea55
 800e97c:	0800ea55 	.word	0x0800ea55
 800e980:	0800ea55 	.word	0x0800ea55
 800e984:	0800ea55 	.word	0x0800ea55
 800e988:	0800ea55 	.word	0x0800ea55
 800e98c:	0800ea55 	.word	0x0800ea55
 800e990:	0800ea55 	.word	0x0800ea55
 800e994:	0800ea55 	.word	0x0800ea55
 800e998:	0800ea55 	.word	0x0800ea55
 800e99c:	0800ea55 	.word	0x0800ea55
 800e9a0:	0800ea55 	.word	0x0800ea55
 800e9a4:	0800ea55 	.word	0x0800ea55
 800e9a8:	0800ea01 	.word	0x0800ea01
  {
    case SCSI_TEST_UNIT_READY:
      SCSI_TestUnitReady(pdev, lun, cmd);
 800e9ac:	7afb      	ldrb	r3, [r7, #11]
 800e9ae:	687a      	ldr	r2, [r7, #4]
 800e9b0:	4619      	mov	r1, r3
 800e9b2:	68f8      	ldr	r0, [r7, #12]
 800e9b4:	f000 f85c 	bl	800ea70 <SCSI_TestUnitReady>
      break;
 800e9b8:	e055      	b.n	800ea66 <SCSI_ProcessCmd+0x246>

    case SCSI_REQUEST_SENSE:
      SCSI_RequestSense(pdev, lun, cmd);
 800e9ba:	7afb      	ldrb	r3, [r7, #11]
 800e9bc:	687a      	ldr	r2, [r7, #4]
 800e9be:	4619      	mov	r1, r3
 800e9c0:	68f8      	ldr	r0, [r7, #12]
 800e9c2:	f000 fa1d 	bl	800ee00 <SCSI_RequestSense>
      break;
 800e9c6:	e04e      	b.n	800ea66 <SCSI_ProcessCmd+0x246>
    case SCSI_INQUIRY:
      SCSI_Inquiry(pdev, lun, cmd);
 800e9c8:	7afb      	ldrb	r3, [r7, #11]
 800e9ca:	687a      	ldr	r2, [r7, #4]
 800e9cc:	4619      	mov	r1, r3
 800e9ce:	68f8      	ldr	r0, [r7, #12]
 800e9d0:	f000 f88c 	bl	800eaec <SCSI_Inquiry>
      break;
 800e9d4:	e047      	b.n	800ea66 <SCSI_ProcessCmd+0x246>

    case SCSI_START_STOP_UNIT:
      SCSI_StartStopUnit(pdev, lun, cmd);
 800e9d6:	7afb      	ldrb	r3, [r7, #11]
 800e9d8:	687a      	ldr	r2, [r7, #4]
 800e9da:	4619      	mov	r1, r3
 800e9dc:	68f8      	ldr	r0, [r7, #12]
 800e9de:	f000 fad7 	bl	800ef90 <SCSI_StartStopUnit>
      break;
 800e9e2:	e040      	b.n	800ea66 <SCSI_ProcessCmd+0x246>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      SCSI_StartStopUnit(pdev, lun, cmd);
 800e9e4:	7afb      	ldrb	r3, [r7, #11]
 800e9e6:	687a      	ldr	r2, [r7, #4]
 800e9e8:	4619      	mov	r1, r3
 800e9ea:	68f8      	ldr	r0, [r7, #12]
 800e9ec:	f000 fad0 	bl	800ef90 <SCSI_StartStopUnit>
      break;
 800e9f0:	e039      	b.n	800ea66 <SCSI_ProcessCmd+0x246>

    case SCSI_MODE_SENSE6:
      SCSI_ModeSense6(pdev, lun, cmd);
 800e9f2:	7afb      	ldrb	r3, [r7, #11]
 800e9f4:	687a      	ldr	r2, [r7, #4]
 800e9f6:	4619      	mov	r1, r3
 800e9f8:	68f8      	ldr	r0, [r7, #12]
 800e9fa:	f000 f9b1 	bl	800ed60 <SCSI_ModeSense6>
      break;
 800e9fe:	e032      	b.n	800ea66 <SCSI_ProcessCmd+0x246>

    case SCSI_MODE_SENSE10:
      SCSI_ModeSense10(pdev, lun, cmd);
 800ea00:	7afb      	ldrb	r3, [r7, #11]
 800ea02:	687a      	ldr	r2, [r7, #4]
 800ea04:	4619      	mov	r1, r3
 800ea06:	68f8      	ldr	r0, [r7, #12]
 800ea08:	f000 f9d2 	bl	800edb0 <SCSI_ModeSense10>
      break;
 800ea0c:	e02b      	b.n	800ea66 <SCSI_ProcessCmd+0x246>

    case SCSI_READ_FORMAT_CAPACITIES:
      SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800ea0e:	7afb      	ldrb	r3, [r7, #11]
 800ea10:	687a      	ldr	r2, [r7, #4]
 800ea12:	4619      	mov	r1, r3
 800ea14:	68f8      	ldr	r0, [r7, #12]
 800ea16:	f000 f93e 	bl	800ec96 <SCSI_ReadFormatCapacity>
      break;
 800ea1a:	e024      	b.n	800ea66 <SCSI_ProcessCmd+0x246>

    case SCSI_READ_CAPACITY10:
      SCSI_ReadCapacity10(pdev, lun, cmd);
 800ea1c:	7afb      	ldrb	r3, [r7, #11]
 800ea1e:	687a      	ldr	r2, [r7, #4]
 800ea20:	4619      	mov	r1, r3
 800ea22:	68f8      	ldr	r0, [r7, #12]
 800ea24:	f000 f8c2 	bl	800ebac <SCSI_ReadCapacity10>
      break;
 800ea28:	e01d      	b.n	800ea66 <SCSI_ProcessCmd+0x246>

    case SCSI_READ10:
      SCSI_Read10(pdev, lun, cmd);
 800ea2a:	7afb      	ldrb	r3, [r7, #11]
 800ea2c:	687a      	ldr	r2, [r7, #4]
 800ea2e:	4619      	mov	r1, r3
 800ea30:	68f8      	ldr	r0, [r7, #12]
 800ea32:	f000 fac2 	bl	800efba <SCSI_Read10>
      break;
 800ea36:	e016      	b.n	800ea66 <SCSI_ProcessCmd+0x246>

    case SCSI_WRITE10:
      SCSI_Write10(pdev, lun, cmd);
 800ea38:	7afb      	ldrb	r3, [r7, #11]
 800ea3a:	687a      	ldr	r2, [r7, #4]
 800ea3c:	4619      	mov	r1, r3
 800ea3e:	68f8      	ldr	r0, [r7, #12]
 800ea40:	f000 fb5c 	bl	800f0fc <SCSI_Write10>
      break;
 800ea44:	e00f      	b.n	800ea66 <SCSI_ProcessCmd+0x246>

    case SCSI_VERIFY10:
      SCSI_Verify10(pdev, lun, cmd);
 800ea46:	7afb      	ldrb	r3, [r7, #11]
 800ea48:	687a      	ldr	r2, [r7, #4]
 800ea4a:	4619      	mov	r1, r3
 800ea4c:	68f8      	ldr	r0, [r7, #12]
 800ea4e:	f000 fc19 	bl	800f284 <SCSI_Verify10>
      break;
 800ea52:	e008      	b.n	800ea66 <SCSI_ProcessCmd+0x246>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800ea54:	7af9      	ldrb	r1, [r7, #11]
 800ea56:	2320      	movs	r3, #32
 800ea58:	2205      	movs	r2, #5
 800ea5a:	68f8      	ldr	r0, [r7, #12]
 800ea5c:	f000 fa50 	bl	800ef00 <SCSI_SenseCode>
      return -1;
 800ea60:	f04f 33ff 	mov.w	r3, #4294967295
 800ea64:	e000      	b.n	800ea68 <SCSI_ProcessCmd+0x248>
  }

  return 0;
 800ea66:	2300      	movs	r3, #0
}
 800ea68:	4618      	mov	r0, r3
 800ea6a:	3710      	adds	r7, #16
 800ea6c:	46bd      	mov	sp, r7
 800ea6e:	bd80      	pop	{r7, pc}

0800ea70 <SCSI_TestUnitReady>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800ea70:	b580      	push	{r7, lr}
 800ea72:	b086      	sub	sp, #24
 800ea74:	af00      	add	r7, sp, #0
 800ea76:	60f8      	str	r0, [r7, #12]
 800ea78:	460b      	mov	r3, r1
 800ea7a:	607a      	str	r2, [r7, #4]
 800ea7c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ea84:	617b      	str	r3, [r7, #20]

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800ea86:	697b      	ldr	r3, [r7, #20]
 800ea88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ea8c:	3314      	adds	r3, #20
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	d00c      	beq.n	800eaae <SCSI_TestUnitReady+0x3e>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800ea94:	697b      	ldr	r3, [r7, #20]
 800ea96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ea9a:	3319      	adds	r3, #25
 800ea9c:	7819      	ldrb	r1, [r3, #0]
 800ea9e:	2320      	movs	r3, #32
 800eaa0:	2205      	movs	r2, #5
 800eaa2:	68f8      	ldr	r0, [r7, #12]
 800eaa4:	f000 fa2c 	bl	800ef00 <SCSI_SenseCode>

    return -1;
 800eaa8:	f04f 33ff 	mov.w	r3, #4294967295
 800eaac:	e019      	b.n	800eae2 <SCSI_TestUnitReady+0x72>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eab4:	689b      	ldr	r3, [r3, #8]
 800eab6:	7afa      	ldrb	r2, [r7, #11]
 800eab8:	4610      	mov	r0, r2
 800eaba:	4798      	blx	r3
 800eabc:	4603      	mov	r3, r0
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d00b      	beq.n	800eada <SCSI_TestUnitReady+0x6a>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800eac2:	7af9      	ldrb	r1, [r7, #11]
 800eac4:	233a      	movs	r3, #58	; 0x3a
 800eac6:	2202      	movs	r2, #2
 800eac8:	68f8      	ldr	r0, [r7, #12]
 800eaca:	f000 fa19 	bl	800ef00 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800eace:	697b      	ldr	r3, [r7, #20]
 800ead0:	2205      	movs	r2, #5
 800ead2:	721a      	strb	r2, [r3, #8]

    return -1;
 800ead4:	f04f 33ff 	mov.w	r3, #4294967295
 800ead8:	e003      	b.n	800eae2 <SCSI_TestUnitReady+0x72>
  }
  hmsc->bot_data_length = 0U;
 800eada:	697b      	ldr	r3, [r7, #20]
 800eadc:	2200      	movs	r2, #0
 800eade:	815a      	strh	r2, [r3, #10]

  return 0;
 800eae0:	2300      	movs	r3, #0
}
 800eae2:	4618      	mov	r0, r3
 800eae4:	3718      	adds	r7, #24
 800eae6:	46bd      	mov	sp, r7
 800eae8:	bd80      	pop	{r7, pc}
	...

0800eaec <SCSI_Inquiry>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t  SCSI_Inquiry(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800eaec:	b480      	push	{r7}
 800eaee:	b089      	sub	sp, #36	; 0x24
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	60f8      	str	r0, [r7, #12]
 800eaf4:	460b      	mov	r3, r1
 800eaf6:	607a      	str	r2, [r7, #4]
 800eaf8:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eb00:	61bb      	str	r3, [r7, #24]

  if (params[1] & 0x01U)/*Evpd is set*/
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	3301      	adds	r3, #1
 800eb06:	781b      	ldrb	r3, [r3, #0]
 800eb08:	f003 0301 	and.w	r3, r3, #1
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d014      	beq.n	800eb3a <SCSI_Inquiry+0x4e>
  {
    len = LENGTH_INQUIRY_PAGE00;
 800eb10:	2307      	movs	r3, #7
 800eb12:	83fb      	strh	r3, [r7, #30]
    hmsc->bot_data_length = len;
 800eb14:	69bb      	ldr	r3, [r7, #24]
 800eb16:	8bfa      	ldrh	r2, [r7, #30]
 800eb18:	815a      	strh	r2, [r3, #10]

    while (len)
 800eb1a:	e00a      	b.n	800eb32 <SCSI_Inquiry+0x46>
    {
      len--;
 800eb1c:	8bfb      	ldrh	r3, [r7, #30]
 800eb1e:	3b01      	subs	r3, #1
 800eb20:	83fb      	strh	r3, [r7, #30]
      hmsc->bot_data[len] = MSC_Page00_Inquiry_Data[len];
 800eb22:	8bfa      	ldrh	r2, [r7, #30]
 800eb24:	8bfb      	ldrh	r3, [r7, #30]
 800eb26:	4920      	ldr	r1, [pc, #128]	; (800eba8 <SCSI_Inquiry+0xbc>)
 800eb28:	5c89      	ldrb	r1, [r1, r2]
 800eb2a:	69ba      	ldr	r2, [r7, #24]
 800eb2c:	4413      	add	r3, r2
 800eb2e:	460a      	mov	r2, r1
 800eb30:	731a      	strb	r2, [r3, #12]
    while (len)
 800eb32:	8bfb      	ldrh	r3, [r7, #30]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d1f1      	bne.n	800eb1c <SCSI_Inquiry+0x30>
 800eb38:	e02e      	b.n	800eb98 <SCSI_Inquiry+0xac>
    }
  }
  else
  {
    pPage = (uint8_t *)(void *) & ((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eb40:	69d9      	ldr	r1, [r3, #28]
 800eb42:	7afa      	ldrb	r2, [r7, #11]
 800eb44:	4613      	mov	r3, r2
 800eb46:	00db      	lsls	r3, r3, #3
 800eb48:	4413      	add	r3, r2
 800eb4a:	009b      	lsls	r3, r3, #2
 800eb4c:	440b      	add	r3, r1
 800eb4e:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800eb50:	697b      	ldr	r3, [r7, #20]
 800eb52:	3304      	adds	r3, #4
 800eb54:	781b      	ldrb	r3, [r3, #0]
 800eb56:	b29b      	uxth	r3, r3
 800eb58:	3305      	adds	r3, #5
 800eb5a:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	3304      	adds	r3, #4
 800eb60:	781b      	ldrb	r3, [r3, #0]
 800eb62:	b29b      	uxth	r3, r3
 800eb64:	8bfa      	ldrh	r2, [r7, #30]
 800eb66:	429a      	cmp	r2, r3
 800eb68:	d303      	bcc.n	800eb72 <SCSI_Inquiry+0x86>
    {
      len = params[4];
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	3304      	adds	r3, #4
 800eb6e:	781b      	ldrb	r3, [r3, #0]
 800eb70:	83fb      	strh	r3, [r7, #30]
    }
    hmsc->bot_data_length = len;
 800eb72:	69bb      	ldr	r3, [r7, #24]
 800eb74:	8bfa      	ldrh	r2, [r7, #30]
 800eb76:	815a      	strh	r2, [r3, #10]

    while (len)
 800eb78:	e00b      	b.n	800eb92 <SCSI_Inquiry+0xa6>
    {
      len--;
 800eb7a:	8bfb      	ldrh	r3, [r7, #30]
 800eb7c:	3b01      	subs	r3, #1
 800eb7e:	83fb      	strh	r3, [r7, #30]
      hmsc->bot_data[len] = pPage[len];
 800eb80:	8bfb      	ldrh	r3, [r7, #30]
 800eb82:	697a      	ldr	r2, [r7, #20]
 800eb84:	441a      	add	r2, r3
 800eb86:	8bfb      	ldrh	r3, [r7, #30]
 800eb88:	7811      	ldrb	r1, [r2, #0]
 800eb8a:	69ba      	ldr	r2, [r7, #24]
 800eb8c:	4413      	add	r3, r2
 800eb8e:	460a      	mov	r2, r1
 800eb90:	731a      	strb	r2, [r3, #12]
    while (len)
 800eb92:	8bfb      	ldrh	r3, [r7, #30]
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d1f0      	bne.n	800eb7a <SCSI_Inquiry+0x8e>
    }
  }

  return 0;
 800eb98:	2300      	movs	r3, #0
}
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	3724      	adds	r7, #36	; 0x24
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba4:	4770      	bx	lr
 800eba6:	bf00      	nop
 800eba8:	0801bfc8 	.word	0x0801bfc8

0800ebac <SCSI_ReadCapacity10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800ebac:	b590      	push	{r4, r7, lr}
 800ebae:	b087      	sub	sp, #28
 800ebb0:	af00      	add	r7, sp, #0
 800ebb2:	60f8      	str	r0, [r7, #12]
 800ebb4:	460b      	mov	r3, r1
 800ebb6:	607a      	str	r2, [r7, #4]
 800ebb8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ebc0:	617b      	str	r3, [r7, #20]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size) != 0)
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ebc8:	685c      	ldr	r4, [r3, #4]
 800ebca:	697b      	ldr	r3, [r7, #20]
 800ebcc:	f503 5183 	add.w	r1, r3, #4192	; 0x1060
 800ebd0:	697b      	ldr	r3, [r7, #20]
 800ebd2:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ebd6:	331e      	adds	r3, #30
 800ebd8:	7af8      	ldrb	r0, [r7, #11]
 800ebda:	461a      	mov	r2, r3
 800ebdc:	47a0      	blx	r4
 800ebde:	4603      	mov	r3, r0
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d008      	beq.n	800ebf6 <SCSI_ReadCapacity10+0x4a>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ebe4:	7af9      	ldrb	r1, [r7, #11]
 800ebe6:	233a      	movs	r3, #58	; 0x3a
 800ebe8:	2202      	movs	r2, #2
 800ebea:	68f8      	ldr	r0, [r7, #12]
 800ebec:	f000 f988 	bl	800ef00 <SCSI_SenseCode>
    return -1;
 800ebf0:	f04f 33ff 	mov.w	r3, #4294967295
 800ebf4:	e04b      	b.n	800ec8e <SCSI_ReadCapacity10+0xe2>
  }
  else
  {

    hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800ebf6:	697b      	ldr	r3, [r7, #20]
 800ebf8:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	3b01      	subs	r3, #1
 800ec00:	0e1b      	lsrs	r3, r3, #24
 800ec02:	b2da      	uxtb	r2, r3
 800ec04:	697b      	ldr	r3, [r7, #20]
 800ec06:	731a      	strb	r2, [r3, #12]
    hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800ec08:	697b      	ldr	r3, [r7, #20]
 800ec0a:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	3b01      	subs	r3, #1
 800ec12:	0c1b      	lsrs	r3, r3, #16
 800ec14:	b2da      	uxtb	r2, r3
 800ec16:	697b      	ldr	r3, [r7, #20]
 800ec18:	735a      	strb	r2, [r3, #13]
    hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800ec1a:	697b      	ldr	r3, [r7, #20]
 800ec1c:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800ec20:	681b      	ldr	r3, [r3, #0]
 800ec22:	3b01      	subs	r3, #1
 800ec24:	0a1b      	lsrs	r3, r3, #8
 800ec26:	b2da      	uxtb	r2, r3
 800ec28:	697b      	ldr	r3, [r7, #20]
 800ec2a:	739a      	strb	r2, [r3, #14]
    hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800ec2c:	697b      	ldr	r3, [r7, #20]
 800ec2e:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	b2db      	uxtb	r3, r3
 800ec36:	3b01      	subs	r3, #1
 800ec38:	b2da      	uxtb	r2, r3
 800ec3a:	697b      	ldr	r3, [r7, #20]
 800ec3c:	73da      	strb	r2, [r3, #15]

    hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800ec3e:	697b      	ldr	r3, [r7, #20]
 800ec40:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ec44:	331e      	adds	r3, #30
 800ec46:	881b      	ldrh	r3, [r3, #0]
 800ec48:	161b      	asrs	r3, r3, #24
 800ec4a:	b2da      	uxtb	r2, r3
 800ec4c:	697b      	ldr	r3, [r7, #20]
 800ec4e:	741a      	strb	r2, [r3, #16]
    hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800ec50:	697b      	ldr	r3, [r7, #20]
 800ec52:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ec56:	331e      	adds	r3, #30
 800ec58:	881b      	ldrh	r3, [r3, #0]
 800ec5a:	141b      	asrs	r3, r3, #16
 800ec5c:	b2da      	uxtb	r2, r3
 800ec5e:	697b      	ldr	r3, [r7, #20]
 800ec60:	745a      	strb	r2, [r3, #17]
    hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800ec62:	697b      	ldr	r3, [r7, #20]
 800ec64:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ec68:	331e      	adds	r3, #30
 800ec6a:	881b      	ldrh	r3, [r3, #0]
 800ec6c:	0a1b      	lsrs	r3, r3, #8
 800ec6e:	b29b      	uxth	r3, r3
 800ec70:	b2da      	uxtb	r2, r3
 800ec72:	697b      	ldr	r3, [r7, #20]
 800ec74:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 800ec76:	697b      	ldr	r3, [r7, #20]
 800ec78:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ec7c:	331e      	adds	r3, #30
 800ec7e:	881b      	ldrh	r3, [r3, #0]
 800ec80:	b2da      	uxtb	r2, r3
 800ec82:	697b      	ldr	r3, [r7, #20]
 800ec84:	74da      	strb	r2, [r3, #19]

    hmsc->bot_data_length = 8U;
 800ec86:	697b      	ldr	r3, [r7, #20]
 800ec88:	2208      	movs	r2, #8
 800ec8a:	815a      	strh	r2, [r3, #10]
    return 0;
 800ec8c:	2300      	movs	r3, #0
  }
}
 800ec8e:	4618      	mov	r0, r3
 800ec90:	371c      	adds	r7, #28
 800ec92:	46bd      	mov	sp, r7
 800ec94:	bd90      	pop	{r4, r7, pc}

0800ec96 <SCSI_ReadFormatCapacity>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800ec96:	b580      	push	{r7, lr}
 800ec98:	b088      	sub	sp, #32
 800ec9a:	af00      	add	r7, sp, #0
 800ec9c:	60f8      	str	r0, [r7, #12]
 800ec9e:	460b      	mov	r3, r1
 800eca0:	607a      	str	r2, [r7, #4]
 800eca2:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ecaa:	61bb      	str	r3, [r7, #24]

  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;

  for (i = 0U; i < 12U ; i++)
 800ecac:	2300      	movs	r3, #0
 800ecae:	83fb      	strh	r3, [r7, #30]
 800ecb0:	e007      	b.n	800ecc2 <SCSI_ReadFormatCapacity+0x2c>
  {
    hmsc->bot_data[i] = 0U;
 800ecb2:	8bfb      	ldrh	r3, [r7, #30]
 800ecb4:	69ba      	ldr	r2, [r7, #24]
 800ecb6:	4413      	add	r3, r2
 800ecb8:	2200      	movs	r2, #0
 800ecba:	731a      	strb	r2, [r3, #12]
  for (i = 0U; i < 12U ; i++)
 800ecbc:	8bfb      	ldrh	r3, [r7, #30]
 800ecbe:	3301      	adds	r3, #1
 800ecc0:	83fb      	strh	r3, [r7, #30]
 800ecc2:	8bfb      	ldrh	r3, [r7, #30]
 800ecc4:	2b0b      	cmp	r3, #11
 800ecc6:	d9f4      	bls.n	800ecb2 <SCSI_ReadFormatCapacity+0x1c>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size) != 0U)
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ecce:	685b      	ldr	r3, [r3, #4]
 800ecd0:	f107 0216 	add.w	r2, r7, #22
 800ecd4:	f107 0110 	add.w	r1, r7, #16
 800ecd8:	7af8      	ldrb	r0, [r7, #11]
 800ecda:	4798      	blx	r3
 800ecdc:	4603      	mov	r3, r0
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d008      	beq.n	800ecf4 <SCSI_ReadFormatCapacity+0x5e>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ece2:	7af9      	ldrb	r1, [r7, #11]
 800ece4:	233a      	movs	r3, #58	; 0x3a
 800ece6:	2202      	movs	r2, #2
 800ece8:	68f8      	ldr	r0, [r7, #12]
 800ecea:	f000 f909 	bl	800ef00 <SCSI_SenseCode>
    return -1;
 800ecee:	f04f 33ff 	mov.w	r3, #4294967295
 800ecf2:	e030      	b.n	800ed56 <SCSI_ReadFormatCapacity+0xc0>
  }
  else
  {
    hmsc->bot_data[3] = 0x08U;
 800ecf4:	69bb      	ldr	r3, [r7, #24]
 800ecf6:	2208      	movs	r2, #8
 800ecf8:	73da      	strb	r2, [r3, #15]
    hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800ecfa:	693b      	ldr	r3, [r7, #16]
 800ecfc:	3b01      	subs	r3, #1
 800ecfe:	0e1b      	lsrs	r3, r3, #24
 800ed00:	b2da      	uxtb	r2, r3
 800ed02:	69bb      	ldr	r3, [r7, #24]
 800ed04:	741a      	strb	r2, [r3, #16]
    hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800ed06:	693b      	ldr	r3, [r7, #16]
 800ed08:	3b01      	subs	r3, #1
 800ed0a:	0c1b      	lsrs	r3, r3, #16
 800ed0c:	b2da      	uxtb	r2, r3
 800ed0e:	69bb      	ldr	r3, [r7, #24]
 800ed10:	745a      	strb	r2, [r3, #17]
    hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800ed12:	693b      	ldr	r3, [r7, #16]
 800ed14:	3b01      	subs	r3, #1
 800ed16:	0a1b      	lsrs	r3, r3, #8
 800ed18:	b2da      	uxtb	r2, r3
 800ed1a:	69bb      	ldr	r3, [r7, #24]
 800ed1c:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800ed1e:	693b      	ldr	r3, [r7, #16]
 800ed20:	b2db      	uxtb	r3, r3
 800ed22:	3b01      	subs	r3, #1
 800ed24:	b2da      	uxtb	r2, r3
 800ed26:	69bb      	ldr	r3, [r7, #24]
 800ed28:	74da      	strb	r2, [r3, #19]

    hmsc->bot_data[8] = 0x02U;
 800ed2a:	69bb      	ldr	r3, [r7, #24]
 800ed2c:	2202      	movs	r2, #2
 800ed2e:	751a      	strb	r2, [r3, #20]
    hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800ed30:	8afb      	ldrh	r3, [r7, #22]
 800ed32:	141b      	asrs	r3, r3, #16
 800ed34:	b2da      	uxtb	r2, r3
 800ed36:	69bb      	ldr	r3, [r7, #24]
 800ed38:	755a      	strb	r2, [r3, #21]
    hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800ed3a:	8afb      	ldrh	r3, [r7, #22]
 800ed3c:	0a1b      	lsrs	r3, r3, #8
 800ed3e:	b29b      	uxth	r3, r3
 800ed40:	b2da      	uxtb	r2, r3
 800ed42:	69bb      	ldr	r3, [r7, #24]
 800ed44:	759a      	strb	r2, [r3, #22]
    hmsc->bot_data[11] = (uint8_t)(blk_size);
 800ed46:	8afb      	ldrh	r3, [r7, #22]
 800ed48:	b2da      	uxtb	r2, r3
 800ed4a:	69bb      	ldr	r3, [r7, #24]
 800ed4c:	75da      	strb	r2, [r3, #23]

    hmsc->bot_data_length = 12U;
 800ed4e:	69bb      	ldr	r3, [r7, #24]
 800ed50:	220c      	movs	r2, #12
 800ed52:	815a      	strh	r2, [r3, #10]
    return 0;
 800ed54:	2300      	movs	r3, #0
  }
}
 800ed56:	4618      	mov	r0, r3
 800ed58:	3720      	adds	r7, #32
 800ed5a:	46bd      	mov	sp, r7
 800ed5c:	bd80      	pop	{r7, pc}
	...

0800ed60 <SCSI_ModeSense6>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800ed60:	b480      	push	{r7}
 800ed62:	b087      	sub	sp, #28
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	60f8      	str	r0, [r7, #12]
 800ed68:	460b      	mov	r3, r1
 800ed6a:	607a      	str	r2, [r7, #4]
 800ed6c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed74:	613b      	str	r3, [r7, #16]
  uint16_t len = 8U;
 800ed76:	2308      	movs	r3, #8
 800ed78:	82fb      	strh	r3, [r7, #22]
  hmsc->bot_data_length = len;
 800ed7a:	693b      	ldr	r3, [r7, #16]
 800ed7c:	8afa      	ldrh	r2, [r7, #22]
 800ed7e:	815a      	strh	r2, [r3, #10]

  while (len)
 800ed80:	e00a      	b.n	800ed98 <SCSI_ModeSense6+0x38>
  {
    len--;
 800ed82:	8afb      	ldrh	r3, [r7, #22]
 800ed84:	3b01      	subs	r3, #1
 800ed86:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = MSC_Mode_Sense6_data[len];
 800ed88:	8afa      	ldrh	r2, [r7, #22]
 800ed8a:	8afb      	ldrh	r3, [r7, #22]
 800ed8c:	4907      	ldr	r1, [pc, #28]	; (800edac <SCSI_ModeSense6+0x4c>)
 800ed8e:	5c89      	ldrb	r1, [r1, r2]
 800ed90:	693a      	ldr	r2, [r7, #16]
 800ed92:	4413      	add	r3, r2
 800ed94:	460a      	mov	r2, r1
 800ed96:	731a      	strb	r2, [r3, #12]
  while (len)
 800ed98:	8afb      	ldrh	r3, [r7, #22]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d1f1      	bne.n	800ed82 <SCSI_ModeSense6+0x22>
  }
  return 0;
 800ed9e:	2300      	movs	r3, #0
}
 800eda0:	4618      	mov	r0, r3
 800eda2:	371c      	adds	r7, #28
 800eda4:	46bd      	mov	sp, r7
 800eda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edaa:	4770      	bx	lr
 800edac:	0801bfd0 	.word	0x0801bfd0

0800edb0 <SCSI_ModeSense10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800edb0:	b480      	push	{r7}
 800edb2:	b087      	sub	sp, #28
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	60f8      	str	r0, [r7, #12]
 800edb8:	460b      	mov	r3, r1
 800edba:	607a      	str	r2, [r7, #4]
 800edbc:	72fb      	strb	r3, [r7, #11]
  uint16_t len = 8U;
 800edbe:	2308      	movs	r3, #8
 800edc0:	82fb      	strh	r3, [r7, #22]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800edc2:	68fb      	ldr	r3, [r7, #12]
 800edc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800edc8:	613b      	str	r3, [r7, #16]

  hmsc->bot_data_length = len;
 800edca:	693b      	ldr	r3, [r7, #16]
 800edcc:	8afa      	ldrh	r2, [r7, #22]
 800edce:	815a      	strh	r2, [r3, #10]

  while (len)
 800edd0:	e00a      	b.n	800ede8 <SCSI_ModeSense10+0x38>
  {
    len--;
 800edd2:	8afb      	ldrh	r3, [r7, #22]
 800edd4:	3b01      	subs	r3, #1
 800edd6:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = MSC_Mode_Sense10_data[len];
 800edd8:	8afa      	ldrh	r2, [r7, #22]
 800edda:	8afb      	ldrh	r3, [r7, #22]
 800eddc:	4907      	ldr	r1, [pc, #28]	; (800edfc <SCSI_ModeSense10+0x4c>)
 800edde:	5c89      	ldrb	r1, [r1, r2]
 800ede0:	693a      	ldr	r2, [r7, #16]
 800ede2:	4413      	add	r3, r2
 800ede4:	460a      	mov	r2, r1
 800ede6:	731a      	strb	r2, [r3, #12]
  while (len)
 800ede8:	8afb      	ldrh	r3, [r7, #22]
 800edea:	2b00      	cmp	r3, #0
 800edec:	d1f1      	bne.n	800edd2 <SCSI_ModeSense10+0x22>
  }

  return 0;
 800edee:	2300      	movs	r3, #0
}
 800edf0:	4618      	mov	r0, r3
 800edf2:	371c      	adds	r7, #28
 800edf4:	46bd      	mov	sp, r7
 800edf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edfa:	4770      	bx	lr
 800edfc:	0801bfd8 	.word	0x0801bfd8

0800ee00 <SCSI_RequestSense>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_RequestSense(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800ee00:	b480      	push	{r7}
 800ee02:	b087      	sub	sp, #28
 800ee04:	af00      	add	r7, sp, #0
 800ee06:	60f8      	str	r0, [r7, #12]
 800ee08:	460b      	mov	r3, r1
 800ee0a:	607a      	str	r2, [r7, #4]
 800ee0c:	72fb      	strb	r3, [r7, #11]
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee14:	613b      	str	r3, [r7, #16]

  for (i = 0U ; i < REQUEST_SENSE_DATA_LEN; i++)
 800ee16:	2300      	movs	r3, #0
 800ee18:	75fb      	strb	r3, [r7, #23]
 800ee1a:	e007      	b.n	800ee2c <SCSI_RequestSense+0x2c>
  {
    hmsc->bot_data[i] = 0U;
 800ee1c:	7dfb      	ldrb	r3, [r7, #23]
 800ee1e:	693a      	ldr	r2, [r7, #16]
 800ee20:	4413      	add	r3, r2
 800ee22:	2200      	movs	r2, #0
 800ee24:	731a      	strb	r2, [r3, #12]
  for (i = 0U ; i < REQUEST_SENSE_DATA_LEN; i++)
 800ee26:	7dfb      	ldrb	r3, [r7, #23]
 800ee28:	3301      	adds	r3, #1
 800ee2a:	75fb      	strb	r3, [r7, #23]
 800ee2c:	7dfb      	ldrb	r3, [r7, #23]
 800ee2e:	2b11      	cmp	r3, #17
 800ee30:	d9f4      	bls.n	800ee1c <SCSI_RequestSense+0x1c>
  }

  hmsc->bot_data[0] = 0x70U;
 800ee32:	693b      	ldr	r3, [r7, #16]
 800ee34:	2270      	movs	r2, #112	; 0x70
 800ee36:	731a      	strb	r2, [r3, #12]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800ee38:	693b      	ldr	r3, [r7, #16]
 800ee3a:	220c      	movs	r2, #12
 800ee3c:	74da      	strb	r2, [r3, #19]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800ee3e:	693b      	ldr	r3, [r7, #16]
 800ee40:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ee44:	331c      	adds	r3, #28
 800ee46:	781a      	ldrb	r2, [r3, #0]
 800ee48:	693b      	ldr	r3, [r7, #16]
 800ee4a:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ee4e:	331d      	adds	r3, #29
 800ee50:	781b      	ldrb	r3, [r3, #0]
 800ee52:	429a      	cmp	r2, r3
 800ee54:	d03f      	beq.n	800eed6 <SCSI_RequestSense+0xd6>
  {

    hmsc->bot_data[2]     = hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800ee56:	693b      	ldr	r3, [r7, #16]
 800ee58:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ee5c:	331c      	adds	r3, #28
 800ee5e:	781b      	ldrb	r3, [r3, #0]
 800ee60:	693a      	ldr	r2, [r7, #16]
 800ee62:	f203 2307 	addw	r3, r3, #519	; 0x207
 800ee66:	00db      	lsls	r3, r3, #3
 800ee68:	4413      	add	r3, r2
 800ee6a:	791a      	ldrb	r2, [r3, #4]
 800ee6c:	693b      	ldr	r3, [r7, #16]
 800ee6e:	739a      	strb	r2, [r3, #14]
    hmsc->bot_data[12]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800ee70:	693b      	ldr	r3, [r7, #16]
 800ee72:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ee76:	331c      	adds	r3, #28
 800ee78:	781b      	ldrb	r3, [r3, #0]
 800ee7a:	693a      	ldr	r2, [r7, #16]
 800ee7c:	f203 2307 	addw	r3, r3, #519	; 0x207
 800ee80:	00db      	lsls	r3, r3, #3
 800ee82:	4413      	add	r3, r2
 800ee84:	7a5a      	ldrb	r2, [r3, #9]
 800ee86:	693b      	ldr	r3, [r7, #16]
 800ee88:	761a      	strb	r2, [r3, #24]
    hmsc->bot_data[13]    = hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800ee8a:	693b      	ldr	r3, [r7, #16]
 800ee8c:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ee90:	331c      	adds	r3, #28
 800ee92:	781b      	ldrb	r3, [r3, #0]
 800ee94:	693a      	ldr	r2, [r7, #16]
 800ee96:	f203 2307 	addw	r3, r3, #519	; 0x207
 800ee9a:	00db      	lsls	r3, r3, #3
 800ee9c:	4413      	add	r3, r2
 800ee9e:	7a1a      	ldrb	r2, [r3, #8]
 800eea0:	693b      	ldr	r3, [r7, #16]
 800eea2:	765a      	strb	r2, [r3, #25]
    hmsc->scsi_sense_head++;
 800eea4:	693b      	ldr	r3, [r7, #16]
 800eea6:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800eeaa:	331c      	adds	r3, #28
 800eeac:	781b      	ldrb	r3, [r3, #0]
 800eeae:	3301      	adds	r3, #1
 800eeb0:	b2da      	uxtb	r2, r3
 800eeb2:	693b      	ldr	r3, [r7, #16]
 800eeb4:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800eeb8:	331c      	adds	r3, #28
 800eeba:	701a      	strb	r2, [r3, #0]

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800eebc:	693b      	ldr	r3, [r7, #16]
 800eebe:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800eec2:	331c      	adds	r3, #28
 800eec4:	781b      	ldrb	r3, [r3, #0]
 800eec6:	2b04      	cmp	r3, #4
 800eec8:	d105      	bne.n	800eed6 <SCSI_RequestSense+0xd6>
    {
      hmsc->scsi_sense_head = 0U;
 800eeca:	693b      	ldr	r3, [r7, #16]
 800eecc:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800eed0:	331c      	adds	r3, #28
 800eed2:	2200      	movs	r2, #0
 800eed4:	701a      	strb	r2, [r3, #0]
    }
  }
  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800eed6:	693b      	ldr	r3, [r7, #16]
 800eed8:	2212      	movs	r2, #18
 800eeda:	815a      	strh	r2, [r3, #10]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	3304      	adds	r3, #4
 800eee0:	781b      	ldrb	r3, [r3, #0]
 800eee2:	2b12      	cmp	r3, #18
 800eee4:	d805      	bhi.n	800eef2 <SCSI_RequestSense+0xf2>
  {
    hmsc->bot_data_length = params[4];
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	3304      	adds	r3, #4
 800eeea:	781b      	ldrb	r3, [r3, #0]
 800eeec:	b29a      	uxth	r2, r3
 800eeee:	693b      	ldr	r3, [r7, #16]
 800eef0:	815a      	strh	r2, [r3, #10]
  }
  return 0;
 800eef2:	2300      	movs	r3, #0
}
 800eef4:	4618      	mov	r0, r3
 800eef6:	371c      	adds	r7, #28
 800eef8:	46bd      	mov	sp, r7
 800eefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefe:	4770      	bx	lr

0800ef00 <SCSI_SenseCode>:
* @param  ASC: Additional Sense Key
* @retval none

*/
void SCSI_SenseCode(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800ef00:	b480      	push	{r7}
 800ef02:	b085      	sub	sp, #20
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	6078      	str	r0, [r7, #4]
 800ef08:	4608      	mov	r0, r1
 800ef0a:	4611      	mov	r1, r2
 800ef0c:	461a      	mov	r2, r3
 800ef0e:	4603      	mov	r3, r0
 800ef10:	70fb      	strb	r3, [r7, #3]
 800ef12:	460b      	mov	r3, r1
 800ef14:	70bb      	strb	r3, [r7, #2]
 800ef16:	4613      	mov	r3, r2
 800ef18:	707b      	strb	r3, [r7, #1]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ef20:	60fb      	str	r3, [r7, #12]

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey  = sKey;
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ef28:	331d      	adds	r3, #29
 800ef2a:	781b      	ldrb	r3, [r3, #0]
 800ef2c:	68fa      	ldr	r2, [r7, #12]
 800ef2e:	f203 2307 	addw	r3, r3, #519	; 0x207
 800ef32:	00db      	lsls	r3, r3, #3
 800ef34:	4413      	add	r3, r2
 800ef36:	78ba      	ldrb	r2, [r7, #2]
 800ef38:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.ASC = ASC << 8;
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ef40:	331d      	adds	r3, #29
 800ef42:	781b      	ldrb	r3, [r3, #0]
 800ef44:	68fa      	ldr	r2, [r7, #12]
 800ef46:	f203 2307 	addw	r3, r3, #519	; 0x207
 800ef4a:	00db      	lsls	r3, r3, #3
 800ef4c:	4413      	add	r3, r2
 800ef4e:	2200      	movs	r2, #0
 800ef50:	721a      	strb	r2, [r3, #8]
  hmsc->scsi_sense_tail++;
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ef58:	331d      	adds	r3, #29
 800ef5a:	781b      	ldrb	r3, [r3, #0]
 800ef5c:	3301      	adds	r3, #1
 800ef5e:	b2da      	uxtb	r2, r3
 800ef60:	68fb      	ldr	r3, [r7, #12]
 800ef62:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ef66:	331d      	adds	r3, #29
 800ef68:	701a      	strb	r2, [r3, #0]
  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ef70:	331d      	adds	r3, #29
 800ef72:	781b      	ldrb	r3, [r3, #0]
 800ef74:	2b04      	cmp	r3, #4
 800ef76:	d105      	bne.n	800ef84 <SCSI_SenseCode+0x84>
  {
    hmsc->scsi_sense_tail = 0U;
 800ef78:	68fb      	ldr	r3, [r7, #12]
 800ef7a:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800ef7e:	331d      	adds	r3, #29
 800ef80:	2200      	movs	r2, #0
 800ef82:	701a      	strb	r2, [r3, #0]
  }
}
 800ef84:	bf00      	nop
 800ef86:	3714      	adds	r7, #20
 800ef88:	46bd      	mov	sp, r7
 800ef8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef8e:	4770      	bx	lr

0800ef90 <SCSI_StartStopUnit>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800ef90:	b480      	push	{r7}
 800ef92:	b087      	sub	sp, #28
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	60f8      	str	r0, [r7, #12]
 800ef98:	460b      	mov	r3, r1
 800ef9a:	607a      	str	r2, [r7, #4]
 800ef9c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 800ef9e:	68fb      	ldr	r3, [r7, #12]
 800efa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efa4:	617b      	str	r3, [r7, #20]
  hmsc->bot_data_length = 0U;
 800efa6:	697b      	ldr	r3, [r7, #20]
 800efa8:	2200      	movs	r2, #0
 800efaa:	815a      	strh	r2, [r3, #10]
  return 0;
 800efac:	2300      	movs	r3, #0
}
 800efae:	4618      	mov	r0, r3
 800efb0:	371c      	adds	r7, #28
 800efb2:	46bd      	mov	sp, r7
 800efb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efb8:	4770      	bx	lr

0800efba <SCSI_Read10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800efba:	b580      	push	{r7, lr}
 800efbc:	b086      	sub	sp, #24
 800efbe:	af00      	add	r7, sp, #0
 800efc0:	60f8      	str	r0, [r7, #12]
 800efc2:	460b      	mov	r3, r1
 800efc4:	607a      	str	r2, [r7, #4]
 800efc6:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efce:	617b      	str	r3, [r7, #20]

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800efd0:	697b      	ldr	r3, [r7, #20]
 800efd2:	7a1b      	ldrb	r3, [r3, #8]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	f040 8083 	bne.w	800f0e0 <SCSI_Read10+0x126>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800efda:	697b      	ldr	r3, [r7, #20]
 800efdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800efe0:	3318      	adds	r3, #24
 800efe2:	781b      	ldrb	r3, [r3, #0]
 800efe4:	b25b      	sxtb	r3, r3
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	db0c      	blt.n	800f004 <SCSI_Read10+0x4a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800efea:	697b      	ldr	r3, [r7, #20]
 800efec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800eff0:	3319      	adds	r3, #25
 800eff2:	7819      	ldrb	r1, [r3, #0]
 800eff4:	2320      	movs	r3, #32
 800eff6:	2205      	movs	r2, #5
 800eff8:	68f8      	ldr	r0, [r7, #12]
 800effa:	f7ff ff81 	bl	800ef00 <SCSI_SenseCode>
      return -1;
 800effe:	f04f 33ff 	mov.w	r3, #4294967295
 800f002:	e077      	b.n	800f0f4 <SCSI_Read10+0x13a>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f00a:	689b      	ldr	r3, [r3, #8]
 800f00c:	7afa      	ldrb	r2, [r7, #11]
 800f00e:	4610      	mov	r0, r2
 800f010:	4798      	blx	r3
 800f012:	4603      	mov	r3, r0
 800f014:	2b00      	cmp	r3, #0
 800f016:	d008      	beq.n	800f02a <SCSI_Read10+0x70>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f018:	7af9      	ldrb	r1, [r7, #11]
 800f01a:	233a      	movs	r3, #58	; 0x3a
 800f01c:	2202      	movs	r2, #2
 800f01e:	68f8      	ldr	r0, [r7, #12]
 800f020:	f7ff ff6e 	bl	800ef00 <SCSI_SenseCode>
      return -1;
 800f024:	f04f 33ff 	mov.w	r3, #4294967295
 800f028:	e064      	b.n	800f0f4 <SCSI_Read10+0x13a>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	3302      	adds	r3, #2
 800f02e:	781b      	ldrb	r3, [r3, #0]
 800f030:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	3303      	adds	r3, #3
 800f036:	781b      	ldrb	r3, [r3, #0]
 800f038:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f03a:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	3304      	adds	r3, #4
 800f040:	781b      	ldrb	r3, [r3, #0]
 800f042:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800f044:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800f046:	687a      	ldr	r2, [r7, #4]
 800f048:	3205      	adds	r2, #5
 800f04a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800f04c:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f04e:	697b      	ldr	r3, [r7, #20]
 800f050:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f054:	3304      	adds	r3, #4
 800f056:	601a      	str	r2, [r3, #0]

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	3307      	adds	r3, #7
 800f05c:	781b      	ldrb	r3, [r3, #0]
 800f05e:	021b      	lsls	r3, r3, #8
 800f060:	687a      	ldr	r2, [r7, #4]
 800f062:	3208      	adds	r2, #8
 800f064:	7812      	ldrb	r2, [r2, #0]
 800f066:	431a      	orrs	r2, r3
 800f068:	697b      	ldr	r3, [r7, #20]
 800f06a:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f06e:	3308      	adds	r3, #8
 800f070:	601a      	str	r2, [r3, #0]

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800f072:	697b      	ldr	r3, [r7, #20]
 800f074:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f078:	3304      	adds	r3, #4
 800f07a:	681a      	ldr	r2, [r3, #0]
 800f07c:	697b      	ldr	r3, [r7, #20]
 800f07e:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f082:	3308      	adds	r3, #8
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	7af9      	ldrb	r1, [r7, #11]
 800f088:	68f8      	ldr	r0, [r7, #12]
 800f08a:	f000 f932 	bl	800f2f2 <SCSI_CheckAddressRange>
 800f08e:	4603      	mov	r3, r0
 800f090:	2b00      	cmp	r3, #0
 800f092:	da02      	bge.n	800f09a <SCSI_Read10+0xe0>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800f094:	f04f 33ff 	mov.w	r3, #4294967295
 800f098:	e02c      	b.n	800f0f4 <SCSI_Read10+0x13a>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800f09a:	697b      	ldr	r3, [r7, #20]
 800f09c:	2202      	movs	r2, #2
 800f09e:	721a      	strb	r2, [r3, #8]

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800f0a0:	697b      	ldr	r3, [r7, #20]
 800f0a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f0a6:	3314      	adds	r3, #20
 800f0a8:	681a      	ldr	r2, [r3, #0]
 800f0aa:	697b      	ldr	r3, [r7, #20]
 800f0ac:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f0b0:	3308      	adds	r3, #8
 800f0b2:	6819      	ldr	r1, [r3, #0]
 800f0b4:	697b      	ldr	r3, [r7, #20]
 800f0b6:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800f0ba:	331e      	adds	r3, #30
 800f0bc:	881b      	ldrh	r3, [r3, #0]
 800f0be:	fb03 f301 	mul.w	r3, r3, r1
 800f0c2:	429a      	cmp	r2, r3
 800f0c4:	d00c      	beq.n	800f0e0 <SCSI_Read10+0x126>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f0c6:	697b      	ldr	r3, [r7, #20]
 800f0c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f0cc:	3319      	adds	r3, #25
 800f0ce:	7819      	ldrb	r1, [r3, #0]
 800f0d0:	2320      	movs	r3, #32
 800f0d2:	2205      	movs	r2, #5
 800f0d4:	68f8      	ldr	r0, [r7, #12]
 800f0d6:	f7ff ff13 	bl	800ef00 <SCSI_SenseCode>
      return -1;
 800f0da:	f04f 33ff 	mov.w	r3, #4294967295
 800f0de:	e009      	b.n	800f0f4 <SCSI_Read10+0x13a>
    }
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800f0e0:	697b      	ldr	r3, [r7, #20]
 800f0e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f0e6:	815a      	strh	r2, [r3, #10]

  return SCSI_ProcessRead(pdev, lun);
 800f0e8:	7afb      	ldrb	r3, [r7, #11]
 800f0ea:	4619      	mov	r1, r3
 800f0ec:	68f8      	ldr	r0, [r7, #12]
 800f0ee:	f000 f923 	bl	800f338 <SCSI_ProcessRead>
 800f0f2:	4603      	mov	r3, r0
}
 800f0f4:	4618      	mov	r0, r3
 800f0f6:	3718      	adds	r7, #24
 800f0f8:	46bd      	mov	sp, r7
 800f0fa:	bd80      	pop	{r7, pc}

0800f0fc <SCSI_Write10>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_Write10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800f0fc:	b580      	push	{r7, lr}
 800f0fe:	b086      	sub	sp, #24
 800f100:	af00      	add	r7, sp, #0
 800f102:	60f8      	str	r0, [r7, #12]
 800f104:	460b      	mov	r3, r1
 800f106:	607a      	str	r2, [r7, #4]
 800f108:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 800f10a:	68fb      	ldr	r3, [r7, #12]
 800f10c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f110:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800f112:	697b      	ldr	r3, [r7, #20]
 800f114:	7a1b      	ldrb	r3, [r3, #8]
 800f116:	2b00      	cmp	r3, #0
 800f118:	f040 80aa 	bne.w	800f270 <SCSI_Write10+0x174>
  {
    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800f11c:	697b      	ldr	r3, [r7, #20]
 800f11e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f122:	3318      	adds	r3, #24
 800f124:	781b      	ldrb	r3, [r3, #0]
 800f126:	b25b      	sxtb	r3, r3
 800f128:	2b00      	cmp	r3, #0
 800f12a:	da0c      	bge.n	800f146 <SCSI_Write10+0x4a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f12c:	697b      	ldr	r3, [r7, #20]
 800f12e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f132:	3319      	adds	r3, #25
 800f134:	7819      	ldrb	r1, [r3, #0]
 800f136:	2320      	movs	r3, #32
 800f138:	2205      	movs	r2, #5
 800f13a:	68f8      	ldr	r0, [r7, #12]
 800f13c:	f7ff fee0 	bl	800ef00 <SCSI_SenseCode>
      return -1;
 800f140:	f04f 33ff 	mov.w	r3, #4294967295
 800f144:	e09a      	b.n	800f27c <SCSI_Write10+0x180>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800f146:	68fb      	ldr	r3, [r7, #12]
 800f148:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f14c:	689b      	ldr	r3, [r3, #8]
 800f14e:	7afa      	ldrb	r2, [r7, #11]
 800f150:	4610      	mov	r0, r2
 800f152:	4798      	blx	r3
 800f154:	4603      	mov	r3, r0
 800f156:	2b00      	cmp	r3, #0
 800f158:	d008      	beq.n	800f16c <SCSI_Write10+0x70>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800f15a:	7af9      	ldrb	r1, [r7, #11]
 800f15c:	233a      	movs	r3, #58	; 0x3a
 800f15e:	2202      	movs	r2, #2
 800f160:	68f8      	ldr	r0, [r7, #12]
 800f162:	f7ff fecd 	bl	800ef00 <SCSI_SenseCode>
      return -1;
 800f166:	f04f 33ff 	mov.w	r3, #4294967295
 800f16a:	e087      	b.n	800f27c <SCSI_Write10+0x180>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f172:	68db      	ldr	r3, [r3, #12]
 800f174:	7afa      	ldrb	r2, [r7, #11]
 800f176:	4610      	mov	r0, r2
 800f178:	4798      	blx	r3
 800f17a:	4603      	mov	r3, r0
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d008      	beq.n	800f192 <SCSI_Write10+0x96>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800f180:	7af9      	ldrb	r1, [r7, #11]
 800f182:	2327      	movs	r3, #39	; 0x27
 800f184:	2202      	movs	r2, #2
 800f186:	68f8      	ldr	r0, [r7, #12]
 800f188:	f7ff feba 	bl	800ef00 <SCSI_SenseCode>
      return -1;
 800f18c:	f04f 33ff 	mov.w	r3, #4294967295
 800f190:	e074      	b.n	800f27c <SCSI_Write10+0x180>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	3302      	adds	r3, #2
 800f196:	781b      	ldrb	r3, [r3, #0]
 800f198:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	3303      	adds	r3, #3
 800f19e:	781b      	ldrb	r3, [r3, #0]
 800f1a0:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f1a2:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	3304      	adds	r3, #4
 800f1a8:	781b      	ldrb	r3, [r3, #0]
 800f1aa:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800f1ac:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800f1ae:	687a      	ldr	r2, [r7, #4]
 800f1b0:	3205      	adds	r2, #5
 800f1b2:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800f1b4:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800f1b6:	697b      	ldr	r3, [r7, #20]
 800f1b8:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f1bc:	3304      	adds	r3, #4
 800f1be:	601a      	str	r2, [r3, #0]

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	3307      	adds	r3, #7
 800f1c4:	781b      	ldrb	r3, [r3, #0]
 800f1c6:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 800f1c8:	687a      	ldr	r2, [r7, #4]
 800f1ca:	3208      	adds	r2, #8
 800f1cc:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800f1ce:	431a      	orrs	r2, r3
 800f1d0:	697b      	ldr	r3, [r7, #20]
 800f1d2:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f1d6:	3308      	adds	r3, #8
 800f1d8:	601a      	str	r2, [r3, #0]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800f1da:	697b      	ldr	r3, [r7, #20]
 800f1dc:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f1e0:	3304      	adds	r3, #4
 800f1e2:	681a      	ldr	r2, [r3, #0]
 800f1e4:	697b      	ldr	r3, [r7, #20]
 800f1e6:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f1ea:	3308      	adds	r3, #8
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	7af9      	ldrb	r1, [r7, #11]
 800f1f0:	68f8      	ldr	r0, [r7, #12]
 800f1f2:	f000 f87e 	bl	800f2f2 <SCSI_CheckAddressRange>
 800f1f6:	4603      	mov	r3, r0
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	da02      	bge.n	800f202 <SCSI_Write10+0x106>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800f1fc:	f04f 33ff 	mov.w	r3, #4294967295
 800f200:	e03c      	b.n	800f27c <SCSI_Write10+0x180>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800f202:	697b      	ldr	r3, [r7, #20]
 800f204:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f208:	3308      	adds	r3, #8
 800f20a:	681a      	ldr	r2, [r3, #0]
 800f20c:	697b      	ldr	r3, [r7, #20]
 800f20e:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800f212:	331e      	adds	r3, #30
 800f214:	881b      	ldrh	r3, [r3, #0]
 800f216:	fb03 f302 	mul.w	r3, r3, r2
 800f21a:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800f21c:	697b      	ldr	r3, [r7, #20]
 800f21e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f222:	3314      	adds	r3, #20
 800f224:	681b      	ldr	r3, [r3, #0]
 800f226:	693a      	ldr	r2, [r7, #16]
 800f228:	429a      	cmp	r2, r3
 800f22a:	d00c      	beq.n	800f246 <SCSI_Write10+0x14a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800f22c:	697b      	ldr	r3, [r7, #20]
 800f22e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800f232:	3319      	adds	r3, #25
 800f234:	7819      	ldrb	r1, [r3, #0]
 800f236:	2320      	movs	r3, #32
 800f238:	2205      	movs	r2, #5
 800f23a:	68f8      	ldr	r0, [r7, #12]
 800f23c:	f7ff fe60 	bl	800ef00 <SCSI_SenseCode>
      return -1;
 800f240:	f04f 33ff 	mov.w	r3, #4294967295
 800f244:	e01a      	b.n	800f27c <SCSI_Write10+0x180>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800f246:	693b      	ldr	r3, [r7, #16]
 800f248:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f24c:	bf28      	it	cs
 800f24e:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800f252:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800f254:	697b      	ldr	r3, [r7, #20]
 800f256:	2201      	movs	r2, #1
 800f258:	721a      	strb	r2, [r3, #8]
    USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800f25a:	697b      	ldr	r3, [r7, #20]
 800f25c:	f103 020c 	add.w	r2, r3, #12
 800f260:	693b      	ldr	r3, [r7, #16]
 800f262:	b29b      	uxth	r3, r3
 800f264:	2101      	movs	r1, #1
 800f266:	68f8      	ldr	r0, [r7, #12]
 800f268:	f009 f8a2 	bl	80183b0 <USBD_LL_PrepareReceive>
  }
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }
  return 0;
 800f26c:	2300      	movs	r3, #0
 800f26e:	e005      	b.n	800f27c <SCSI_Write10+0x180>
    return SCSI_ProcessWrite(pdev, lun);
 800f270:	7afb      	ldrb	r3, [r7, #11]
 800f272:	4619      	mov	r1, r3
 800f274:	68f8      	ldr	r0, [r7, #12]
 800f276:	f000 f8ed 	bl	800f454 <SCSI_ProcessWrite>
 800f27a:	4603      	mov	r3, r0
}
 800f27c:	4618      	mov	r0, r3
 800f27e:	3718      	adds	r7, #24
 800f280:	46bd      	mov	sp, r7
 800f282:	bd80      	pop	{r7, pc}

0800f284 <SCSI_Verify10>:
* @param  params: Command parameters
* @retval status
*/

static int8_t SCSI_Verify10(USBD_HandleTypeDef  *pdev, uint8_t lun, uint8_t *params)
{
 800f284:	b580      	push	{r7, lr}
 800f286:	b086      	sub	sp, #24
 800f288:	af00      	add	r7, sp, #0
 800f28a:	60f8      	str	r0, [r7, #12]
 800f28c:	460b      	mov	r3, r1
 800f28e:	607a      	str	r2, [r7, #4]
 800f290:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f298:	617b      	str	r3, [r7, #20]

  if ((params[1] & 0x02U) == 0x02U)
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	3301      	adds	r3, #1
 800f29e:	781b      	ldrb	r3, [r3, #0]
 800f2a0:	f003 0302 	and.w	r3, r3, #2
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d008      	beq.n	800f2ba <SCSI_Verify10+0x36>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800f2a8:	7af9      	ldrb	r1, [r7, #11]
 800f2aa:	2324      	movs	r3, #36	; 0x24
 800f2ac:	2205      	movs	r2, #5
 800f2ae:	68f8      	ldr	r0, [r7, #12]
 800f2b0:	f7ff fe26 	bl	800ef00 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800f2b4:	f04f 33ff 	mov.w	r3, #4294967295
 800f2b8:	e017      	b.n	800f2ea <SCSI_Verify10+0x66>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800f2ba:	697b      	ldr	r3, [r7, #20]
 800f2bc:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f2c0:	3304      	adds	r3, #4
 800f2c2:	681a      	ldr	r2, [r3, #0]
 800f2c4:	697b      	ldr	r3, [r7, #20]
 800f2c6:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f2ca:	3308      	adds	r3, #8
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	7af9      	ldrb	r1, [r7, #11]
 800f2d0:	68f8      	ldr	r0, [r7, #12]
 800f2d2:	f000 f80e 	bl	800f2f2 <SCSI_CheckAddressRange>
 800f2d6:	4603      	mov	r3, r0
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	da02      	bge.n	800f2e2 <SCSI_Verify10+0x5e>
                             hmsc->scsi_blk_len) < 0)
  {
    return -1; /* error */
 800f2dc:	f04f 33ff 	mov.w	r3, #4294967295
 800f2e0:	e003      	b.n	800f2ea <SCSI_Verify10+0x66>
  }
  hmsc->bot_data_length = 0U;
 800f2e2:	697b      	ldr	r3, [r7, #20]
 800f2e4:	2200      	movs	r2, #0
 800f2e6:	815a      	strh	r2, [r3, #10]
  return 0;
 800f2e8:	2300      	movs	r3, #0
}
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	3718      	adds	r7, #24
 800f2ee:	46bd      	mov	sp, r7
 800f2f0:	bd80      	pop	{r7, pc}

0800f2f2 <SCSI_CheckAddressRange>:
* @param  blk_nbr: number of block to be processed
* @retval status
*/
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800f2f2:	b580      	push	{r7, lr}
 800f2f4:	b086      	sub	sp, #24
 800f2f6:	af00      	add	r7, sp, #0
 800f2f8:	60f8      	str	r0, [r7, #12]
 800f2fa:	607a      	str	r2, [r7, #4]
 800f2fc:	603b      	str	r3, [r7, #0]
 800f2fe:	460b      	mov	r3, r1
 800f300:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef  *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f308:	617b      	str	r3, [r7, #20]

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800f30a:	687a      	ldr	r2, [r7, #4]
 800f30c:	683b      	ldr	r3, [r7, #0]
 800f30e:	441a      	add	r2, r3
 800f310:	697b      	ldr	r3, [r7, #20]
 800f312:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	429a      	cmp	r2, r3
 800f31a:	d908      	bls.n	800f32e <SCSI_CheckAddressRange+0x3c>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800f31c:	7af9      	ldrb	r1, [r7, #11]
 800f31e:	2321      	movs	r3, #33	; 0x21
 800f320:	2205      	movs	r2, #5
 800f322:	68f8      	ldr	r0, [r7, #12]
 800f324:	f7ff fdec 	bl	800ef00 <SCSI_SenseCode>
    return -1;
 800f328:	f04f 33ff 	mov.w	r3, #4294967295
 800f32c:	e000      	b.n	800f330 <SCSI_CheckAddressRange+0x3e>
  }
  return 0;
 800f32e:	2300      	movs	r3, #0
}
 800f330:	4618      	mov	r0, r3
 800f332:	3718      	adds	r7, #24
 800f334:	46bd      	mov	sp, r7
 800f336:	bd80      	pop	{r7, pc}

0800f338 <SCSI_ProcessRead>:
*         Handle Read Process
* @param  lun: Logical unit number
* @retval status
*/
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef  *pdev, uint8_t lun)
{
 800f338:	b590      	push	{r4, r7, lr}
 800f33a:	b085      	sub	sp, #20
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	6078      	str	r0, [r7, #4]
 800f340:	460b      	mov	r3, r1
 800f342:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f34a:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f352:	3308      	adds	r3, #8
 800f354:	681a      	ldr	r2, [r3, #0]
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800f35c:	331e      	adds	r3, #30
 800f35e:	881b      	ldrh	r3, [r3, #0]
 800f360:	fb03 f302 	mul.w	r3, r3, r2
 800f364:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 800f366:	68bb      	ldr	r3, [r7, #8]
 800f368:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f36c:	bf28      	it	cs
 800f36e:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800f372:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f37a:	691c      	ldr	r4, [r3, #16]
                                                     hmsc->bot_data,
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	f103 010c 	add.w	r1, r3, #12
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f388:	3304      	adds	r3, #4
 800f38a:	681a      	ldr	r2, [r3, #0]
                                                     hmsc->scsi_blk_addr,
                                                     (len / hmsc->scsi_blk_size)) < 0)
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800f392:	331e      	adds	r3, #30
 800f394:	881b      	ldrh	r3, [r3, #0]
 800f396:	4618      	mov	r0, r3
 800f398:	68bb      	ldr	r3, [r7, #8]
 800f39a:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun,
 800f39e:	b29b      	uxth	r3, r3
 800f3a0:	78f8      	ldrb	r0, [r7, #3]
 800f3a2:	47a0      	blx	r4
 800f3a4:	4603      	mov	r3, r0
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	da08      	bge.n	800f3bc <SCSI_ProcessRead+0x84>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800f3aa:	78f9      	ldrb	r1, [r7, #3]
 800f3ac:	2311      	movs	r3, #17
 800f3ae:	2204      	movs	r2, #4
 800f3b0:	6878      	ldr	r0, [r7, #4]
 800f3b2:	f7ff fda5 	bl	800ef00 <SCSI_SenseCode>
    return -1;
 800f3b6:	f04f 33ff 	mov.w	r3, #4294967295
 800f3ba:	e047      	b.n	800f44c <SCSI_ProcessRead+0x114>
  }

  USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, hmsc->bot_data, len);
 800f3bc:	68fb      	ldr	r3, [r7, #12]
 800f3be:	f103 020c 	add.w	r2, r3, #12
 800f3c2:	68bb      	ldr	r3, [r7, #8]
 800f3c4:	b29b      	uxth	r3, r3
 800f3c6:	2181      	movs	r1, #129	; 0x81
 800f3c8:	6878      	ldr	r0, [r7, #4]
 800f3ca:	f008 ffb7 	bl	801833c <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800f3ce:	68fb      	ldr	r3, [r7, #12]
 800f3d0:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f3d4:	3304      	adds	r3, #4
 800f3d6:	681a      	ldr	r2, [r3, #0]
 800f3d8:	68fb      	ldr	r3, [r7, #12]
 800f3da:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800f3de:	331e      	adds	r3, #30
 800f3e0:	881b      	ldrh	r3, [r3, #0]
 800f3e2:	4619      	mov	r1, r3
 800f3e4:	68bb      	ldr	r3, [r7, #8]
 800f3e6:	fbb3 f3f1 	udiv	r3, r3, r1
 800f3ea:	441a      	add	r2, r3
 800f3ec:	68fb      	ldr	r3, [r7, #12]
 800f3ee:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f3f2:	3304      	adds	r3, #4
 800f3f4:	601a      	str	r2, [r3, #0]
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800f3f6:	68fb      	ldr	r3, [r7, #12]
 800f3f8:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f3fc:	3308      	adds	r3, #8
 800f3fe:	681a      	ldr	r2, [r3, #0]
 800f400:	68fb      	ldr	r3, [r7, #12]
 800f402:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800f406:	331e      	adds	r3, #30
 800f408:	881b      	ldrh	r3, [r3, #0]
 800f40a:	4619      	mov	r1, r3
 800f40c:	68bb      	ldr	r3, [r7, #8]
 800f40e:	fbb3 f3f1 	udiv	r3, r3, r1
 800f412:	1ad2      	subs	r2, r2, r3
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f41a:	3308      	adds	r3, #8
 800f41c:	601a      	str	r2, [r3, #0]

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800f424:	3314      	adds	r3, #20
 800f426:	681a      	ldr	r2, [r3, #0]
 800f428:	68bb      	ldr	r3, [r7, #8]
 800f42a:	1ad2      	subs	r2, r2, r3
 800f42c:	68fb      	ldr	r3, [r7, #12]
 800f42e:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800f432:	3314      	adds	r3, #20
 800f434:	601a      	str	r2, [r3, #0]

  if (hmsc->scsi_blk_len == 0U)
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f43c:	3308      	adds	r3, #8
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	2b00      	cmp	r3, #0
 800f442:	d102      	bne.n	800f44a <SCSI_ProcessRead+0x112>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800f444:	68fb      	ldr	r3, [r7, #12]
 800f446:	2203      	movs	r2, #3
 800f448:	721a      	strb	r2, [r3, #8]
  }
  return 0;
 800f44a:	2300      	movs	r3, #0
}
 800f44c:	4618      	mov	r0, r3
 800f44e:	3714      	adds	r7, #20
 800f450:	46bd      	mov	sp, r7
 800f452:	bd90      	pop	{r4, r7, pc}

0800f454 <SCSI_ProcessWrite>:
* @param  lun: Logical unit number
* @retval status
*/

static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef  *pdev, uint8_t lun)
{
 800f454:	b590      	push	{r4, r7, lr}
 800f456:	b085      	sub	sp, #20
 800f458:	af00      	add	r7, sp, #0
 800f45a:	6078      	str	r0, [r7, #4]
 800f45c:	460b      	mov	r3, r1
 800f45e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *) pdev->pClassData;
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f466:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800f468:	68fb      	ldr	r3, [r7, #12]
 800f46a:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f46e:	3308      	adds	r3, #8
 800f470:	681a      	ldr	r2, [r3, #0]
 800f472:	68fb      	ldr	r3, [r7, #12]
 800f474:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800f478:	331e      	adds	r3, #30
 800f47a:	881b      	ldrh	r3, [r3, #0]
 800f47c:	fb03 f302 	mul.w	r3, r3, r2
 800f480:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 800f482:	68bb      	ldr	r3, [r7, #8]
 800f484:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f488:	bf28      	it	cs
 800f48a:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800f48e:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f496:	695c      	ldr	r4, [r3, #20]
 800f498:	68fb      	ldr	r3, [r7, #12]
 800f49a:	f103 010c 	add.w	r1, r3, #12
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f4a4:	3304      	adds	r3, #4
 800f4a6:	681a      	ldr	r2, [r3, #0]
                                                      hmsc->scsi_blk_addr,
                                                      (len / hmsc->scsi_blk_size)) < 0)
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800f4ae:	331e      	adds	r3, #30
 800f4b0:	881b      	ldrh	r3, [r3, #0]
 800f4b2:	4618      	mov	r0, r3
 800f4b4:	68bb      	ldr	r3, [r7, #8]
 800f4b6:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800f4ba:	b29b      	uxth	r3, r3
 800f4bc:	78f8      	ldrb	r0, [r7, #3]
 800f4be:	47a0      	blx	r4
 800f4c0:	4603      	mov	r3, r0
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	da08      	bge.n	800f4d8 <SCSI_ProcessWrite+0x84>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800f4c6:	78f9      	ldrb	r1, [r7, #3]
 800f4c8:	2303      	movs	r3, #3
 800f4ca:	2204      	movs	r2, #4
 800f4cc:	6878      	ldr	r0, [r7, #4]
 800f4ce:	f7ff fd17 	bl	800ef00 <SCSI_SenseCode>

    return -1;
 800f4d2:	f04f 33ff 	mov.w	r3, #4294967295
 800f4d6:	e05b      	b.n	800f590 <SCSI_ProcessWrite+0x13c>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800f4d8:	68fb      	ldr	r3, [r7, #12]
 800f4da:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f4de:	3304      	adds	r3, #4
 800f4e0:	681a      	ldr	r2, [r3, #0]
 800f4e2:	68fb      	ldr	r3, [r7, #12]
 800f4e4:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800f4e8:	331e      	adds	r3, #30
 800f4ea:	881b      	ldrh	r3, [r3, #0]
 800f4ec:	4619      	mov	r1, r3
 800f4ee:	68bb      	ldr	r3, [r7, #8]
 800f4f0:	fbb3 f3f1 	udiv	r3, r3, r1
 800f4f4:	441a      	add	r2, r3
 800f4f6:	68fb      	ldr	r3, [r7, #12]
 800f4f8:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f4fc:	3304      	adds	r3, #4
 800f4fe:	601a      	str	r2, [r3, #0]
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800f500:	68fb      	ldr	r3, [r7, #12]
 800f502:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f506:	3308      	adds	r3, #8
 800f508:	681a      	ldr	r2, [r3, #0]
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800f510:	331e      	adds	r3, #30
 800f512:	881b      	ldrh	r3, [r3, #0]
 800f514:	4619      	mov	r1, r3
 800f516:	68bb      	ldr	r3, [r7, #8]
 800f518:	fbb3 f3f1 	udiv	r3, r3, r1
 800f51c:	1ad2      	subs	r2, r2, r3
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f524:	3308      	adds	r3, #8
 800f526:	601a      	str	r2, [r3, #0]

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800f52e:	3314      	adds	r3, #20
 800f530:	681a      	ldr	r2, [r3, #0]
 800f532:	68bb      	ldr	r3, [r7, #8]
 800f534:	1ad2      	subs	r2, r2, r3
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	f503 5381 	add.w	r3, r3, #4128	; 0x1020
 800f53c:	3314      	adds	r3, #20
 800f53e:	601a      	str	r2, [r3, #0]

  if (hmsc->scsi_blk_len == 0U)
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f546:	3308      	adds	r3, #8
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d104      	bne.n	800f558 <SCSI_ProcessWrite+0x104>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800f54e:	2100      	movs	r1, #0
 800f550:	6878      	ldr	r0, [r7, #4]
 800f552:	f7ff f8d9 	bl	800e708 <MSC_BOT_SendCSW>
 800f556:	e01a      	b.n	800f58e <SCSI_ProcessWrite+0x13a>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	f503 5383 	add.w	r3, r3, #4192	; 0x1060
 800f55e:	3308      	adds	r3, #8
 800f560:	681a      	ldr	r2, [r3, #0]
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 800f568:	331e      	adds	r3, #30
 800f56a:	881b      	ldrh	r3, [r3, #0]
 800f56c:	fb03 f302 	mul.w	r3, r3, r2
 800f570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f574:	bf28      	it	cs
 800f576:	f44f 5380 	movcs.w	r3, #4096	; 0x1000
 800f57a:	60bb      	str	r3, [r7, #8]
    /* Prepare EP to Receive next packet */
    USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	f103 020c 	add.w	r2, r3, #12
 800f582:	68bb      	ldr	r3, [r7, #8]
 800f584:	b29b      	uxth	r3, r3
 800f586:	2101      	movs	r1, #1
 800f588:	6878      	ldr	r0, [r7, #4]
 800f58a:	f008 ff11 	bl	80183b0 <USBD_LL_PrepareReceive>
  }

  return 0;
 800f58e:	2300      	movs	r3, #0
}
 800f590:	4618      	mov	r0, r3
 800f592:	3714      	adds	r7, #20
 800f594:	46bd      	mov	sp, r7
 800f596:	bd90      	pop	{r4, r7, pc}

0800f598 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b084      	sub	sp, #16
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	60f8      	str	r0, [r7, #12]
 800f5a0:	60b9      	str	r1, [r7, #8]
 800f5a2:	4613      	mov	r3, r2
 800f5a4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d101      	bne.n	800f5b0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800f5ac:	2302      	movs	r3, #2
 800f5ae:	e01a      	b.n	800f5e6 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f5b6:	2b00      	cmp	r3, #0
 800f5b8:	d003      	beq.n	800f5c2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	2200      	movs	r2, #0
 800f5be:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f5c2:	68bb      	ldr	r3, [r7, #8]
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d003      	beq.n	800f5d0 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	68ba      	ldr	r2, [r7, #8]
 800f5cc:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	2201      	movs	r2, #1
 800f5d4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	79fa      	ldrb	r2, [r7, #7]
 800f5dc:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800f5de:	68f8      	ldr	r0, [r7, #12]
 800f5e0:	f008 fc52 	bl	8017e88 <USBD_LL_Init>

  return USBD_OK;
 800f5e4:	2300      	movs	r3, #0
}
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	3710      	adds	r7, #16
 800f5ea:	46bd      	mov	sp, r7
 800f5ec:	bd80      	pop	{r7, pc}

0800f5ee <USBD_DeInit>:
*         Re-Initialize th device library
* @param  pdev: device instance
* @retval status: status
*/
USBD_StatusTypeDef USBD_DeInit(USBD_HandleTypeDef *pdev)
{
 800f5ee:	b580      	push	{r7, lr}
 800f5f0:	b082      	sub	sp, #8
 800f5f2:	af00      	add	r7, sp, #0
 800f5f4:	6078      	str	r0, [r7, #4]
  /* Set Default State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	2201      	movs	r2, #1
 800f5fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  /* Free Class Resources */
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f604:	685b      	ldr	r3, [r3, #4]
 800f606:	687a      	ldr	r2, [r7, #4]
 800f608:	6852      	ldr	r2, [r2, #4]
 800f60a:	b2d2      	uxtb	r2, r2
 800f60c:	4611      	mov	r1, r2
 800f60e:	6878      	ldr	r0, [r7, #4]
 800f610:	4798      	blx	r3

  /* Stop the low level driver  */
  USBD_LL_Stop(pdev);
 800f612:	6878      	ldr	r0, [r7, #4]
 800f614:	f008 fce8 	bl	8017fe8 <USBD_LL_Stop>

  /* Initialize low level driver */
  USBD_LL_DeInit(pdev);
 800f618:	6878      	ldr	r0, [r7, #4]
 800f61a:	f008 fc81 	bl	8017f20 <USBD_LL_DeInit>

  return USBD_OK;
 800f61e:	2300      	movs	r3, #0
}
 800f620:	4618      	mov	r0, r3
 800f622:	3708      	adds	r7, #8
 800f624:	46bd      	mov	sp, r7
 800f626:	bd80      	pop	{r7, pc}

0800f628 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f628:	b480      	push	{r7}
 800f62a:	b085      	sub	sp, #20
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	6078      	str	r0, [r7, #4]
 800f630:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800f632:	2300      	movs	r3, #0
 800f634:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800f636:	683b      	ldr	r3, [r7, #0]
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d006      	beq.n	800f64a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	683a      	ldr	r2, [r7, #0]
 800f640:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800f644:	2300      	movs	r3, #0
 800f646:	73fb      	strb	r3, [r7, #15]
 800f648:	e001      	b.n	800f64e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800f64a:	2302      	movs	r3, #2
 800f64c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800f64e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f650:	4618      	mov	r0, r3
 800f652:	3714      	adds	r7, #20
 800f654:	46bd      	mov	sp, r7
 800f656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f65a:	4770      	bx	lr

0800f65c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800f65c:	b580      	push	{r7, lr}
 800f65e:	b082      	sub	sp, #8
 800f660:	af00      	add	r7, sp, #0
 800f662:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800f664:	6878      	ldr	r0, [r7, #4]
 800f666:	f008 fc8d 	bl	8017f84 <USBD_LL_Start>

  return USBD_OK;
 800f66a:	2300      	movs	r3, #0
}
 800f66c:	4618      	mov	r0, r3
 800f66e:	3708      	adds	r7, #8
 800f670:	46bd      	mov	sp, r7
 800f672:	bd80      	pop	{r7, pc}

0800f674 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800f674:	b480      	push	{r7}
 800f676:	b083      	sub	sp, #12
 800f678:	af00      	add	r7, sp, #0
 800f67a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f67c:	2300      	movs	r3, #0
}
 800f67e:	4618      	mov	r0, r3
 800f680:	370c      	adds	r7, #12
 800f682:	46bd      	mov	sp, r7
 800f684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f688:	4770      	bx	lr

0800f68a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800f68a:	b580      	push	{r7, lr}
 800f68c:	b084      	sub	sp, #16
 800f68e:	af00      	add	r7, sp, #0
 800f690:	6078      	str	r0, [r7, #4]
 800f692:	460b      	mov	r3, r1
 800f694:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800f696:	2302      	movs	r3, #2
 800f698:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d00c      	beq.n	800f6be <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	78fa      	ldrb	r2, [r7, #3]
 800f6ae:	4611      	mov	r1, r2
 800f6b0:	6878      	ldr	r0, [r7, #4]
 800f6b2:	4798      	blx	r3
 800f6b4:	4603      	mov	r3, r0
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	d101      	bne.n	800f6be <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800f6ba:	2300      	movs	r3, #0
 800f6bc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800f6be:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	3710      	adds	r7, #16
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	bd80      	pop	{r7, pc}

0800f6c8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b082      	sub	sp, #8
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
 800f6d0:	460b      	mov	r3, r1
 800f6d2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f6da:	685b      	ldr	r3, [r3, #4]
 800f6dc:	78fa      	ldrb	r2, [r7, #3]
 800f6de:	4611      	mov	r1, r2
 800f6e0:	6878      	ldr	r0, [r7, #4]
 800f6e2:	4798      	blx	r3

  return USBD_OK;
 800f6e4:	2300      	movs	r3, #0
}
 800f6e6:	4618      	mov	r0, r3
 800f6e8:	3708      	adds	r7, #8
 800f6ea:	46bd      	mov	sp, r7
 800f6ec:	bd80      	pop	{r7, pc}

0800f6ee <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f6ee:	b580      	push	{r7, lr}
 800f6f0:	b082      	sub	sp, #8
 800f6f2:	af00      	add	r7, sp, #0
 800f6f4:	6078      	str	r0, [r7, #4]
 800f6f6:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800f6fe:	6839      	ldr	r1, [r7, #0]
 800f700:	4618      	mov	r0, r3
 800f702:	f000 ff09 	bl	8010518 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	2201      	movs	r2, #1
 800f70a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800f714:	461a      	mov	r2, r3
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800f722:	f003 031f 	and.w	r3, r3, #31
 800f726:	2b01      	cmp	r3, #1
 800f728:	d00c      	beq.n	800f744 <USBD_LL_SetupStage+0x56>
 800f72a:	2b01      	cmp	r3, #1
 800f72c:	d302      	bcc.n	800f734 <USBD_LL_SetupStage+0x46>
 800f72e:	2b02      	cmp	r3, #2
 800f730:	d010      	beq.n	800f754 <USBD_LL_SetupStage+0x66>
 800f732:	e017      	b.n	800f764 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800f73a:	4619      	mov	r1, r3
 800f73c:	6878      	ldr	r0, [r7, #4]
 800f73e:	f000 fa09 	bl	800fb54 <USBD_StdDevReq>
      break;
 800f742:	e01a      	b.n	800f77a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800f74a:	4619      	mov	r1, r3
 800f74c:	6878      	ldr	r0, [r7, #4]
 800f74e:	f000 fa6b 	bl	800fc28 <USBD_StdItfReq>
      break;
 800f752:	e012      	b.n	800f77a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800f75a:	4619      	mov	r1, r3
 800f75c:	6878      	ldr	r0, [r7, #4]
 800f75e:	f000 faa9 	bl	800fcb4 <USBD_StdEPReq>
      break;
 800f762:	e00a      	b.n	800f77a <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800f76a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800f76e:	b2db      	uxtb	r3, r3
 800f770:	4619      	mov	r1, r3
 800f772:	6878      	ldr	r0, [r7, #4]
 800f774:	f008 fd14 	bl	80181a0 <USBD_LL_StallEP>
      break;
 800f778:	bf00      	nop
  }

  return USBD_OK;
 800f77a:	2300      	movs	r3, #0
}
 800f77c:	4618      	mov	r0, r3
 800f77e:	3708      	adds	r7, #8
 800f780:	46bd      	mov	sp, r7
 800f782:	bd80      	pop	{r7, pc}

0800f784 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f784:	b580      	push	{r7, lr}
 800f786:	b086      	sub	sp, #24
 800f788:	af00      	add	r7, sp, #0
 800f78a:	60f8      	str	r0, [r7, #12]
 800f78c:	460b      	mov	r3, r1
 800f78e:	607a      	str	r2, [r7, #4]
 800f790:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800f792:	7afb      	ldrb	r3, [r7, #11]
 800f794:	2b00      	cmp	r3, #0
 800f796:	d14b      	bne.n	800f830 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800f79e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f7a0:	68fb      	ldr	r3, [r7, #12]
 800f7a2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f7a6:	2b03      	cmp	r3, #3
 800f7a8:	d134      	bne.n	800f814 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800f7aa:	697b      	ldr	r3, [r7, #20]
 800f7ac:	68da      	ldr	r2, [r3, #12]
 800f7ae:	697b      	ldr	r3, [r7, #20]
 800f7b0:	691b      	ldr	r3, [r3, #16]
 800f7b2:	429a      	cmp	r2, r3
 800f7b4:	d919      	bls.n	800f7ea <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800f7b6:	697b      	ldr	r3, [r7, #20]
 800f7b8:	68da      	ldr	r2, [r3, #12]
 800f7ba:	697b      	ldr	r3, [r7, #20]
 800f7bc:	691b      	ldr	r3, [r3, #16]
 800f7be:	1ad2      	subs	r2, r2, r3
 800f7c0:	697b      	ldr	r3, [r7, #20]
 800f7c2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800f7c4:	697b      	ldr	r3, [r7, #20]
 800f7c6:	68da      	ldr	r2, [r3, #12]
 800f7c8:	697b      	ldr	r3, [r7, #20]
 800f7ca:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800f7cc:	429a      	cmp	r2, r3
 800f7ce:	d203      	bcs.n	800f7d8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800f7d4:	b29b      	uxth	r3, r3
 800f7d6:	e002      	b.n	800f7de <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800f7d8:	697b      	ldr	r3, [r7, #20]
 800f7da:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800f7dc:	b29b      	uxth	r3, r3
 800f7de:	461a      	mov	r2, r3
 800f7e0:	6879      	ldr	r1, [r7, #4]
 800f7e2:	68f8      	ldr	r0, [r7, #12]
 800f7e4:	f000 ff6e 	bl	80106c4 <USBD_CtlContinueRx>
 800f7e8:	e038      	b.n	800f85c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f7f0:	691b      	ldr	r3, [r3, #16]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	d00a      	beq.n	800f80c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800f7fc:	2b03      	cmp	r3, #3
 800f7fe:	d105      	bne.n	800f80c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f806:	691b      	ldr	r3, [r3, #16]
 800f808:	68f8      	ldr	r0, [r7, #12]
 800f80a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800f80c:	68f8      	ldr	r0, [r7, #12]
 800f80e:	f000 ff6b 	bl	80106e8 <USBD_CtlSendStatus>
 800f812:	e023      	b.n	800f85c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800f814:	68fb      	ldr	r3, [r7, #12]
 800f816:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f81a:	2b05      	cmp	r3, #5
 800f81c:	d11e      	bne.n	800f85c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	2200      	movs	r2, #0
 800f822:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800f826:	2100      	movs	r1, #0
 800f828:	68f8      	ldr	r0, [r7, #12]
 800f82a:	f008 fcb9 	bl	80181a0 <USBD_LL_StallEP>
 800f82e:	e015      	b.n	800f85c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800f830:	68fb      	ldr	r3, [r7, #12]
 800f832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f836:	699b      	ldr	r3, [r3, #24]
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d00d      	beq.n	800f858 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800f842:	2b03      	cmp	r3, #3
 800f844:	d108      	bne.n	800f858 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f84c:	699b      	ldr	r3, [r3, #24]
 800f84e:	7afa      	ldrb	r2, [r7, #11]
 800f850:	4611      	mov	r1, r2
 800f852:	68f8      	ldr	r0, [r7, #12]
 800f854:	4798      	blx	r3
 800f856:	e001      	b.n	800f85c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800f858:	2302      	movs	r3, #2
 800f85a:	e000      	b.n	800f85e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800f85c:	2300      	movs	r3, #0
}
 800f85e:	4618      	mov	r0, r3
 800f860:	3718      	adds	r7, #24
 800f862:	46bd      	mov	sp, r7
 800f864:	bd80      	pop	{r7, pc}

0800f866 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800f866:	b580      	push	{r7, lr}
 800f868:	b086      	sub	sp, #24
 800f86a:	af00      	add	r7, sp, #0
 800f86c:	60f8      	str	r0, [r7, #12]
 800f86e:	460b      	mov	r3, r1
 800f870:	607a      	str	r2, [r7, #4]
 800f872:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800f874:	7afb      	ldrb	r3, [r7, #11]
 800f876:	2b00      	cmp	r3, #0
 800f878:	d17f      	bne.n	800f97a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	3314      	adds	r3, #20
 800f87e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f886:	2b02      	cmp	r3, #2
 800f888:	d15c      	bne.n	800f944 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800f88a:	697b      	ldr	r3, [r7, #20]
 800f88c:	68da      	ldr	r2, [r3, #12]
 800f88e:	697b      	ldr	r3, [r7, #20]
 800f890:	691b      	ldr	r3, [r3, #16]
 800f892:	429a      	cmp	r2, r3
 800f894:	d915      	bls.n	800f8c2 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800f896:	697b      	ldr	r3, [r7, #20]
 800f898:	68da      	ldr	r2, [r3, #12]
 800f89a:	697b      	ldr	r3, [r7, #20]
 800f89c:	691b      	ldr	r3, [r3, #16]
 800f89e:	1ad2      	subs	r2, r2, r3
 800f8a0:	697b      	ldr	r3, [r7, #20]
 800f8a2:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800f8a4:	697b      	ldr	r3, [r7, #20]
 800f8a6:	68db      	ldr	r3, [r3, #12]
 800f8a8:	b29b      	uxth	r3, r3
 800f8aa:	461a      	mov	r2, r3
 800f8ac:	6879      	ldr	r1, [r7, #4]
 800f8ae:	68f8      	ldr	r0, [r7, #12]
 800f8b0:	f000 fef6 	bl	80106a0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f8b4:	2300      	movs	r3, #0
 800f8b6:	2200      	movs	r2, #0
 800f8b8:	2100      	movs	r1, #0
 800f8ba:	68f8      	ldr	r0, [r7, #12]
 800f8bc:	f008 fd78 	bl	80183b0 <USBD_LL_PrepareReceive>
 800f8c0:	e04e      	b.n	800f960 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800f8c2:	697b      	ldr	r3, [r7, #20]
 800f8c4:	689b      	ldr	r3, [r3, #8]
 800f8c6:	697a      	ldr	r2, [r7, #20]
 800f8c8:	6912      	ldr	r2, [r2, #16]
 800f8ca:	fbb3 f1f2 	udiv	r1, r3, r2
 800f8ce:	fb02 f201 	mul.w	r2, r2, r1
 800f8d2:	1a9b      	subs	r3, r3, r2
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d11c      	bne.n	800f912 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800f8d8:	697b      	ldr	r3, [r7, #20]
 800f8da:	689a      	ldr	r2, [r3, #8]
 800f8dc:	697b      	ldr	r3, [r7, #20]
 800f8de:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800f8e0:	429a      	cmp	r2, r3
 800f8e2:	d316      	bcc.n	800f912 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800f8e4:	697b      	ldr	r3, [r7, #20]
 800f8e6:	689a      	ldr	r2, [r3, #8]
 800f8e8:	68fb      	ldr	r3, [r7, #12]
 800f8ea:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800f8ee:	429a      	cmp	r2, r3
 800f8f0:	d20f      	bcs.n	800f912 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800f8f2:	2200      	movs	r2, #0
 800f8f4:	2100      	movs	r1, #0
 800f8f6:	68f8      	ldr	r0, [r7, #12]
 800f8f8:	f000 fed2 	bl	80106a0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800f8fc:	68fb      	ldr	r3, [r7, #12]
 800f8fe:	2200      	movs	r2, #0
 800f900:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f904:	2300      	movs	r3, #0
 800f906:	2200      	movs	r2, #0
 800f908:	2100      	movs	r1, #0
 800f90a:	68f8      	ldr	r0, [r7, #12]
 800f90c:	f008 fd50 	bl	80183b0 <USBD_LL_PrepareReceive>
 800f910:	e026      	b.n	800f960 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f918:	68db      	ldr	r3, [r3, #12]
 800f91a:	2b00      	cmp	r3, #0
 800f91c:	d00a      	beq.n	800f934 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800f924:	2b03      	cmp	r3, #3
 800f926:	d105      	bne.n	800f934 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f92e:	68db      	ldr	r3, [r3, #12]
 800f930:	68f8      	ldr	r0, [r7, #12]
 800f932:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800f934:	2180      	movs	r1, #128	; 0x80
 800f936:	68f8      	ldr	r0, [r7, #12]
 800f938:	f008 fc32 	bl	80181a0 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800f93c:	68f8      	ldr	r0, [r7, #12]
 800f93e:	f000 fee6 	bl	801070e <USBD_CtlReceiveStatus>
 800f942:	e00d      	b.n	800f960 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800f94a:	2b04      	cmp	r3, #4
 800f94c:	d004      	beq.n	800f958 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800f954:	2b00      	cmp	r3, #0
 800f956:	d103      	bne.n	800f960 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800f958:	2180      	movs	r1, #128	; 0x80
 800f95a:	68f8      	ldr	r0, [r7, #12]
 800f95c:	f008 fc20 	bl	80181a0 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800f966:	2b01      	cmp	r3, #1
 800f968:	d11d      	bne.n	800f9a6 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800f96a:	68f8      	ldr	r0, [r7, #12]
 800f96c:	f7ff fe82 	bl	800f674 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	2200      	movs	r2, #0
 800f974:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800f978:	e015      	b.n	800f9a6 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f980:	695b      	ldr	r3, [r3, #20]
 800f982:	2b00      	cmp	r3, #0
 800f984:	d00d      	beq.n	800f9a2 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800f986:	68fb      	ldr	r3, [r7, #12]
 800f988:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800f98c:	2b03      	cmp	r3, #3
 800f98e:	d108      	bne.n	800f9a2 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800f990:	68fb      	ldr	r3, [r7, #12]
 800f992:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f996:	695b      	ldr	r3, [r3, #20]
 800f998:	7afa      	ldrb	r2, [r7, #11]
 800f99a:	4611      	mov	r1, r2
 800f99c:	68f8      	ldr	r0, [r7, #12]
 800f99e:	4798      	blx	r3
 800f9a0:	e001      	b.n	800f9a6 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800f9a2:	2302      	movs	r3, #2
 800f9a4:	e000      	b.n	800f9a8 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800f9a6:	2300      	movs	r3, #0
}
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	3718      	adds	r7, #24
 800f9ac:	46bd      	mov	sp, r7
 800f9ae:	bd80      	pop	{r7, pc}

0800f9b0 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f9b0:	b580      	push	{r7, lr}
 800f9b2:	b082      	sub	sp, #8
 800f9b4:	af00      	add	r7, sp, #0
 800f9b6:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f9b8:	2340      	movs	r3, #64	; 0x40
 800f9ba:	2200      	movs	r2, #0
 800f9bc:	2100      	movs	r1, #0
 800f9be:	6878      	ldr	r0, [r7, #4]
 800f9c0:	f008 fb44 	bl	801804c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	2201      	movs	r2, #1
 800f9c8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	2240      	movs	r2, #64	; 0x40
 800f9d0:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f9d4:	2340      	movs	r3, #64	; 0x40
 800f9d6:	2200      	movs	r2, #0
 800f9d8:	2180      	movs	r1, #128	; 0x80
 800f9da:	6878      	ldr	r0, [r7, #4]
 800f9dc:	f008 fb36 	bl	801804c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	2201      	movs	r2, #1
 800f9e4:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	2240      	movs	r2, #64	; 0x40
 800f9ea:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	2201      	movs	r2, #1
 800f9f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	2200      	movs	r2, #0
 800f9f8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	2200      	movs	r2, #0
 800fa00:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	2200      	movs	r2, #0
 800fa06:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d009      	beq.n	800fa28 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fa1a:	685b      	ldr	r3, [r3, #4]
 800fa1c:	687a      	ldr	r2, [r7, #4]
 800fa1e:	6852      	ldr	r2, [r2, #4]
 800fa20:	b2d2      	uxtb	r2, r2
 800fa22:	4611      	mov	r1, r2
 800fa24:	6878      	ldr	r0, [r7, #4]
 800fa26:	4798      	blx	r3
  }

  return USBD_OK;
 800fa28:	2300      	movs	r3, #0
}
 800fa2a:	4618      	mov	r0, r3
 800fa2c:	3708      	adds	r7, #8
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	bd80      	pop	{r7, pc}

0800fa32 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800fa32:	b480      	push	{r7}
 800fa34:	b083      	sub	sp, #12
 800fa36:	af00      	add	r7, sp, #0
 800fa38:	6078      	str	r0, [r7, #4]
 800fa3a:	460b      	mov	r3, r1
 800fa3c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	78fa      	ldrb	r2, [r7, #3]
 800fa42:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800fa44:	2300      	movs	r3, #0
}
 800fa46:	4618      	mov	r0, r3
 800fa48:	370c      	adds	r7, #12
 800fa4a:	46bd      	mov	sp, r7
 800fa4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa50:	4770      	bx	lr

0800fa52 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800fa52:	b480      	push	{r7}
 800fa54:	b083      	sub	sp, #12
 800fa56:	af00      	add	r7, sp, #0
 800fa58:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	2204      	movs	r2, #4
 800fa6a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800fa6e:	2300      	movs	r3, #0
}
 800fa70:	4618      	mov	r0, r3
 800fa72:	370c      	adds	r7, #12
 800fa74:	46bd      	mov	sp, r7
 800fa76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa7a:	4770      	bx	lr

0800fa7c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800fa7c:	b480      	push	{r7}
 800fa7e:	b083      	sub	sp, #12
 800fa80:	af00      	add	r7, sp, #0
 800fa82:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa8a:	2b04      	cmp	r3, #4
 800fa8c:	d105      	bne.n	800fa9a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800fa9a:	2300      	movs	r3, #0
}
 800fa9c:	4618      	mov	r0, r3
 800fa9e:	370c      	adds	r7, #12
 800faa0:	46bd      	mov	sp, r7
 800faa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa6:	4770      	bx	lr

0800faa8 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800faa8:	b580      	push	{r7, lr}
 800faaa:	b082      	sub	sp, #8
 800faac:	af00      	add	r7, sp, #0
 800faae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fab6:	2b03      	cmp	r3, #3
 800fab8:	d10b      	bne.n	800fad2 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fac0:	69db      	ldr	r3, [r3, #28]
 800fac2:	2b00      	cmp	r3, #0
 800fac4:	d005      	beq.n	800fad2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800facc:	69db      	ldr	r3, [r3, #28]
 800face:	6878      	ldr	r0, [r7, #4]
 800fad0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800fad2:	2300      	movs	r3, #0
}
 800fad4:	4618      	mov	r0, r3
 800fad6:	3708      	adds	r7, #8
 800fad8:	46bd      	mov	sp, r7
 800fada:	bd80      	pop	{r7, pc}

0800fadc <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800fadc:	b480      	push	{r7}
 800fade:	b083      	sub	sp, #12
 800fae0:	af00      	add	r7, sp, #0
 800fae2:	6078      	str	r0, [r7, #4]
 800fae4:	460b      	mov	r3, r1
 800fae6:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800fae8:	2300      	movs	r3, #0
}
 800faea:	4618      	mov	r0, r3
 800faec:	370c      	adds	r7, #12
 800faee:	46bd      	mov	sp, r7
 800faf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faf4:	4770      	bx	lr

0800faf6 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800faf6:	b480      	push	{r7}
 800faf8:	b083      	sub	sp, #12
 800fafa:	af00      	add	r7, sp, #0
 800fafc:	6078      	str	r0, [r7, #4]
 800fafe:	460b      	mov	r3, r1
 800fb00:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800fb02:	2300      	movs	r3, #0
}
 800fb04:	4618      	mov	r0, r3
 800fb06:	370c      	adds	r7, #12
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb0e:	4770      	bx	lr

0800fb10 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800fb10:	b480      	push	{r7}
 800fb12:	b083      	sub	sp, #12
 800fb14:	af00      	add	r7, sp, #0
 800fb16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800fb18:	2300      	movs	r3, #0
}
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	370c      	adds	r7, #12
 800fb1e:	46bd      	mov	sp, r7
 800fb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb24:	4770      	bx	lr

0800fb26 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800fb26:	b580      	push	{r7, lr}
 800fb28:	b082      	sub	sp, #8
 800fb2a:	af00      	add	r7, sp, #0
 800fb2c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	2201      	movs	r2, #1
 800fb32:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800fb36:	687b      	ldr	r3, [r7, #4]
 800fb38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fb3c:	685b      	ldr	r3, [r3, #4]
 800fb3e:	687a      	ldr	r2, [r7, #4]
 800fb40:	6852      	ldr	r2, [r2, #4]
 800fb42:	b2d2      	uxtb	r2, r2
 800fb44:	4611      	mov	r1, r2
 800fb46:	6878      	ldr	r0, [r7, #4]
 800fb48:	4798      	blx	r3

  return USBD_OK;
 800fb4a:	2300      	movs	r3, #0
}
 800fb4c:	4618      	mov	r0, r3
 800fb4e:	3708      	adds	r7, #8
 800fb50:	46bd      	mov	sp, r7
 800fb52:	bd80      	pop	{r7, pc}

0800fb54 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800fb54:	b580      	push	{r7, lr}
 800fb56:	b084      	sub	sp, #16
 800fb58:	af00      	add	r7, sp, #0
 800fb5a:	6078      	str	r0, [r7, #4]
 800fb5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fb5e:	2300      	movs	r3, #0
 800fb60:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fb62:	683b      	ldr	r3, [r7, #0]
 800fb64:	781b      	ldrb	r3, [r3, #0]
 800fb66:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fb6a:	2b20      	cmp	r3, #32
 800fb6c:	d004      	beq.n	800fb78 <USBD_StdDevReq+0x24>
 800fb6e:	2b40      	cmp	r3, #64	; 0x40
 800fb70:	d002      	beq.n	800fb78 <USBD_StdDevReq+0x24>
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d008      	beq.n	800fb88 <USBD_StdDevReq+0x34>
 800fb76:	e04c      	b.n	800fc12 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fb7e:	689b      	ldr	r3, [r3, #8]
 800fb80:	6839      	ldr	r1, [r7, #0]
 800fb82:	6878      	ldr	r0, [r7, #4]
 800fb84:	4798      	blx	r3
      break;
 800fb86:	e049      	b.n	800fc1c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fb88:	683b      	ldr	r3, [r7, #0]
 800fb8a:	785b      	ldrb	r3, [r3, #1]
 800fb8c:	2b09      	cmp	r3, #9
 800fb8e:	d83a      	bhi.n	800fc06 <USBD_StdDevReq+0xb2>
 800fb90:	a201      	add	r2, pc, #4	; (adr r2, 800fb98 <USBD_StdDevReq+0x44>)
 800fb92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb96:	bf00      	nop
 800fb98:	0800fbe9 	.word	0x0800fbe9
 800fb9c:	0800fbfd 	.word	0x0800fbfd
 800fba0:	0800fc07 	.word	0x0800fc07
 800fba4:	0800fbf3 	.word	0x0800fbf3
 800fba8:	0800fc07 	.word	0x0800fc07
 800fbac:	0800fbcb 	.word	0x0800fbcb
 800fbb0:	0800fbc1 	.word	0x0800fbc1
 800fbb4:	0800fc07 	.word	0x0800fc07
 800fbb8:	0800fbdf 	.word	0x0800fbdf
 800fbbc:	0800fbd5 	.word	0x0800fbd5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800fbc0:	6839      	ldr	r1, [r7, #0]
 800fbc2:	6878      	ldr	r0, [r7, #4]
 800fbc4:	f000 f9d4 	bl	800ff70 <USBD_GetDescriptor>
          break;
 800fbc8:	e022      	b.n	800fc10 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800fbca:	6839      	ldr	r1, [r7, #0]
 800fbcc:	6878      	ldr	r0, [r7, #4]
 800fbce:	f000 fb37 	bl	8010240 <USBD_SetAddress>
          break;
 800fbd2:	e01d      	b.n	800fc10 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800fbd4:	6839      	ldr	r1, [r7, #0]
 800fbd6:	6878      	ldr	r0, [r7, #4]
 800fbd8:	f000 fb74 	bl	80102c4 <USBD_SetConfig>
          break;
 800fbdc:	e018      	b.n	800fc10 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800fbde:	6839      	ldr	r1, [r7, #0]
 800fbe0:	6878      	ldr	r0, [r7, #4]
 800fbe2:	f000 fbfd 	bl	80103e0 <USBD_GetConfig>
          break;
 800fbe6:	e013      	b.n	800fc10 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800fbe8:	6839      	ldr	r1, [r7, #0]
 800fbea:	6878      	ldr	r0, [r7, #4]
 800fbec:	f000 fc2c 	bl	8010448 <USBD_GetStatus>
          break;
 800fbf0:	e00e      	b.n	800fc10 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800fbf2:	6839      	ldr	r1, [r7, #0]
 800fbf4:	6878      	ldr	r0, [r7, #4]
 800fbf6:	f000 fc5a 	bl	80104ae <USBD_SetFeature>
          break;
 800fbfa:	e009      	b.n	800fc10 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800fbfc:	6839      	ldr	r1, [r7, #0]
 800fbfe:	6878      	ldr	r0, [r7, #4]
 800fc00:	f000 fc69 	bl	80104d6 <USBD_ClrFeature>
          break;
 800fc04:	e004      	b.n	800fc10 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800fc06:	6839      	ldr	r1, [r7, #0]
 800fc08:	6878      	ldr	r0, [r7, #4]
 800fc0a:	f000 fcc2 	bl	8010592 <USBD_CtlError>
          break;
 800fc0e:	bf00      	nop
      }
      break;
 800fc10:	e004      	b.n	800fc1c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800fc12:	6839      	ldr	r1, [r7, #0]
 800fc14:	6878      	ldr	r0, [r7, #4]
 800fc16:	f000 fcbc 	bl	8010592 <USBD_CtlError>
      break;
 800fc1a:	bf00      	nop
  }

  return ret;
 800fc1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc1e:	4618      	mov	r0, r3
 800fc20:	3710      	adds	r7, #16
 800fc22:	46bd      	mov	sp, r7
 800fc24:	bd80      	pop	{r7, pc}
 800fc26:	bf00      	nop

0800fc28 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800fc28:	b580      	push	{r7, lr}
 800fc2a:	b084      	sub	sp, #16
 800fc2c:	af00      	add	r7, sp, #0
 800fc2e:	6078      	str	r0, [r7, #4]
 800fc30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fc32:	2300      	movs	r3, #0
 800fc34:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fc36:	683b      	ldr	r3, [r7, #0]
 800fc38:	781b      	ldrb	r3, [r3, #0]
 800fc3a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fc3e:	2b20      	cmp	r3, #32
 800fc40:	d003      	beq.n	800fc4a <USBD_StdItfReq+0x22>
 800fc42:	2b40      	cmp	r3, #64	; 0x40
 800fc44:	d001      	beq.n	800fc4a <USBD_StdItfReq+0x22>
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d12a      	bne.n	800fca0 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fc50:	3b01      	subs	r3, #1
 800fc52:	2b02      	cmp	r3, #2
 800fc54:	d81d      	bhi.n	800fc92 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800fc56:	683b      	ldr	r3, [r7, #0]
 800fc58:	889b      	ldrh	r3, [r3, #4]
 800fc5a:	b2db      	uxtb	r3, r3
 800fc5c:	2b01      	cmp	r3, #1
 800fc5e:	d813      	bhi.n	800fc88 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fc66:	689b      	ldr	r3, [r3, #8]
 800fc68:	6839      	ldr	r1, [r7, #0]
 800fc6a:	6878      	ldr	r0, [r7, #4]
 800fc6c:	4798      	blx	r3
 800fc6e:	4603      	mov	r3, r0
 800fc70:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800fc72:	683b      	ldr	r3, [r7, #0]
 800fc74:	88db      	ldrh	r3, [r3, #6]
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d110      	bne.n	800fc9c <USBD_StdItfReq+0x74>
 800fc7a:	7bfb      	ldrb	r3, [r7, #15]
 800fc7c:	2b00      	cmp	r3, #0
 800fc7e:	d10d      	bne.n	800fc9c <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800fc80:	6878      	ldr	r0, [r7, #4]
 800fc82:	f000 fd31 	bl	80106e8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800fc86:	e009      	b.n	800fc9c <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800fc88:	6839      	ldr	r1, [r7, #0]
 800fc8a:	6878      	ldr	r0, [r7, #4]
 800fc8c:	f000 fc81 	bl	8010592 <USBD_CtlError>
          break;
 800fc90:	e004      	b.n	800fc9c <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800fc92:	6839      	ldr	r1, [r7, #0]
 800fc94:	6878      	ldr	r0, [r7, #4]
 800fc96:	f000 fc7c 	bl	8010592 <USBD_CtlError>
          break;
 800fc9a:	e000      	b.n	800fc9e <USBD_StdItfReq+0x76>
          break;
 800fc9c:	bf00      	nop
      }
      break;
 800fc9e:	e004      	b.n	800fcaa <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800fca0:	6839      	ldr	r1, [r7, #0]
 800fca2:	6878      	ldr	r0, [r7, #4]
 800fca4:	f000 fc75 	bl	8010592 <USBD_CtlError>
      break;
 800fca8:	bf00      	nop
  }

  return USBD_OK;
 800fcaa:	2300      	movs	r3, #0
}
 800fcac:	4618      	mov	r0, r3
 800fcae:	3710      	adds	r7, #16
 800fcb0:	46bd      	mov	sp, r7
 800fcb2:	bd80      	pop	{r7, pc}

0800fcb4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800fcb4:	b580      	push	{r7, lr}
 800fcb6:	b084      	sub	sp, #16
 800fcb8:	af00      	add	r7, sp, #0
 800fcba:	6078      	str	r0, [r7, #4]
 800fcbc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800fcbe:	2300      	movs	r3, #0
 800fcc0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800fcc2:	683b      	ldr	r3, [r7, #0]
 800fcc4:	889b      	ldrh	r3, [r3, #4]
 800fcc6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fcc8:	683b      	ldr	r3, [r7, #0]
 800fcca:	781b      	ldrb	r3, [r3, #0]
 800fccc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fcd0:	2b20      	cmp	r3, #32
 800fcd2:	d004      	beq.n	800fcde <USBD_StdEPReq+0x2a>
 800fcd4:	2b40      	cmp	r3, #64	; 0x40
 800fcd6:	d002      	beq.n	800fcde <USBD_StdEPReq+0x2a>
 800fcd8:	2b00      	cmp	r3, #0
 800fcda:	d008      	beq.n	800fcee <USBD_StdEPReq+0x3a>
 800fcdc:	e13d      	b.n	800ff5a <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fce4:	689b      	ldr	r3, [r3, #8]
 800fce6:	6839      	ldr	r1, [r7, #0]
 800fce8:	6878      	ldr	r0, [r7, #4]
 800fcea:	4798      	blx	r3
      break;
 800fcec:	e13a      	b.n	800ff64 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800fcee:	683b      	ldr	r3, [r7, #0]
 800fcf0:	781b      	ldrb	r3, [r3, #0]
 800fcf2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fcf6:	2b20      	cmp	r3, #32
 800fcf8:	d10a      	bne.n	800fd10 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fd00:	689b      	ldr	r3, [r3, #8]
 800fd02:	6839      	ldr	r1, [r7, #0]
 800fd04:	6878      	ldr	r0, [r7, #4]
 800fd06:	4798      	blx	r3
 800fd08:	4603      	mov	r3, r0
 800fd0a:	73fb      	strb	r3, [r7, #15]

        return ret;
 800fd0c:	7bfb      	ldrb	r3, [r7, #15]
 800fd0e:	e12a      	b.n	800ff66 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800fd10:	683b      	ldr	r3, [r7, #0]
 800fd12:	785b      	ldrb	r3, [r3, #1]
 800fd14:	2b01      	cmp	r3, #1
 800fd16:	d03e      	beq.n	800fd96 <USBD_StdEPReq+0xe2>
 800fd18:	2b03      	cmp	r3, #3
 800fd1a:	d002      	beq.n	800fd22 <USBD_StdEPReq+0x6e>
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d070      	beq.n	800fe02 <USBD_StdEPReq+0x14e>
 800fd20:	e115      	b.n	800ff4e <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fd28:	2b02      	cmp	r3, #2
 800fd2a:	d002      	beq.n	800fd32 <USBD_StdEPReq+0x7e>
 800fd2c:	2b03      	cmp	r3, #3
 800fd2e:	d015      	beq.n	800fd5c <USBD_StdEPReq+0xa8>
 800fd30:	e02b      	b.n	800fd8a <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fd32:	7bbb      	ldrb	r3, [r7, #14]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	d00c      	beq.n	800fd52 <USBD_StdEPReq+0x9e>
 800fd38:	7bbb      	ldrb	r3, [r7, #14]
 800fd3a:	2b80      	cmp	r3, #128	; 0x80
 800fd3c:	d009      	beq.n	800fd52 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800fd3e:	7bbb      	ldrb	r3, [r7, #14]
 800fd40:	4619      	mov	r1, r3
 800fd42:	6878      	ldr	r0, [r7, #4]
 800fd44:	f008 fa2c 	bl	80181a0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800fd48:	2180      	movs	r1, #128	; 0x80
 800fd4a:	6878      	ldr	r0, [r7, #4]
 800fd4c:	f008 fa28 	bl	80181a0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800fd50:	e020      	b.n	800fd94 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800fd52:	6839      	ldr	r1, [r7, #0]
 800fd54:	6878      	ldr	r0, [r7, #4]
 800fd56:	f000 fc1c 	bl	8010592 <USBD_CtlError>
              break;
 800fd5a:	e01b      	b.n	800fd94 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800fd5c:	683b      	ldr	r3, [r7, #0]
 800fd5e:	885b      	ldrh	r3, [r3, #2]
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	d10e      	bne.n	800fd82 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800fd64:	7bbb      	ldrb	r3, [r7, #14]
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d00b      	beq.n	800fd82 <USBD_StdEPReq+0xce>
 800fd6a:	7bbb      	ldrb	r3, [r7, #14]
 800fd6c:	2b80      	cmp	r3, #128	; 0x80
 800fd6e:	d008      	beq.n	800fd82 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800fd70:	683b      	ldr	r3, [r7, #0]
 800fd72:	88db      	ldrh	r3, [r3, #6]
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d104      	bne.n	800fd82 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800fd78:	7bbb      	ldrb	r3, [r7, #14]
 800fd7a:	4619      	mov	r1, r3
 800fd7c:	6878      	ldr	r0, [r7, #4]
 800fd7e:	f008 fa0f 	bl	80181a0 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800fd82:	6878      	ldr	r0, [r7, #4]
 800fd84:	f000 fcb0 	bl	80106e8 <USBD_CtlSendStatus>

              break;
 800fd88:	e004      	b.n	800fd94 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800fd8a:	6839      	ldr	r1, [r7, #0]
 800fd8c:	6878      	ldr	r0, [r7, #4]
 800fd8e:	f000 fc00 	bl	8010592 <USBD_CtlError>
              break;
 800fd92:	bf00      	nop
          }
          break;
 800fd94:	e0e0      	b.n	800ff58 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fd9c:	2b02      	cmp	r3, #2
 800fd9e:	d002      	beq.n	800fda6 <USBD_StdEPReq+0xf2>
 800fda0:	2b03      	cmp	r3, #3
 800fda2:	d015      	beq.n	800fdd0 <USBD_StdEPReq+0x11c>
 800fda4:	e026      	b.n	800fdf4 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fda6:	7bbb      	ldrb	r3, [r7, #14]
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d00c      	beq.n	800fdc6 <USBD_StdEPReq+0x112>
 800fdac:	7bbb      	ldrb	r3, [r7, #14]
 800fdae:	2b80      	cmp	r3, #128	; 0x80
 800fdb0:	d009      	beq.n	800fdc6 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800fdb2:	7bbb      	ldrb	r3, [r7, #14]
 800fdb4:	4619      	mov	r1, r3
 800fdb6:	6878      	ldr	r0, [r7, #4]
 800fdb8:	f008 f9f2 	bl	80181a0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800fdbc:	2180      	movs	r1, #128	; 0x80
 800fdbe:	6878      	ldr	r0, [r7, #4]
 800fdc0:	f008 f9ee 	bl	80181a0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800fdc4:	e01c      	b.n	800fe00 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800fdc6:	6839      	ldr	r1, [r7, #0]
 800fdc8:	6878      	ldr	r0, [r7, #4]
 800fdca:	f000 fbe2 	bl	8010592 <USBD_CtlError>
              break;
 800fdce:	e017      	b.n	800fe00 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800fdd0:	683b      	ldr	r3, [r7, #0]
 800fdd2:	885b      	ldrh	r3, [r3, #2]
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d112      	bne.n	800fdfe <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800fdd8:	7bbb      	ldrb	r3, [r7, #14]
 800fdda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d004      	beq.n	800fdec <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800fde2:	7bbb      	ldrb	r3, [r7, #14]
 800fde4:	4619      	mov	r1, r3
 800fde6:	6878      	ldr	r0, [r7, #4]
 800fde8:	f008 fa10 	bl	801820c <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800fdec:	6878      	ldr	r0, [r7, #4]
 800fdee:	f000 fc7b 	bl	80106e8 <USBD_CtlSendStatus>
              }
              break;
 800fdf2:	e004      	b.n	800fdfe <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800fdf4:	6839      	ldr	r1, [r7, #0]
 800fdf6:	6878      	ldr	r0, [r7, #4]
 800fdf8:	f000 fbcb 	bl	8010592 <USBD_CtlError>
              break;
 800fdfc:	e000      	b.n	800fe00 <USBD_StdEPReq+0x14c>
              break;
 800fdfe:	bf00      	nop
          }
          break;
 800fe00:	e0aa      	b.n	800ff58 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fe08:	2b02      	cmp	r3, #2
 800fe0a:	d002      	beq.n	800fe12 <USBD_StdEPReq+0x15e>
 800fe0c:	2b03      	cmp	r3, #3
 800fe0e:	d032      	beq.n	800fe76 <USBD_StdEPReq+0x1c2>
 800fe10:	e097      	b.n	800ff42 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fe12:	7bbb      	ldrb	r3, [r7, #14]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d007      	beq.n	800fe28 <USBD_StdEPReq+0x174>
 800fe18:	7bbb      	ldrb	r3, [r7, #14]
 800fe1a:	2b80      	cmp	r3, #128	; 0x80
 800fe1c:	d004      	beq.n	800fe28 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800fe1e:	6839      	ldr	r1, [r7, #0]
 800fe20:	6878      	ldr	r0, [r7, #4]
 800fe22:	f000 fbb6 	bl	8010592 <USBD_CtlError>
                break;
 800fe26:	e091      	b.n	800ff4c <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fe28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	da0b      	bge.n	800fe48 <USBD_StdEPReq+0x194>
 800fe30:	7bbb      	ldrb	r3, [r7, #14]
 800fe32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fe36:	4613      	mov	r3, r2
 800fe38:	009b      	lsls	r3, r3, #2
 800fe3a:	4413      	add	r3, r2
 800fe3c:	009b      	lsls	r3, r3, #2
 800fe3e:	3310      	adds	r3, #16
 800fe40:	687a      	ldr	r2, [r7, #4]
 800fe42:	4413      	add	r3, r2
 800fe44:	3304      	adds	r3, #4
 800fe46:	e00b      	b.n	800fe60 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800fe48:	7bbb      	ldrb	r3, [r7, #14]
 800fe4a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fe4e:	4613      	mov	r3, r2
 800fe50:	009b      	lsls	r3, r3, #2
 800fe52:	4413      	add	r3, r2
 800fe54:	009b      	lsls	r3, r3, #2
 800fe56:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800fe5a:	687a      	ldr	r2, [r7, #4]
 800fe5c:	4413      	add	r3, r2
 800fe5e:	3304      	adds	r3, #4
 800fe60:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800fe62:	68bb      	ldr	r3, [r7, #8]
 800fe64:	2200      	movs	r2, #0
 800fe66:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800fe68:	68bb      	ldr	r3, [r7, #8]
 800fe6a:	2202      	movs	r2, #2
 800fe6c:	4619      	mov	r1, r3
 800fe6e:	6878      	ldr	r0, [r7, #4]
 800fe70:	f000 fbfa 	bl	8010668 <USBD_CtlSendData>
              break;
 800fe74:	e06a      	b.n	800ff4c <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800fe76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	da11      	bge.n	800fea2 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800fe7e:	7bbb      	ldrb	r3, [r7, #14]
 800fe80:	f003 020f 	and.w	r2, r3, #15
 800fe84:	6879      	ldr	r1, [r7, #4]
 800fe86:	4613      	mov	r3, r2
 800fe88:	009b      	lsls	r3, r3, #2
 800fe8a:	4413      	add	r3, r2
 800fe8c:	009b      	lsls	r3, r3, #2
 800fe8e:	440b      	add	r3, r1
 800fe90:	3318      	adds	r3, #24
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d117      	bne.n	800fec8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800fe98:	6839      	ldr	r1, [r7, #0]
 800fe9a:	6878      	ldr	r0, [r7, #4]
 800fe9c:	f000 fb79 	bl	8010592 <USBD_CtlError>
                  break;
 800fea0:	e054      	b.n	800ff4c <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800fea2:	7bbb      	ldrb	r3, [r7, #14]
 800fea4:	f003 020f 	and.w	r2, r3, #15
 800fea8:	6879      	ldr	r1, [r7, #4]
 800feaa:	4613      	mov	r3, r2
 800feac:	009b      	lsls	r3, r3, #2
 800feae:	4413      	add	r3, r2
 800feb0:	009b      	lsls	r3, r3, #2
 800feb2:	440b      	add	r3, r1
 800feb4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	2b00      	cmp	r3, #0
 800febc:	d104      	bne.n	800fec8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800febe:	6839      	ldr	r1, [r7, #0]
 800fec0:	6878      	ldr	r0, [r7, #4]
 800fec2:	f000 fb66 	bl	8010592 <USBD_CtlError>
                  break;
 800fec6:	e041      	b.n	800ff4c <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fec8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fecc:	2b00      	cmp	r3, #0
 800fece:	da0b      	bge.n	800fee8 <USBD_StdEPReq+0x234>
 800fed0:	7bbb      	ldrb	r3, [r7, #14]
 800fed2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fed6:	4613      	mov	r3, r2
 800fed8:	009b      	lsls	r3, r3, #2
 800feda:	4413      	add	r3, r2
 800fedc:	009b      	lsls	r3, r3, #2
 800fede:	3310      	adds	r3, #16
 800fee0:	687a      	ldr	r2, [r7, #4]
 800fee2:	4413      	add	r3, r2
 800fee4:	3304      	adds	r3, #4
 800fee6:	e00b      	b.n	800ff00 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800fee8:	7bbb      	ldrb	r3, [r7, #14]
 800feea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800feee:	4613      	mov	r3, r2
 800fef0:	009b      	lsls	r3, r3, #2
 800fef2:	4413      	add	r3, r2
 800fef4:	009b      	lsls	r3, r3, #2
 800fef6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800fefa:	687a      	ldr	r2, [r7, #4]
 800fefc:	4413      	add	r3, r2
 800fefe:	3304      	adds	r3, #4
 800ff00:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ff02:	7bbb      	ldrb	r3, [r7, #14]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d002      	beq.n	800ff0e <USBD_StdEPReq+0x25a>
 800ff08:	7bbb      	ldrb	r3, [r7, #14]
 800ff0a:	2b80      	cmp	r3, #128	; 0x80
 800ff0c:	d103      	bne.n	800ff16 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800ff0e:	68bb      	ldr	r3, [r7, #8]
 800ff10:	2200      	movs	r2, #0
 800ff12:	601a      	str	r2, [r3, #0]
 800ff14:	e00e      	b.n	800ff34 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800ff16:	7bbb      	ldrb	r3, [r7, #14]
 800ff18:	4619      	mov	r1, r3
 800ff1a:	6878      	ldr	r0, [r7, #4]
 800ff1c:	f008 f9ac 	bl	8018278 <USBD_LL_IsStallEP>
 800ff20:	4603      	mov	r3, r0
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	d003      	beq.n	800ff2e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800ff26:	68bb      	ldr	r3, [r7, #8]
 800ff28:	2201      	movs	r2, #1
 800ff2a:	601a      	str	r2, [r3, #0]
 800ff2c:	e002      	b.n	800ff34 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800ff2e:	68bb      	ldr	r3, [r7, #8]
 800ff30:	2200      	movs	r2, #0
 800ff32:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ff34:	68bb      	ldr	r3, [r7, #8]
 800ff36:	2202      	movs	r2, #2
 800ff38:	4619      	mov	r1, r3
 800ff3a:	6878      	ldr	r0, [r7, #4]
 800ff3c:	f000 fb94 	bl	8010668 <USBD_CtlSendData>
              break;
 800ff40:	e004      	b.n	800ff4c <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800ff42:	6839      	ldr	r1, [r7, #0]
 800ff44:	6878      	ldr	r0, [r7, #4]
 800ff46:	f000 fb24 	bl	8010592 <USBD_CtlError>
              break;
 800ff4a:	bf00      	nop
          }
          break;
 800ff4c:	e004      	b.n	800ff58 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800ff4e:	6839      	ldr	r1, [r7, #0]
 800ff50:	6878      	ldr	r0, [r7, #4]
 800ff52:	f000 fb1e 	bl	8010592 <USBD_CtlError>
          break;
 800ff56:	bf00      	nop
      }
      break;
 800ff58:	e004      	b.n	800ff64 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800ff5a:	6839      	ldr	r1, [r7, #0]
 800ff5c:	6878      	ldr	r0, [r7, #4]
 800ff5e:	f000 fb18 	bl	8010592 <USBD_CtlError>
      break;
 800ff62:	bf00      	nop
  }

  return ret;
 800ff64:	7bfb      	ldrb	r3, [r7, #15]
}
 800ff66:	4618      	mov	r0, r3
 800ff68:	3710      	adds	r7, #16
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	bd80      	pop	{r7, pc}
	...

0800ff70 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800ff70:	b580      	push	{r7, lr}
 800ff72:	b084      	sub	sp, #16
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	6078      	str	r0, [r7, #4]
 800ff78:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ff7a:	2300      	movs	r3, #0
 800ff7c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ff7e:	2300      	movs	r3, #0
 800ff80:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ff82:	2300      	movs	r3, #0
 800ff84:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ff86:	683b      	ldr	r3, [r7, #0]
 800ff88:	885b      	ldrh	r3, [r3, #2]
 800ff8a:	0a1b      	lsrs	r3, r3, #8
 800ff8c:	b29b      	uxth	r3, r3
 800ff8e:	3b01      	subs	r3, #1
 800ff90:	2b06      	cmp	r3, #6
 800ff92:	f200 8128 	bhi.w	80101e6 <USBD_GetDescriptor+0x276>
 800ff96:	a201      	add	r2, pc, #4	; (adr r2, 800ff9c <USBD_GetDescriptor+0x2c>)
 800ff98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff9c:	0800ffb9 	.word	0x0800ffb9
 800ffa0:	0800ffd1 	.word	0x0800ffd1
 800ffa4:	08010011 	.word	0x08010011
 800ffa8:	080101e7 	.word	0x080101e7
 800ffac:	080101e7 	.word	0x080101e7
 800ffb0:	08010187 	.word	0x08010187
 800ffb4:	080101b3 	.word	0x080101b3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	687a      	ldr	r2, [r7, #4]
 800ffc2:	7c12      	ldrb	r2, [r2, #16]
 800ffc4:	f107 0108 	add.w	r1, r7, #8
 800ffc8:	4610      	mov	r0, r2
 800ffca:	4798      	blx	r3
 800ffcc:	60f8      	str	r0, [r7, #12]
      break;
 800ffce:	e112      	b.n	80101f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	7c1b      	ldrb	r3, [r3, #16]
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d10d      	bne.n	800fff4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ffde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ffe0:	f107 0208 	add.w	r2, r7, #8
 800ffe4:	4610      	mov	r0, r2
 800ffe6:	4798      	blx	r3
 800ffe8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ffea:	68fb      	ldr	r3, [r7, #12]
 800ffec:	3301      	adds	r3, #1
 800ffee:	2202      	movs	r2, #2
 800fff0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800fff2:	e100      	b.n	80101f6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800fffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fffc:	f107 0208 	add.w	r2, r7, #8
 8010000:	4610      	mov	r0, r2
 8010002:	4798      	blx	r3
 8010004:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	3301      	adds	r3, #1
 801000a:	2202      	movs	r2, #2
 801000c:	701a      	strb	r2, [r3, #0]
      break;
 801000e:	e0f2      	b.n	80101f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8010010:	683b      	ldr	r3, [r7, #0]
 8010012:	885b      	ldrh	r3, [r3, #2]
 8010014:	b2db      	uxtb	r3, r3
 8010016:	2b05      	cmp	r3, #5
 8010018:	f200 80ac 	bhi.w	8010174 <USBD_GetDescriptor+0x204>
 801001c:	a201      	add	r2, pc, #4	; (adr r2, 8010024 <USBD_GetDescriptor+0xb4>)
 801001e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010022:	bf00      	nop
 8010024:	0801003d 	.word	0x0801003d
 8010028:	08010071 	.word	0x08010071
 801002c:	080100a5 	.word	0x080100a5
 8010030:	080100d9 	.word	0x080100d9
 8010034:	0801010d 	.word	0x0801010d
 8010038:	08010141 	.word	0x08010141
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8010042:	685b      	ldr	r3, [r3, #4]
 8010044:	2b00      	cmp	r3, #0
 8010046:	d00b      	beq.n	8010060 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801004e:	685b      	ldr	r3, [r3, #4]
 8010050:	687a      	ldr	r2, [r7, #4]
 8010052:	7c12      	ldrb	r2, [r2, #16]
 8010054:	f107 0108 	add.w	r1, r7, #8
 8010058:	4610      	mov	r0, r2
 801005a:	4798      	blx	r3
 801005c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801005e:	e091      	b.n	8010184 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010060:	6839      	ldr	r1, [r7, #0]
 8010062:	6878      	ldr	r0, [r7, #4]
 8010064:	f000 fa95 	bl	8010592 <USBD_CtlError>
            err++;
 8010068:	7afb      	ldrb	r3, [r7, #11]
 801006a:	3301      	adds	r3, #1
 801006c:	72fb      	strb	r3, [r7, #11]
          break;
 801006e:	e089      	b.n	8010184 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8010076:	689b      	ldr	r3, [r3, #8]
 8010078:	2b00      	cmp	r3, #0
 801007a:	d00b      	beq.n	8010094 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8010082:	689b      	ldr	r3, [r3, #8]
 8010084:	687a      	ldr	r2, [r7, #4]
 8010086:	7c12      	ldrb	r2, [r2, #16]
 8010088:	f107 0108 	add.w	r1, r7, #8
 801008c:	4610      	mov	r0, r2
 801008e:	4798      	blx	r3
 8010090:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010092:	e077      	b.n	8010184 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010094:	6839      	ldr	r1, [r7, #0]
 8010096:	6878      	ldr	r0, [r7, #4]
 8010098:	f000 fa7b 	bl	8010592 <USBD_CtlError>
            err++;
 801009c:	7afb      	ldrb	r3, [r7, #11]
 801009e:	3301      	adds	r3, #1
 80100a0:	72fb      	strb	r3, [r7, #11]
          break;
 80100a2:	e06f      	b.n	8010184 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80100aa:	68db      	ldr	r3, [r3, #12]
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d00b      	beq.n	80100c8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80100b6:	68db      	ldr	r3, [r3, #12]
 80100b8:	687a      	ldr	r2, [r7, #4]
 80100ba:	7c12      	ldrb	r2, [r2, #16]
 80100bc:	f107 0108 	add.w	r1, r7, #8
 80100c0:	4610      	mov	r0, r2
 80100c2:	4798      	blx	r3
 80100c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80100c6:	e05d      	b.n	8010184 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80100c8:	6839      	ldr	r1, [r7, #0]
 80100ca:	6878      	ldr	r0, [r7, #4]
 80100cc:	f000 fa61 	bl	8010592 <USBD_CtlError>
            err++;
 80100d0:	7afb      	ldrb	r3, [r7, #11]
 80100d2:	3301      	adds	r3, #1
 80100d4:	72fb      	strb	r3, [r7, #11]
          break;
 80100d6:	e055      	b.n	8010184 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80100de:	691b      	ldr	r3, [r3, #16]
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d00b      	beq.n	80100fc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80100ea:	691b      	ldr	r3, [r3, #16]
 80100ec:	687a      	ldr	r2, [r7, #4]
 80100ee:	7c12      	ldrb	r2, [r2, #16]
 80100f0:	f107 0108 	add.w	r1, r7, #8
 80100f4:	4610      	mov	r0, r2
 80100f6:	4798      	blx	r3
 80100f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80100fa:	e043      	b.n	8010184 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80100fc:	6839      	ldr	r1, [r7, #0]
 80100fe:	6878      	ldr	r0, [r7, #4]
 8010100:	f000 fa47 	bl	8010592 <USBD_CtlError>
            err++;
 8010104:	7afb      	ldrb	r3, [r7, #11]
 8010106:	3301      	adds	r3, #1
 8010108:	72fb      	strb	r3, [r7, #11]
          break;
 801010a:	e03b      	b.n	8010184 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8010112:	695b      	ldr	r3, [r3, #20]
 8010114:	2b00      	cmp	r3, #0
 8010116:	d00b      	beq.n	8010130 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010118:	687b      	ldr	r3, [r7, #4]
 801011a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 801011e:	695b      	ldr	r3, [r3, #20]
 8010120:	687a      	ldr	r2, [r7, #4]
 8010122:	7c12      	ldrb	r2, [r2, #16]
 8010124:	f107 0108 	add.w	r1, r7, #8
 8010128:	4610      	mov	r0, r2
 801012a:	4798      	blx	r3
 801012c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801012e:	e029      	b.n	8010184 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010130:	6839      	ldr	r1, [r7, #0]
 8010132:	6878      	ldr	r0, [r7, #4]
 8010134:	f000 fa2d 	bl	8010592 <USBD_CtlError>
            err++;
 8010138:	7afb      	ldrb	r3, [r7, #11]
 801013a:	3301      	adds	r3, #1
 801013c:	72fb      	strb	r3, [r7, #11]
          break;
 801013e:	e021      	b.n	8010184 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8010146:	699b      	ldr	r3, [r3, #24]
 8010148:	2b00      	cmp	r3, #0
 801014a:	d00b      	beq.n	8010164 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8010152:	699b      	ldr	r3, [r3, #24]
 8010154:	687a      	ldr	r2, [r7, #4]
 8010156:	7c12      	ldrb	r2, [r2, #16]
 8010158:	f107 0108 	add.w	r1, r7, #8
 801015c:	4610      	mov	r0, r2
 801015e:	4798      	blx	r3
 8010160:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8010162:	e00f      	b.n	8010184 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8010164:	6839      	ldr	r1, [r7, #0]
 8010166:	6878      	ldr	r0, [r7, #4]
 8010168:	f000 fa13 	bl	8010592 <USBD_CtlError>
            err++;
 801016c:	7afb      	ldrb	r3, [r7, #11]
 801016e:	3301      	adds	r3, #1
 8010170:	72fb      	strb	r3, [r7, #11]
          break;
 8010172:	e007      	b.n	8010184 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8010174:	6839      	ldr	r1, [r7, #0]
 8010176:	6878      	ldr	r0, [r7, #4]
 8010178:	f000 fa0b 	bl	8010592 <USBD_CtlError>
          err++;
 801017c:	7afb      	ldrb	r3, [r7, #11]
 801017e:	3301      	adds	r3, #1
 8010180:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8010182:	e038      	b.n	80101f6 <USBD_GetDescriptor+0x286>
 8010184:	e037      	b.n	80101f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	7c1b      	ldrb	r3, [r3, #16]
 801018a:	2b00      	cmp	r3, #0
 801018c:	d109      	bne.n	80101a2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010194:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010196:	f107 0208 	add.w	r2, r7, #8
 801019a:	4610      	mov	r0, r2
 801019c:	4798      	blx	r3
 801019e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80101a0:	e029      	b.n	80101f6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80101a2:	6839      	ldr	r1, [r7, #0]
 80101a4:	6878      	ldr	r0, [r7, #4]
 80101a6:	f000 f9f4 	bl	8010592 <USBD_CtlError>
        err++;
 80101aa:	7afb      	ldrb	r3, [r7, #11]
 80101ac:	3301      	adds	r3, #1
 80101ae:	72fb      	strb	r3, [r7, #11]
      break;
 80101b0:	e021      	b.n	80101f6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	7c1b      	ldrb	r3, [r3, #16]
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d10d      	bne.n	80101d6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80101c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80101c2:	f107 0208 	add.w	r2, r7, #8
 80101c6:	4610      	mov	r0, r2
 80101c8:	4798      	blx	r3
 80101ca:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	3301      	adds	r3, #1
 80101d0:	2207      	movs	r2, #7
 80101d2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80101d4:	e00f      	b.n	80101f6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80101d6:	6839      	ldr	r1, [r7, #0]
 80101d8:	6878      	ldr	r0, [r7, #4]
 80101da:	f000 f9da 	bl	8010592 <USBD_CtlError>
        err++;
 80101de:	7afb      	ldrb	r3, [r7, #11]
 80101e0:	3301      	adds	r3, #1
 80101e2:	72fb      	strb	r3, [r7, #11]
      break;
 80101e4:	e007      	b.n	80101f6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80101e6:	6839      	ldr	r1, [r7, #0]
 80101e8:	6878      	ldr	r0, [r7, #4]
 80101ea:	f000 f9d2 	bl	8010592 <USBD_CtlError>
      err++;
 80101ee:	7afb      	ldrb	r3, [r7, #11]
 80101f0:	3301      	adds	r3, #1
 80101f2:	72fb      	strb	r3, [r7, #11]
      break;
 80101f4:	bf00      	nop
  }

  if (err != 0U)
 80101f6:	7afb      	ldrb	r3, [r7, #11]
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d11c      	bne.n	8010236 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80101fc:	893b      	ldrh	r3, [r7, #8]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d011      	beq.n	8010226 <USBD_GetDescriptor+0x2b6>
 8010202:	683b      	ldr	r3, [r7, #0]
 8010204:	88db      	ldrh	r3, [r3, #6]
 8010206:	2b00      	cmp	r3, #0
 8010208:	d00d      	beq.n	8010226 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 801020a:	683b      	ldr	r3, [r7, #0]
 801020c:	88da      	ldrh	r2, [r3, #6]
 801020e:	893b      	ldrh	r3, [r7, #8]
 8010210:	4293      	cmp	r3, r2
 8010212:	bf28      	it	cs
 8010214:	4613      	movcs	r3, r2
 8010216:	b29b      	uxth	r3, r3
 8010218:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801021a:	893b      	ldrh	r3, [r7, #8]
 801021c:	461a      	mov	r2, r3
 801021e:	68f9      	ldr	r1, [r7, #12]
 8010220:	6878      	ldr	r0, [r7, #4]
 8010222:	f000 fa21 	bl	8010668 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8010226:	683b      	ldr	r3, [r7, #0]
 8010228:	88db      	ldrh	r3, [r3, #6]
 801022a:	2b00      	cmp	r3, #0
 801022c:	d104      	bne.n	8010238 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 801022e:	6878      	ldr	r0, [r7, #4]
 8010230:	f000 fa5a 	bl	80106e8 <USBD_CtlSendStatus>
 8010234:	e000      	b.n	8010238 <USBD_GetDescriptor+0x2c8>
    return;
 8010236:	bf00      	nop
    }
  }
}
 8010238:	3710      	adds	r7, #16
 801023a:	46bd      	mov	sp, r7
 801023c:	bd80      	pop	{r7, pc}
 801023e:	bf00      	nop

08010240 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8010240:	b580      	push	{r7, lr}
 8010242:	b084      	sub	sp, #16
 8010244:	af00      	add	r7, sp, #0
 8010246:	6078      	str	r0, [r7, #4]
 8010248:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801024a:	683b      	ldr	r3, [r7, #0]
 801024c:	889b      	ldrh	r3, [r3, #4]
 801024e:	2b00      	cmp	r3, #0
 8010250:	d130      	bne.n	80102b4 <USBD_SetAddress+0x74>
 8010252:	683b      	ldr	r3, [r7, #0]
 8010254:	88db      	ldrh	r3, [r3, #6]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d12c      	bne.n	80102b4 <USBD_SetAddress+0x74>
 801025a:	683b      	ldr	r3, [r7, #0]
 801025c:	885b      	ldrh	r3, [r3, #2]
 801025e:	2b7f      	cmp	r3, #127	; 0x7f
 8010260:	d828      	bhi.n	80102b4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010262:	683b      	ldr	r3, [r7, #0]
 8010264:	885b      	ldrh	r3, [r3, #2]
 8010266:	b2db      	uxtb	r3, r3
 8010268:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801026c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010274:	2b03      	cmp	r3, #3
 8010276:	d104      	bne.n	8010282 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8010278:	6839      	ldr	r1, [r7, #0]
 801027a:	6878      	ldr	r0, [r7, #4]
 801027c:	f000 f989 	bl	8010592 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010280:	e01c      	b.n	80102bc <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	7bfa      	ldrb	r2, [r7, #15]
 8010286:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 801028a:	7bfb      	ldrb	r3, [r7, #15]
 801028c:	4619      	mov	r1, r3
 801028e:	6878      	ldr	r0, [r7, #4]
 8010290:	f008 f81e 	bl	80182d0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8010294:	6878      	ldr	r0, [r7, #4]
 8010296:	f000 fa27 	bl	80106e8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801029a:	7bfb      	ldrb	r3, [r7, #15]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d004      	beq.n	80102aa <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	2202      	movs	r2, #2
 80102a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80102a8:	e008      	b.n	80102bc <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	2201      	movs	r2, #1
 80102ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80102b2:	e003      	b.n	80102bc <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80102b4:	6839      	ldr	r1, [r7, #0]
 80102b6:	6878      	ldr	r0, [r7, #4]
 80102b8:	f000 f96b 	bl	8010592 <USBD_CtlError>
  }
}
 80102bc:	bf00      	nop
 80102be:	3710      	adds	r7, #16
 80102c0:	46bd      	mov	sp, r7
 80102c2:	bd80      	pop	{r7, pc}

080102c4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80102c4:	b580      	push	{r7, lr}
 80102c6:	b082      	sub	sp, #8
 80102c8:	af00      	add	r7, sp, #0
 80102ca:	6078      	str	r0, [r7, #4]
 80102cc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80102ce:	683b      	ldr	r3, [r7, #0]
 80102d0:	885b      	ldrh	r3, [r3, #2]
 80102d2:	b2da      	uxtb	r2, r3
 80102d4:	4b41      	ldr	r3, [pc, #260]	; (80103dc <USBD_SetConfig+0x118>)
 80102d6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80102d8:	4b40      	ldr	r3, [pc, #256]	; (80103dc <USBD_SetConfig+0x118>)
 80102da:	781b      	ldrb	r3, [r3, #0]
 80102dc:	2b01      	cmp	r3, #1
 80102de:	d904      	bls.n	80102ea <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80102e0:	6839      	ldr	r1, [r7, #0]
 80102e2:	6878      	ldr	r0, [r7, #4]
 80102e4:	f000 f955 	bl	8010592 <USBD_CtlError>
 80102e8:	e075      	b.n	80103d6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80102ea:	687b      	ldr	r3, [r7, #4]
 80102ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80102f0:	2b02      	cmp	r3, #2
 80102f2:	d002      	beq.n	80102fa <USBD_SetConfig+0x36>
 80102f4:	2b03      	cmp	r3, #3
 80102f6:	d023      	beq.n	8010340 <USBD_SetConfig+0x7c>
 80102f8:	e062      	b.n	80103c0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80102fa:	4b38      	ldr	r3, [pc, #224]	; (80103dc <USBD_SetConfig+0x118>)
 80102fc:	781b      	ldrb	r3, [r3, #0]
 80102fe:	2b00      	cmp	r3, #0
 8010300:	d01a      	beq.n	8010338 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8010302:	4b36      	ldr	r3, [pc, #216]	; (80103dc <USBD_SetConfig+0x118>)
 8010304:	781b      	ldrb	r3, [r3, #0]
 8010306:	461a      	mov	r2, r3
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	2203      	movs	r2, #3
 8010310:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8010314:	4b31      	ldr	r3, [pc, #196]	; (80103dc <USBD_SetConfig+0x118>)
 8010316:	781b      	ldrb	r3, [r3, #0]
 8010318:	4619      	mov	r1, r3
 801031a:	6878      	ldr	r0, [r7, #4]
 801031c:	f7ff f9b5 	bl	800f68a <USBD_SetClassConfig>
 8010320:	4603      	mov	r3, r0
 8010322:	2b02      	cmp	r3, #2
 8010324:	d104      	bne.n	8010330 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8010326:	6839      	ldr	r1, [r7, #0]
 8010328:	6878      	ldr	r0, [r7, #4]
 801032a:	f000 f932 	bl	8010592 <USBD_CtlError>
            return;
 801032e:	e052      	b.n	80103d6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8010330:	6878      	ldr	r0, [r7, #4]
 8010332:	f000 f9d9 	bl	80106e8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8010336:	e04e      	b.n	80103d6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8010338:	6878      	ldr	r0, [r7, #4]
 801033a:	f000 f9d5 	bl	80106e8 <USBD_CtlSendStatus>
        break;
 801033e:	e04a      	b.n	80103d6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8010340:	4b26      	ldr	r3, [pc, #152]	; (80103dc <USBD_SetConfig+0x118>)
 8010342:	781b      	ldrb	r3, [r3, #0]
 8010344:	2b00      	cmp	r3, #0
 8010346:	d112      	bne.n	801036e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8010348:	687b      	ldr	r3, [r7, #4]
 801034a:	2202      	movs	r2, #2
 801034c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8010350:	4b22      	ldr	r3, [pc, #136]	; (80103dc <USBD_SetConfig+0x118>)
 8010352:	781b      	ldrb	r3, [r3, #0]
 8010354:	461a      	mov	r2, r3
 8010356:	687b      	ldr	r3, [r7, #4]
 8010358:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 801035a:	4b20      	ldr	r3, [pc, #128]	; (80103dc <USBD_SetConfig+0x118>)
 801035c:	781b      	ldrb	r3, [r3, #0]
 801035e:	4619      	mov	r1, r3
 8010360:	6878      	ldr	r0, [r7, #4]
 8010362:	f7ff f9b1 	bl	800f6c8 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8010366:	6878      	ldr	r0, [r7, #4]
 8010368:	f000 f9be 	bl	80106e8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 801036c:	e033      	b.n	80103d6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 801036e:	4b1b      	ldr	r3, [pc, #108]	; (80103dc <USBD_SetConfig+0x118>)
 8010370:	781b      	ldrb	r3, [r3, #0]
 8010372:	461a      	mov	r2, r3
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	685b      	ldr	r3, [r3, #4]
 8010378:	429a      	cmp	r2, r3
 801037a:	d01d      	beq.n	80103b8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	685b      	ldr	r3, [r3, #4]
 8010380:	b2db      	uxtb	r3, r3
 8010382:	4619      	mov	r1, r3
 8010384:	6878      	ldr	r0, [r7, #4]
 8010386:	f7ff f99f 	bl	800f6c8 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 801038a:	4b14      	ldr	r3, [pc, #80]	; (80103dc <USBD_SetConfig+0x118>)
 801038c:	781b      	ldrb	r3, [r3, #0]
 801038e:	461a      	mov	r2, r3
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8010394:	4b11      	ldr	r3, [pc, #68]	; (80103dc <USBD_SetConfig+0x118>)
 8010396:	781b      	ldrb	r3, [r3, #0]
 8010398:	4619      	mov	r1, r3
 801039a:	6878      	ldr	r0, [r7, #4]
 801039c:	f7ff f975 	bl	800f68a <USBD_SetClassConfig>
 80103a0:	4603      	mov	r3, r0
 80103a2:	2b02      	cmp	r3, #2
 80103a4:	d104      	bne.n	80103b0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80103a6:	6839      	ldr	r1, [r7, #0]
 80103a8:	6878      	ldr	r0, [r7, #4]
 80103aa:	f000 f8f2 	bl	8010592 <USBD_CtlError>
            return;
 80103ae:	e012      	b.n	80103d6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80103b0:	6878      	ldr	r0, [r7, #4]
 80103b2:	f000 f999 	bl	80106e8 <USBD_CtlSendStatus>
        break;
 80103b6:	e00e      	b.n	80103d6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80103b8:	6878      	ldr	r0, [r7, #4]
 80103ba:	f000 f995 	bl	80106e8 <USBD_CtlSendStatus>
        break;
 80103be:	e00a      	b.n	80103d6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80103c0:	6839      	ldr	r1, [r7, #0]
 80103c2:	6878      	ldr	r0, [r7, #4]
 80103c4:	f000 f8e5 	bl	8010592 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80103c8:	4b04      	ldr	r3, [pc, #16]	; (80103dc <USBD_SetConfig+0x118>)
 80103ca:	781b      	ldrb	r3, [r3, #0]
 80103cc:	4619      	mov	r1, r3
 80103ce:	6878      	ldr	r0, [r7, #4]
 80103d0:	f7ff f97a 	bl	800f6c8 <USBD_ClrClassConfig>
        break;
 80103d4:	bf00      	nop
    }
  }
}
 80103d6:	3708      	adds	r7, #8
 80103d8:	46bd      	mov	sp, r7
 80103da:	bd80      	pop	{r7, pc}
 80103dc:	2000094e 	.word	0x2000094e

080103e0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80103e0:	b580      	push	{r7, lr}
 80103e2:	b082      	sub	sp, #8
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	6078      	str	r0, [r7, #4]
 80103e8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80103ea:	683b      	ldr	r3, [r7, #0]
 80103ec:	88db      	ldrh	r3, [r3, #6]
 80103ee:	2b01      	cmp	r3, #1
 80103f0:	d004      	beq.n	80103fc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80103f2:	6839      	ldr	r1, [r7, #0]
 80103f4:	6878      	ldr	r0, [r7, #4]
 80103f6:	f000 f8cc 	bl	8010592 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80103fa:	e021      	b.n	8010440 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010402:	2b01      	cmp	r3, #1
 8010404:	db17      	blt.n	8010436 <USBD_GetConfig+0x56>
 8010406:	2b02      	cmp	r3, #2
 8010408:	dd02      	ble.n	8010410 <USBD_GetConfig+0x30>
 801040a:	2b03      	cmp	r3, #3
 801040c:	d00b      	beq.n	8010426 <USBD_GetConfig+0x46>
 801040e:	e012      	b.n	8010436 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	2200      	movs	r2, #0
 8010414:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8010416:	687b      	ldr	r3, [r7, #4]
 8010418:	3308      	adds	r3, #8
 801041a:	2201      	movs	r2, #1
 801041c:	4619      	mov	r1, r3
 801041e:	6878      	ldr	r0, [r7, #4]
 8010420:	f000 f922 	bl	8010668 <USBD_CtlSendData>
        break;
 8010424:	e00c      	b.n	8010440 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	3304      	adds	r3, #4
 801042a:	2201      	movs	r2, #1
 801042c:	4619      	mov	r1, r3
 801042e:	6878      	ldr	r0, [r7, #4]
 8010430:	f000 f91a 	bl	8010668 <USBD_CtlSendData>
        break;
 8010434:	e004      	b.n	8010440 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8010436:	6839      	ldr	r1, [r7, #0]
 8010438:	6878      	ldr	r0, [r7, #4]
 801043a:	f000 f8aa 	bl	8010592 <USBD_CtlError>
        break;
 801043e:	bf00      	nop
}
 8010440:	bf00      	nop
 8010442:	3708      	adds	r7, #8
 8010444:	46bd      	mov	sp, r7
 8010446:	bd80      	pop	{r7, pc}

08010448 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010448:	b580      	push	{r7, lr}
 801044a:	b082      	sub	sp, #8
 801044c:	af00      	add	r7, sp, #0
 801044e:	6078      	str	r0, [r7, #4]
 8010450:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010458:	3b01      	subs	r3, #1
 801045a:	2b02      	cmp	r3, #2
 801045c:	d81e      	bhi.n	801049c <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801045e:	683b      	ldr	r3, [r7, #0]
 8010460:	88db      	ldrh	r3, [r3, #6]
 8010462:	2b02      	cmp	r3, #2
 8010464:	d004      	beq.n	8010470 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8010466:	6839      	ldr	r1, [r7, #0]
 8010468:	6878      	ldr	r0, [r7, #4]
 801046a:	f000 f892 	bl	8010592 <USBD_CtlError>
        break;
 801046e:	e01a      	b.n	80104a6 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	2201      	movs	r2, #1
 8010474:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 801047c:	2b00      	cmp	r3, #0
 801047e:	d005      	beq.n	801048c <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	68db      	ldr	r3, [r3, #12]
 8010484:	f043 0202 	orr.w	r2, r3, #2
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	330c      	adds	r3, #12
 8010490:	2202      	movs	r2, #2
 8010492:	4619      	mov	r1, r3
 8010494:	6878      	ldr	r0, [r7, #4]
 8010496:	f000 f8e7 	bl	8010668 <USBD_CtlSendData>
      break;
 801049a:	e004      	b.n	80104a6 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 801049c:	6839      	ldr	r1, [r7, #0]
 801049e:	6878      	ldr	r0, [r7, #4]
 80104a0:	f000 f877 	bl	8010592 <USBD_CtlError>
      break;
 80104a4:	bf00      	nop
  }
}
 80104a6:	bf00      	nop
 80104a8:	3708      	adds	r7, #8
 80104aa:	46bd      	mov	sp, r7
 80104ac:	bd80      	pop	{r7, pc}

080104ae <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80104ae:	b580      	push	{r7, lr}
 80104b0:	b082      	sub	sp, #8
 80104b2:	af00      	add	r7, sp, #0
 80104b4:	6078      	str	r0, [r7, #4]
 80104b6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80104b8:	683b      	ldr	r3, [r7, #0]
 80104ba:	885b      	ldrh	r3, [r3, #2]
 80104bc:	2b01      	cmp	r3, #1
 80104be:	d106      	bne.n	80104ce <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	2201      	movs	r2, #1
 80104c4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80104c8:	6878      	ldr	r0, [r7, #4]
 80104ca:	f000 f90d 	bl	80106e8 <USBD_CtlSendStatus>
  }
}
 80104ce:	bf00      	nop
 80104d0:	3708      	adds	r7, #8
 80104d2:	46bd      	mov	sp, r7
 80104d4:	bd80      	pop	{r7, pc}

080104d6 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80104d6:	b580      	push	{r7, lr}
 80104d8:	b082      	sub	sp, #8
 80104da:	af00      	add	r7, sp, #0
 80104dc:	6078      	str	r0, [r7, #4]
 80104de:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80104e6:	3b01      	subs	r3, #1
 80104e8:	2b02      	cmp	r3, #2
 80104ea:	d80b      	bhi.n	8010504 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80104ec:	683b      	ldr	r3, [r7, #0]
 80104ee:	885b      	ldrh	r3, [r3, #2]
 80104f0:	2b01      	cmp	r3, #1
 80104f2:	d10c      	bne.n	801050e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	2200      	movs	r2, #0
 80104f8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 80104fc:	6878      	ldr	r0, [r7, #4]
 80104fe:	f000 f8f3 	bl	80106e8 <USBD_CtlSendStatus>
      }
      break;
 8010502:	e004      	b.n	801050e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8010504:	6839      	ldr	r1, [r7, #0]
 8010506:	6878      	ldr	r0, [r7, #4]
 8010508:	f000 f843 	bl	8010592 <USBD_CtlError>
      break;
 801050c:	e000      	b.n	8010510 <USBD_ClrFeature+0x3a>
      break;
 801050e:	bf00      	nop
  }
}
 8010510:	bf00      	nop
 8010512:	3708      	adds	r7, #8
 8010514:	46bd      	mov	sp, r7
 8010516:	bd80      	pop	{r7, pc}

08010518 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8010518:	b480      	push	{r7}
 801051a:	b083      	sub	sp, #12
 801051c:	af00      	add	r7, sp, #0
 801051e:	6078      	str	r0, [r7, #4]
 8010520:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8010522:	683b      	ldr	r3, [r7, #0]
 8010524:	781a      	ldrb	r2, [r3, #0]
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 801052a:	683b      	ldr	r3, [r7, #0]
 801052c:	785a      	ldrb	r2, [r3, #1]
 801052e:	687b      	ldr	r3, [r7, #4]
 8010530:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8010532:	683b      	ldr	r3, [r7, #0]
 8010534:	3302      	adds	r3, #2
 8010536:	781b      	ldrb	r3, [r3, #0]
 8010538:	b29a      	uxth	r2, r3
 801053a:	683b      	ldr	r3, [r7, #0]
 801053c:	3303      	adds	r3, #3
 801053e:	781b      	ldrb	r3, [r3, #0]
 8010540:	b29b      	uxth	r3, r3
 8010542:	021b      	lsls	r3, r3, #8
 8010544:	b29b      	uxth	r3, r3
 8010546:	4413      	add	r3, r2
 8010548:	b29a      	uxth	r2, r3
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 801054e:	683b      	ldr	r3, [r7, #0]
 8010550:	3304      	adds	r3, #4
 8010552:	781b      	ldrb	r3, [r3, #0]
 8010554:	b29a      	uxth	r2, r3
 8010556:	683b      	ldr	r3, [r7, #0]
 8010558:	3305      	adds	r3, #5
 801055a:	781b      	ldrb	r3, [r3, #0]
 801055c:	b29b      	uxth	r3, r3
 801055e:	021b      	lsls	r3, r3, #8
 8010560:	b29b      	uxth	r3, r3
 8010562:	4413      	add	r3, r2
 8010564:	b29a      	uxth	r2, r3
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 801056a:	683b      	ldr	r3, [r7, #0]
 801056c:	3306      	adds	r3, #6
 801056e:	781b      	ldrb	r3, [r3, #0]
 8010570:	b29a      	uxth	r2, r3
 8010572:	683b      	ldr	r3, [r7, #0]
 8010574:	3307      	adds	r3, #7
 8010576:	781b      	ldrb	r3, [r3, #0]
 8010578:	b29b      	uxth	r3, r3
 801057a:	021b      	lsls	r3, r3, #8
 801057c:	b29b      	uxth	r3, r3
 801057e:	4413      	add	r3, r2
 8010580:	b29a      	uxth	r2, r3
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	80da      	strh	r2, [r3, #6]

}
 8010586:	bf00      	nop
 8010588:	370c      	adds	r7, #12
 801058a:	46bd      	mov	sp, r7
 801058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010590:	4770      	bx	lr

08010592 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8010592:	b580      	push	{r7, lr}
 8010594:	b082      	sub	sp, #8
 8010596:	af00      	add	r7, sp, #0
 8010598:	6078      	str	r0, [r7, #4]
 801059a:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 801059c:	2180      	movs	r1, #128	; 0x80
 801059e:	6878      	ldr	r0, [r7, #4]
 80105a0:	f007 fdfe 	bl	80181a0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80105a4:	2100      	movs	r1, #0
 80105a6:	6878      	ldr	r0, [r7, #4]
 80105a8:	f007 fdfa 	bl	80181a0 <USBD_LL_StallEP>
}
 80105ac:	bf00      	nop
 80105ae:	3708      	adds	r7, #8
 80105b0:	46bd      	mov	sp, r7
 80105b2:	bd80      	pop	{r7, pc}

080105b4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80105b4:	b580      	push	{r7, lr}
 80105b6:	b086      	sub	sp, #24
 80105b8:	af00      	add	r7, sp, #0
 80105ba:	60f8      	str	r0, [r7, #12]
 80105bc:	60b9      	str	r1, [r7, #8]
 80105be:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80105c0:	2300      	movs	r3, #0
 80105c2:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80105c4:	68fb      	ldr	r3, [r7, #12]
 80105c6:	2b00      	cmp	r3, #0
 80105c8:	d032      	beq.n	8010630 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80105ca:	68f8      	ldr	r0, [r7, #12]
 80105cc:	f000 f834 	bl	8010638 <USBD_GetLen>
 80105d0:	4603      	mov	r3, r0
 80105d2:	3301      	adds	r3, #1
 80105d4:	b29b      	uxth	r3, r3
 80105d6:	005b      	lsls	r3, r3, #1
 80105d8:	b29a      	uxth	r2, r3
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80105de:	7dfb      	ldrb	r3, [r7, #23]
 80105e0:	1c5a      	adds	r2, r3, #1
 80105e2:	75fa      	strb	r2, [r7, #23]
 80105e4:	461a      	mov	r2, r3
 80105e6:	68bb      	ldr	r3, [r7, #8]
 80105e8:	4413      	add	r3, r2
 80105ea:	687a      	ldr	r2, [r7, #4]
 80105ec:	7812      	ldrb	r2, [r2, #0]
 80105ee:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80105f0:	7dfb      	ldrb	r3, [r7, #23]
 80105f2:	1c5a      	adds	r2, r3, #1
 80105f4:	75fa      	strb	r2, [r7, #23]
 80105f6:	461a      	mov	r2, r3
 80105f8:	68bb      	ldr	r3, [r7, #8]
 80105fa:	4413      	add	r3, r2
 80105fc:	2203      	movs	r2, #3
 80105fe:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8010600:	e012      	b.n	8010628 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	1c5a      	adds	r2, r3, #1
 8010606:	60fa      	str	r2, [r7, #12]
 8010608:	7dfa      	ldrb	r2, [r7, #23]
 801060a:	1c51      	adds	r1, r2, #1
 801060c:	75f9      	strb	r1, [r7, #23]
 801060e:	4611      	mov	r1, r2
 8010610:	68ba      	ldr	r2, [r7, #8]
 8010612:	440a      	add	r2, r1
 8010614:	781b      	ldrb	r3, [r3, #0]
 8010616:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8010618:	7dfb      	ldrb	r3, [r7, #23]
 801061a:	1c5a      	adds	r2, r3, #1
 801061c:	75fa      	strb	r2, [r7, #23]
 801061e:	461a      	mov	r2, r3
 8010620:	68bb      	ldr	r3, [r7, #8]
 8010622:	4413      	add	r3, r2
 8010624:	2200      	movs	r2, #0
 8010626:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	781b      	ldrb	r3, [r3, #0]
 801062c:	2b00      	cmp	r3, #0
 801062e:	d1e8      	bne.n	8010602 <USBD_GetString+0x4e>
    }
  }
}
 8010630:	bf00      	nop
 8010632:	3718      	adds	r7, #24
 8010634:	46bd      	mov	sp, r7
 8010636:	bd80      	pop	{r7, pc}

08010638 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010638:	b480      	push	{r7}
 801063a:	b085      	sub	sp, #20
 801063c:	af00      	add	r7, sp, #0
 801063e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010640:	2300      	movs	r3, #0
 8010642:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8010644:	e005      	b.n	8010652 <USBD_GetLen+0x1a>
  {
    len++;
 8010646:	7bfb      	ldrb	r3, [r7, #15]
 8010648:	3301      	adds	r3, #1
 801064a:	73fb      	strb	r3, [r7, #15]
    buf++;
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	3301      	adds	r3, #1
 8010650:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	781b      	ldrb	r3, [r3, #0]
 8010656:	2b00      	cmp	r3, #0
 8010658:	d1f5      	bne.n	8010646 <USBD_GetLen+0xe>
  }

  return len;
 801065a:	7bfb      	ldrb	r3, [r7, #15]
}
 801065c:	4618      	mov	r0, r3
 801065e:	3714      	adds	r7, #20
 8010660:	46bd      	mov	sp, r7
 8010662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010666:	4770      	bx	lr

08010668 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8010668:	b580      	push	{r7, lr}
 801066a:	b084      	sub	sp, #16
 801066c:	af00      	add	r7, sp, #0
 801066e:	60f8      	str	r0, [r7, #12]
 8010670:	60b9      	str	r1, [r7, #8]
 8010672:	4613      	mov	r3, r2
 8010674:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010676:	68fb      	ldr	r3, [r7, #12]
 8010678:	2202      	movs	r2, #2
 801067a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 801067e:	88fa      	ldrh	r2, [r7, #6]
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8010684:	88fa      	ldrh	r2, [r7, #6]
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801068a:	88fb      	ldrh	r3, [r7, #6]
 801068c:	68ba      	ldr	r2, [r7, #8]
 801068e:	2100      	movs	r1, #0
 8010690:	68f8      	ldr	r0, [r7, #12]
 8010692:	f007 fe53 	bl	801833c <USBD_LL_Transmit>

  return USBD_OK;
 8010696:	2300      	movs	r3, #0
}
 8010698:	4618      	mov	r0, r3
 801069a:	3710      	adds	r7, #16
 801069c:	46bd      	mov	sp, r7
 801069e:	bd80      	pop	{r7, pc}

080106a0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80106a0:	b580      	push	{r7, lr}
 80106a2:	b084      	sub	sp, #16
 80106a4:	af00      	add	r7, sp, #0
 80106a6:	60f8      	str	r0, [r7, #12]
 80106a8:	60b9      	str	r1, [r7, #8]
 80106aa:	4613      	mov	r3, r2
 80106ac:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80106ae:	88fb      	ldrh	r3, [r7, #6]
 80106b0:	68ba      	ldr	r2, [r7, #8]
 80106b2:	2100      	movs	r1, #0
 80106b4:	68f8      	ldr	r0, [r7, #12]
 80106b6:	f007 fe41 	bl	801833c <USBD_LL_Transmit>

  return USBD_OK;
 80106ba:	2300      	movs	r3, #0
}
 80106bc:	4618      	mov	r0, r3
 80106be:	3710      	adds	r7, #16
 80106c0:	46bd      	mov	sp, r7
 80106c2:	bd80      	pop	{r7, pc}

080106c4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80106c4:	b580      	push	{r7, lr}
 80106c6:	b084      	sub	sp, #16
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	60f8      	str	r0, [r7, #12]
 80106cc:	60b9      	str	r1, [r7, #8]
 80106ce:	4613      	mov	r3, r2
 80106d0:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80106d2:	88fb      	ldrh	r3, [r7, #6]
 80106d4:	68ba      	ldr	r2, [r7, #8]
 80106d6:	2100      	movs	r1, #0
 80106d8:	68f8      	ldr	r0, [r7, #12]
 80106da:	f007 fe69 	bl	80183b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80106de:	2300      	movs	r3, #0
}
 80106e0:	4618      	mov	r0, r3
 80106e2:	3710      	adds	r7, #16
 80106e4:	46bd      	mov	sp, r7
 80106e6:	bd80      	pop	{r7, pc}

080106e8 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80106e8:	b580      	push	{r7, lr}
 80106ea:	b082      	sub	sp, #8
 80106ec:	af00      	add	r7, sp, #0
 80106ee:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	2204      	movs	r2, #4
 80106f4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80106f8:	2300      	movs	r3, #0
 80106fa:	2200      	movs	r2, #0
 80106fc:	2100      	movs	r1, #0
 80106fe:	6878      	ldr	r0, [r7, #4]
 8010700:	f007 fe1c 	bl	801833c <USBD_LL_Transmit>

  return USBD_OK;
 8010704:	2300      	movs	r3, #0
}
 8010706:	4618      	mov	r0, r3
 8010708:	3708      	adds	r7, #8
 801070a:	46bd      	mov	sp, r7
 801070c:	bd80      	pop	{r7, pc}

0801070e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801070e:	b580      	push	{r7, lr}
 8010710:	b082      	sub	sp, #8
 8010712:	af00      	add	r7, sp, #0
 8010714:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	2205      	movs	r2, #5
 801071a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801071e:	2300      	movs	r3, #0
 8010720:	2200      	movs	r2, #0
 8010722:	2100      	movs	r1, #0
 8010724:	6878      	ldr	r0, [r7, #4]
 8010726:	f007 fe43 	bl	80183b0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801072a:	2300      	movs	r3, #0
}
 801072c:	4618      	mov	r0, r3
 801072e:	3708      	adds	r7, #8
 8010730:	46bd      	mov	sp, r7
 8010732:	bd80      	pop	{r7, pc}

08010734 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8010734:	b580      	push	{r7, lr}
 8010736:	b084      	sub	sp, #16
 8010738:	af00      	add	r7, sp, #0
 801073a:	4603      	mov	r3, r0
 801073c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 801073e:	79fb      	ldrb	r3, [r7, #7]
 8010740:	4a08      	ldr	r2, [pc, #32]	; (8010764 <disk_status+0x30>)
 8010742:	009b      	lsls	r3, r3, #2
 8010744:	4413      	add	r3, r2
 8010746:	685b      	ldr	r3, [r3, #4]
 8010748:	685b      	ldr	r3, [r3, #4]
 801074a:	79fa      	ldrb	r2, [r7, #7]
 801074c:	4905      	ldr	r1, [pc, #20]	; (8010764 <disk_status+0x30>)
 801074e:	440a      	add	r2, r1
 8010750:	7a12      	ldrb	r2, [r2, #8]
 8010752:	4610      	mov	r0, r2
 8010754:	4798      	blx	r3
 8010756:	4603      	mov	r3, r0
 8010758:	73fb      	strb	r3, [r7, #15]
  return stat;
 801075a:	7bfb      	ldrb	r3, [r7, #15]
}
 801075c:	4618      	mov	r0, r3
 801075e:	3710      	adds	r7, #16
 8010760:	46bd      	mov	sp, r7
 8010762:	bd80      	pop	{r7, pc}
 8010764:	20000978 	.word	0x20000978

08010768 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8010768:	b580      	push	{r7, lr}
 801076a:	b084      	sub	sp, #16
 801076c:	af00      	add	r7, sp, #0
 801076e:	4603      	mov	r3, r0
 8010770:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8010772:	2300      	movs	r3, #0
 8010774:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8010776:	79fb      	ldrb	r3, [r7, #7]
 8010778:	4a0d      	ldr	r2, [pc, #52]	; (80107b0 <disk_initialize+0x48>)
 801077a:	5cd3      	ldrb	r3, [r2, r3]
 801077c:	2b00      	cmp	r3, #0
 801077e:	d111      	bne.n	80107a4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8010780:	79fb      	ldrb	r3, [r7, #7]
 8010782:	4a0b      	ldr	r2, [pc, #44]	; (80107b0 <disk_initialize+0x48>)
 8010784:	2101      	movs	r1, #1
 8010786:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8010788:	79fb      	ldrb	r3, [r7, #7]
 801078a:	4a09      	ldr	r2, [pc, #36]	; (80107b0 <disk_initialize+0x48>)
 801078c:	009b      	lsls	r3, r3, #2
 801078e:	4413      	add	r3, r2
 8010790:	685b      	ldr	r3, [r3, #4]
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	79fa      	ldrb	r2, [r7, #7]
 8010796:	4906      	ldr	r1, [pc, #24]	; (80107b0 <disk_initialize+0x48>)
 8010798:	440a      	add	r2, r1
 801079a:	7a12      	ldrb	r2, [r2, #8]
 801079c:	4610      	mov	r0, r2
 801079e:	4798      	blx	r3
 80107a0:	4603      	mov	r3, r0
 80107a2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80107a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80107a6:	4618      	mov	r0, r3
 80107a8:	3710      	adds	r7, #16
 80107aa:	46bd      	mov	sp, r7
 80107ac:	bd80      	pop	{r7, pc}
 80107ae:	bf00      	nop
 80107b0:	20000978 	.word	0x20000978

080107b4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80107b4:	b590      	push	{r4, r7, lr}
 80107b6:	b087      	sub	sp, #28
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	60b9      	str	r1, [r7, #8]
 80107bc:	607a      	str	r2, [r7, #4]
 80107be:	603b      	str	r3, [r7, #0]
 80107c0:	4603      	mov	r3, r0
 80107c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80107c4:	7bfb      	ldrb	r3, [r7, #15]
 80107c6:	4a0a      	ldr	r2, [pc, #40]	; (80107f0 <disk_read+0x3c>)
 80107c8:	009b      	lsls	r3, r3, #2
 80107ca:	4413      	add	r3, r2
 80107cc:	685b      	ldr	r3, [r3, #4]
 80107ce:	689c      	ldr	r4, [r3, #8]
 80107d0:	7bfb      	ldrb	r3, [r7, #15]
 80107d2:	4a07      	ldr	r2, [pc, #28]	; (80107f0 <disk_read+0x3c>)
 80107d4:	4413      	add	r3, r2
 80107d6:	7a18      	ldrb	r0, [r3, #8]
 80107d8:	683b      	ldr	r3, [r7, #0]
 80107da:	687a      	ldr	r2, [r7, #4]
 80107dc:	68b9      	ldr	r1, [r7, #8]
 80107de:	47a0      	blx	r4
 80107e0:	4603      	mov	r3, r0
 80107e2:	75fb      	strb	r3, [r7, #23]
  return res;
 80107e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80107e6:	4618      	mov	r0, r3
 80107e8:	371c      	adds	r7, #28
 80107ea:	46bd      	mov	sp, r7
 80107ec:	bd90      	pop	{r4, r7, pc}
 80107ee:	bf00      	nop
 80107f0:	20000978 	.word	0x20000978

080107f4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80107f4:	b590      	push	{r4, r7, lr}
 80107f6:	b087      	sub	sp, #28
 80107f8:	af00      	add	r7, sp, #0
 80107fa:	60b9      	str	r1, [r7, #8]
 80107fc:	607a      	str	r2, [r7, #4]
 80107fe:	603b      	str	r3, [r7, #0]
 8010800:	4603      	mov	r3, r0
 8010802:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8010804:	7bfb      	ldrb	r3, [r7, #15]
 8010806:	4a0a      	ldr	r2, [pc, #40]	; (8010830 <disk_write+0x3c>)
 8010808:	009b      	lsls	r3, r3, #2
 801080a:	4413      	add	r3, r2
 801080c:	685b      	ldr	r3, [r3, #4]
 801080e:	68dc      	ldr	r4, [r3, #12]
 8010810:	7bfb      	ldrb	r3, [r7, #15]
 8010812:	4a07      	ldr	r2, [pc, #28]	; (8010830 <disk_write+0x3c>)
 8010814:	4413      	add	r3, r2
 8010816:	7a18      	ldrb	r0, [r3, #8]
 8010818:	683b      	ldr	r3, [r7, #0]
 801081a:	687a      	ldr	r2, [r7, #4]
 801081c:	68b9      	ldr	r1, [r7, #8]
 801081e:	47a0      	blx	r4
 8010820:	4603      	mov	r3, r0
 8010822:	75fb      	strb	r3, [r7, #23]
  return res;
 8010824:	7dfb      	ldrb	r3, [r7, #23]
}
 8010826:	4618      	mov	r0, r3
 8010828:	371c      	adds	r7, #28
 801082a:	46bd      	mov	sp, r7
 801082c:	bd90      	pop	{r4, r7, pc}
 801082e:	bf00      	nop
 8010830:	20000978 	.word	0x20000978

08010834 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8010834:	b580      	push	{r7, lr}
 8010836:	b084      	sub	sp, #16
 8010838:	af00      	add	r7, sp, #0
 801083a:	4603      	mov	r3, r0
 801083c:	603a      	str	r2, [r7, #0]
 801083e:	71fb      	strb	r3, [r7, #7]
 8010840:	460b      	mov	r3, r1
 8010842:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8010844:	79fb      	ldrb	r3, [r7, #7]
 8010846:	4a09      	ldr	r2, [pc, #36]	; (801086c <disk_ioctl+0x38>)
 8010848:	009b      	lsls	r3, r3, #2
 801084a:	4413      	add	r3, r2
 801084c:	685b      	ldr	r3, [r3, #4]
 801084e:	691b      	ldr	r3, [r3, #16]
 8010850:	79fa      	ldrb	r2, [r7, #7]
 8010852:	4906      	ldr	r1, [pc, #24]	; (801086c <disk_ioctl+0x38>)
 8010854:	440a      	add	r2, r1
 8010856:	7a10      	ldrb	r0, [r2, #8]
 8010858:	79b9      	ldrb	r1, [r7, #6]
 801085a:	683a      	ldr	r2, [r7, #0]
 801085c:	4798      	blx	r3
 801085e:	4603      	mov	r3, r0
 8010860:	73fb      	strb	r3, [r7, #15]
  return res;
 8010862:	7bfb      	ldrb	r3, [r7, #15]
}
 8010864:	4618      	mov	r0, r3
 8010866:	3710      	adds	r7, #16
 8010868:	46bd      	mov	sp, r7
 801086a:	bd80      	pop	{r7, pc}
 801086c:	20000978 	.word	0x20000978

08010870 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8010870:	b480      	push	{r7}
 8010872:	b085      	sub	sp, #20
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	3301      	adds	r3, #1
 801087c:	781b      	ldrb	r3, [r3, #0]
 801087e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8010880:	89fb      	ldrh	r3, [r7, #14]
 8010882:	021b      	lsls	r3, r3, #8
 8010884:	b21a      	sxth	r2, r3
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	781b      	ldrb	r3, [r3, #0]
 801088a:	b21b      	sxth	r3, r3
 801088c:	4313      	orrs	r3, r2
 801088e:	b21b      	sxth	r3, r3
 8010890:	81fb      	strh	r3, [r7, #14]
	return rv;
 8010892:	89fb      	ldrh	r3, [r7, #14]
}
 8010894:	4618      	mov	r0, r3
 8010896:	3714      	adds	r7, #20
 8010898:	46bd      	mov	sp, r7
 801089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801089e:	4770      	bx	lr

080108a0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80108a0:	b480      	push	{r7}
 80108a2:	b085      	sub	sp, #20
 80108a4:	af00      	add	r7, sp, #0
 80108a6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	3303      	adds	r3, #3
 80108ac:	781b      	ldrb	r3, [r3, #0]
 80108ae:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	021b      	lsls	r3, r3, #8
 80108b4:	687a      	ldr	r2, [r7, #4]
 80108b6:	3202      	adds	r2, #2
 80108b8:	7812      	ldrb	r2, [r2, #0]
 80108ba:	4313      	orrs	r3, r2
 80108bc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	021b      	lsls	r3, r3, #8
 80108c2:	687a      	ldr	r2, [r7, #4]
 80108c4:	3201      	adds	r2, #1
 80108c6:	7812      	ldrb	r2, [r2, #0]
 80108c8:	4313      	orrs	r3, r2
 80108ca:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80108cc:	68fb      	ldr	r3, [r7, #12]
 80108ce:	021b      	lsls	r3, r3, #8
 80108d0:	687a      	ldr	r2, [r7, #4]
 80108d2:	7812      	ldrb	r2, [r2, #0]
 80108d4:	4313      	orrs	r3, r2
 80108d6:	60fb      	str	r3, [r7, #12]
	return rv;
 80108d8:	68fb      	ldr	r3, [r7, #12]
}
 80108da:	4618      	mov	r0, r3
 80108dc:	3714      	adds	r7, #20
 80108de:	46bd      	mov	sp, r7
 80108e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108e4:	4770      	bx	lr

080108e6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80108e6:	b480      	push	{r7}
 80108e8:	b083      	sub	sp, #12
 80108ea:	af00      	add	r7, sp, #0
 80108ec:	6078      	str	r0, [r7, #4]
 80108ee:	460b      	mov	r3, r1
 80108f0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	1c5a      	adds	r2, r3, #1
 80108f6:	607a      	str	r2, [r7, #4]
 80108f8:	887a      	ldrh	r2, [r7, #2]
 80108fa:	b2d2      	uxtb	r2, r2
 80108fc:	701a      	strb	r2, [r3, #0]
 80108fe:	887b      	ldrh	r3, [r7, #2]
 8010900:	0a1b      	lsrs	r3, r3, #8
 8010902:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8010904:	687b      	ldr	r3, [r7, #4]
 8010906:	1c5a      	adds	r2, r3, #1
 8010908:	607a      	str	r2, [r7, #4]
 801090a:	887a      	ldrh	r2, [r7, #2]
 801090c:	b2d2      	uxtb	r2, r2
 801090e:	701a      	strb	r2, [r3, #0]
}
 8010910:	bf00      	nop
 8010912:	370c      	adds	r7, #12
 8010914:	46bd      	mov	sp, r7
 8010916:	f85d 7b04 	ldr.w	r7, [sp], #4
 801091a:	4770      	bx	lr

0801091c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 801091c:	b480      	push	{r7}
 801091e:	b083      	sub	sp, #12
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
 8010924:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	1c5a      	adds	r2, r3, #1
 801092a:	607a      	str	r2, [r7, #4]
 801092c:	683a      	ldr	r2, [r7, #0]
 801092e:	b2d2      	uxtb	r2, r2
 8010930:	701a      	strb	r2, [r3, #0]
 8010932:	683b      	ldr	r3, [r7, #0]
 8010934:	0a1b      	lsrs	r3, r3, #8
 8010936:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	1c5a      	adds	r2, r3, #1
 801093c:	607a      	str	r2, [r7, #4]
 801093e:	683a      	ldr	r2, [r7, #0]
 8010940:	b2d2      	uxtb	r2, r2
 8010942:	701a      	strb	r2, [r3, #0]
 8010944:	683b      	ldr	r3, [r7, #0]
 8010946:	0a1b      	lsrs	r3, r3, #8
 8010948:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	1c5a      	adds	r2, r3, #1
 801094e:	607a      	str	r2, [r7, #4]
 8010950:	683a      	ldr	r2, [r7, #0]
 8010952:	b2d2      	uxtb	r2, r2
 8010954:	701a      	strb	r2, [r3, #0]
 8010956:	683b      	ldr	r3, [r7, #0]
 8010958:	0a1b      	lsrs	r3, r3, #8
 801095a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	1c5a      	adds	r2, r3, #1
 8010960:	607a      	str	r2, [r7, #4]
 8010962:	683a      	ldr	r2, [r7, #0]
 8010964:	b2d2      	uxtb	r2, r2
 8010966:	701a      	strb	r2, [r3, #0]
}
 8010968:	bf00      	nop
 801096a:	370c      	adds	r7, #12
 801096c:	46bd      	mov	sp, r7
 801096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010972:	4770      	bx	lr

08010974 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8010974:	b480      	push	{r7}
 8010976:	b087      	sub	sp, #28
 8010978:	af00      	add	r7, sp, #0
 801097a:	60f8      	str	r0, [r7, #12]
 801097c:	60b9      	str	r1, [r7, #8]
 801097e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8010980:	68fb      	ldr	r3, [r7, #12]
 8010982:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8010984:	68bb      	ldr	r3, [r7, #8]
 8010986:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	2b00      	cmp	r3, #0
 801098c:	d00d      	beq.n	80109aa <mem_cpy+0x36>
		do {
			*d++ = *s++;
 801098e:	693a      	ldr	r2, [r7, #16]
 8010990:	1c53      	adds	r3, r2, #1
 8010992:	613b      	str	r3, [r7, #16]
 8010994:	697b      	ldr	r3, [r7, #20]
 8010996:	1c59      	adds	r1, r3, #1
 8010998:	6179      	str	r1, [r7, #20]
 801099a:	7812      	ldrb	r2, [r2, #0]
 801099c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 801099e:	687b      	ldr	r3, [r7, #4]
 80109a0:	3b01      	subs	r3, #1
 80109a2:	607b      	str	r3, [r7, #4]
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d1f1      	bne.n	801098e <mem_cpy+0x1a>
	}
}
 80109aa:	bf00      	nop
 80109ac:	371c      	adds	r7, #28
 80109ae:	46bd      	mov	sp, r7
 80109b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b4:	4770      	bx	lr

080109b6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80109b6:	b480      	push	{r7}
 80109b8:	b087      	sub	sp, #28
 80109ba:	af00      	add	r7, sp, #0
 80109bc:	60f8      	str	r0, [r7, #12]
 80109be:	60b9      	str	r1, [r7, #8]
 80109c0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80109c2:	68fb      	ldr	r3, [r7, #12]
 80109c4:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80109c6:	697b      	ldr	r3, [r7, #20]
 80109c8:	1c5a      	adds	r2, r3, #1
 80109ca:	617a      	str	r2, [r7, #20]
 80109cc:	68ba      	ldr	r2, [r7, #8]
 80109ce:	b2d2      	uxtb	r2, r2
 80109d0:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	3b01      	subs	r3, #1
 80109d6:	607b      	str	r3, [r7, #4]
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d1f3      	bne.n	80109c6 <mem_set+0x10>
}
 80109de:	bf00      	nop
 80109e0:	371c      	adds	r7, #28
 80109e2:	46bd      	mov	sp, r7
 80109e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109e8:	4770      	bx	lr

080109ea <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80109ea:	b480      	push	{r7}
 80109ec:	b089      	sub	sp, #36	; 0x24
 80109ee:	af00      	add	r7, sp, #0
 80109f0:	60f8      	str	r0, [r7, #12]
 80109f2:	60b9      	str	r1, [r7, #8]
 80109f4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	61fb      	str	r3, [r7, #28]
 80109fa:	68bb      	ldr	r3, [r7, #8]
 80109fc:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80109fe:	2300      	movs	r3, #0
 8010a00:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8010a02:	69fb      	ldr	r3, [r7, #28]
 8010a04:	1c5a      	adds	r2, r3, #1
 8010a06:	61fa      	str	r2, [r7, #28]
 8010a08:	781b      	ldrb	r3, [r3, #0]
 8010a0a:	4619      	mov	r1, r3
 8010a0c:	69bb      	ldr	r3, [r7, #24]
 8010a0e:	1c5a      	adds	r2, r3, #1
 8010a10:	61ba      	str	r2, [r7, #24]
 8010a12:	781b      	ldrb	r3, [r3, #0]
 8010a14:	1acb      	subs	r3, r1, r3
 8010a16:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	3b01      	subs	r3, #1
 8010a1c:	607b      	str	r3, [r7, #4]
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	2b00      	cmp	r3, #0
 8010a22:	d002      	beq.n	8010a2a <mem_cmp+0x40>
 8010a24:	697b      	ldr	r3, [r7, #20]
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d0eb      	beq.n	8010a02 <mem_cmp+0x18>

	return r;
 8010a2a:	697b      	ldr	r3, [r7, #20]
}
 8010a2c:	4618      	mov	r0, r3
 8010a2e:	3724      	adds	r7, #36	; 0x24
 8010a30:	46bd      	mov	sp, r7
 8010a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a36:	4770      	bx	lr

08010a38 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8010a38:	b480      	push	{r7}
 8010a3a:	b083      	sub	sp, #12
 8010a3c:	af00      	add	r7, sp, #0
 8010a3e:	6078      	str	r0, [r7, #4]
 8010a40:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8010a42:	e002      	b.n	8010a4a <chk_chr+0x12>
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	3301      	adds	r3, #1
 8010a48:	607b      	str	r3, [r7, #4]
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	781b      	ldrb	r3, [r3, #0]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d005      	beq.n	8010a5e <chk_chr+0x26>
 8010a52:	687b      	ldr	r3, [r7, #4]
 8010a54:	781b      	ldrb	r3, [r3, #0]
 8010a56:	461a      	mov	r2, r3
 8010a58:	683b      	ldr	r3, [r7, #0]
 8010a5a:	4293      	cmp	r3, r2
 8010a5c:	d1f2      	bne.n	8010a44 <chk_chr+0xc>
	return *str;
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	781b      	ldrb	r3, [r3, #0]
}
 8010a62:	4618      	mov	r0, r3
 8010a64:	370c      	adds	r7, #12
 8010a66:	46bd      	mov	sp, r7
 8010a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a6c:	4770      	bx	lr

08010a6e <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8010a6e:	b580      	push	{r7, lr}
 8010a70:	b082      	sub	sp, #8
 8010a72:	af00      	add	r7, sp, #0
 8010a74:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d009      	beq.n	8010a90 <lock_fs+0x22>
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	68db      	ldr	r3, [r3, #12]
 8010a80:	4618      	mov	r0, r3
 8010a82:	f003 fa90 	bl	8013fa6 <ff_req_grant>
 8010a86:	4603      	mov	r3, r0
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d001      	beq.n	8010a90 <lock_fs+0x22>
 8010a8c:	2301      	movs	r3, #1
 8010a8e:	e000      	b.n	8010a92 <lock_fs+0x24>
 8010a90:	2300      	movs	r3, #0
}
 8010a92:	4618      	mov	r0, r3
 8010a94:	3708      	adds	r7, #8
 8010a96:	46bd      	mov	sp, r7
 8010a98:	bd80      	pop	{r7, pc}

08010a9a <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8010a9a:	b580      	push	{r7, lr}
 8010a9c:	b082      	sub	sp, #8
 8010a9e:	af00      	add	r7, sp, #0
 8010aa0:	6078      	str	r0, [r7, #4]
 8010aa2:	460b      	mov	r3, r1
 8010aa4:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d00d      	beq.n	8010ac8 <unlock_fs+0x2e>
 8010aac:	78fb      	ldrb	r3, [r7, #3]
 8010aae:	2b0c      	cmp	r3, #12
 8010ab0:	d00a      	beq.n	8010ac8 <unlock_fs+0x2e>
 8010ab2:	78fb      	ldrb	r3, [r7, #3]
 8010ab4:	2b0b      	cmp	r3, #11
 8010ab6:	d007      	beq.n	8010ac8 <unlock_fs+0x2e>
 8010ab8:	78fb      	ldrb	r3, [r7, #3]
 8010aba:	2b0f      	cmp	r3, #15
 8010abc:	d004      	beq.n	8010ac8 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	68db      	ldr	r3, [r3, #12]
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	f003 fa84 	bl	8013fd0 <ff_rel_grant>
	}
}
 8010ac8:	bf00      	nop
 8010aca:	3708      	adds	r7, #8
 8010acc:	46bd      	mov	sp, r7
 8010ace:	bd80      	pop	{r7, pc}

08010ad0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8010ad0:	b480      	push	{r7}
 8010ad2:	b085      	sub	sp, #20
 8010ad4:	af00      	add	r7, sp, #0
 8010ad6:	6078      	str	r0, [r7, #4]
 8010ad8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8010ada:	2300      	movs	r3, #0
 8010adc:	60bb      	str	r3, [r7, #8]
 8010ade:	68bb      	ldr	r3, [r7, #8]
 8010ae0:	60fb      	str	r3, [r7, #12]
 8010ae2:	e029      	b.n	8010b38 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8010ae4:	4a27      	ldr	r2, [pc, #156]	; (8010b84 <chk_lock+0xb4>)
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	011b      	lsls	r3, r3, #4
 8010aea:	4413      	add	r3, r2
 8010aec:	681b      	ldr	r3, [r3, #0]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d01d      	beq.n	8010b2e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8010af2:	4a24      	ldr	r2, [pc, #144]	; (8010b84 <chk_lock+0xb4>)
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	011b      	lsls	r3, r3, #4
 8010af8:	4413      	add	r3, r2
 8010afa:	681a      	ldr	r2, [r3, #0]
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	429a      	cmp	r2, r3
 8010b02:	d116      	bne.n	8010b32 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8010b04:	4a1f      	ldr	r2, [pc, #124]	; (8010b84 <chk_lock+0xb4>)
 8010b06:	68fb      	ldr	r3, [r7, #12]
 8010b08:	011b      	lsls	r3, r3, #4
 8010b0a:	4413      	add	r3, r2
 8010b0c:	3304      	adds	r3, #4
 8010b0e:	681a      	ldr	r2, [r3, #0]
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8010b14:	429a      	cmp	r2, r3
 8010b16:	d10c      	bne.n	8010b32 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8010b18:	4a1a      	ldr	r2, [pc, #104]	; (8010b84 <chk_lock+0xb4>)
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	011b      	lsls	r3, r3, #4
 8010b1e:	4413      	add	r3, r2
 8010b20:	3308      	adds	r3, #8
 8010b22:	681a      	ldr	r2, [r3, #0]
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8010b28:	429a      	cmp	r2, r3
 8010b2a:	d102      	bne.n	8010b32 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8010b2c:	e007      	b.n	8010b3e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8010b2e:	2301      	movs	r3, #1
 8010b30:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	3301      	adds	r3, #1
 8010b36:	60fb      	str	r3, [r7, #12]
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	2b01      	cmp	r3, #1
 8010b3c:	d9d2      	bls.n	8010ae4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8010b3e:	68fb      	ldr	r3, [r7, #12]
 8010b40:	2b02      	cmp	r3, #2
 8010b42:	d109      	bne.n	8010b58 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8010b44:	68bb      	ldr	r3, [r7, #8]
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d102      	bne.n	8010b50 <chk_lock+0x80>
 8010b4a:	683b      	ldr	r3, [r7, #0]
 8010b4c:	2b02      	cmp	r3, #2
 8010b4e:	d101      	bne.n	8010b54 <chk_lock+0x84>
 8010b50:	2300      	movs	r3, #0
 8010b52:	e010      	b.n	8010b76 <chk_lock+0xa6>
 8010b54:	2312      	movs	r3, #18
 8010b56:	e00e      	b.n	8010b76 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8010b58:	683b      	ldr	r3, [r7, #0]
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d108      	bne.n	8010b70 <chk_lock+0xa0>
 8010b5e:	4a09      	ldr	r2, [pc, #36]	; (8010b84 <chk_lock+0xb4>)
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	011b      	lsls	r3, r3, #4
 8010b64:	4413      	add	r3, r2
 8010b66:	330c      	adds	r3, #12
 8010b68:	881b      	ldrh	r3, [r3, #0]
 8010b6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010b6e:	d101      	bne.n	8010b74 <chk_lock+0xa4>
 8010b70:	2310      	movs	r3, #16
 8010b72:	e000      	b.n	8010b76 <chk_lock+0xa6>
 8010b74:	2300      	movs	r3, #0
}
 8010b76:	4618      	mov	r0, r3
 8010b78:	3714      	adds	r7, #20
 8010b7a:	46bd      	mov	sp, r7
 8010b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b80:	4770      	bx	lr
 8010b82:	bf00      	nop
 8010b84:	20000958 	.word	0x20000958

08010b88 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8010b88:	b480      	push	{r7}
 8010b8a:	b083      	sub	sp, #12
 8010b8c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8010b8e:	2300      	movs	r3, #0
 8010b90:	607b      	str	r3, [r7, #4]
 8010b92:	e002      	b.n	8010b9a <enq_lock+0x12>
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	3301      	adds	r3, #1
 8010b98:	607b      	str	r3, [r7, #4]
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	2b01      	cmp	r3, #1
 8010b9e:	d806      	bhi.n	8010bae <enq_lock+0x26>
 8010ba0:	4a09      	ldr	r2, [pc, #36]	; (8010bc8 <enq_lock+0x40>)
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	011b      	lsls	r3, r3, #4
 8010ba6:	4413      	add	r3, r2
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d1f2      	bne.n	8010b94 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	2b02      	cmp	r3, #2
 8010bb2:	bf14      	ite	ne
 8010bb4:	2301      	movne	r3, #1
 8010bb6:	2300      	moveq	r3, #0
 8010bb8:	b2db      	uxtb	r3, r3
}
 8010bba:	4618      	mov	r0, r3
 8010bbc:	370c      	adds	r7, #12
 8010bbe:	46bd      	mov	sp, r7
 8010bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bc4:	4770      	bx	lr
 8010bc6:	bf00      	nop
 8010bc8:	20000958 	.word	0x20000958

08010bcc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8010bcc:	b480      	push	{r7}
 8010bce:	b085      	sub	sp, #20
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	6078      	str	r0, [r7, #4]
 8010bd4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8010bd6:	2300      	movs	r3, #0
 8010bd8:	60fb      	str	r3, [r7, #12]
 8010bda:	e01f      	b.n	8010c1c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8010bdc:	4a41      	ldr	r2, [pc, #260]	; (8010ce4 <inc_lock+0x118>)
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	011b      	lsls	r3, r3, #4
 8010be2:	4413      	add	r3, r2
 8010be4:	681a      	ldr	r2, [r3, #0]
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	681b      	ldr	r3, [r3, #0]
 8010bea:	429a      	cmp	r2, r3
 8010bec:	d113      	bne.n	8010c16 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8010bee:	4a3d      	ldr	r2, [pc, #244]	; (8010ce4 <inc_lock+0x118>)
 8010bf0:	68fb      	ldr	r3, [r7, #12]
 8010bf2:	011b      	lsls	r3, r3, #4
 8010bf4:	4413      	add	r3, r2
 8010bf6:	3304      	adds	r3, #4
 8010bf8:	681a      	ldr	r2, [r3, #0]
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8010bfe:	429a      	cmp	r2, r3
 8010c00:	d109      	bne.n	8010c16 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8010c02:	4a38      	ldr	r2, [pc, #224]	; (8010ce4 <inc_lock+0x118>)
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	011b      	lsls	r3, r3, #4
 8010c08:	4413      	add	r3, r2
 8010c0a:	3308      	adds	r3, #8
 8010c0c:	681a      	ldr	r2, [r3, #0]
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8010c12:	429a      	cmp	r2, r3
 8010c14:	d006      	beq.n	8010c24 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	3301      	adds	r3, #1
 8010c1a:	60fb      	str	r3, [r7, #12]
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	2b01      	cmp	r3, #1
 8010c20:	d9dc      	bls.n	8010bdc <inc_lock+0x10>
 8010c22:	e000      	b.n	8010c26 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8010c24:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	2b02      	cmp	r3, #2
 8010c2a:	d132      	bne.n	8010c92 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8010c2c:	2300      	movs	r3, #0
 8010c2e:	60fb      	str	r3, [r7, #12]
 8010c30:	e002      	b.n	8010c38 <inc_lock+0x6c>
 8010c32:	68fb      	ldr	r3, [r7, #12]
 8010c34:	3301      	adds	r3, #1
 8010c36:	60fb      	str	r3, [r7, #12]
 8010c38:	68fb      	ldr	r3, [r7, #12]
 8010c3a:	2b01      	cmp	r3, #1
 8010c3c:	d806      	bhi.n	8010c4c <inc_lock+0x80>
 8010c3e:	4a29      	ldr	r2, [pc, #164]	; (8010ce4 <inc_lock+0x118>)
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	011b      	lsls	r3, r3, #4
 8010c44:	4413      	add	r3, r2
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d1f2      	bne.n	8010c32 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	2b02      	cmp	r3, #2
 8010c50:	d101      	bne.n	8010c56 <inc_lock+0x8a>
 8010c52:	2300      	movs	r3, #0
 8010c54:	e040      	b.n	8010cd8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	681a      	ldr	r2, [r3, #0]
 8010c5a:	4922      	ldr	r1, [pc, #136]	; (8010ce4 <inc_lock+0x118>)
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	011b      	lsls	r3, r3, #4
 8010c60:	440b      	add	r3, r1
 8010c62:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8010c64:	687b      	ldr	r3, [r7, #4]
 8010c66:	689a      	ldr	r2, [r3, #8]
 8010c68:	491e      	ldr	r1, [pc, #120]	; (8010ce4 <inc_lock+0x118>)
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	011b      	lsls	r3, r3, #4
 8010c6e:	440b      	add	r3, r1
 8010c70:	3304      	adds	r3, #4
 8010c72:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	695a      	ldr	r2, [r3, #20]
 8010c78:	491a      	ldr	r1, [pc, #104]	; (8010ce4 <inc_lock+0x118>)
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	011b      	lsls	r3, r3, #4
 8010c7e:	440b      	add	r3, r1
 8010c80:	3308      	adds	r3, #8
 8010c82:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8010c84:	4a17      	ldr	r2, [pc, #92]	; (8010ce4 <inc_lock+0x118>)
 8010c86:	68fb      	ldr	r3, [r7, #12]
 8010c88:	011b      	lsls	r3, r3, #4
 8010c8a:	4413      	add	r3, r2
 8010c8c:	330c      	adds	r3, #12
 8010c8e:	2200      	movs	r2, #0
 8010c90:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8010c92:	683b      	ldr	r3, [r7, #0]
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d009      	beq.n	8010cac <inc_lock+0xe0>
 8010c98:	4a12      	ldr	r2, [pc, #72]	; (8010ce4 <inc_lock+0x118>)
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	011b      	lsls	r3, r3, #4
 8010c9e:	4413      	add	r3, r2
 8010ca0:	330c      	adds	r3, #12
 8010ca2:	881b      	ldrh	r3, [r3, #0]
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d001      	beq.n	8010cac <inc_lock+0xe0>
 8010ca8:	2300      	movs	r3, #0
 8010caa:	e015      	b.n	8010cd8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8010cac:	683b      	ldr	r3, [r7, #0]
 8010cae:	2b00      	cmp	r3, #0
 8010cb0:	d108      	bne.n	8010cc4 <inc_lock+0xf8>
 8010cb2:	4a0c      	ldr	r2, [pc, #48]	; (8010ce4 <inc_lock+0x118>)
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	011b      	lsls	r3, r3, #4
 8010cb8:	4413      	add	r3, r2
 8010cba:	330c      	adds	r3, #12
 8010cbc:	881b      	ldrh	r3, [r3, #0]
 8010cbe:	3301      	adds	r3, #1
 8010cc0:	b29a      	uxth	r2, r3
 8010cc2:	e001      	b.n	8010cc8 <inc_lock+0xfc>
 8010cc4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010cc8:	4906      	ldr	r1, [pc, #24]	; (8010ce4 <inc_lock+0x118>)
 8010cca:	68fb      	ldr	r3, [r7, #12]
 8010ccc:	011b      	lsls	r3, r3, #4
 8010cce:	440b      	add	r3, r1
 8010cd0:	330c      	adds	r3, #12
 8010cd2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	3301      	adds	r3, #1
}
 8010cd8:	4618      	mov	r0, r3
 8010cda:	3714      	adds	r7, #20
 8010cdc:	46bd      	mov	sp, r7
 8010cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce2:	4770      	bx	lr
 8010ce4:	20000958 	.word	0x20000958

08010ce8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8010ce8:	b480      	push	{r7}
 8010cea:	b085      	sub	sp, #20
 8010cec:	af00      	add	r7, sp, #0
 8010cee:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8010cf0:	687b      	ldr	r3, [r7, #4]
 8010cf2:	3b01      	subs	r3, #1
 8010cf4:	607b      	str	r3, [r7, #4]
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	2b01      	cmp	r3, #1
 8010cfa:	d825      	bhi.n	8010d48 <dec_lock+0x60>
		n = Files[i].ctr;
 8010cfc:	4a17      	ldr	r2, [pc, #92]	; (8010d5c <dec_lock+0x74>)
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	011b      	lsls	r3, r3, #4
 8010d02:	4413      	add	r3, r2
 8010d04:	330c      	adds	r3, #12
 8010d06:	881b      	ldrh	r3, [r3, #0]
 8010d08:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8010d0a:	89fb      	ldrh	r3, [r7, #14]
 8010d0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010d10:	d101      	bne.n	8010d16 <dec_lock+0x2e>
 8010d12:	2300      	movs	r3, #0
 8010d14:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8010d16:	89fb      	ldrh	r3, [r7, #14]
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d002      	beq.n	8010d22 <dec_lock+0x3a>
 8010d1c:	89fb      	ldrh	r3, [r7, #14]
 8010d1e:	3b01      	subs	r3, #1
 8010d20:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8010d22:	4a0e      	ldr	r2, [pc, #56]	; (8010d5c <dec_lock+0x74>)
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	011b      	lsls	r3, r3, #4
 8010d28:	4413      	add	r3, r2
 8010d2a:	330c      	adds	r3, #12
 8010d2c:	89fa      	ldrh	r2, [r7, #14]
 8010d2e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8010d30:	89fb      	ldrh	r3, [r7, #14]
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d105      	bne.n	8010d42 <dec_lock+0x5a>
 8010d36:	4a09      	ldr	r2, [pc, #36]	; (8010d5c <dec_lock+0x74>)
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	011b      	lsls	r3, r3, #4
 8010d3c:	4413      	add	r3, r2
 8010d3e:	2200      	movs	r2, #0
 8010d40:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8010d42:	2300      	movs	r3, #0
 8010d44:	737b      	strb	r3, [r7, #13]
 8010d46:	e001      	b.n	8010d4c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8010d48:	2302      	movs	r3, #2
 8010d4a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8010d4c:	7b7b      	ldrb	r3, [r7, #13]
}
 8010d4e:	4618      	mov	r0, r3
 8010d50:	3714      	adds	r7, #20
 8010d52:	46bd      	mov	sp, r7
 8010d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d58:	4770      	bx	lr
 8010d5a:	bf00      	nop
 8010d5c:	20000958 	.word	0x20000958

08010d60 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8010d60:	b480      	push	{r7}
 8010d62:	b085      	sub	sp, #20
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8010d68:	2300      	movs	r3, #0
 8010d6a:	60fb      	str	r3, [r7, #12]
 8010d6c:	e010      	b.n	8010d90 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8010d6e:	4a0d      	ldr	r2, [pc, #52]	; (8010da4 <clear_lock+0x44>)
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	011b      	lsls	r3, r3, #4
 8010d74:	4413      	add	r3, r2
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	687a      	ldr	r2, [r7, #4]
 8010d7a:	429a      	cmp	r2, r3
 8010d7c:	d105      	bne.n	8010d8a <clear_lock+0x2a>
 8010d7e:	4a09      	ldr	r2, [pc, #36]	; (8010da4 <clear_lock+0x44>)
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	011b      	lsls	r3, r3, #4
 8010d84:	4413      	add	r3, r2
 8010d86:	2200      	movs	r2, #0
 8010d88:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	3301      	adds	r3, #1
 8010d8e:	60fb      	str	r3, [r7, #12]
 8010d90:	68fb      	ldr	r3, [r7, #12]
 8010d92:	2b01      	cmp	r3, #1
 8010d94:	d9eb      	bls.n	8010d6e <clear_lock+0xe>
	}
}
 8010d96:	bf00      	nop
 8010d98:	3714      	adds	r7, #20
 8010d9a:	46bd      	mov	sp, r7
 8010d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da0:	4770      	bx	lr
 8010da2:	bf00      	nop
 8010da4:	20000958 	.word	0x20000958

08010da8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8010da8:	b580      	push	{r7, lr}
 8010daa:	b086      	sub	sp, #24
 8010dac:	af00      	add	r7, sp, #0
 8010dae:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8010db0:	2300      	movs	r3, #0
 8010db2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	78db      	ldrb	r3, [r3, #3]
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d034      	beq.n	8010e26 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010dc0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	7858      	ldrb	r0, [r3, #1]
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8010dcc:	2301      	movs	r3, #1
 8010dce:	697a      	ldr	r2, [r7, #20]
 8010dd0:	f7ff fd10 	bl	80107f4 <disk_write>
 8010dd4:	4603      	mov	r3, r0
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d002      	beq.n	8010de0 <sync_window+0x38>
			res = FR_DISK_ERR;
 8010dda:	2301      	movs	r3, #1
 8010ddc:	73fb      	strb	r3, [r7, #15]
 8010dde:	e022      	b.n	8010e26 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	2200      	movs	r2, #0
 8010de4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010dea:	697a      	ldr	r2, [r7, #20]
 8010dec:	1ad2      	subs	r2, r2, r3
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	69db      	ldr	r3, [r3, #28]
 8010df2:	429a      	cmp	r2, r3
 8010df4:	d217      	bcs.n	8010e26 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	789b      	ldrb	r3, [r3, #2]
 8010dfa:	613b      	str	r3, [r7, #16]
 8010dfc:	e010      	b.n	8010e20 <sync_window+0x78>
					wsect += fs->fsize;
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	69db      	ldr	r3, [r3, #28]
 8010e02:	697a      	ldr	r2, [r7, #20]
 8010e04:	4413      	add	r3, r2
 8010e06:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	7858      	ldrb	r0, [r3, #1]
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8010e12:	2301      	movs	r3, #1
 8010e14:	697a      	ldr	r2, [r7, #20]
 8010e16:	f7ff fced 	bl	80107f4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8010e1a:	693b      	ldr	r3, [r7, #16]
 8010e1c:	3b01      	subs	r3, #1
 8010e1e:	613b      	str	r3, [r7, #16]
 8010e20:	693b      	ldr	r3, [r7, #16]
 8010e22:	2b01      	cmp	r3, #1
 8010e24:	d8eb      	bhi.n	8010dfe <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8010e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e28:	4618      	mov	r0, r3
 8010e2a:	3718      	adds	r7, #24
 8010e2c:	46bd      	mov	sp, r7
 8010e2e:	bd80      	pop	{r7, pc}

08010e30 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8010e30:	b580      	push	{r7, lr}
 8010e32:	b084      	sub	sp, #16
 8010e34:	af00      	add	r7, sp, #0
 8010e36:	6078      	str	r0, [r7, #4]
 8010e38:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8010e3a:	2300      	movs	r3, #0
 8010e3c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e42:	683a      	ldr	r2, [r7, #0]
 8010e44:	429a      	cmp	r2, r3
 8010e46:	d01b      	beq.n	8010e80 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8010e48:	6878      	ldr	r0, [r7, #4]
 8010e4a:	f7ff ffad 	bl	8010da8 <sync_window>
 8010e4e:	4603      	mov	r3, r0
 8010e50:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8010e52:	7bfb      	ldrb	r3, [r7, #15]
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d113      	bne.n	8010e80 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	7858      	ldrb	r0, [r3, #1]
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8010e62:	2301      	movs	r3, #1
 8010e64:	683a      	ldr	r2, [r7, #0]
 8010e66:	f7ff fca5 	bl	80107b4 <disk_read>
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d004      	beq.n	8010e7a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8010e70:	f04f 33ff 	mov.w	r3, #4294967295
 8010e74:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8010e76:	2301      	movs	r3, #1
 8010e78:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	683a      	ldr	r2, [r7, #0]
 8010e7e:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 8010e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e82:	4618      	mov	r0, r3
 8010e84:	3710      	adds	r7, #16
 8010e86:	46bd      	mov	sp, r7
 8010e88:	bd80      	pop	{r7, pc}
	...

08010e8c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8010e8c:	b580      	push	{r7, lr}
 8010e8e:	b084      	sub	sp, #16
 8010e90:	af00      	add	r7, sp, #0
 8010e92:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8010e94:	6878      	ldr	r0, [r7, #4]
 8010e96:	f7ff ff87 	bl	8010da8 <sync_window>
 8010e9a:	4603      	mov	r3, r0
 8010e9c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010e9e:	7bfb      	ldrb	r3, [r7, #15]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d158      	bne.n	8010f56 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	781b      	ldrb	r3, [r3, #0]
 8010ea8:	2b03      	cmp	r3, #3
 8010eaa:	d148      	bne.n	8010f3e <sync_fs+0xb2>
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	791b      	ldrb	r3, [r3, #4]
 8010eb0:	2b01      	cmp	r3, #1
 8010eb2:	d144      	bne.n	8010f3e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	3334      	adds	r3, #52	; 0x34
 8010eb8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8010ebc:	2100      	movs	r1, #0
 8010ebe:	4618      	mov	r0, r3
 8010ec0:	f7ff fd79 	bl	80109b6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	3334      	adds	r3, #52	; 0x34
 8010ec8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010ecc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8010ed0:	4618      	mov	r0, r3
 8010ed2:	f7ff fd08 	bl	80108e6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	3334      	adds	r3, #52	; 0x34
 8010eda:	4921      	ldr	r1, [pc, #132]	; (8010f60 <sync_fs+0xd4>)
 8010edc:	4618      	mov	r0, r3
 8010ede:	f7ff fd1d 	bl	801091c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	3334      	adds	r3, #52	; 0x34
 8010ee6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010eea:	491e      	ldr	r1, [pc, #120]	; (8010f64 <sync_fs+0xd8>)
 8010eec:	4618      	mov	r0, r3
 8010eee:	f7ff fd15 	bl	801091c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8010ef2:	687b      	ldr	r3, [r7, #4]
 8010ef4:	3334      	adds	r3, #52	; 0x34
 8010ef6:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	695b      	ldr	r3, [r3, #20]
 8010efe:	4619      	mov	r1, r3
 8010f00:	4610      	mov	r0, r2
 8010f02:	f7ff fd0b 	bl	801091c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	3334      	adds	r3, #52	; 0x34
 8010f0a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8010f0e:	687b      	ldr	r3, [r7, #4]
 8010f10:	691b      	ldr	r3, [r3, #16]
 8010f12:	4619      	mov	r1, r3
 8010f14:	4610      	mov	r0, r2
 8010f16:	f7ff fd01 	bl	801091c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	6a1b      	ldr	r3, [r3, #32]
 8010f1e:	1c5a      	adds	r2, r3, #1
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	7858      	ldrb	r0, [r3, #1]
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010f32:	2301      	movs	r3, #1
 8010f34:	f7ff fc5e 	bl	80107f4 <disk_write>
			fs->fsi_flag = 0;
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	2200      	movs	r2, #0
 8010f3c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	785b      	ldrb	r3, [r3, #1]
 8010f42:	2200      	movs	r2, #0
 8010f44:	2100      	movs	r1, #0
 8010f46:	4618      	mov	r0, r3
 8010f48:	f7ff fc74 	bl	8010834 <disk_ioctl>
 8010f4c:	4603      	mov	r3, r0
 8010f4e:	2b00      	cmp	r3, #0
 8010f50:	d001      	beq.n	8010f56 <sync_fs+0xca>
 8010f52:	2301      	movs	r3, #1
 8010f54:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8010f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f58:	4618      	mov	r0, r3
 8010f5a:	3710      	adds	r7, #16
 8010f5c:	46bd      	mov	sp, r7
 8010f5e:	bd80      	pop	{r7, pc}
 8010f60:	41615252 	.word	0x41615252
 8010f64:	61417272 	.word	0x61417272

08010f68 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8010f68:	b480      	push	{r7}
 8010f6a:	b083      	sub	sp, #12
 8010f6c:	af00      	add	r7, sp, #0
 8010f6e:	6078      	str	r0, [r7, #4]
 8010f70:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8010f72:	683b      	ldr	r3, [r7, #0]
 8010f74:	3b02      	subs	r3, #2
 8010f76:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	699b      	ldr	r3, [r3, #24]
 8010f7c:	3b02      	subs	r3, #2
 8010f7e:	683a      	ldr	r2, [r7, #0]
 8010f80:	429a      	cmp	r2, r3
 8010f82:	d301      	bcc.n	8010f88 <clust2sect+0x20>
 8010f84:	2300      	movs	r3, #0
 8010f86:	e008      	b.n	8010f9a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	895b      	ldrh	r3, [r3, #10]
 8010f8c:	461a      	mov	r2, r3
 8010f8e:	683b      	ldr	r3, [r7, #0]
 8010f90:	fb03 f202 	mul.w	r2, r3, r2
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f98:	4413      	add	r3, r2
}
 8010f9a:	4618      	mov	r0, r3
 8010f9c:	370c      	adds	r7, #12
 8010f9e:	46bd      	mov	sp, r7
 8010fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fa4:	4770      	bx	lr

08010fa6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8010fa6:	b580      	push	{r7, lr}
 8010fa8:	b086      	sub	sp, #24
 8010faa:	af00      	add	r7, sp, #0
 8010fac:	6078      	str	r0, [r7, #4]
 8010fae:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8010fb6:	683b      	ldr	r3, [r7, #0]
 8010fb8:	2b01      	cmp	r3, #1
 8010fba:	d904      	bls.n	8010fc6 <get_fat+0x20>
 8010fbc:	693b      	ldr	r3, [r7, #16]
 8010fbe:	699b      	ldr	r3, [r3, #24]
 8010fc0:	683a      	ldr	r2, [r7, #0]
 8010fc2:	429a      	cmp	r2, r3
 8010fc4:	d302      	bcc.n	8010fcc <get_fat+0x26>
		val = 1;	/* Internal error */
 8010fc6:	2301      	movs	r3, #1
 8010fc8:	617b      	str	r3, [r7, #20]
 8010fca:	e08e      	b.n	80110ea <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8010fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8010fd0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8010fd2:	693b      	ldr	r3, [r7, #16]
 8010fd4:	781b      	ldrb	r3, [r3, #0]
 8010fd6:	2b02      	cmp	r3, #2
 8010fd8:	d045      	beq.n	8011066 <get_fat+0xc0>
 8010fda:	2b03      	cmp	r3, #3
 8010fdc:	d05e      	beq.n	801109c <get_fat+0xf6>
 8010fde:	2b01      	cmp	r3, #1
 8010fe0:	d179      	bne.n	80110d6 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8010fe2:	683b      	ldr	r3, [r7, #0]
 8010fe4:	60fb      	str	r3, [r7, #12]
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	085b      	lsrs	r3, r3, #1
 8010fea:	68fa      	ldr	r2, [r7, #12]
 8010fec:	4413      	add	r3, r2
 8010fee:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8010ff0:	693b      	ldr	r3, [r7, #16]
 8010ff2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	0b1b      	lsrs	r3, r3, #12
 8010ff8:	4413      	add	r3, r2
 8010ffa:	4619      	mov	r1, r3
 8010ffc:	6938      	ldr	r0, [r7, #16]
 8010ffe:	f7ff ff17 	bl	8010e30 <move_window>
 8011002:	4603      	mov	r3, r0
 8011004:	2b00      	cmp	r3, #0
 8011006:	d169      	bne.n	80110dc <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	1c5a      	adds	r2, r3, #1
 801100c:	60fa      	str	r2, [r7, #12]
 801100e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011012:	693a      	ldr	r2, [r7, #16]
 8011014:	4413      	add	r3, r2
 8011016:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 801101a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801101c:	693b      	ldr	r3, [r7, #16]
 801101e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011020:	68fb      	ldr	r3, [r7, #12]
 8011022:	0b1b      	lsrs	r3, r3, #12
 8011024:	4413      	add	r3, r2
 8011026:	4619      	mov	r1, r3
 8011028:	6938      	ldr	r0, [r7, #16]
 801102a:	f7ff ff01 	bl	8010e30 <move_window>
 801102e:	4603      	mov	r3, r0
 8011030:	2b00      	cmp	r3, #0
 8011032:	d155      	bne.n	80110e0 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801103a:	693a      	ldr	r2, [r7, #16]
 801103c:	4413      	add	r3, r2
 801103e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011042:	021b      	lsls	r3, r3, #8
 8011044:	461a      	mov	r2, r3
 8011046:	68bb      	ldr	r3, [r7, #8]
 8011048:	4313      	orrs	r3, r2
 801104a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801104c:	683b      	ldr	r3, [r7, #0]
 801104e:	f003 0301 	and.w	r3, r3, #1
 8011052:	2b00      	cmp	r3, #0
 8011054:	d002      	beq.n	801105c <get_fat+0xb6>
 8011056:	68bb      	ldr	r3, [r7, #8]
 8011058:	091b      	lsrs	r3, r3, #4
 801105a:	e002      	b.n	8011062 <get_fat+0xbc>
 801105c:	68bb      	ldr	r3, [r7, #8]
 801105e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011062:	617b      	str	r3, [r7, #20]
			break;
 8011064:	e041      	b.n	80110ea <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8011066:	693b      	ldr	r3, [r7, #16]
 8011068:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801106a:	683b      	ldr	r3, [r7, #0]
 801106c:	0adb      	lsrs	r3, r3, #11
 801106e:	4413      	add	r3, r2
 8011070:	4619      	mov	r1, r3
 8011072:	6938      	ldr	r0, [r7, #16]
 8011074:	f7ff fedc 	bl	8010e30 <move_window>
 8011078:	4603      	mov	r3, r0
 801107a:	2b00      	cmp	r3, #0
 801107c:	d132      	bne.n	80110e4 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 801107e:	693b      	ldr	r3, [r7, #16]
 8011080:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011084:	683b      	ldr	r3, [r7, #0]
 8011086:	0059      	lsls	r1, r3, #1
 8011088:	f640 73fe 	movw	r3, #4094	; 0xffe
 801108c:	400b      	ands	r3, r1
 801108e:	4413      	add	r3, r2
 8011090:	4618      	mov	r0, r3
 8011092:	f7ff fbed 	bl	8010870 <ld_word>
 8011096:	4603      	mov	r3, r0
 8011098:	617b      	str	r3, [r7, #20]
			break;
 801109a:	e026      	b.n	80110ea <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801109c:	693b      	ldr	r3, [r7, #16]
 801109e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80110a0:	683b      	ldr	r3, [r7, #0]
 80110a2:	0a9b      	lsrs	r3, r3, #10
 80110a4:	4413      	add	r3, r2
 80110a6:	4619      	mov	r1, r3
 80110a8:	6938      	ldr	r0, [r7, #16]
 80110aa:	f7ff fec1 	bl	8010e30 <move_window>
 80110ae:	4603      	mov	r3, r0
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d119      	bne.n	80110e8 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80110b4:	693b      	ldr	r3, [r7, #16]
 80110b6:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80110ba:	683b      	ldr	r3, [r7, #0]
 80110bc:	0099      	lsls	r1, r3, #2
 80110be:	f640 73fc 	movw	r3, #4092	; 0xffc
 80110c2:	400b      	ands	r3, r1
 80110c4:	4413      	add	r3, r2
 80110c6:	4618      	mov	r0, r3
 80110c8:	f7ff fbea 	bl	80108a0 <ld_dword>
 80110cc:	4603      	mov	r3, r0
 80110ce:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80110d2:	617b      	str	r3, [r7, #20]
			break;
 80110d4:	e009      	b.n	80110ea <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80110d6:	2301      	movs	r3, #1
 80110d8:	617b      	str	r3, [r7, #20]
 80110da:	e006      	b.n	80110ea <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80110dc:	bf00      	nop
 80110de:	e004      	b.n	80110ea <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80110e0:	bf00      	nop
 80110e2:	e002      	b.n	80110ea <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80110e4:	bf00      	nop
 80110e6:	e000      	b.n	80110ea <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80110e8:	bf00      	nop
		}
	}

	return val;
 80110ea:	697b      	ldr	r3, [r7, #20]
}
 80110ec:	4618      	mov	r0, r3
 80110ee:	3718      	adds	r7, #24
 80110f0:	46bd      	mov	sp, r7
 80110f2:	bd80      	pop	{r7, pc}

080110f4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80110f4:	b590      	push	{r4, r7, lr}
 80110f6:	b089      	sub	sp, #36	; 0x24
 80110f8:	af00      	add	r7, sp, #0
 80110fa:	60f8      	str	r0, [r7, #12]
 80110fc:	60b9      	str	r1, [r7, #8]
 80110fe:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8011100:	2302      	movs	r3, #2
 8011102:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8011104:	68bb      	ldr	r3, [r7, #8]
 8011106:	2b01      	cmp	r3, #1
 8011108:	f240 80d9 	bls.w	80112be <put_fat+0x1ca>
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	699b      	ldr	r3, [r3, #24]
 8011110:	68ba      	ldr	r2, [r7, #8]
 8011112:	429a      	cmp	r2, r3
 8011114:	f080 80d3 	bcs.w	80112be <put_fat+0x1ca>
		switch (fs->fs_type) {
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	781b      	ldrb	r3, [r3, #0]
 801111c:	2b02      	cmp	r3, #2
 801111e:	d073      	beq.n	8011208 <put_fat+0x114>
 8011120:	2b03      	cmp	r3, #3
 8011122:	f000 8092 	beq.w	801124a <put_fat+0x156>
 8011126:	2b01      	cmp	r3, #1
 8011128:	f040 80c9 	bne.w	80112be <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 801112c:	68bb      	ldr	r3, [r7, #8]
 801112e:	61bb      	str	r3, [r7, #24]
 8011130:	69bb      	ldr	r3, [r7, #24]
 8011132:	085b      	lsrs	r3, r3, #1
 8011134:	69ba      	ldr	r2, [r7, #24]
 8011136:	4413      	add	r3, r2
 8011138:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801113e:	69bb      	ldr	r3, [r7, #24]
 8011140:	0b1b      	lsrs	r3, r3, #12
 8011142:	4413      	add	r3, r2
 8011144:	4619      	mov	r1, r3
 8011146:	68f8      	ldr	r0, [r7, #12]
 8011148:	f7ff fe72 	bl	8010e30 <move_window>
 801114c:	4603      	mov	r3, r0
 801114e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011150:	7ffb      	ldrb	r3, [r7, #31]
 8011152:	2b00      	cmp	r3, #0
 8011154:	f040 80ac 	bne.w	80112b0 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801115e:	69bb      	ldr	r3, [r7, #24]
 8011160:	1c59      	adds	r1, r3, #1
 8011162:	61b9      	str	r1, [r7, #24]
 8011164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011168:	4413      	add	r3, r2
 801116a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801116c:	68bb      	ldr	r3, [r7, #8]
 801116e:	f003 0301 	and.w	r3, r3, #1
 8011172:	2b00      	cmp	r3, #0
 8011174:	d00d      	beq.n	8011192 <put_fat+0x9e>
 8011176:	697b      	ldr	r3, [r7, #20]
 8011178:	781b      	ldrb	r3, [r3, #0]
 801117a:	b25b      	sxtb	r3, r3
 801117c:	f003 030f 	and.w	r3, r3, #15
 8011180:	b25a      	sxtb	r2, r3
 8011182:	687b      	ldr	r3, [r7, #4]
 8011184:	b2db      	uxtb	r3, r3
 8011186:	011b      	lsls	r3, r3, #4
 8011188:	b25b      	sxtb	r3, r3
 801118a:	4313      	orrs	r3, r2
 801118c:	b25b      	sxtb	r3, r3
 801118e:	b2db      	uxtb	r3, r3
 8011190:	e001      	b.n	8011196 <put_fat+0xa2>
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	b2db      	uxtb	r3, r3
 8011196:	697a      	ldr	r2, [r7, #20]
 8011198:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801119a:	68fb      	ldr	r3, [r7, #12]
 801119c:	2201      	movs	r2, #1
 801119e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80111a4:	69bb      	ldr	r3, [r7, #24]
 80111a6:	0b1b      	lsrs	r3, r3, #12
 80111a8:	4413      	add	r3, r2
 80111aa:	4619      	mov	r1, r3
 80111ac:	68f8      	ldr	r0, [r7, #12]
 80111ae:	f7ff fe3f 	bl	8010e30 <move_window>
 80111b2:	4603      	mov	r3, r0
 80111b4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80111b6:	7ffb      	ldrb	r3, [r7, #31]
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	d17b      	bne.n	80112b4 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80111c2:	69bb      	ldr	r3, [r7, #24]
 80111c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80111c8:	4413      	add	r3, r2
 80111ca:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80111cc:	68bb      	ldr	r3, [r7, #8]
 80111ce:	f003 0301 	and.w	r3, r3, #1
 80111d2:	2b00      	cmp	r3, #0
 80111d4:	d003      	beq.n	80111de <put_fat+0xea>
 80111d6:	687b      	ldr	r3, [r7, #4]
 80111d8:	091b      	lsrs	r3, r3, #4
 80111da:	b2db      	uxtb	r3, r3
 80111dc:	e00e      	b.n	80111fc <put_fat+0x108>
 80111de:	697b      	ldr	r3, [r7, #20]
 80111e0:	781b      	ldrb	r3, [r3, #0]
 80111e2:	b25b      	sxtb	r3, r3
 80111e4:	f023 030f 	bic.w	r3, r3, #15
 80111e8:	b25a      	sxtb	r2, r3
 80111ea:	687b      	ldr	r3, [r7, #4]
 80111ec:	0a1b      	lsrs	r3, r3, #8
 80111ee:	b25b      	sxtb	r3, r3
 80111f0:	f003 030f 	and.w	r3, r3, #15
 80111f4:	b25b      	sxtb	r3, r3
 80111f6:	4313      	orrs	r3, r2
 80111f8:	b25b      	sxtb	r3, r3
 80111fa:	b2db      	uxtb	r3, r3
 80111fc:	697a      	ldr	r2, [r7, #20]
 80111fe:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	2201      	movs	r2, #1
 8011204:	70da      	strb	r2, [r3, #3]
			break;
 8011206:	e05a      	b.n	80112be <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8011208:	68fb      	ldr	r3, [r7, #12]
 801120a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801120c:	68bb      	ldr	r3, [r7, #8]
 801120e:	0adb      	lsrs	r3, r3, #11
 8011210:	4413      	add	r3, r2
 8011212:	4619      	mov	r1, r3
 8011214:	68f8      	ldr	r0, [r7, #12]
 8011216:	f7ff fe0b 	bl	8010e30 <move_window>
 801121a:	4603      	mov	r3, r0
 801121c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801121e:	7ffb      	ldrb	r3, [r7, #31]
 8011220:	2b00      	cmp	r3, #0
 8011222:	d149      	bne.n	80112b8 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8011224:	68fb      	ldr	r3, [r7, #12]
 8011226:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801122a:	68bb      	ldr	r3, [r7, #8]
 801122c:	0059      	lsls	r1, r3, #1
 801122e:	f640 73fe 	movw	r3, #4094	; 0xffe
 8011232:	400b      	ands	r3, r1
 8011234:	4413      	add	r3, r2
 8011236:	687a      	ldr	r2, [r7, #4]
 8011238:	b292      	uxth	r2, r2
 801123a:	4611      	mov	r1, r2
 801123c:	4618      	mov	r0, r3
 801123e:	f7ff fb52 	bl	80108e6 <st_word>
			fs->wflag = 1;
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	2201      	movs	r2, #1
 8011246:	70da      	strb	r2, [r3, #3]
			break;
 8011248:	e039      	b.n	80112be <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801124e:	68bb      	ldr	r3, [r7, #8]
 8011250:	0a9b      	lsrs	r3, r3, #10
 8011252:	4413      	add	r3, r2
 8011254:	4619      	mov	r1, r3
 8011256:	68f8      	ldr	r0, [r7, #12]
 8011258:	f7ff fdea 	bl	8010e30 <move_window>
 801125c:	4603      	mov	r3, r0
 801125e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8011260:	7ffb      	ldrb	r3, [r7, #31]
 8011262:	2b00      	cmp	r3, #0
 8011264:	d12a      	bne.n	80112bc <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011272:	68bb      	ldr	r3, [r7, #8]
 8011274:	0099      	lsls	r1, r3, #2
 8011276:	f640 73fc 	movw	r3, #4092	; 0xffc
 801127a:	400b      	ands	r3, r1
 801127c:	4413      	add	r3, r2
 801127e:	4618      	mov	r0, r3
 8011280:	f7ff fb0e 	bl	80108a0 <ld_dword>
 8011284:	4603      	mov	r3, r0
 8011286:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801128a:	4323      	orrs	r3, r4
 801128c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801128e:	68fb      	ldr	r3, [r7, #12]
 8011290:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011294:	68bb      	ldr	r3, [r7, #8]
 8011296:	0099      	lsls	r1, r3, #2
 8011298:	f640 73fc 	movw	r3, #4092	; 0xffc
 801129c:	400b      	ands	r3, r1
 801129e:	4413      	add	r3, r2
 80112a0:	6879      	ldr	r1, [r7, #4]
 80112a2:	4618      	mov	r0, r3
 80112a4:	f7ff fb3a 	bl	801091c <st_dword>
			fs->wflag = 1;
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	2201      	movs	r2, #1
 80112ac:	70da      	strb	r2, [r3, #3]
			break;
 80112ae:	e006      	b.n	80112be <put_fat+0x1ca>
			if (res != FR_OK) break;
 80112b0:	bf00      	nop
 80112b2:	e004      	b.n	80112be <put_fat+0x1ca>
			if (res != FR_OK) break;
 80112b4:	bf00      	nop
 80112b6:	e002      	b.n	80112be <put_fat+0x1ca>
			if (res != FR_OK) break;
 80112b8:	bf00      	nop
 80112ba:	e000      	b.n	80112be <put_fat+0x1ca>
			if (res != FR_OK) break;
 80112bc:	bf00      	nop
		}
	}
	return res;
 80112be:	7ffb      	ldrb	r3, [r7, #31]
}
 80112c0:	4618      	mov	r0, r3
 80112c2:	3724      	adds	r7, #36	; 0x24
 80112c4:	46bd      	mov	sp, r7
 80112c6:	bd90      	pop	{r4, r7, pc}

080112c8 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80112c8:	b580      	push	{r7, lr}
 80112ca:	b088      	sub	sp, #32
 80112cc:	af00      	add	r7, sp, #0
 80112ce:	60f8      	str	r0, [r7, #12]
 80112d0:	60b9      	str	r1, [r7, #8]
 80112d2:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80112d4:	2300      	movs	r3, #0
 80112d6:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	681b      	ldr	r3, [r3, #0]
 80112dc:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80112de:	68bb      	ldr	r3, [r7, #8]
 80112e0:	2b01      	cmp	r3, #1
 80112e2:	d904      	bls.n	80112ee <remove_chain+0x26>
 80112e4:	69bb      	ldr	r3, [r7, #24]
 80112e6:	699b      	ldr	r3, [r3, #24]
 80112e8:	68ba      	ldr	r2, [r7, #8]
 80112ea:	429a      	cmp	r2, r3
 80112ec:	d301      	bcc.n	80112f2 <remove_chain+0x2a>
 80112ee:	2302      	movs	r3, #2
 80112f0:	e04b      	b.n	801138a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	2b00      	cmp	r3, #0
 80112f6:	d00c      	beq.n	8011312 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80112f8:	f04f 32ff 	mov.w	r2, #4294967295
 80112fc:	6879      	ldr	r1, [r7, #4]
 80112fe:	69b8      	ldr	r0, [r7, #24]
 8011300:	f7ff fef8 	bl	80110f4 <put_fat>
 8011304:	4603      	mov	r3, r0
 8011306:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8011308:	7ffb      	ldrb	r3, [r7, #31]
 801130a:	2b00      	cmp	r3, #0
 801130c:	d001      	beq.n	8011312 <remove_chain+0x4a>
 801130e:	7ffb      	ldrb	r3, [r7, #31]
 8011310:	e03b      	b.n	801138a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8011312:	68b9      	ldr	r1, [r7, #8]
 8011314:	68f8      	ldr	r0, [r7, #12]
 8011316:	f7ff fe46 	bl	8010fa6 <get_fat>
 801131a:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 801131c:	697b      	ldr	r3, [r7, #20]
 801131e:	2b00      	cmp	r3, #0
 8011320:	d031      	beq.n	8011386 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8011322:	697b      	ldr	r3, [r7, #20]
 8011324:	2b01      	cmp	r3, #1
 8011326:	d101      	bne.n	801132c <remove_chain+0x64>
 8011328:	2302      	movs	r3, #2
 801132a:	e02e      	b.n	801138a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 801132c:	697b      	ldr	r3, [r7, #20]
 801132e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011332:	d101      	bne.n	8011338 <remove_chain+0x70>
 8011334:	2301      	movs	r3, #1
 8011336:	e028      	b.n	801138a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8011338:	2200      	movs	r2, #0
 801133a:	68b9      	ldr	r1, [r7, #8]
 801133c:	69b8      	ldr	r0, [r7, #24]
 801133e:	f7ff fed9 	bl	80110f4 <put_fat>
 8011342:	4603      	mov	r3, r0
 8011344:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8011346:	7ffb      	ldrb	r3, [r7, #31]
 8011348:	2b00      	cmp	r3, #0
 801134a:	d001      	beq.n	8011350 <remove_chain+0x88>
 801134c:	7ffb      	ldrb	r3, [r7, #31]
 801134e:	e01c      	b.n	801138a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8011350:	69bb      	ldr	r3, [r7, #24]
 8011352:	695a      	ldr	r2, [r3, #20]
 8011354:	69bb      	ldr	r3, [r7, #24]
 8011356:	699b      	ldr	r3, [r3, #24]
 8011358:	3b02      	subs	r3, #2
 801135a:	429a      	cmp	r2, r3
 801135c:	d20b      	bcs.n	8011376 <remove_chain+0xae>
			fs->free_clst++;
 801135e:	69bb      	ldr	r3, [r7, #24]
 8011360:	695b      	ldr	r3, [r3, #20]
 8011362:	1c5a      	adds	r2, r3, #1
 8011364:	69bb      	ldr	r3, [r7, #24]
 8011366:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8011368:	69bb      	ldr	r3, [r7, #24]
 801136a:	791b      	ldrb	r3, [r3, #4]
 801136c:	f043 0301 	orr.w	r3, r3, #1
 8011370:	b2da      	uxtb	r2, r3
 8011372:	69bb      	ldr	r3, [r7, #24]
 8011374:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8011376:	697b      	ldr	r3, [r7, #20]
 8011378:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 801137a:	69bb      	ldr	r3, [r7, #24]
 801137c:	699b      	ldr	r3, [r3, #24]
 801137e:	68ba      	ldr	r2, [r7, #8]
 8011380:	429a      	cmp	r2, r3
 8011382:	d3c6      	bcc.n	8011312 <remove_chain+0x4a>
 8011384:	e000      	b.n	8011388 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8011386:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8011388:	2300      	movs	r3, #0
}
 801138a:	4618      	mov	r0, r3
 801138c:	3720      	adds	r7, #32
 801138e:	46bd      	mov	sp, r7
 8011390:	bd80      	pop	{r7, pc}

08011392 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8011392:	b580      	push	{r7, lr}
 8011394:	b088      	sub	sp, #32
 8011396:	af00      	add	r7, sp, #0
 8011398:	6078      	str	r0, [r7, #4]
 801139a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80113a2:	683b      	ldr	r3, [r7, #0]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d10d      	bne.n	80113c4 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80113a8:	693b      	ldr	r3, [r7, #16]
 80113aa:	691b      	ldr	r3, [r3, #16]
 80113ac:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80113ae:	69bb      	ldr	r3, [r7, #24]
 80113b0:	2b00      	cmp	r3, #0
 80113b2:	d004      	beq.n	80113be <create_chain+0x2c>
 80113b4:	693b      	ldr	r3, [r7, #16]
 80113b6:	699b      	ldr	r3, [r3, #24]
 80113b8:	69ba      	ldr	r2, [r7, #24]
 80113ba:	429a      	cmp	r2, r3
 80113bc:	d31b      	bcc.n	80113f6 <create_chain+0x64>
 80113be:	2301      	movs	r3, #1
 80113c0:	61bb      	str	r3, [r7, #24]
 80113c2:	e018      	b.n	80113f6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80113c4:	6839      	ldr	r1, [r7, #0]
 80113c6:	6878      	ldr	r0, [r7, #4]
 80113c8:	f7ff fded 	bl	8010fa6 <get_fat>
 80113cc:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	2b01      	cmp	r3, #1
 80113d2:	d801      	bhi.n	80113d8 <create_chain+0x46>
 80113d4:	2301      	movs	r3, #1
 80113d6:	e070      	b.n	80114ba <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113de:	d101      	bne.n	80113e4 <create_chain+0x52>
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	e06a      	b.n	80114ba <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80113e4:	693b      	ldr	r3, [r7, #16]
 80113e6:	699b      	ldr	r3, [r3, #24]
 80113e8:	68fa      	ldr	r2, [r7, #12]
 80113ea:	429a      	cmp	r2, r3
 80113ec:	d201      	bcs.n	80113f2 <create_chain+0x60>
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	e063      	b.n	80114ba <create_chain+0x128>
		scl = clst;
 80113f2:	683b      	ldr	r3, [r7, #0]
 80113f4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80113f6:	69bb      	ldr	r3, [r7, #24]
 80113f8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80113fa:	69fb      	ldr	r3, [r7, #28]
 80113fc:	3301      	adds	r3, #1
 80113fe:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8011400:	693b      	ldr	r3, [r7, #16]
 8011402:	699b      	ldr	r3, [r3, #24]
 8011404:	69fa      	ldr	r2, [r7, #28]
 8011406:	429a      	cmp	r2, r3
 8011408:	d307      	bcc.n	801141a <create_chain+0x88>
				ncl = 2;
 801140a:	2302      	movs	r3, #2
 801140c:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801140e:	69fa      	ldr	r2, [r7, #28]
 8011410:	69bb      	ldr	r3, [r7, #24]
 8011412:	429a      	cmp	r2, r3
 8011414:	d901      	bls.n	801141a <create_chain+0x88>
 8011416:	2300      	movs	r3, #0
 8011418:	e04f      	b.n	80114ba <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 801141a:	69f9      	ldr	r1, [r7, #28]
 801141c:	6878      	ldr	r0, [r7, #4]
 801141e:	f7ff fdc2 	bl	8010fa6 <get_fat>
 8011422:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d00e      	beq.n	8011448 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	2b01      	cmp	r3, #1
 801142e:	d003      	beq.n	8011438 <create_chain+0xa6>
 8011430:	68fb      	ldr	r3, [r7, #12]
 8011432:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011436:	d101      	bne.n	801143c <create_chain+0xaa>
 8011438:	68fb      	ldr	r3, [r7, #12]
 801143a:	e03e      	b.n	80114ba <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 801143c:	69fa      	ldr	r2, [r7, #28]
 801143e:	69bb      	ldr	r3, [r7, #24]
 8011440:	429a      	cmp	r2, r3
 8011442:	d1da      	bne.n	80113fa <create_chain+0x68>
 8011444:	2300      	movs	r3, #0
 8011446:	e038      	b.n	80114ba <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8011448:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 801144a:	f04f 32ff 	mov.w	r2, #4294967295
 801144e:	69f9      	ldr	r1, [r7, #28]
 8011450:	6938      	ldr	r0, [r7, #16]
 8011452:	f7ff fe4f 	bl	80110f4 <put_fat>
 8011456:	4603      	mov	r3, r0
 8011458:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 801145a:	7dfb      	ldrb	r3, [r7, #23]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d109      	bne.n	8011474 <create_chain+0xe2>
 8011460:	683b      	ldr	r3, [r7, #0]
 8011462:	2b00      	cmp	r3, #0
 8011464:	d006      	beq.n	8011474 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8011466:	69fa      	ldr	r2, [r7, #28]
 8011468:	6839      	ldr	r1, [r7, #0]
 801146a:	6938      	ldr	r0, [r7, #16]
 801146c:	f7ff fe42 	bl	80110f4 <put_fat>
 8011470:	4603      	mov	r3, r0
 8011472:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8011474:	7dfb      	ldrb	r3, [r7, #23]
 8011476:	2b00      	cmp	r3, #0
 8011478:	d116      	bne.n	80114a8 <create_chain+0x116>
		fs->last_clst = ncl;
 801147a:	693b      	ldr	r3, [r7, #16]
 801147c:	69fa      	ldr	r2, [r7, #28]
 801147e:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8011480:	693b      	ldr	r3, [r7, #16]
 8011482:	695a      	ldr	r2, [r3, #20]
 8011484:	693b      	ldr	r3, [r7, #16]
 8011486:	699b      	ldr	r3, [r3, #24]
 8011488:	3b02      	subs	r3, #2
 801148a:	429a      	cmp	r2, r3
 801148c:	d804      	bhi.n	8011498 <create_chain+0x106>
 801148e:	693b      	ldr	r3, [r7, #16]
 8011490:	695b      	ldr	r3, [r3, #20]
 8011492:	1e5a      	subs	r2, r3, #1
 8011494:	693b      	ldr	r3, [r7, #16]
 8011496:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8011498:	693b      	ldr	r3, [r7, #16]
 801149a:	791b      	ldrb	r3, [r3, #4]
 801149c:	f043 0301 	orr.w	r3, r3, #1
 80114a0:	b2da      	uxtb	r2, r3
 80114a2:	693b      	ldr	r3, [r7, #16]
 80114a4:	711a      	strb	r2, [r3, #4]
 80114a6:	e007      	b.n	80114b8 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80114a8:	7dfb      	ldrb	r3, [r7, #23]
 80114aa:	2b01      	cmp	r3, #1
 80114ac:	d102      	bne.n	80114b4 <create_chain+0x122>
 80114ae:	f04f 33ff 	mov.w	r3, #4294967295
 80114b2:	e000      	b.n	80114b6 <create_chain+0x124>
 80114b4:	2301      	movs	r3, #1
 80114b6:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80114b8:	69fb      	ldr	r3, [r7, #28]
}
 80114ba:	4618      	mov	r0, r3
 80114bc:	3720      	adds	r7, #32
 80114be:	46bd      	mov	sp, r7
 80114c0:	bd80      	pop	{r7, pc}

080114c2 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80114c2:	b480      	push	{r7}
 80114c4:	b087      	sub	sp, #28
 80114c6:	af00      	add	r7, sp, #0
 80114c8:	6078      	str	r0, [r7, #4]
 80114ca:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114d6:	3304      	adds	r3, #4
 80114d8:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80114da:	683b      	ldr	r3, [r7, #0]
 80114dc:	0b1b      	lsrs	r3, r3, #12
 80114de:	68fa      	ldr	r2, [r7, #12]
 80114e0:	8952      	ldrh	r2, [r2, #10]
 80114e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80114e6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80114e8:	693b      	ldr	r3, [r7, #16]
 80114ea:	1d1a      	adds	r2, r3, #4
 80114ec:	613a      	str	r2, [r7, #16]
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80114f2:	68bb      	ldr	r3, [r7, #8]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d101      	bne.n	80114fc <clmt_clust+0x3a>
 80114f8:	2300      	movs	r3, #0
 80114fa:	e010      	b.n	801151e <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80114fc:	697a      	ldr	r2, [r7, #20]
 80114fe:	68bb      	ldr	r3, [r7, #8]
 8011500:	429a      	cmp	r2, r3
 8011502:	d307      	bcc.n	8011514 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8011504:	697a      	ldr	r2, [r7, #20]
 8011506:	68bb      	ldr	r3, [r7, #8]
 8011508:	1ad3      	subs	r3, r2, r3
 801150a:	617b      	str	r3, [r7, #20]
 801150c:	693b      	ldr	r3, [r7, #16]
 801150e:	3304      	adds	r3, #4
 8011510:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8011512:	e7e9      	b.n	80114e8 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8011514:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8011516:	693b      	ldr	r3, [r7, #16]
 8011518:	681a      	ldr	r2, [r3, #0]
 801151a:	697b      	ldr	r3, [r7, #20]
 801151c:	4413      	add	r3, r2
}
 801151e:	4618      	mov	r0, r3
 8011520:	371c      	adds	r7, #28
 8011522:	46bd      	mov	sp, r7
 8011524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011528:	4770      	bx	lr

0801152a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 801152a:	b580      	push	{r7, lr}
 801152c:	b086      	sub	sp, #24
 801152e:	af00      	add	r7, sp, #0
 8011530:	6078      	str	r0, [r7, #4]
 8011532:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	681b      	ldr	r3, [r3, #0]
 8011538:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 801153a:	683b      	ldr	r3, [r7, #0]
 801153c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011540:	d204      	bcs.n	801154c <dir_sdi+0x22>
 8011542:	683b      	ldr	r3, [r7, #0]
 8011544:	f003 031f 	and.w	r3, r3, #31
 8011548:	2b00      	cmp	r3, #0
 801154a:	d001      	beq.n	8011550 <dir_sdi+0x26>
		return FR_INT_ERR;
 801154c:	2302      	movs	r3, #2
 801154e:	e063      	b.n	8011618 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	683a      	ldr	r2, [r7, #0]
 8011554:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8011556:	687b      	ldr	r3, [r7, #4]
 8011558:	689b      	ldr	r3, [r3, #8]
 801155a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 801155c:	697b      	ldr	r3, [r7, #20]
 801155e:	2b00      	cmp	r3, #0
 8011560:	d106      	bne.n	8011570 <dir_sdi+0x46>
 8011562:	693b      	ldr	r3, [r7, #16]
 8011564:	781b      	ldrb	r3, [r3, #0]
 8011566:	2b02      	cmp	r3, #2
 8011568:	d902      	bls.n	8011570 <dir_sdi+0x46>
		clst = fs->dirbase;
 801156a:	693b      	ldr	r3, [r7, #16]
 801156c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801156e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8011570:	697b      	ldr	r3, [r7, #20]
 8011572:	2b00      	cmp	r3, #0
 8011574:	d10c      	bne.n	8011590 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8011576:	683b      	ldr	r3, [r7, #0]
 8011578:	095b      	lsrs	r3, r3, #5
 801157a:	693a      	ldr	r2, [r7, #16]
 801157c:	8912      	ldrh	r2, [r2, #8]
 801157e:	4293      	cmp	r3, r2
 8011580:	d301      	bcc.n	8011586 <dir_sdi+0x5c>
 8011582:	2302      	movs	r3, #2
 8011584:	e048      	b.n	8011618 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8011586:	693b      	ldr	r3, [r7, #16]
 8011588:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	61da      	str	r2, [r3, #28]
 801158e:	e029      	b.n	80115e4 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8011590:	693b      	ldr	r3, [r7, #16]
 8011592:	895b      	ldrh	r3, [r3, #10]
 8011594:	031b      	lsls	r3, r3, #12
 8011596:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8011598:	e019      	b.n	80115ce <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	6979      	ldr	r1, [r7, #20]
 801159e:	4618      	mov	r0, r3
 80115a0:	f7ff fd01 	bl	8010fa6 <get_fat>
 80115a4:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80115a6:	697b      	ldr	r3, [r7, #20]
 80115a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115ac:	d101      	bne.n	80115b2 <dir_sdi+0x88>
 80115ae:	2301      	movs	r3, #1
 80115b0:	e032      	b.n	8011618 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80115b2:	697b      	ldr	r3, [r7, #20]
 80115b4:	2b01      	cmp	r3, #1
 80115b6:	d904      	bls.n	80115c2 <dir_sdi+0x98>
 80115b8:	693b      	ldr	r3, [r7, #16]
 80115ba:	699b      	ldr	r3, [r3, #24]
 80115bc:	697a      	ldr	r2, [r7, #20]
 80115be:	429a      	cmp	r2, r3
 80115c0:	d301      	bcc.n	80115c6 <dir_sdi+0x9c>
 80115c2:	2302      	movs	r3, #2
 80115c4:	e028      	b.n	8011618 <dir_sdi+0xee>
			ofs -= csz;
 80115c6:	683a      	ldr	r2, [r7, #0]
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	1ad3      	subs	r3, r2, r3
 80115cc:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80115ce:	683a      	ldr	r2, [r7, #0]
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	429a      	cmp	r2, r3
 80115d4:	d2e1      	bcs.n	801159a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80115d6:	6979      	ldr	r1, [r7, #20]
 80115d8:	6938      	ldr	r0, [r7, #16]
 80115da:	f7ff fcc5 	bl	8010f68 <clust2sect>
 80115de:	4602      	mov	r2, r0
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	697a      	ldr	r2, [r7, #20]
 80115e8:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	69db      	ldr	r3, [r3, #28]
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d101      	bne.n	80115f6 <dir_sdi+0xcc>
 80115f2:	2302      	movs	r3, #2
 80115f4:	e010      	b.n	8011618 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	69da      	ldr	r2, [r3, #28]
 80115fa:	683b      	ldr	r3, [r7, #0]
 80115fc:	0b1b      	lsrs	r3, r3, #12
 80115fe:	441a      	add	r2, r3
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8011604:	693b      	ldr	r3, [r7, #16]
 8011606:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801160a:	683b      	ldr	r3, [r7, #0]
 801160c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011610:	441a      	add	r2, r3
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8011616:	2300      	movs	r3, #0
}
 8011618:	4618      	mov	r0, r3
 801161a:	3718      	adds	r7, #24
 801161c:	46bd      	mov	sp, r7
 801161e:	bd80      	pop	{r7, pc}

08011620 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8011620:	b580      	push	{r7, lr}
 8011622:	b086      	sub	sp, #24
 8011624:	af00      	add	r7, sp, #0
 8011626:	6078      	str	r0, [r7, #4]
 8011628:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801162a:	687b      	ldr	r3, [r7, #4]
 801162c:	681b      	ldr	r3, [r3, #0]
 801162e:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	695b      	ldr	r3, [r3, #20]
 8011634:	3320      	adds	r3, #32
 8011636:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	69db      	ldr	r3, [r3, #28]
 801163c:	2b00      	cmp	r3, #0
 801163e:	d003      	beq.n	8011648 <dir_next+0x28>
 8011640:	68bb      	ldr	r3, [r7, #8]
 8011642:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8011646:	d301      	bcc.n	801164c <dir_next+0x2c>
 8011648:	2304      	movs	r3, #4
 801164a:	e0aa      	b.n	80117a2 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801164c:	68bb      	ldr	r3, [r7, #8]
 801164e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011652:	2b00      	cmp	r3, #0
 8011654:	f040 8098 	bne.w	8011788 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	69db      	ldr	r3, [r3, #28]
 801165c:	1c5a      	adds	r2, r3, #1
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	699b      	ldr	r3, [r3, #24]
 8011666:	2b00      	cmp	r3, #0
 8011668:	d10b      	bne.n	8011682 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 801166a:	68bb      	ldr	r3, [r7, #8]
 801166c:	095b      	lsrs	r3, r3, #5
 801166e:	68fa      	ldr	r2, [r7, #12]
 8011670:	8912      	ldrh	r2, [r2, #8]
 8011672:	4293      	cmp	r3, r2
 8011674:	f0c0 8088 	bcc.w	8011788 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	2200      	movs	r2, #0
 801167c:	61da      	str	r2, [r3, #28]
 801167e:	2304      	movs	r3, #4
 8011680:	e08f      	b.n	80117a2 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8011682:	68bb      	ldr	r3, [r7, #8]
 8011684:	0b1b      	lsrs	r3, r3, #12
 8011686:	68fa      	ldr	r2, [r7, #12]
 8011688:	8952      	ldrh	r2, [r2, #10]
 801168a:	3a01      	subs	r2, #1
 801168c:	4013      	ands	r3, r2
 801168e:	2b00      	cmp	r3, #0
 8011690:	d17a      	bne.n	8011788 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8011692:	687a      	ldr	r2, [r7, #4]
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	699b      	ldr	r3, [r3, #24]
 8011698:	4619      	mov	r1, r3
 801169a:	4610      	mov	r0, r2
 801169c:	f7ff fc83 	bl	8010fa6 <get_fat>
 80116a0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80116a2:	697b      	ldr	r3, [r7, #20]
 80116a4:	2b01      	cmp	r3, #1
 80116a6:	d801      	bhi.n	80116ac <dir_next+0x8c>
 80116a8:	2302      	movs	r3, #2
 80116aa:	e07a      	b.n	80117a2 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80116ac:	697b      	ldr	r3, [r7, #20]
 80116ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116b2:	d101      	bne.n	80116b8 <dir_next+0x98>
 80116b4:	2301      	movs	r3, #1
 80116b6:	e074      	b.n	80117a2 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	699b      	ldr	r3, [r3, #24]
 80116bc:	697a      	ldr	r2, [r7, #20]
 80116be:	429a      	cmp	r2, r3
 80116c0:	d358      	bcc.n	8011774 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80116c2:	683b      	ldr	r3, [r7, #0]
 80116c4:	2b00      	cmp	r3, #0
 80116c6:	d104      	bne.n	80116d2 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	2200      	movs	r2, #0
 80116cc:	61da      	str	r2, [r3, #28]
 80116ce:	2304      	movs	r3, #4
 80116d0:	e067      	b.n	80117a2 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80116d2:	687a      	ldr	r2, [r7, #4]
 80116d4:	687b      	ldr	r3, [r7, #4]
 80116d6:	699b      	ldr	r3, [r3, #24]
 80116d8:	4619      	mov	r1, r3
 80116da:	4610      	mov	r0, r2
 80116dc:	f7ff fe59 	bl	8011392 <create_chain>
 80116e0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80116e2:	697b      	ldr	r3, [r7, #20]
 80116e4:	2b00      	cmp	r3, #0
 80116e6:	d101      	bne.n	80116ec <dir_next+0xcc>
 80116e8:	2307      	movs	r3, #7
 80116ea:	e05a      	b.n	80117a2 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80116ec:	697b      	ldr	r3, [r7, #20]
 80116ee:	2b01      	cmp	r3, #1
 80116f0:	d101      	bne.n	80116f6 <dir_next+0xd6>
 80116f2:	2302      	movs	r3, #2
 80116f4:	e055      	b.n	80117a2 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80116f6:	697b      	ldr	r3, [r7, #20]
 80116f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116fc:	d101      	bne.n	8011702 <dir_next+0xe2>
 80116fe:	2301      	movs	r3, #1
 8011700:	e04f      	b.n	80117a2 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8011702:	68f8      	ldr	r0, [r7, #12]
 8011704:	f7ff fb50 	bl	8010da8 <sync_window>
 8011708:	4603      	mov	r3, r0
 801170a:	2b00      	cmp	r3, #0
 801170c:	d001      	beq.n	8011712 <dir_next+0xf2>
 801170e:	2301      	movs	r3, #1
 8011710:	e047      	b.n	80117a2 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8011712:	68fb      	ldr	r3, [r7, #12]
 8011714:	3334      	adds	r3, #52	; 0x34
 8011716:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801171a:	2100      	movs	r1, #0
 801171c:	4618      	mov	r0, r3
 801171e:	f7ff f94a 	bl	80109b6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8011722:	2300      	movs	r3, #0
 8011724:	613b      	str	r3, [r7, #16]
 8011726:	6979      	ldr	r1, [r7, #20]
 8011728:	68f8      	ldr	r0, [r7, #12]
 801172a:	f7ff fc1d 	bl	8010f68 <clust2sect>
 801172e:	4602      	mov	r2, r0
 8011730:	68fb      	ldr	r3, [r7, #12]
 8011732:	631a      	str	r2, [r3, #48]	; 0x30
 8011734:	e012      	b.n	801175c <dir_next+0x13c>
						fs->wflag = 1;
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	2201      	movs	r2, #1
 801173a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801173c:	68f8      	ldr	r0, [r7, #12]
 801173e:	f7ff fb33 	bl	8010da8 <sync_window>
 8011742:	4603      	mov	r3, r0
 8011744:	2b00      	cmp	r3, #0
 8011746:	d001      	beq.n	801174c <dir_next+0x12c>
 8011748:	2301      	movs	r3, #1
 801174a:	e02a      	b.n	80117a2 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801174c:	693b      	ldr	r3, [r7, #16]
 801174e:	3301      	adds	r3, #1
 8011750:	613b      	str	r3, [r7, #16]
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011756:	1c5a      	adds	r2, r3, #1
 8011758:	68fb      	ldr	r3, [r7, #12]
 801175a:	631a      	str	r2, [r3, #48]	; 0x30
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	895b      	ldrh	r3, [r3, #10]
 8011760:	461a      	mov	r2, r3
 8011762:	693b      	ldr	r3, [r7, #16]
 8011764:	4293      	cmp	r3, r2
 8011766:	d3e6      	bcc.n	8011736 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8011768:	68fb      	ldr	r3, [r7, #12]
 801176a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801176c:	693b      	ldr	r3, [r7, #16]
 801176e:	1ad2      	subs	r2, r2, r3
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8011774:	687b      	ldr	r3, [r7, #4]
 8011776:	697a      	ldr	r2, [r7, #20]
 8011778:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 801177a:	6979      	ldr	r1, [r7, #20]
 801177c:	68f8      	ldr	r0, [r7, #12]
 801177e:	f7ff fbf3 	bl	8010f68 <clust2sect>
 8011782:	4602      	mov	r2, r0
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	68ba      	ldr	r2, [r7, #8]
 801178c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801178e:	68fb      	ldr	r3, [r7, #12]
 8011790:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011794:	68bb      	ldr	r3, [r7, #8]
 8011796:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801179a:	441a      	add	r2, r3
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80117a0:	2300      	movs	r3, #0
}
 80117a2:	4618      	mov	r0, r3
 80117a4:	3718      	adds	r7, #24
 80117a6:	46bd      	mov	sp, r7
 80117a8:	bd80      	pop	{r7, pc}

080117aa <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80117aa:	b580      	push	{r7, lr}
 80117ac:	b086      	sub	sp, #24
 80117ae:	af00      	add	r7, sp, #0
 80117b0:	6078      	str	r0, [r7, #4]
 80117b2:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80117ba:	2100      	movs	r1, #0
 80117bc:	6878      	ldr	r0, [r7, #4]
 80117be:	f7ff feb4 	bl	801152a <dir_sdi>
 80117c2:	4603      	mov	r3, r0
 80117c4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80117c6:	7dfb      	ldrb	r3, [r7, #23]
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d12b      	bne.n	8011824 <dir_alloc+0x7a>
		n = 0;
 80117cc:	2300      	movs	r3, #0
 80117ce:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	69db      	ldr	r3, [r3, #28]
 80117d4:	4619      	mov	r1, r3
 80117d6:	68f8      	ldr	r0, [r7, #12]
 80117d8:	f7ff fb2a 	bl	8010e30 <move_window>
 80117dc:	4603      	mov	r3, r0
 80117de:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80117e0:	7dfb      	ldrb	r3, [r7, #23]
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d11d      	bne.n	8011822 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	6a1b      	ldr	r3, [r3, #32]
 80117ea:	781b      	ldrb	r3, [r3, #0]
 80117ec:	2be5      	cmp	r3, #229	; 0xe5
 80117ee:	d004      	beq.n	80117fa <dir_alloc+0x50>
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	6a1b      	ldr	r3, [r3, #32]
 80117f4:	781b      	ldrb	r3, [r3, #0]
 80117f6:	2b00      	cmp	r3, #0
 80117f8:	d107      	bne.n	801180a <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80117fa:	693b      	ldr	r3, [r7, #16]
 80117fc:	3301      	adds	r3, #1
 80117fe:	613b      	str	r3, [r7, #16]
 8011800:	693a      	ldr	r2, [r7, #16]
 8011802:	683b      	ldr	r3, [r7, #0]
 8011804:	429a      	cmp	r2, r3
 8011806:	d102      	bne.n	801180e <dir_alloc+0x64>
 8011808:	e00c      	b.n	8011824 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 801180a:	2300      	movs	r3, #0
 801180c:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801180e:	2101      	movs	r1, #1
 8011810:	6878      	ldr	r0, [r7, #4]
 8011812:	f7ff ff05 	bl	8011620 <dir_next>
 8011816:	4603      	mov	r3, r0
 8011818:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 801181a:	7dfb      	ldrb	r3, [r7, #23]
 801181c:	2b00      	cmp	r3, #0
 801181e:	d0d7      	beq.n	80117d0 <dir_alloc+0x26>
 8011820:	e000      	b.n	8011824 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8011822:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8011824:	7dfb      	ldrb	r3, [r7, #23]
 8011826:	2b04      	cmp	r3, #4
 8011828:	d101      	bne.n	801182e <dir_alloc+0x84>
 801182a:	2307      	movs	r3, #7
 801182c:	75fb      	strb	r3, [r7, #23]
	return res;
 801182e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011830:	4618      	mov	r0, r3
 8011832:	3718      	adds	r7, #24
 8011834:	46bd      	mov	sp, r7
 8011836:	bd80      	pop	{r7, pc}

08011838 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8011838:	b580      	push	{r7, lr}
 801183a:	b084      	sub	sp, #16
 801183c:	af00      	add	r7, sp, #0
 801183e:	6078      	str	r0, [r7, #4]
 8011840:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8011842:	683b      	ldr	r3, [r7, #0]
 8011844:	331a      	adds	r3, #26
 8011846:	4618      	mov	r0, r3
 8011848:	f7ff f812 	bl	8010870 <ld_word>
 801184c:	4603      	mov	r3, r0
 801184e:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	781b      	ldrb	r3, [r3, #0]
 8011854:	2b03      	cmp	r3, #3
 8011856:	d109      	bne.n	801186c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8011858:	683b      	ldr	r3, [r7, #0]
 801185a:	3314      	adds	r3, #20
 801185c:	4618      	mov	r0, r3
 801185e:	f7ff f807 	bl	8010870 <ld_word>
 8011862:	4603      	mov	r3, r0
 8011864:	041b      	lsls	r3, r3, #16
 8011866:	68fa      	ldr	r2, [r7, #12]
 8011868:	4313      	orrs	r3, r2
 801186a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 801186c:	68fb      	ldr	r3, [r7, #12]
}
 801186e:	4618      	mov	r0, r3
 8011870:	3710      	adds	r7, #16
 8011872:	46bd      	mov	sp, r7
 8011874:	bd80      	pop	{r7, pc}

08011876 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8011876:	b580      	push	{r7, lr}
 8011878:	b084      	sub	sp, #16
 801187a:	af00      	add	r7, sp, #0
 801187c:	60f8      	str	r0, [r7, #12]
 801187e:	60b9      	str	r1, [r7, #8]
 8011880:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8011882:	68bb      	ldr	r3, [r7, #8]
 8011884:	331a      	adds	r3, #26
 8011886:	687a      	ldr	r2, [r7, #4]
 8011888:	b292      	uxth	r2, r2
 801188a:	4611      	mov	r1, r2
 801188c:	4618      	mov	r0, r3
 801188e:	f7ff f82a 	bl	80108e6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	781b      	ldrb	r3, [r3, #0]
 8011896:	2b03      	cmp	r3, #3
 8011898:	d109      	bne.n	80118ae <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 801189a:	68bb      	ldr	r3, [r7, #8]
 801189c:	f103 0214 	add.w	r2, r3, #20
 80118a0:	687b      	ldr	r3, [r7, #4]
 80118a2:	0c1b      	lsrs	r3, r3, #16
 80118a4:	b29b      	uxth	r3, r3
 80118a6:	4619      	mov	r1, r3
 80118a8:	4610      	mov	r0, r2
 80118aa:	f7ff f81c 	bl	80108e6 <st_word>
	}
}
 80118ae:	bf00      	nop
 80118b0:	3710      	adds	r7, #16
 80118b2:	46bd      	mov	sp, r7
 80118b4:	bd80      	pop	{r7, pc}

080118b6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80118b6:	b580      	push	{r7, lr}
 80118b8:	b086      	sub	sp, #24
 80118ba:	af00      	add	r7, sp, #0
 80118bc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80118c4:	2100      	movs	r1, #0
 80118c6:	6878      	ldr	r0, [r7, #4]
 80118c8:	f7ff fe2f 	bl	801152a <dir_sdi>
 80118cc:	4603      	mov	r3, r0
 80118ce:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80118d0:	7dfb      	ldrb	r3, [r7, #23]
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d001      	beq.n	80118da <dir_find+0x24>
 80118d6:	7dfb      	ldrb	r3, [r7, #23]
 80118d8:	e03e      	b.n	8011958 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	69db      	ldr	r3, [r3, #28]
 80118de:	4619      	mov	r1, r3
 80118e0:	6938      	ldr	r0, [r7, #16]
 80118e2:	f7ff faa5 	bl	8010e30 <move_window>
 80118e6:	4603      	mov	r3, r0
 80118e8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80118ea:	7dfb      	ldrb	r3, [r7, #23]
 80118ec:	2b00      	cmp	r3, #0
 80118ee:	d12f      	bne.n	8011950 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	6a1b      	ldr	r3, [r3, #32]
 80118f4:	781b      	ldrb	r3, [r3, #0]
 80118f6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80118f8:	7bfb      	ldrb	r3, [r7, #15]
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d102      	bne.n	8011904 <dir_find+0x4e>
 80118fe:	2304      	movs	r3, #4
 8011900:	75fb      	strb	r3, [r7, #23]
 8011902:	e028      	b.n	8011956 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	6a1b      	ldr	r3, [r3, #32]
 8011908:	330b      	adds	r3, #11
 801190a:	781b      	ldrb	r3, [r3, #0]
 801190c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011910:	b2da      	uxtb	r2, r3
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	6a1b      	ldr	r3, [r3, #32]
 801191a:	330b      	adds	r3, #11
 801191c:	781b      	ldrb	r3, [r3, #0]
 801191e:	f003 0308 	and.w	r3, r3, #8
 8011922:	2b00      	cmp	r3, #0
 8011924:	d10a      	bne.n	801193c <dir_find+0x86>
 8011926:	687b      	ldr	r3, [r7, #4]
 8011928:	6a18      	ldr	r0, [r3, #32]
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	3324      	adds	r3, #36	; 0x24
 801192e:	220b      	movs	r2, #11
 8011930:	4619      	mov	r1, r3
 8011932:	f7ff f85a 	bl	80109ea <mem_cmp>
 8011936:	4603      	mov	r3, r0
 8011938:	2b00      	cmp	r3, #0
 801193a:	d00b      	beq.n	8011954 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 801193c:	2100      	movs	r1, #0
 801193e:	6878      	ldr	r0, [r7, #4]
 8011940:	f7ff fe6e 	bl	8011620 <dir_next>
 8011944:	4603      	mov	r3, r0
 8011946:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8011948:	7dfb      	ldrb	r3, [r7, #23]
 801194a:	2b00      	cmp	r3, #0
 801194c:	d0c5      	beq.n	80118da <dir_find+0x24>
 801194e:	e002      	b.n	8011956 <dir_find+0xa0>
		if (res != FR_OK) break;
 8011950:	bf00      	nop
 8011952:	e000      	b.n	8011956 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8011954:	bf00      	nop

	return res;
 8011956:	7dfb      	ldrb	r3, [r7, #23]
}
 8011958:	4618      	mov	r0, r3
 801195a:	3718      	adds	r7, #24
 801195c:	46bd      	mov	sp, r7
 801195e:	bd80      	pop	{r7, pc}

08011960 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8011960:	b580      	push	{r7, lr}
 8011962:	b084      	sub	sp, #16
 8011964:	af00      	add	r7, sp, #0
 8011966:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 801196e:	2101      	movs	r1, #1
 8011970:	6878      	ldr	r0, [r7, #4]
 8011972:	f7ff ff1a 	bl	80117aa <dir_alloc>
 8011976:	4603      	mov	r3, r0
 8011978:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801197a:	7bfb      	ldrb	r3, [r7, #15]
 801197c:	2b00      	cmp	r3, #0
 801197e:	d11c      	bne.n	80119ba <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	69db      	ldr	r3, [r3, #28]
 8011984:	4619      	mov	r1, r3
 8011986:	68b8      	ldr	r0, [r7, #8]
 8011988:	f7ff fa52 	bl	8010e30 <move_window>
 801198c:	4603      	mov	r3, r0
 801198e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8011990:	7bfb      	ldrb	r3, [r7, #15]
 8011992:	2b00      	cmp	r3, #0
 8011994:	d111      	bne.n	80119ba <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	6a1b      	ldr	r3, [r3, #32]
 801199a:	2220      	movs	r2, #32
 801199c:	2100      	movs	r1, #0
 801199e:	4618      	mov	r0, r3
 80119a0:	f7ff f809 	bl	80109b6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	6a18      	ldr	r0, [r3, #32]
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	3324      	adds	r3, #36	; 0x24
 80119ac:	220b      	movs	r2, #11
 80119ae:	4619      	mov	r1, r3
 80119b0:	f7fe ffe0 	bl	8010974 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80119b4:	68bb      	ldr	r3, [r7, #8]
 80119b6:	2201      	movs	r2, #1
 80119b8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80119ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80119bc:	4618      	mov	r0, r3
 80119be:	3710      	adds	r7, #16
 80119c0:	46bd      	mov	sp, r7
 80119c2:	bd80      	pop	{r7, pc}

080119c4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80119c4:	b580      	push	{r7, lr}
 80119c6:	b088      	sub	sp, #32
 80119c8:	af00      	add	r7, sp, #0
 80119ca:	6078      	str	r0, [r7, #4]
 80119cc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80119ce:	683b      	ldr	r3, [r7, #0]
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	60fb      	str	r3, [r7, #12]
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	3324      	adds	r3, #36	; 0x24
 80119d8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80119da:	220b      	movs	r2, #11
 80119dc:	2120      	movs	r1, #32
 80119de:	68b8      	ldr	r0, [r7, #8]
 80119e0:	f7fe ffe9 	bl	80109b6 <mem_set>
	si = i = 0; ni = 8;
 80119e4:	2300      	movs	r3, #0
 80119e6:	613b      	str	r3, [r7, #16]
 80119e8:	693b      	ldr	r3, [r7, #16]
 80119ea:	617b      	str	r3, [r7, #20]
 80119ec:	2308      	movs	r3, #8
 80119ee:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80119f0:	697b      	ldr	r3, [r7, #20]
 80119f2:	1c5a      	adds	r2, r3, #1
 80119f4:	617a      	str	r2, [r7, #20]
 80119f6:	68fa      	ldr	r2, [r7, #12]
 80119f8:	4413      	add	r3, r2
 80119fa:	781b      	ldrb	r3, [r3, #0]
 80119fc:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80119fe:	7ffb      	ldrb	r3, [r7, #31]
 8011a00:	2b20      	cmp	r3, #32
 8011a02:	d94e      	bls.n	8011aa2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8011a04:	7ffb      	ldrb	r3, [r7, #31]
 8011a06:	2b2f      	cmp	r3, #47	; 0x2f
 8011a08:	d006      	beq.n	8011a18 <create_name+0x54>
 8011a0a:	7ffb      	ldrb	r3, [r7, #31]
 8011a0c:	2b5c      	cmp	r3, #92	; 0x5c
 8011a0e:	d110      	bne.n	8011a32 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8011a10:	e002      	b.n	8011a18 <create_name+0x54>
 8011a12:	697b      	ldr	r3, [r7, #20]
 8011a14:	3301      	adds	r3, #1
 8011a16:	617b      	str	r3, [r7, #20]
 8011a18:	68fa      	ldr	r2, [r7, #12]
 8011a1a:	697b      	ldr	r3, [r7, #20]
 8011a1c:	4413      	add	r3, r2
 8011a1e:	781b      	ldrb	r3, [r3, #0]
 8011a20:	2b2f      	cmp	r3, #47	; 0x2f
 8011a22:	d0f6      	beq.n	8011a12 <create_name+0x4e>
 8011a24:	68fa      	ldr	r2, [r7, #12]
 8011a26:	697b      	ldr	r3, [r7, #20]
 8011a28:	4413      	add	r3, r2
 8011a2a:	781b      	ldrb	r3, [r3, #0]
 8011a2c:	2b5c      	cmp	r3, #92	; 0x5c
 8011a2e:	d0f0      	beq.n	8011a12 <create_name+0x4e>
			break;
 8011a30:	e038      	b.n	8011aa4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8011a32:	7ffb      	ldrb	r3, [r7, #31]
 8011a34:	2b2e      	cmp	r3, #46	; 0x2e
 8011a36:	d003      	beq.n	8011a40 <create_name+0x7c>
 8011a38:	693a      	ldr	r2, [r7, #16]
 8011a3a:	69bb      	ldr	r3, [r7, #24]
 8011a3c:	429a      	cmp	r2, r3
 8011a3e:	d30c      	bcc.n	8011a5a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8011a40:	69bb      	ldr	r3, [r7, #24]
 8011a42:	2b0b      	cmp	r3, #11
 8011a44:	d002      	beq.n	8011a4c <create_name+0x88>
 8011a46:	7ffb      	ldrb	r3, [r7, #31]
 8011a48:	2b2e      	cmp	r3, #46	; 0x2e
 8011a4a:	d001      	beq.n	8011a50 <create_name+0x8c>
 8011a4c:	2306      	movs	r3, #6
 8011a4e:	e044      	b.n	8011ada <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8011a50:	2308      	movs	r3, #8
 8011a52:	613b      	str	r3, [r7, #16]
 8011a54:	230b      	movs	r3, #11
 8011a56:	61bb      	str	r3, [r7, #24]
			continue;
 8011a58:	e022      	b.n	8011aa0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8011a5a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	da04      	bge.n	8011a6c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8011a62:	7ffb      	ldrb	r3, [r7, #31]
 8011a64:	3b80      	subs	r3, #128	; 0x80
 8011a66:	4a1f      	ldr	r2, [pc, #124]	; (8011ae4 <create_name+0x120>)
 8011a68:	5cd3      	ldrb	r3, [r2, r3]
 8011a6a:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8011a6c:	7ffb      	ldrb	r3, [r7, #31]
 8011a6e:	4619      	mov	r1, r3
 8011a70:	481d      	ldr	r0, [pc, #116]	; (8011ae8 <create_name+0x124>)
 8011a72:	f7fe ffe1 	bl	8010a38 <chk_chr>
 8011a76:	4603      	mov	r3, r0
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d001      	beq.n	8011a80 <create_name+0xbc>
 8011a7c:	2306      	movs	r3, #6
 8011a7e:	e02c      	b.n	8011ada <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8011a80:	7ffb      	ldrb	r3, [r7, #31]
 8011a82:	2b60      	cmp	r3, #96	; 0x60
 8011a84:	d905      	bls.n	8011a92 <create_name+0xce>
 8011a86:	7ffb      	ldrb	r3, [r7, #31]
 8011a88:	2b7a      	cmp	r3, #122	; 0x7a
 8011a8a:	d802      	bhi.n	8011a92 <create_name+0xce>
 8011a8c:	7ffb      	ldrb	r3, [r7, #31]
 8011a8e:	3b20      	subs	r3, #32
 8011a90:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8011a92:	693b      	ldr	r3, [r7, #16]
 8011a94:	1c5a      	adds	r2, r3, #1
 8011a96:	613a      	str	r2, [r7, #16]
 8011a98:	68ba      	ldr	r2, [r7, #8]
 8011a9a:	4413      	add	r3, r2
 8011a9c:	7ffa      	ldrb	r2, [r7, #31]
 8011a9e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8011aa0:	e7a6      	b.n	80119f0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8011aa2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8011aa4:	68fa      	ldr	r2, [r7, #12]
 8011aa6:	697b      	ldr	r3, [r7, #20]
 8011aa8:	441a      	add	r2, r3
 8011aaa:	683b      	ldr	r3, [r7, #0]
 8011aac:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8011aae:	693b      	ldr	r3, [r7, #16]
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d101      	bne.n	8011ab8 <create_name+0xf4>
 8011ab4:	2306      	movs	r3, #6
 8011ab6:	e010      	b.n	8011ada <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8011ab8:	68bb      	ldr	r3, [r7, #8]
 8011aba:	781b      	ldrb	r3, [r3, #0]
 8011abc:	2be5      	cmp	r3, #229	; 0xe5
 8011abe:	d102      	bne.n	8011ac6 <create_name+0x102>
 8011ac0:	68bb      	ldr	r3, [r7, #8]
 8011ac2:	2205      	movs	r2, #5
 8011ac4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8011ac6:	7ffb      	ldrb	r3, [r7, #31]
 8011ac8:	2b20      	cmp	r3, #32
 8011aca:	d801      	bhi.n	8011ad0 <create_name+0x10c>
 8011acc:	2204      	movs	r2, #4
 8011ace:	e000      	b.n	8011ad2 <create_name+0x10e>
 8011ad0:	2200      	movs	r2, #0
 8011ad2:	68bb      	ldr	r3, [r7, #8]
 8011ad4:	330b      	adds	r3, #11
 8011ad6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8011ad8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8011ada:	4618      	mov	r0, r3
 8011adc:	3720      	adds	r7, #32
 8011ade:	46bd      	mov	sp, r7
 8011ae0:	bd80      	pop	{r7, pc}
 8011ae2:	bf00      	nop
 8011ae4:	0801bfe0 	.word	0x0801bfe0
 8011ae8:	08019684 	.word	0x08019684

08011aec <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8011aec:	b580      	push	{r7, lr}
 8011aee:	b086      	sub	sp, #24
 8011af0:	af00      	add	r7, sp, #0
 8011af2:	6078      	str	r0, [r7, #4]
 8011af4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8011af6:	687b      	ldr	r3, [r7, #4]
 8011af8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8011afa:	693b      	ldr	r3, [r7, #16]
 8011afc:	681b      	ldr	r3, [r3, #0]
 8011afe:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8011b00:	e002      	b.n	8011b08 <follow_path+0x1c>
 8011b02:	683b      	ldr	r3, [r7, #0]
 8011b04:	3301      	adds	r3, #1
 8011b06:	603b      	str	r3, [r7, #0]
 8011b08:	683b      	ldr	r3, [r7, #0]
 8011b0a:	781b      	ldrb	r3, [r3, #0]
 8011b0c:	2b2f      	cmp	r3, #47	; 0x2f
 8011b0e:	d0f8      	beq.n	8011b02 <follow_path+0x16>
 8011b10:	683b      	ldr	r3, [r7, #0]
 8011b12:	781b      	ldrb	r3, [r3, #0]
 8011b14:	2b5c      	cmp	r3, #92	; 0x5c
 8011b16:	d0f4      	beq.n	8011b02 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8011b18:	693b      	ldr	r3, [r7, #16]
 8011b1a:	2200      	movs	r2, #0
 8011b1c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8011b1e:	683b      	ldr	r3, [r7, #0]
 8011b20:	781b      	ldrb	r3, [r3, #0]
 8011b22:	2b1f      	cmp	r3, #31
 8011b24:	d80a      	bhi.n	8011b3c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	2280      	movs	r2, #128	; 0x80
 8011b2a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8011b2e:	2100      	movs	r1, #0
 8011b30:	6878      	ldr	r0, [r7, #4]
 8011b32:	f7ff fcfa 	bl	801152a <dir_sdi>
 8011b36:	4603      	mov	r3, r0
 8011b38:	75fb      	strb	r3, [r7, #23]
 8011b3a:	e043      	b.n	8011bc4 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8011b3c:	463b      	mov	r3, r7
 8011b3e:	4619      	mov	r1, r3
 8011b40:	6878      	ldr	r0, [r7, #4]
 8011b42:	f7ff ff3f 	bl	80119c4 <create_name>
 8011b46:	4603      	mov	r3, r0
 8011b48:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8011b4a:	7dfb      	ldrb	r3, [r7, #23]
 8011b4c:	2b00      	cmp	r3, #0
 8011b4e:	d134      	bne.n	8011bba <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8011b50:	6878      	ldr	r0, [r7, #4]
 8011b52:	f7ff feb0 	bl	80118b6 <dir_find>
 8011b56:	4603      	mov	r3, r0
 8011b58:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011b60:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8011b62:	7dfb      	ldrb	r3, [r7, #23]
 8011b64:	2b00      	cmp	r3, #0
 8011b66:	d00a      	beq.n	8011b7e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8011b68:	7dfb      	ldrb	r3, [r7, #23]
 8011b6a:	2b04      	cmp	r3, #4
 8011b6c:	d127      	bne.n	8011bbe <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8011b6e:	7afb      	ldrb	r3, [r7, #11]
 8011b70:	f003 0304 	and.w	r3, r3, #4
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	d122      	bne.n	8011bbe <follow_path+0xd2>
 8011b78:	2305      	movs	r3, #5
 8011b7a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8011b7c:	e01f      	b.n	8011bbe <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011b7e:	7afb      	ldrb	r3, [r7, #11]
 8011b80:	f003 0304 	and.w	r3, r3, #4
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d11c      	bne.n	8011bc2 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8011b88:	693b      	ldr	r3, [r7, #16]
 8011b8a:	799b      	ldrb	r3, [r3, #6]
 8011b8c:	f003 0310 	and.w	r3, r3, #16
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d102      	bne.n	8011b9a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8011b94:	2305      	movs	r3, #5
 8011b96:	75fb      	strb	r3, [r7, #23]
 8011b98:	e014      	b.n	8011bc4 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	695b      	ldr	r3, [r3, #20]
 8011ba4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8011ba8:	4413      	add	r3, r2
 8011baa:	4619      	mov	r1, r3
 8011bac:	68f8      	ldr	r0, [r7, #12]
 8011bae:	f7ff fe43 	bl	8011838 <ld_clust>
 8011bb2:	4602      	mov	r2, r0
 8011bb4:	693b      	ldr	r3, [r7, #16]
 8011bb6:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8011bb8:	e7c0      	b.n	8011b3c <follow_path+0x50>
			if (res != FR_OK) break;
 8011bba:	bf00      	nop
 8011bbc:	e002      	b.n	8011bc4 <follow_path+0xd8>
				break;
 8011bbe:	bf00      	nop
 8011bc0:	e000      	b.n	8011bc4 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011bc2:	bf00      	nop
			}
		}
	}

	return res;
 8011bc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8011bc6:	4618      	mov	r0, r3
 8011bc8:	3718      	adds	r7, #24
 8011bca:	46bd      	mov	sp, r7
 8011bcc:	bd80      	pop	{r7, pc}

08011bce <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8011bce:	b480      	push	{r7}
 8011bd0:	b087      	sub	sp, #28
 8011bd2:	af00      	add	r7, sp, #0
 8011bd4:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8011bd6:	f04f 33ff 	mov.w	r3, #4294967295
 8011bda:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	d031      	beq.n	8011c48 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	681b      	ldr	r3, [r3, #0]
 8011be8:	617b      	str	r3, [r7, #20]
 8011bea:	e002      	b.n	8011bf2 <get_ldnumber+0x24>
 8011bec:	697b      	ldr	r3, [r7, #20]
 8011bee:	3301      	adds	r3, #1
 8011bf0:	617b      	str	r3, [r7, #20]
 8011bf2:	697b      	ldr	r3, [r7, #20]
 8011bf4:	781b      	ldrb	r3, [r3, #0]
 8011bf6:	2b20      	cmp	r3, #32
 8011bf8:	d903      	bls.n	8011c02 <get_ldnumber+0x34>
 8011bfa:	697b      	ldr	r3, [r7, #20]
 8011bfc:	781b      	ldrb	r3, [r3, #0]
 8011bfe:	2b3a      	cmp	r3, #58	; 0x3a
 8011c00:	d1f4      	bne.n	8011bec <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8011c02:	697b      	ldr	r3, [r7, #20]
 8011c04:	781b      	ldrb	r3, [r3, #0]
 8011c06:	2b3a      	cmp	r3, #58	; 0x3a
 8011c08:	d11c      	bne.n	8011c44 <get_ldnumber+0x76>
			tp = *path;
 8011c0a:	687b      	ldr	r3, [r7, #4]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8011c10:	68fb      	ldr	r3, [r7, #12]
 8011c12:	1c5a      	adds	r2, r3, #1
 8011c14:	60fa      	str	r2, [r7, #12]
 8011c16:	781b      	ldrb	r3, [r3, #0]
 8011c18:	3b30      	subs	r3, #48	; 0x30
 8011c1a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8011c1c:	68bb      	ldr	r3, [r7, #8]
 8011c1e:	2b09      	cmp	r3, #9
 8011c20:	d80e      	bhi.n	8011c40 <get_ldnumber+0x72>
 8011c22:	68fa      	ldr	r2, [r7, #12]
 8011c24:	697b      	ldr	r3, [r7, #20]
 8011c26:	429a      	cmp	r2, r3
 8011c28:	d10a      	bne.n	8011c40 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8011c2a:	68bb      	ldr	r3, [r7, #8]
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d107      	bne.n	8011c40 <get_ldnumber+0x72>
					vol = (int)i;
 8011c30:	68bb      	ldr	r3, [r7, #8]
 8011c32:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8011c34:	697b      	ldr	r3, [r7, #20]
 8011c36:	3301      	adds	r3, #1
 8011c38:	617b      	str	r3, [r7, #20]
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	697a      	ldr	r2, [r7, #20]
 8011c3e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8011c40:	693b      	ldr	r3, [r7, #16]
 8011c42:	e002      	b.n	8011c4a <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8011c44:	2300      	movs	r3, #0
 8011c46:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8011c48:	693b      	ldr	r3, [r7, #16]
}
 8011c4a:	4618      	mov	r0, r3
 8011c4c:	371c      	adds	r7, #28
 8011c4e:	46bd      	mov	sp, r7
 8011c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c54:	4770      	bx	lr
	...

08011c58 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8011c58:	b580      	push	{r7, lr}
 8011c5a:	b082      	sub	sp, #8
 8011c5c:	af00      	add	r7, sp, #0
 8011c5e:	6078      	str	r0, [r7, #4]
 8011c60:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8011c62:	687b      	ldr	r3, [r7, #4]
 8011c64:	2200      	movs	r2, #0
 8011c66:	70da      	strb	r2, [r3, #3]
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	f04f 32ff 	mov.w	r2, #4294967295
 8011c6e:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8011c70:	6839      	ldr	r1, [r7, #0]
 8011c72:	6878      	ldr	r0, [r7, #4]
 8011c74:	f7ff f8dc 	bl	8010e30 <move_window>
 8011c78:	4603      	mov	r3, r0
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d001      	beq.n	8011c82 <check_fs+0x2a>
 8011c7e:	2304      	movs	r3, #4
 8011c80:	e038      	b.n	8011cf4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	3334      	adds	r3, #52	; 0x34
 8011c86:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8011c8a:	4618      	mov	r0, r3
 8011c8c:	f7fe fdf0 	bl	8010870 <ld_word>
 8011c90:	4603      	mov	r3, r0
 8011c92:	461a      	mov	r2, r3
 8011c94:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8011c98:	429a      	cmp	r2, r3
 8011c9a:	d001      	beq.n	8011ca0 <check_fs+0x48>
 8011c9c:	2303      	movs	r3, #3
 8011c9e:	e029      	b.n	8011cf4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011ca6:	2be9      	cmp	r3, #233	; 0xe9
 8011ca8:	d009      	beq.n	8011cbe <check_fs+0x66>
 8011caa:	687b      	ldr	r3, [r7, #4]
 8011cac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011cb0:	2beb      	cmp	r3, #235	; 0xeb
 8011cb2:	d11e      	bne.n	8011cf2 <check_fs+0x9a>
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8011cba:	2b90      	cmp	r3, #144	; 0x90
 8011cbc:	d119      	bne.n	8011cf2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8011cbe:	687b      	ldr	r3, [r7, #4]
 8011cc0:	3334      	adds	r3, #52	; 0x34
 8011cc2:	3336      	adds	r3, #54	; 0x36
 8011cc4:	4618      	mov	r0, r3
 8011cc6:	f7fe fdeb 	bl	80108a0 <ld_dword>
 8011cca:	4603      	mov	r3, r0
 8011ccc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8011cd0:	4a0a      	ldr	r2, [pc, #40]	; (8011cfc <check_fs+0xa4>)
 8011cd2:	4293      	cmp	r3, r2
 8011cd4:	d101      	bne.n	8011cda <check_fs+0x82>
 8011cd6:	2300      	movs	r3, #0
 8011cd8:	e00c      	b.n	8011cf4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	3334      	adds	r3, #52	; 0x34
 8011cde:	3352      	adds	r3, #82	; 0x52
 8011ce0:	4618      	mov	r0, r3
 8011ce2:	f7fe fddd 	bl	80108a0 <ld_dword>
 8011ce6:	4602      	mov	r2, r0
 8011ce8:	4b05      	ldr	r3, [pc, #20]	; (8011d00 <check_fs+0xa8>)
 8011cea:	429a      	cmp	r2, r3
 8011cec:	d101      	bne.n	8011cf2 <check_fs+0x9a>
 8011cee:	2300      	movs	r3, #0
 8011cf0:	e000      	b.n	8011cf4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8011cf2:	2302      	movs	r3, #2
}
 8011cf4:	4618      	mov	r0, r3
 8011cf6:	3708      	adds	r7, #8
 8011cf8:	46bd      	mov	sp, r7
 8011cfa:	bd80      	pop	{r7, pc}
 8011cfc:	00544146 	.word	0x00544146
 8011d00:	33544146 	.word	0x33544146

08011d04 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8011d04:	b580      	push	{r7, lr}
 8011d06:	b096      	sub	sp, #88	; 0x58
 8011d08:	af00      	add	r7, sp, #0
 8011d0a:	60f8      	str	r0, [r7, #12]
 8011d0c:	60b9      	str	r1, [r7, #8]
 8011d0e:	4613      	mov	r3, r2
 8011d10:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8011d12:	68bb      	ldr	r3, [r7, #8]
 8011d14:	2200      	movs	r2, #0
 8011d16:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8011d18:	68f8      	ldr	r0, [r7, #12]
 8011d1a:	f7ff ff58 	bl	8011bce <get_ldnumber>
 8011d1e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8011d20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	da01      	bge.n	8011d2a <find_volume+0x26>
 8011d26:	230b      	movs	r3, #11
 8011d28:	e236      	b.n	8012198 <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8011d2a:	4aac      	ldr	r2, [pc, #688]	; (8011fdc <find_volume+0x2d8>)
 8011d2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011d2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011d32:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8011d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	d101      	bne.n	8011d3e <find_volume+0x3a>
 8011d3a:	230c      	movs	r3, #12
 8011d3c:	e22c      	b.n	8012198 <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 8011d3e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011d40:	f7fe fe95 	bl	8010a6e <lock_fs>
 8011d44:	4603      	mov	r3, r0
 8011d46:	2b00      	cmp	r3, #0
 8011d48:	d101      	bne.n	8011d4e <find_volume+0x4a>
 8011d4a:	230f      	movs	r3, #15
 8011d4c:	e224      	b.n	8012198 <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 8011d4e:	68bb      	ldr	r3, [r7, #8]
 8011d50:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011d52:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8011d54:	79fb      	ldrb	r3, [r7, #7]
 8011d56:	f023 0301 	bic.w	r3, r3, #1
 8011d5a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8011d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d5e:	781b      	ldrb	r3, [r3, #0]
 8011d60:	2b00      	cmp	r3, #0
 8011d62:	d01a      	beq.n	8011d9a <find_volume+0x96>
		stat = disk_status(fs->drv);
 8011d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d66:	785b      	ldrb	r3, [r3, #1]
 8011d68:	4618      	mov	r0, r3
 8011d6a:	f7fe fce3 	bl	8010734 <disk_status>
 8011d6e:	4603      	mov	r3, r0
 8011d70:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011d74:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011d78:	f003 0301 	and.w	r3, r3, #1
 8011d7c:	2b00      	cmp	r3, #0
 8011d7e:	d10c      	bne.n	8011d9a <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8011d80:	79fb      	ldrb	r3, [r7, #7]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d007      	beq.n	8011d96 <find_volume+0x92>
 8011d86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011d8a:	f003 0304 	and.w	r3, r3, #4
 8011d8e:	2b00      	cmp	r3, #0
 8011d90:	d001      	beq.n	8011d96 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8011d92:	230a      	movs	r3, #10
 8011d94:	e200      	b.n	8012198 <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 8011d96:	2300      	movs	r3, #0
 8011d98:	e1fe      	b.n	8012198 <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8011d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011d9c:	2200      	movs	r2, #0
 8011d9e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8011da0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011da2:	b2da      	uxtb	r2, r3
 8011da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011da6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8011da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011daa:	785b      	ldrb	r3, [r3, #1]
 8011dac:	4618      	mov	r0, r3
 8011dae:	f7fe fcdb 	bl	8010768 <disk_initialize>
 8011db2:	4603      	mov	r3, r0
 8011db4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8011db8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011dbc:	f003 0301 	and.w	r3, r3, #1
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d001      	beq.n	8011dc8 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8011dc4:	2303      	movs	r3, #3
 8011dc6:	e1e7      	b.n	8012198 <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8011dc8:	79fb      	ldrb	r3, [r7, #7]
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	d007      	beq.n	8011dde <find_volume+0xda>
 8011dce:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8011dd2:	f003 0304 	and.w	r3, r3, #4
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d001      	beq.n	8011dde <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8011dda:	230a      	movs	r3, #10
 8011ddc:	e1dc      	b.n	8012198 <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8011dde:	2300      	movs	r3, #0
 8011de0:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8011de2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011de4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011de6:	f7ff ff37 	bl	8011c58 <check_fs>
 8011dea:	4603      	mov	r3, r0
 8011dec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8011df0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011df4:	2b02      	cmp	r3, #2
 8011df6:	d14b      	bne.n	8011e90 <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011df8:	2300      	movs	r3, #0
 8011dfa:	643b      	str	r3, [r7, #64]	; 0x40
 8011dfc:	e01f      	b.n	8011e3e <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8011dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011e00:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8011e04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011e06:	011b      	lsls	r3, r3, #4
 8011e08:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8011e0c:	4413      	add	r3, r2
 8011e0e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8011e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e12:	3304      	adds	r3, #4
 8011e14:	781b      	ldrb	r3, [r3, #0]
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d006      	beq.n	8011e28 <find_volume+0x124>
 8011e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011e1c:	3308      	adds	r3, #8
 8011e1e:	4618      	mov	r0, r3
 8011e20:	f7fe fd3e 	bl	80108a0 <ld_dword>
 8011e24:	4602      	mov	r2, r0
 8011e26:	e000      	b.n	8011e2a <find_volume+0x126>
 8011e28:	2200      	movs	r2, #0
 8011e2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011e2c:	009b      	lsls	r3, r3, #2
 8011e2e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8011e32:	440b      	add	r3, r1
 8011e34:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011e38:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011e3a:	3301      	adds	r3, #1
 8011e3c:	643b      	str	r3, [r7, #64]	; 0x40
 8011e3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011e40:	2b03      	cmp	r3, #3
 8011e42:	d9dc      	bls.n	8011dfe <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8011e44:	2300      	movs	r3, #0
 8011e46:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8011e48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d002      	beq.n	8011e54 <find_volume+0x150>
 8011e4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011e50:	3b01      	subs	r3, #1
 8011e52:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8011e54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011e56:	009b      	lsls	r3, r3, #2
 8011e58:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8011e5c:	4413      	add	r3, r2
 8011e5e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8011e62:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8011e64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d005      	beq.n	8011e76 <find_volume+0x172>
 8011e6a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8011e6c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011e6e:	f7ff fef3 	bl	8011c58 <check_fs>
 8011e72:	4603      	mov	r3, r0
 8011e74:	e000      	b.n	8011e78 <find_volume+0x174>
 8011e76:	2303      	movs	r3, #3
 8011e78:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8011e7c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011e80:	2b01      	cmp	r3, #1
 8011e82:	d905      	bls.n	8011e90 <find_volume+0x18c>
 8011e84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011e86:	3301      	adds	r3, #1
 8011e88:	643b      	str	r3, [r7, #64]	; 0x40
 8011e8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011e8c:	2b03      	cmp	r3, #3
 8011e8e:	d9e1      	bls.n	8011e54 <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8011e90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011e94:	2b04      	cmp	r3, #4
 8011e96:	d101      	bne.n	8011e9c <find_volume+0x198>
 8011e98:	2301      	movs	r3, #1
 8011e9a:	e17d      	b.n	8012198 <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8011e9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8011ea0:	2b01      	cmp	r3, #1
 8011ea2:	d901      	bls.n	8011ea8 <find_volume+0x1a4>
 8011ea4:	230d      	movs	r3, #13
 8011ea6:	e177      	b.n	8012198 <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8011ea8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011eaa:	3334      	adds	r3, #52	; 0x34
 8011eac:	330b      	adds	r3, #11
 8011eae:	4618      	mov	r0, r3
 8011eb0:	f7fe fcde 	bl	8010870 <ld_word>
 8011eb4:	4603      	mov	r3, r0
 8011eb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011eba:	d001      	beq.n	8011ec0 <find_volume+0x1bc>
 8011ebc:	230d      	movs	r3, #13
 8011ebe:	e16b      	b.n	8012198 <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8011ec0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ec2:	3334      	adds	r3, #52	; 0x34
 8011ec4:	3316      	adds	r3, #22
 8011ec6:	4618      	mov	r0, r3
 8011ec8:	f7fe fcd2 	bl	8010870 <ld_word>
 8011ecc:	4603      	mov	r3, r0
 8011ece:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8011ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d106      	bne.n	8011ee4 <find_volume+0x1e0>
 8011ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ed8:	3334      	adds	r3, #52	; 0x34
 8011eda:	3324      	adds	r3, #36	; 0x24
 8011edc:	4618      	mov	r0, r3
 8011ede:	f7fe fcdf 	bl	80108a0 <ld_dword>
 8011ee2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8011ee4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ee6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011ee8:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8011eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011eec:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8011ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ef2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8011ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ef6:	789b      	ldrb	r3, [r3, #2]
 8011ef8:	2b01      	cmp	r3, #1
 8011efa:	d005      	beq.n	8011f08 <find_volume+0x204>
 8011efc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011efe:	789b      	ldrb	r3, [r3, #2]
 8011f00:	2b02      	cmp	r3, #2
 8011f02:	d001      	beq.n	8011f08 <find_volume+0x204>
 8011f04:	230d      	movs	r3, #13
 8011f06:	e147      	b.n	8012198 <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8011f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f0a:	789b      	ldrb	r3, [r3, #2]
 8011f0c:	461a      	mov	r2, r3
 8011f0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011f10:	fb02 f303 	mul.w	r3, r2, r3
 8011f14:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8011f16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8011f1c:	b29a      	uxth	r2, r3
 8011f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f20:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8011f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f24:	895b      	ldrh	r3, [r3, #10]
 8011f26:	2b00      	cmp	r3, #0
 8011f28:	d008      	beq.n	8011f3c <find_volume+0x238>
 8011f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f2c:	895b      	ldrh	r3, [r3, #10]
 8011f2e:	461a      	mov	r2, r3
 8011f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f32:	895b      	ldrh	r3, [r3, #10]
 8011f34:	3b01      	subs	r3, #1
 8011f36:	4013      	ands	r3, r2
 8011f38:	2b00      	cmp	r3, #0
 8011f3a:	d001      	beq.n	8011f40 <find_volume+0x23c>
 8011f3c:	230d      	movs	r3, #13
 8011f3e:	e12b      	b.n	8012198 <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8011f40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f42:	3334      	adds	r3, #52	; 0x34
 8011f44:	3311      	adds	r3, #17
 8011f46:	4618      	mov	r0, r3
 8011f48:	f7fe fc92 	bl	8010870 <ld_word>
 8011f4c:	4603      	mov	r3, r0
 8011f4e:	461a      	mov	r2, r3
 8011f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f52:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8011f54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f56:	891b      	ldrh	r3, [r3, #8]
 8011f58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011f5c:	b29b      	uxth	r3, r3
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d001      	beq.n	8011f66 <find_volume+0x262>
 8011f62:	230d      	movs	r3, #13
 8011f64:	e118      	b.n	8012198 <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8011f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f68:	3334      	adds	r3, #52	; 0x34
 8011f6a:	3313      	adds	r3, #19
 8011f6c:	4618      	mov	r0, r3
 8011f6e:	f7fe fc7f 	bl	8010870 <ld_word>
 8011f72:	4603      	mov	r3, r0
 8011f74:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8011f76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011f78:	2b00      	cmp	r3, #0
 8011f7a:	d106      	bne.n	8011f8a <find_volume+0x286>
 8011f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f7e:	3334      	adds	r3, #52	; 0x34
 8011f80:	3320      	adds	r3, #32
 8011f82:	4618      	mov	r0, r3
 8011f84:	f7fe fc8c 	bl	80108a0 <ld_dword>
 8011f88:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8011f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f8c:	3334      	adds	r3, #52	; 0x34
 8011f8e:	330e      	adds	r3, #14
 8011f90:	4618      	mov	r0, r3
 8011f92:	f7fe fc6d 	bl	8010870 <ld_word>
 8011f96:	4603      	mov	r3, r0
 8011f98:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8011f9a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d101      	bne.n	8011fa4 <find_volume+0x2a0>
 8011fa0:	230d      	movs	r3, #13
 8011fa2:	e0f9      	b.n	8012198 <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8011fa4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8011fa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011fa8:	4413      	add	r3, r2
 8011faa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011fac:	8912      	ldrh	r2, [r2, #8]
 8011fae:	09d2      	lsrs	r2, r2, #7
 8011fb0:	b292      	uxth	r2, r2
 8011fb2:	4413      	add	r3, r2
 8011fb4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8011fb6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011fb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fba:	429a      	cmp	r2, r3
 8011fbc:	d201      	bcs.n	8011fc2 <find_volume+0x2be>
 8011fbe:	230d      	movs	r3, #13
 8011fc0:	e0ea      	b.n	8012198 <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8011fc2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fc6:	1ad3      	subs	r3, r2, r3
 8011fc8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011fca:	8952      	ldrh	r2, [r2, #10]
 8011fcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8011fd0:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8011fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fd4:	2b00      	cmp	r3, #0
 8011fd6:	d103      	bne.n	8011fe0 <find_volume+0x2dc>
 8011fd8:	230d      	movs	r3, #13
 8011fda:	e0dd      	b.n	8012198 <find_volume+0x494>
 8011fdc:	20000950 	.word	0x20000950
		fmt = FS_FAT32;
 8011fe0:	2303      	movs	r3, #3
 8011fe2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8011fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011fe8:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8011fec:	4293      	cmp	r3, r2
 8011fee:	d802      	bhi.n	8011ff6 <find_volume+0x2f2>
 8011ff0:	2302      	movs	r3, #2
 8011ff2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8011ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ff8:	f640 72f5 	movw	r2, #4085	; 0xff5
 8011ffc:	4293      	cmp	r3, r2
 8011ffe:	d802      	bhi.n	8012006 <find_volume+0x302>
 8012000:	2301      	movs	r3, #1
 8012002:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8012006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012008:	1c9a      	adds	r2, r3, #2
 801200a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801200c:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 801200e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012010:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012012:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8012014:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8012016:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8012018:	441a      	add	r2, r3
 801201a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801201c:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 801201e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8012020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012022:	441a      	add	r2, r3
 8012024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012026:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8012028:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801202c:	2b03      	cmp	r3, #3
 801202e:	d11e      	bne.n	801206e <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8012030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012032:	3334      	adds	r3, #52	; 0x34
 8012034:	332a      	adds	r3, #42	; 0x2a
 8012036:	4618      	mov	r0, r3
 8012038:	f7fe fc1a 	bl	8010870 <ld_word>
 801203c:	4603      	mov	r3, r0
 801203e:	2b00      	cmp	r3, #0
 8012040:	d001      	beq.n	8012046 <find_volume+0x342>
 8012042:	230d      	movs	r3, #13
 8012044:	e0a8      	b.n	8012198 <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8012046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012048:	891b      	ldrh	r3, [r3, #8]
 801204a:	2b00      	cmp	r3, #0
 801204c:	d001      	beq.n	8012052 <find_volume+0x34e>
 801204e:	230d      	movs	r3, #13
 8012050:	e0a2      	b.n	8012198 <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8012052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012054:	3334      	adds	r3, #52	; 0x34
 8012056:	332c      	adds	r3, #44	; 0x2c
 8012058:	4618      	mov	r0, r3
 801205a:	f7fe fc21 	bl	80108a0 <ld_dword>
 801205e:	4602      	mov	r2, r0
 8012060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012062:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8012064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012066:	699b      	ldr	r3, [r3, #24]
 8012068:	009b      	lsls	r3, r3, #2
 801206a:	647b      	str	r3, [r7, #68]	; 0x44
 801206c:	e01f      	b.n	80120ae <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 801206e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012070:	891b      	ldrh	r3, [r3, #8]
 8012072:	2b00      	cmp	r3, #0
 8012074:	d101      	bne.n	801207a <find_volume+0x376>
 8012076:	230d      	movs	r3, #13
 8012078:	e08e      	b.n	8012198 <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801207a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801207c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801207e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012080:	441a      	add	r2, r3
 8012082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012084:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8012086:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801208a:	2b02      	cmp	r3, #2
 801208c:	d103      	bne.n	8012096 <find_volume+0x392>
 801208e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012090:	699b      	ldr	r3, [r3, #24]
 8012092:	005b      	lsls	r3, r3, #1
 8012094:	e00a      	b.n	80120ac <find_volume+0x3a8>
 8012096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012098:	699a      	ldr	r2, [r3, #24]
 801209a:	4613      	mov	r3, r2
 801209c:	005b      	lsls	r3, r3, #1
 801209e:	4413      	add	r3, r2
 80120a0:	085a      	lsrs	r2, r3, #1
 80120a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80120a4:	699b      	ldr	r3, [r3, #24]
 80120a6:	f003 0301 	and.w	r3, r3, #1
 80120aa:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80120ac:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80120ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80120b0:	69da      	ldr	r2, [r3, #28]
 80120b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80120b4:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80120b8:	0b1b      	lsrs	r3, r3, #12
 80120ba:	429a      	cmp	r2, r3
 80120bc:	d201      	bcs.n	80120c2 <find_volume+0x3be>
 80120be:	230d      	movs	r3, #13
 80120c0:	e06a      	b.n	8012198 <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80120c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80120c4:	f04f 32ff 	mov.w	r2, #4294967295
 80120c8:	615a      	str	r2, [r3, #20]
 80120ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80120cc:	695a      	ldr	r2, [r3, #20]
 80120ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80120d0:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 80120d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80120d4:	2280      	movs	r2, #128	; 0x80
 80120d6:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80120d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80120dc:	2b03      	cmp	r3, #3
 80120de:	d149      	bne.n	8012174 <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80120e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80120e2:	3334      	adds	r3, #52	; 0x34
 80120e4:	3330      	adds	r3, #48	; 0x30
 80120e6:	4618      	mov	r0, r3
 80120e8:	f7fe fbc2 	bl	8010870 <ld_word>
 80120ec:	4603      	mov	r3, r0
 80120ee:	2b01      	cmp	r3, #1
 80120f0:	d140      	bne.n	8012174 <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 80120f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80120f4:	3301      	adds	r3, #1
 80120f6:	4619      	mov	r1, r3
 80120f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80120fa:	f7fe fe99 	bl	8010e30 <move_window>
 80120fe:	4603      	mov	r3, r0
 8012100:	2b00      	cmp	r3, #0
 8012102:	d137      	bne.n	8012174 <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 8012104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012106:	2200      	movs	r2, #0
 8012108:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801210a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801210c:	3334      	adds	r3, #52	; 0x34
 801210e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8012112:	4618      	mov	r0, r3
 8012114:	f7fe fbac 	bl	8010870 <ld_word>
 8012118:	4603      	mov	r3, r0
 801211a:	461a      	mov	r2, r3
 801211c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8012120:	429a      	cmp	r2, r3
 8012122:	d127      	bne.n	8012174 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8012124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012126:	3334      	adds	r3, #52	; 0x34
 8012128:	4618      	mov	r0, r3
 801212a:	f7fe fbb9 	bl	80108a0 <ld_dword>
 801212e:	4602      	mov	r2, r0
 8012130:	4b1b      	ldr	r3, [pc, #108]	; (80121a0 <find_volume+0x49c>)
 8012132:	429a      	cmp	r2, r3
 8012134:	d11e      	bne.n	8012174 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8012136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012138:	3334      	adds	r3, #52	; 0x34
 801213a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801213e:	4618      	mov	r0, r3
 8012140:	f7fe fbae 	bl	80108a0 <ld_dword>
 8012144:	4602      	mov	r2, r0
 8012146:	4b17      	ldr	r3, [pc, #92]	; (80121a4 <find_volume+0x4a0>)
 8012148:	429a      	cmp	r2, r3
 801214a:	d113      	bne.n	8012174 <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 801214c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801214e:	3334      	adds	r3, #52	; 0x34
 8012150:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8012154:	4618      	mov	r0, r3
 8012156:	f7fe fba3 	bl	80108a0 <ld_dword>
 801215a:	4602      	mov	r2, r0
 801215c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801215e:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8012160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012162:	3334      	adds	r3, #52	; 0x34
 8012164:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8012168:	4618      	mov	r0, r3
 801216a:	f7fe fb99 	bl	80108a0 <ld_dword>
 801216e:	4602      	mov	r2, r0
 8012170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012172:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8012174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012176:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 801217a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801217c:	4b0a      	ldr	r3, [pc, #40]	; (80121a8 <find_volume+0x4a4>)
 801217e:	881b      	ldrh	r3, [r3, #0]
 8012180:	3301      	adds	r3, #1
 8012182:	b29a      	uxth	r2, r3
 8012184:	4b08      	ldr	r3, [pc, #32]	; (80121a8 <find_volume+0x4a4>)
 8012186:	801a      	strh	r2, [r3, #0]
 8012188:	4b07      	ldr	r3, [pc, #28]	; (80121a8 <find_volume+0x4a4>)
 801218a:	881a      	ldrh	r2, [r3, #0]
 801218c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801218e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8012190:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8012192:	f7fe fde5 	bl	8010d60 <clear_lock>
#endif
	return FR_OK;
 8012196:	2300      	movs	r3, #0
}
 8012198:	4618      	mov	r0, r3
 801219a:	3758      	adds	r7, #88	; 0x58
 801219c:	46bd      	mov	sp, r7
 801219e:	bd80      	pop	{r7, pc}
 80121a0:	41615252 	.word	0x41615252
 80121a4:	61417272 	.word	0x61417272
 80121a8:	20000954 	.word	0x20000954

080121ac <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80121ac:	b580      	push	{r7, lr}
 80121ae:	b084      	sub	sp, #16
 80121b0:	af00      	add	r7, sp, #0
 80121b2:	6078      	str	r0, [r7, #4]
 80121b4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80121b6:	2309      	movs	r3, #9
 80121b8:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	2b00      	cmp	r3, #0
 80121be:	d02e      	beq.n	801221e <validate+0x72>
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	2b00      	cmp	r3, #0
 80121c6:	d02a      	beq.n	801221e <validate+0x72>
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	681b      	ldr	r3, [r3, #0]
 80121cc:	781b      	ldrb	r3, [r3, #0]
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d025      	beq.n	801221e <validate+0x72>
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	889a      	ldrh	r2, [r3, #4]
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	681b      	ldr	r3, [r3, #0]
 80121da:	88db      	ldrh	r3, [r3, #6]
 80121dc:	429a      	cmp	r2, r3
 80121de:	d11e      	bne.n	801221e <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	4618      	mov	r0, r3
 80121e6:	f7fe fc42 	bl	8010a6e <lock_fs>
 80121ea:	4603      	mov	r3, r0
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d014      	beq.n	801221a <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	681b      	ldr	r3, [r3, #0]
 80121f4:	785b      	ldrb	r3, [r3, #1]
 80121f6:	4618      	mov	r0, r3
 80121f8:	f7fe fa9c 	bl	8010734 <disk_status>
 80121fc:	4603      	mov	r3, r0
 80121fe:	f003 0301 	and.w	r3, r3, #1
 8012202:	2b00      	cmp	r3, #0
 8012204:	d102      	bne.n	801220c <validate+0x60>
				res = FR_OK;
 8012206:	2300      	movs	r3, #0
 8012208:	73fb      	strb	r3, [r7, #15]
 801220a:	e008      	b.n	801221e <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	2100      	movs	r1, #0
 8012212:	4618      	mov	r0, r3
 8012214:	f7fe fc41 	bl	8010a9a <unlock_fs>
 8012218:	e001      	b.n	801221e <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 801221a:	230f      	movs	r3, #15
 801221c:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801221e:	7bfb      	ldrb	r3, [r7, #15]
 8012220:	2b00      	cmp	r3, #0
 8012222:	d102      	bne.n	801222a <validate+0x7e>
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	681b      	ldr	r3, [r3, #0]
 8012228:	e000      	b.n	801222c <validate+0x80>
 801222a:	2300      	movs	r3, #0
 801222c:	683a      	ldr	r2, [r7, #0]
 801222e:	6013      	str	r3, [r2, #0]
	return res;
 8012230:	7bfb      	ldrb	r3, [r7, #15]
}
 8012232:	4618      	mov	r0, r3
 8012234:	3710      	adds	r7, #16
 8012236:	46bd      	mov	sp, r7
 8012238:	bd80      	pop	{r7, pc}
	...

0801223c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 801223c:	b580      	push	{r7, lr}
 801223e:	b088      	sub	sp, #32
 8012240:	af00      	add	r7, sp, #0
 8012242:	60f8      	str	r0, [r7, #12]
 8012244:	60b9      	str	r1, [r7, #8]
 8012246:	4613      	mov	r3, r2
 8012248:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 801224a:	68bb      	ldr	r3, [r7, #8]
 801224c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801224e:	f107 0310 	add.w	r3, r7, #16
 8012252:	4618      	mov	r0, r3
 8012254:	f7ff fcbb 	bl	8011bce <get_ldnumber>
 8012258:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 801225a:	69fb      	ldr	r3, [r7, #28]
 801225c:	2b00      	cmp	r3, #0
 801225e:	da01      	bge.n	8012264 <f_mount+0x28>
 8012260:	230b      	movs	r3, #11
 8012262:	e048      	b.n	80122f6 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8012264:	4a26      	ldr	r2, [pc, #152]	; (8012300 <f_mount+0xc4>)
 8012266:	69fb      	ldr	r3, [r7, #28]
 8012268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801226c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801226e:	69bb      	ldr	r3, [r7, #24]
 8012270:	2b00      	cmp	r3, #0
 8012272:	d00f      	beq.n	8012294 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8012274:	69b8      	ldr	r0, [r7, #24]
 8012276:	f7fe fd73 	bl	8010d60 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 801227a:	69bb      	ldr	r3, [r7, #24]
 801227c:	68db      	ldr	r3, [r3, #12]
 801227e:	4618      	mov	r0, r3
 8012280:	f001 fe85 	bl	8013f8e <ff_del_syncobj>
 8012284:	4603      	mov	r3, r0
 8012286:	2b00      	cmp	r3, #0
 8012288:	d101      	bne.n	801228e <f_mount+0x52>
 801228a:	2302      	movs	r3, #2
 801228c:	e033      	b.n	80122f6 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801228e:	69bb      	ldr	r3, [r7, #24]
 8012290:	2200      	movs	r2, #0
 8012292:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8012294:	68fb      	ldr	r3, [r7, #12]
 8012296:	2b00      	cmp	r3, #0
 8012298:	d00f      	beq.n	80122ba <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	2200      	movs	r2, #0
 801229e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 80122a0:	69fb      	ldr	r3, [r7, #28]
 80122a2:	b2da      	uxtb	r2, r3
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	330c      	adds	r3, #12
 80122a8:	4619      	mov	r1, r3
 80122aa:	4610      	mov	r0, r2
 80122ac:	f001 fe4f 	bl	8013f4e <ff_cre_syncobj>
 80122b0:	4603      	mov	r3, r0
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d101      	bne.n	80122ba <f_mount+0x7e>
 80122b6:	2302      	movs	r3, #2
 80122b8:	e01d      	b.n	80122f6 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80122ba:	68fa      	ldr	r2, [r7, #12]
 80122bc:	4910      	ldr	r1, [pc, #64]	; (8012300 <f_mount+0xc4>)
 80122be:	69fb      	ldr	r3, [r7, #28]
 80122c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80122c4:	68fb      	ldr	r3, [r7, #12]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d002      	beq.n	80122d0 <f_mount+0x94>
 80122ca:	79fb      	ldrb	r3, [r7, #7]
 80122cc:	2b01      	cmp	r3, #1
 80122ce:	d001      	beq.n	80122d4 <f_mount+0x98>
 80122d0:	2300      	movs	r3, #0
 80122d2:	e010      	b.n	80122f6 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80122d4:	f107 010c 	add.w	r1, r7, #12
 80122d8:	f107 0308 	add.w	r3, r7, #8
 80122dc:	2200      	movs	r2, #0
 80122de:	4618      	mov	r0, r3
 80122e0:	f7ff fd10 	bl	8011d04 <find_volume>
 80122e4:	4603      	mov	r3, r0
 80122e6:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80122e8:	68fb      	ldr	r3, [r7, #12]
 80122ea:	7dfa      	ldrb	r2, [r7, #23]
 80122ec:	4611      	mov	r1, r2
 80122ee:	4618      	mov	r0, r3
 80122f0:	f7fe fbd3 	bl	8010a9a <unlock_fs>
 80122f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80122f6:	4618      	mov	r0, r3
 80122f8:	3720      	adds	r7, #32
 80122fa:	46bd      	mov	sp, r7
 80122fc:	bd80      	pop	{r7, pc}
 80122fe:	bf00      	nop
 8012300:	20000950 	.word	0x20000950

08012304 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8012304:	b580      	push	{r7, lr}
 8012306:	b09a      	sub	sp, #104	; 0x68
 8012308:	af00      	add	r7, sp, #0
 801230a:	60f8      	str	r0, [r7, #12]
 801230c:	60b9      	str	r1, [r7, #8]
 801230e:	4613      	mov	r3, r2
 8012310:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8012312:	68fb      	ldr	r3, [r7, #12]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d101      	bne.n	801231c <f_open+0x18>
 8012318:	2309      	movs	r3, #9
 801231a:	e19b      	b.n	8012654 <f_open+0x350>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 801231c:	79fb      	ldrb	r3, [r7, #7]
 801231e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012322:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8012324:	79fa      	ldrb	r2, [r7, #7]
 8012326:	f107 0114 	add.w	r1, r7, #20
 801232a:	f107 0308 	add.w	r3, r7, #8
 801232e:	4618      	mov	r0, r3
 8012330:	f7ff fce8 	bl	8011d04 <find_volume>
 8012334:	4603      	mov	r3, r0
 8012336:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 801233a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801233e:	2b00      	cmp	r3, #0
 8012340:	f040 8178 	bne.w	8012634 <f_open+0x330>
		dj.obj.fs = fs;
 8012344:	697b      	ldr	r3, [r7, #20]
 8012346:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8012348:	68ba      	ldr	r2, [r7, #8]
 801234a:	f107 0318 	add.w	r3, r7, #24
 801234e:	4611      	mov	r1, r2
 8012350:	4618      	mov	r0, r3
 8012352:	f7ff fbcb 	bl	8011aec <follow_path>
 8012356:	4603      	mov	r3, r0
 8012358:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801235c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8012360:	2b00      	cmp	r3, #0
 8012362:	d11a      	bne.n	801239a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8012364:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8012368:	b25b      	sxtb	r3, r3
 801236a:	2b00      	cmp	r3, #0
 801236c:	da03      	bge.n	8012376 <f_open+0x72>
				res = FR_INVALID_NAME;
 801236e:	2306      	movs	r3, #6
 8012370:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8012374:	e011      	b.n	801239a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012376:	79fb      	ldrb	r3, [r7, #7]
 8012378:	f023 0301 	bic.w	r3, r3, #1
 801237c:	2b00      	cmp	r3, #0
 801237e:	bf14      	ite	ne
 8012380:	2301      	movne	r3, #1
 8012382:	2300      	moveq	r3, #0
 8012384:	b2db      	uxtb	r3, r3
 8012386:	461a      	mov	r2, r3
 8012388:	f107 0318 	add.w	r3, r7, #24
 801238c:	4611      	mov	r1, r2
 801238e:	4618      	mov	r0, r3
 8012390:	f7fe fb9e 	bl	8010ad0 <chk_lock>
 8012394:	4603      	mov	r3, r0
 8012396:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801239a:	79fb      	ldrb	r3, [r7, #7]
 801239c:	f003 031c 	and.w	r3, r3, #28
 80123a0:	2b00      	cmp	r3, #0
 80123a2:	d07f      	beq.n	80124a4 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80123a4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d017      	beq.n	80123dc <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80123ac:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80123b0:	2b04      	cmp	r3, #4
 80123b2:	d10e      	bne.n	80123d2 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80123b4:	f7fe fbe8 	bl	8010b88 <enq_lock>
 80123b8:	4603      	mov	r3, r0
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	d006      	beq.n	80123cc <f_open+0xc8>
 80123be:	f107 0318 	add.w	r3, r7, #24
 80123c2:	4618      	mov	r0, r3
 80123c4:	f7ff facc 	bl	8011960 <dir_register>
 80123c8:	4603      	mov	r3, r0
 80123ca:	e000      	b.n	80123ce <f_open+0xca>
 80123cc:	2312      	movs	r3, #18
 80123ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80123d2:	79fb      	ldrb	r3, [r7, #7]
 80123d4:	f043 0308 	orr.w	r3, r3, #8
 80123d8:	71fb      	strb	r3, [r7, #7]
 80123da:	e010      	b.n	80123fe <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80123dc:	7fbb      	ldrb	r3, [r7, #30]
 80123de:	f003 0311 	and.w	r3, r3, #17
 80123e2:	2b00      	cmp	r3, #0
 80123e4:	d003      	beq.n	80123ee <f_open+0xea>
					res = FR_DENIED;
 80123e6:	2307      	movs	r3, #7
 80123e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80123ec:	e007      	b.n	80123fe <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80123ee:	79fb      	ldrb	r3, [r7, #7]
 80123f0:	f003 0304 	and.w	r3, r3, #4
 80123f4:	2b00      	cmp	r3, #0
 80123f6:	d002      	beq.n	80123fe <f_open+0xfa>
 80123f8:	2308      	movs	r3, #8
 80123fa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80123fe:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8012402:	2b00      	cmp	r3, #0
 8012404:	d168      	bne.n	80124d8 <f_open+0x1d4>
 8012406:	79fb      	ldrb	r3, [r7, #7]
 8012408:	f003 0308 	and.w	r3, r3, #8
 801240c:	2b00      	cmp	r3, #0
 801240e:	d063      	beq.n	80124d8 <f_open+0x1d4>
				dw = GET_FATTIME();
 8012410:	f7fb fcdc 	bl	800ddcc <get_fattime>
 8012414:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8012416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012418:	330e      	adds	r3, #14
 801241a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801241c:	4618      	mov	r0, r3
 801241e:	f7fe fa7d 	bl	801091c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8012422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012424:	3316      	adds	r3, #22
 8012426:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8012428:	4618      	mov	r0, r3
 801242a:	f7fe fa77 	bl	801091c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801242e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012430:	330b      	adds	r3, #11
 8012432:	2220      	movs	r2, #32
 8012434:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8012436:	697b      	ldr	r3, [r7, #20]
 8012438:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801243a:	4611      	mov	r1, r2
 801243c:	4618      	mov	r0, r3
 801243e:	f7ff f9fb 	bl	8011838 <ld_clust>
 8012442:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8012444:	697b      	ldr	r3, [r7, #20]
 8012446:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8012448:	2200      	movs	r2, #0
 801244a:	4618      	mov	r0, r3
 801244c:	f7ff fa13 	bl	8011876 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8012450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012452:	331c      	adds	r3, #28
 8012454:	2100      	movs	r1, #0
 8012456:	4618      	mov	r0, r3
 8012458:	f7fe fa60 	bl	801091c <st_dword>
					fs->wflag = 1;
 801245c:	697b      	ldr	r3, [r7, #20]
 801245e:	2201      	movs	r2, #1
 8012460:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8012462:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8012464:	2b00      	cmp	r3, #0
 8012466:	d037      	beq.n	80124d8 <f_open+0x1d4>
						dw = fs->winsect;
 8012468:	697b      	ldr	r3, [r7, #20]
 801246a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801246c:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 801246e:	f107 0318 	add.w	r3, r7, #24
 8012472:	2200      	movs	r2, #0
 8012474:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8012476:	4618      	mov	r0, r3
 8012478:	f7fe ff26 	bl	80112c8 <remove_chain>
 801247c:	4603      	mov	r3, r0
 801247e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8012482:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8012486:	2b00      	cmp	r3, #0
 8012488:	d126      	bne.n	80124d8 <f_open+0x1d4>
							res = move_window(fs, dw);
 801248a:	697b      	ldr	r3, [r7, #20]
 801248c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801248e:	4618      	mov	r0, r3
 8012490:	f7fe fcce 	bl	8010e30 <move_window>
 8012494:	4603      	mov	r3, r0
 8012496:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 801249a:	697b      	ldr	r3, [r7, #20]
 801249c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801249e:	3a01      	subs	r2, #1
 80124a0:	611a      	str	r2, [r3, #16]
 80124a2:	e019      	b.n	80124d8 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80124a4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	d115      	bne.n	80124d8 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80124ac:	7fbb      	ldrb	r3, [r7, #30]
 80124ae:	f003 0310 	and.w	r3, r3, #16
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d003      	beq.n	80124be <f_open+0x1ba>
					res = FR_NO_FILE;
 80124b6:	2304      	movs	r3, #4
 80124b8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80124bc:	e00c      	b.n	80124d8 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80124be:	79fb      	ldrb	r3, [r7, #7]
 80124c0:	f003 0302 	and.w	r3, r3, #2
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	d007      	beq.n	80124d8 <f_open+0x1d4>
 80124c8:	7fbb      	ldrb	r3, [r7, #30]
 80124ca:	f003 0301 	and.w	r3, r3, #1
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d002      	beq.n	80124d8 <f_open+0x1d4>
						res = FR_DENIED;
 80124d2:	2307      	movs	r3, #7
 80124d4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80124d8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80124dc:	2b00      	cmp	r3, #0
 80124de:	d128      	bne.n	8012532 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80124e0:	79fb      	ldrb	r3, [r7, #7]
 80124e2:	f003 0308 	and.w	r3, r3, #8
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	d003      	beq.n	80124f2 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80124ea:	79fb      	ldrb	r3, [r7, #7]
 80124ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80124f0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80124f2:	697b      	ldr	r3, [r7, #20]
 80124f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80124f6:	68fb      	ldr	r3, [r7, #12]
 80124f8:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80124fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80124fc:	68fb      	ldr	r3, [r7, #12]
 80124fe:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012500:	79fb      	ldrb	r3, [r7, #7]
 8012502:	f023 0301 	bic.w	r3, r3, #1
 8012506:	2b00      	cmp	r3, #0
 8012508:	bf14      	ite	ne
 801250a:	2301      	movne	r3, #1
 801250c:	2300      	moveq	r3, #0
 801250e:	b2db      	uxtb	r3, r3
 8012510:	461a      	mov	r2, r3
 8012512:	f107 0318 	add.w	r3, r7, #24
 8012516:	4611      	mov	r1, r2
 8012518:	4618      	mov	r0, r3
 801251a:	f7fe fb57 	bl	8010bcc <inc_lock>
 801251e:	4602      	mov	r2, r0
 8012520:	68fb      	ldr	r3, [r7, #12]
 8012522:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	691b      	ldr	r3, [r3, #16]
 8012528:	2b00      	cmp	r3, #0
 801252a:	d102      	bne.n	8012532 <f_open+0x22e>
 801252c:	2302      	movs	r3, #2
 801252e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8012532:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8012536:	2b00      	cmp	r3, #0
 8012538:	d17c      	bne.n	8012634 <f_open+0x330>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 801253a:	697b      	ldr	r3, [r7, #20]
 801253c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801253e:	4611      	mov	r1, r2
 8012540:	4618      	mov	r0, r3
 8012542:	f7ff f979 	bl	8011838 <ld_clust>
 8012546:	4602      	mov	r2, r0
 8012548:	68fb      	ldr	r3, [r7, #12]
 801254a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801254c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801254e:	331c      	adds	r3, #28
 8012550:	4618      	mov	r0, r3
 8012552:	f7fe f9a5 	bl	80108a0 <ld_dword>
 8012556:	4602      	mov	r2, r0
 8012558:	68fb      	ldr	r3, [r7, #12]
 801255a:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801255c:	68fb      	ldr	r3, [r7, #12]
 801255e:	2200      	movs	r2, #0
 8012560:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8012562:	697a      	ldr	r2, [r7, #20]
 8012564:	68fb      	ldr	r3, [r7, #12]
 8012566:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8012568:	697b      	ldr	r3, [r7, #20]
 801256a:	88da      	ldrh	r2, [r3, #6]
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8012570:	68fb      	ldr	r3, [r7, #12]
 8012572:	79fa      	ldrb	r2, [r7, #7]
 8012574:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8012576:	68fb      	ldr	r3, [r7, #12]
 8012578:	2200      	movs	r2, #0
 801257a:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	2200      	movs	r2, #0
 8012580:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	2200      	movs	r2, #0
 8012586:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8012588:	79fb      	ldrb	r3, [r7, #7]
 801258a:	f003 0320 	and.w	r3, r3, #32
 801258e:	2b00      	cmp	r3, #0
 8012590:	d050      	beq.n	8012634 <f_open+0x330>
 8012592:	68fb      	ldr	r3, [r7, #12]
 8012594:	68db      	ldr	r3, [r3, #12]
 8012596:	2b00      	cmp	r3, #0
 8012598:	d04c      	beq.n	8012634 <f_open+0x330>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 801259a:	68fb      	ldr	r3, [r7, #12]
 801259c:	68da      	ldr	r2, [r3, #12]
 801259e:	68fb      	ldr	r3, [r7, #12]
 80125a0:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80125a2:	697b      	ldr	r3, [r7, #20]
 80125a4:	895b      	ldrh	r3, [r3, #10]
 80125a6:	031b      	lsls	r3, r3, #12
 80125a8:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80125aa:	68fb      	ldr	r3, [r7, #12]
 80125ac:	689b      	ldr	r3, [r3, #8]
 80125ae:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80125b0:	68fb      	ldr	r3, [r7, #12]
 80125b2:	68db      	ldr	r3, [r3, #12]
 80125b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80125b6:	e016      	b.n	80125e6 <f_open+0x2e2>
					clst = get_fat(&fp->obj, clst);
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80125bc:	4618      	mov	r0, r3
 80125be:	f7fe fcf2 	bl	8010fa6 <get_fat>
 80125c2:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80125c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80125c6:	2b01      	cmp	r3, #1
 80125c8:	d802      	bhi.n	80125d0 <f_open+0x2cc>
 80125ca:	2302      	movs	r3, #2
 80125cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80125d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80125d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80125d6:	d102      	bne.n	80125de <f_open+0x2da>
 80125d8:	2301      	movs	r3, #1
 80125da:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80125de:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80125e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80125e2:	1ad3      	subs	r3, r2, r3
 80125e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80125e6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80125ea:	2b00      	cmp	r3, #0
 80125ec:	d103      	bne.n	80125f6 <f_open+0x2f2>
 80125ee:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80125f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80125f2:	429a      	cmp	r2, r3
 80125f4:	d8e0      	bhi.n	80125b8 <f_open+0x2b4>
				}
				fp->clust = clst;
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80125fa:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80125fc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8012600:	2b00      	cmp	r3, #0
 8012602:	d117      	bne.n	8012634 <f_open+0x330>
 8012604:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8012606:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801260a:	2b00      	cmp	r3, #0
 801260c:	d012      	beq.n	8012634 <f_open+0x330>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801260e:	697b      	ldr	r3, [r7, #20]
 8012610:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8012612:	4618      	mov	r0, r3
 8012614:	f7fe fca8 	bl	8010f68 <clust2sect>
 8012618:	64f8      	str	r0, [r7, #76]	; 0x4c
 801261a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801261c:	2b00      	cmp	r3, #0
 801261e:	d103      	bne.n	8012628 <f_open+0x324>
						res = FR_INT_ERR;
 8012620:	2302      	movs	r3, #2
 8012622:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8012626:	e005      	b.n	8012634 <f_open+0x330>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8012628:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801262a:	0b1a      	lsrs	r2, r3, #12
 801262c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801262e:	441a      	add	r2, r3
 8012630:	68fb      	ldr	r3, [r7, #12]
 8012632:	621a      	str	r2, [r3, #32]
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8012634:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8012638:	2b00      	cmp	r3, #0
 801263a:	d002      	beq.n	8012642 <f_open+0x33e>
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	2200      	movs	r2, #0
 8012640:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8012642:	697b      	ldr	r3, [r7, #20]
 8012644:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8012648:	4611      	mov	r1, r2
 801264a:	4618      	mov	r0, r3
 801264c:	f7fe fa25 	bl	8010a9a <unlock_fs>
 8012650:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8012654:	4618      	mov	r0, r3
 8012656:	3768      	adds	r7, #104	; 0x68
 8012658:	46bd      	mov	sp, r7
 801265a:	bd80      	pop	{r7, pc}

0801265c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 801265c:	b580      	push	{r7, lr}
 801265e:	b08e      	sub	sp, #56	; 0x38
 8012660:	af00      	add	r7, sp, #0
 8012662:	60f8      	str	r0, [r7, #12]
 8012664:	60b9      	str	r1, [r7, #8]
 8012666:	607a      	str	r2, [r7, #4]
 8012668:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 801266a:	68bb      	ldr	r3, [r7, #8]
 801266c:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801266e:	683b      	ldr	r3, [r7, #0]
 8012670:	2200      	movs	r2, #0
 8012672:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8012674:	68fb      	ldr	r3, [r7, #12]
 8012676:	f107 0214 	add.w	r2, r7, #20
 801267a:	4611      	mov	r1, r2
 801267c:	4618      	mov	r0, r3
 801267e:	f7ff fd95 	bl	80121ac <validate>
 8012682:	4603      	mov	r3, r0
 8012684:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8012688:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801268c:	2b00      	cmp	r3, #0
 801268e:	d107      	bne.n	80126a0 <f_read+0x44>
 8012690:	68fb      	ldr	r3, [r7, #12]
 8012692:	7d5b      	ldrb	r3, [r3, #21]
 8012694:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8012698:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801269c:	2b00      	cmp	r3, #0
 801269e:	d009      	beq.n	80126b4 <f_read+0x58>
 80126a0:	697b      	ldr	r3, [r7, #20]
 80126a2:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80126a6:	4611      	mov	r1, r2
 80126a8:	4618      	mov	r0, r3
 80126aa:	f7fe f9f6 	bl	8010a9a <unlock_fs>
 80126ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80126b2:	e112      	b.n	80128da <f_read+0x27e>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80126b4:	68fb      	ldr	r3, [r7, #12]
 80126b6:	7d1b      	ldrb	r3, [r3, #20]
 80126b8:	f003 0301 	and.w	r3, r3, #1
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d106      	bne.n	80126ce <f_read+0x72>
 80126c0:	697b      	ldr	r3, [r7, #20]
 80126c2:	2107      	movs	r1, #7
 80126c4:	4618      	mov	r0, r3
 80126c6:	f7fe f9e8 	bl	8010a9a <unlock_fs>
 80126ca:	2307      	movs	r3, #7
 80126cc:	e105      	b.n	80128da <f_read+0x27e>
	remain = fp->obj.objsize - fp->fptr;
 80126ce:	68fb      	ldr	r3, [r7, #12]
 80126d0:	68da      	ldr	r2, [r3, #12]
 80126d2:	68fb      	ldr	r3, [r7, #12]
 80126d4:	699b      	ldr	r3, [r3, #24]
 80126d6:	1ad3      	subs	r3, r2, r3
 80126d8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80126da:	687a      	ldr	r2, [r7, #4]
 80126dc:	6a3b      	ldr	r3, [r7, #32]
 80126de:	429a      	cmp	r2, r3
 80126e0:	f240 80f1 	bls.w	80128c6 <f_read+0x26a>
 80126e4:	6a3b      	ldr	r3, [r7, #32]
 80126e6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80126e8:	e0ed      	b.n	80128c6 <f_read+0x26a>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80126ea:	68fb      	ldr	r3, [r7, #12]
 80126ec:	699b      	ldr	r3, [r3, #24]
 80126ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	f040 80a5 	bne.w	8012842 <f_read+0x1e6>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80126f8:	68fb      	ldr	r3, [r7, #12]
 80126fa:	699b      	ldr	r3, [r3, #24]
 80126fc:	0b1b      	lsrs	r3, r3, #12
 80126fe:	697a      	ldr	r2, [r7, #20]
 8012700:	8952      	ldrh	r2, [r2, #10]
 8012702:	3a01      	subs	r2, #1
 8012704:	4013      	ands	r3, r2
 8012706:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8012708:	69fb      	ldr	r3, [r7, #28]
 801270a:	2b00      	cmp	r3, #0
 801270c:	d139      	bne.n	8012782 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 801270e:	68fb      	ldr	r3, [r7, #12]
 8012710:	699b      	ldr	r3, [r3, #24]
 8012712:	2b00      	cmp	r3, #0
 8012714:	d103      	bne.n	801271e <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8012716:	68fb      	ldr	r3, [r7, #12]
 8012718:	689b      	ldr	r3, [r3, #8]
 801271a:	633b      	str	r3, [r7, #48]	; 0x30
 801271c:	e013      	b.n	8012746 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801271e:	68fb      	ldr	r3, [r7, #12]
 8012720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012722:	2b00      	cmp	r3, #0
 8012724:	d007      	beq.n	8012736 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8012726:	68fb      	ldr	r3, [r7, #12]
 8012728:	699b      	ldr	r3, [r3, #24]
 801272a:	4619      	mov	r1, r3
 801272c:	68f8      	ldr	r0, [r7, #12]
 801272e:	f7fe fec8 	bl	80114c2 <clmt_clust>
 8012732:	6338      	str	r0, [r7, #48]	; 0x30
 8012734:	e007      	b.n	8012746 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8012736:	68fa      	ldr	r2, [r7, #12]
 8012738:	68fb      	ldr	r3, [r7, #12]
 801273a:	69db      	ldr	r3, [r3, #28]
 801273c:	4619      	mov	r1, r3
 801273e:	4610      	mov	r0, r2
 8012740:	f7fe fc31 	bl	8010fa6 <get_fat>
 8012744:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8012746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012748:	2b01      	cmp	r3, #1
 801274a:	d809      	bhi.n	8012760 <f_read+0x104>
 801274c:	68fb      	ldr	r3, [r7, #12]
 801274e:	2202      	movs	r2, #2
 8012750:	755a      	strb	r2, [r3, #21]
 8012752:	697b      	ldr	r3, [r7, #20]
 8012754:	2102      	movs	r1, #2
 8012756:	4618      	mov	r0, r3
 8012758:	f7fe f99f 	bl	8010a9a <unlock_fs>
 801275c:	2302      	movs	r3, #2
 801275e:	e0bc      	b.n	80128da <f_read+0x27e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012766:	d109      	bne.n	801277c <f_read+0x120>
 8012768:	68fb      	ldr	r3, [r7, #12]
 801276a:	2201      	movs	r2, #1
 801276c:	755a      	strb	r2, [r3, #21]
 801276e:	697b      	ldr	r3, [r7, #20]
 8012770:	2101      	movs	r1, #1
 8012772:	4618      	mov	r0, r3
 8012774:	f7fe f991 	bl	8010a9a <unlock_fs>
 8012778:	2301      	movs	r3, #1
 801277a:	e0ae      	b.n	80128da <f_read+0x27e>
				fp->clust = clst;				/* Update current cluster */
 801277c:	68fb      	ldr	r3, [r7, #12]
 801277e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012780:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8012782:	697a      	ldr	r2, [r7, #20]
 8012784:	68fb      	ldr	r3, [r7, #12]
 8012786:	69db      	ldr	r3, [r3, #28]
 8012788:	4619      	mov	r1, r3
 801278a:	4610      	mov	r0, r2
 801278c:	f7fe fbec 	bl	8010f68 <clust2sect>
 8012790:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8012792:	69bb      	ldr	r3, [r7, #24]
 8012794:	2b00      	cmp	r3, #0
 8012796:	d109      	bne.n	80127ac <f_read+0x150>
 8012798:	68fb      	ldr	r3, [r7, #12]
 801279a:	2202      	movs	r2, #2
 801279c:	755a      	strb	r2, [r3, #21]
 801279e:	697b      	ldr	r3, [r7, #20]
 80127a0:	2102      	movs	r1, #2
 80127a2:	4618      	mov	r0, r3
 80127a4:	f7fe f979 	bl	8010a9a <unlock_fs>
 80127a8:	2302      	movs	r3, #2
 80127aa:	e096      	b.n	80128da <f_read+0x27e>
			sect += csect;
 80127ac:	69ba      	ldr	r2, [r7, #24]
 80127ae:	69fb      	ldr	r3, [r7, #28]
 80127b0:	4413      	add	r3, r2
 80127b2:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	0b1b      	lsrs	r3, r3, #12
 80127b8:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80127ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d03d      	beq.n	801283c <f_read+0x1e0>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80127c0:	69fa      	ldr	r2, [r7, #28]
 80127c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127c4:	4413      	add	r3, r2
 80127c6:	697a      	ldr	r2, [r7, #20]
 80127c8:	8952      	ldrh	r2, [r2, #10]
 80127ca:	4293      	cmp	r3, r2
 80127cc:	d905      	bls.n	80127da <f_read+0x17e>
					cc = fs->csize - csect;
 80127ce:	697b      	ldr	r3, [r7, #20]
 80127d0:	895b      	ldrh	r3, [r3, #10]
 80127d2:	461a      	mov	r2, r3
 80127d4:	69fb      	ldr	r3, [r7, #28]
 80127d6:	1ad3      	subs	r3, r2, r3
 80127d8:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80127da:	697b      	ldr	r3, [r7, #20]
 80127dc:	7858      	ldrb	r0, [r3, #1]
 80127de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127e0:	69ba      	ldr	r2, [r7, #24]
 80127e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80127e4:	f7fd ffe6 	bl	80107b4 <disk_read>
 80127e8:	4603      	mov	r3, r0
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d009      	beq.n	8012802 <f_read+0x1a6>
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	2201      	movs	r2, #1
 80127f2:	755a      	strb	r2, [r3, #21]
 80127f4:	697b      	ldr	r3, [r7, #20]
 80127f6:	2101      	movs	r1, #1
 80127f8:	4618      	mov	r0, r3
 80127fa:	f7fe f94e 	bl	8010a9a <unlock_fs>
 80127fe:	2301      	movs	r3, #1
 8012800:	e06b      	b.n	80128da <f_read+0x27e>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
 8012802:	697b      	ldr	r3, [r7, #20]
 8012804:	78db      	ldrb	r3, [r3, #3]
 8012806:	2b00      	cmp	r3, #0
 8012808:	d014      	beq.n	8012834 <f_read+0x1d8>
 801280a:	697b      	ldr	r3, [r7, #20]
 801280c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801280e:	69bb      	ldr	r3, [r7, #24]
 8012810:	1ad3      	subs	r3, r2, r3
 8012812:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012814:	429a      	cmp	r2, r3
 8012816:	d90d      	bls.n	8012834 <f_read+0x1d8>
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
 8012818:	697b      	ldr	r3, [r7, #20]
 801281a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801281c:	69bb      	ldr	r3, [r7, #24]
 801281e:	1ad3      	subs	r3, r2, r3
 8012820:	031b      	lsls	r3, r3, #12
 8012822:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012824:	18d0      	adds	r0, r2, r3
 8012826:	697b      	ldr	r3, [r7, #20]
 8012828:	3334      	adds	r3, #52	; 0x34
 801282a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801282e:	4619      	mov	r1, r3
 8012830:	f7fe f8a0 	bl	8010974 <mem_cpy>
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8012834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012836:	031b      	lsls	r3, r3, #12
 8012838:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 801283a:	e030      	b.n	801289e <f_read+0x242>
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
			}
#endif
			fp->sect = sect;
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	69ba      	ldr	r2, [r7, #24]
 8012840:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8012842:	68fb      	ldr	r3, [r7, #12]
 8012844:	699b      	ldr	r3, [r3, #24]
 8012846:	f3c3 030b 	ubfx	r3, r3, #0, #12
 801284a:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 801284e:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8012850:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	429a      	cmp	r2, r3
 8012856:	d901      	bls.n	801285c <f_read+0x200>
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
 801285c:	697a      	ldr	r2, [r7, #20]
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	6a1b      	ldr	r3, [r3, #32]
 8012862:	4619      	mov	r1, r3
 8012864:	4610      	mov	r0, r2
 8012866:	f7fe fae3 	bl	8010e30 <move_window>
 801286a:	4603      	mov	r3, r0
 801286c:	2b00      	cmp	r3, #0
 801286e:	d009      	beq.n	8012884 <f_read+0x228>
 8012870:	68fb      	ldr	r3, [r7, #12]
 8012872:	2201      	movs	r2, #1
 8012874:	755a      	strb	r2, [r3, #21]
 8012876:	697b      	ldr	r3, [r7, #20]
 8012878:	2101      	movs	r1, #1
 801287a:	4618      	mov	r0, r3
 801287c:	f7fe f90d 	bl	8010a9a <unlock_fs>
 8012880:	2301      	movs	r3, #1
 8012882:	e02a      	b.n	80128da <f_read+0x27e>
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8012884:	697b      	ldr	r3, [r7, #20]
 8012886:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	699b      	ldr	r3, [r3, #24]
 801288e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012892:	4413      	add	r3, r2
 8012894:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012896:	4619      	mov	r1, r3
 8012898:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801289a:	f7fe f86b 	bl	8010974 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 801289e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80128a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128a2:	4413      	add	r3, r2
 80128a4:	627b      	str	r3, [r7, #36]	; 0x24
 80128a6:	68fb      	ldr	r3, [r7, #12]
 80128a8:	699a      	ldr	r2, [r3, #24]
 80128aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128ac:	441a      	add	r2, r3
 80128ae:	68fb      	ldr	r3, [r7, #12]
 80128b0:	619a      	str	r2, [r3, #24]
 80128b2:	683b      	ldr	r3, [r7, #0]
 80128b4:	681a      	ldr	r2, [r3, #0]
 80128b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128b8:	441a      	add	r2, r3
 80128ba:	683b      	ldr	r3, [r7, #0]
 80128bc:	601a      	str	r2, [r3, #0]
 80128be:	687a      	ldr	r2, [r7, #4]
 80128c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80128c2:	1ad3      	subs	r3, r2, r3
 80128c4:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	2b00      	cmp	r3, #0
 80128ca:	f47f af0e 	bne.w	80126ea <f_read+0x8e>
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80128ce:	697b      	ldr	r3, [r7, #20]
 80128d0:	2100      	movs	r1, #0
 80128d2:	4618      	mov	r0, r3
 80128d4:	f7fe f8e1 	bl	8010a9a <unlock_fs>
 80128d8:	2300      	movs	r3, #0
}
 80128da:	4618      	mov	r0, r3
 80128dc:	3738      	adds	r7, #56	; 0x38
 80128de:	46bd      	mov	sp, r7
 80128e0:	bd80      	pop	{r7, pc}

080128e2 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80128e2:	b580      	push	{r7, lr}
 80128e4:	b08c      	sub	sp, #48	; 0x30
 80128e6:	af00      	add	r7, sp, #0
 80128e8:	60f8      	str	r0, [r7, #12]
 80128ea:	60b9      	str	r1, [r7, #8]
 80128ec:	607a      	str	r2, [r7, #4]
 80128ee:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80128f0:	68bb      	ldr	r3, [r7, #8]
 80128f2:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80128f4:	683b      	ldr	r3, [r7, #0]
 80128f6:	2200      	movs	r2, #0
 80128f8:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80128fa:	68fb      	ldr	r3, [r7, #12]
 80128fc:	f107 0210 	add.w	r2, r7, #16
 8012900:	4611      	mov	r1, r2
 8012902:	4618      	mov	r0, r3
 8012904:	f7ff fc52 	bl	80121ac <validate>
 8012908:	4603      	mov	r3, r0
 801290a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801290e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8012912:	2b00      	cmp	r3, #0
 8012914:	d107      	bne.n	8012926 <f_write+0x44>
 8012916:	68fb      	ldr	r3, [r7, #12]
 8012918:	7d5b      	ldrb	r3, [r3, #21]
 801291a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801291e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8012922:	2b00      	cmp	r3, #0
 8012924:	d009      	beq.n	801293a <f_write+0x58>
 8012926:	693b      	ldr	r3, [r7, #16]
 8012928:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 801292c:	4611      	mov	r1, r2
 801292e:	4618      	mov	r0, r3
 8012930:	f7fe f8b3 	bl	8010a9a <unlock_fs>
 8012934:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8012938:	e16c      	b.n	8012c14 <f_write+0x332>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801293a:	68fb      	ldr	r3, [r7, #12]
 801293c:	7d1b      	ldrb	r3, [r3, #20]
 801293e:	f003 0302 	and.w	r3, r3, #2
 8012942:	2b00      	cmp	r3, #0
 8012944:	d106      	bne.n	8012954 <f_write+0x72>
 8012946:	693b      	ldr	r3, [r7, #16]
 8012948:	2107      	movs	r1, #7
 801294a:	4618      	mov	r0, r3
 801294c:	f7fe f8a5 	bl	8010a9a <unlock_fs>
 8012950:	2307      	movs	r3, #7
 8012952:	e15f      	b.n	8012c14 <f_write+0x332>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	699a      	ldr	r2, [r3, #24]
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	441a      	add	r2, r3
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	699b      	ldr	r3, [r3, #24]
 8012960:	429a      	cmp	r2, r3
 8012962:	f080 8144 	bcs.w	8012bee <f_write+0x30c>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8012966:	68fb      	ldr	r3, [r7, #12]
 8012968:	699b      	ldr	r3, [r3, #24]
 801296a:	43db      	mvns	r3, r3
 801296c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801296e:	e13e      	b.n	8012bee <f_write+0x30c>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8012970:	68fb      	ldr	r3, [r7, #12]
 8012972:	699b      	ldr	r3, [r3, #24]
 8012974:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012978:	2b00      	cmp	r3, #0
 801297a:	f040 80ea 	bne.w	8012b52 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801297e:	68fb      	ldr	r3, [r7, #12]
 8012980:	699b      	ldr	r3, [r3, #24]
 8012982:	0b1b      	lsrs	r3, r3, #12
 8012984:	693a      	ldr	r2, [r7, #16]
 8012986:	8952      	ldrh	r2, [r2, #10]
 8012988:	3a01      	subs	r2, #1
 801298a:	4013      	ands	r3, r2
 801298c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801298e:	69bb      	ldr	r3, [r7, #24]
 8012990:	2b00      	cmp	r3, #0
 8012992:	d14d      	bne.n	8012a30 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	699b      	ldr	r3, [r3, #24]
 8012998:	2b00      	cmp	r3, #0
 801299a:	d10c      	bne.n	80129b6 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	689b      	ldr	r3, [r3, #8]
 80129a0:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80129a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d11a      	bne.n	80129de <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	2100      	movs	r1, #0
 80129ac:	4618      	mov	r0, r3
 80129ae:	f7fe fcf0 	bl	8011392 <create_chain>
 80129b2:	62b8      	str	r0, [r7, #40]	; 0x28
 80129b4:	e013      	b.n	80129de <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80129b6:	68fb      	ldr	r3, [r7, #12]
 80129b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	d007      	beq.n	80129ce <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80129be:	68fb      	ldr	r3, [r7, #12]
 80129c0:	699b      	ldr	r3, [r3, #24]
 80129c2:	4619      	mov	r1, r3
 80129c4:	68f8      	ldr	r0, [r7, #12]
 80129c6:	f7fe fd7c 	bl	80114c2 <clmt_clust>
 80129ca:	62b8      	str	r0, [r7, #40]	; 0x28
 80129cc:	e007      	b.n	80129de <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80129ce:	68fa      	ldr	r2, [r7, #12]
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	69db      	ldr	r3, [r3, #28]
 80129d4:	4619      	mov	r1, r3
 80129d6:	4610      	mov	r0, r2
 80129d8:	f7fe fcdb 	bl	8011392 <create_chain>
 80129dc:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80129de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	f000 8109 	beq.w	8012bf8 <f_write+0x316>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80129e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129e8:	2b01      	cmp	r3, #1
 80129ea:	d109      	bne.n	8012a00 <f_write+0x11e>
 80129ec:	68fb      	ldr	r3, [r7, #12]
 80129ee:	2202      	movs	r2, #2
 80129f0:	755a      	strb	r2, [r3, #21]
 80129f2:	693b      	ldr	r3, [r7, #16]
 80129f4:	2102      	movs	r1, #2
 80129f6:	4618      	mov	r0, r3
 80129f8:	f7fe f84f 	bl	8010a9a <unlock_fs>
 80129fc:	2302      	movs	r3, #2
 80129fe:	e109      	b.n	8012c14 <f_write+0x332>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a06:	d109      	bne.n	8012a1c <f_write+0x13a>
 8012a08:	68fb      	ldr	r3, [r7, #12]
 8012a0a:	2201      	movs	r2, #1
 8012a0c:	755a      	strb	r2, [r3, #21]
 8012a0e:	693b      	ldr	r3, [r7, #16]
 8012a10:	2101      	movs	r1, #1
 8012a12:	4618      	mov	r0, r3
 8012a14:	f7fe f841 	bl	8010a9a <unlock_fs>
 8012a18:	2301      	movs	r3, #1
 8012a1a:	e0fb      	b.n	8012c14 <f_write+0x332>
				fp->clust = clst;			/* Update current cluster */
 8012a1c:	68fb      	ldr	r3, [r7, #12]
 8012a1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012a20:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8012a22:	68fb      	ldr	r3, [r7, #12]
 8012a24:	689b      	ldr	r3, [r3, #8]
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	d102      	bne.n	8012a30 <f_write+0x14e>
 8012a2a:	68fb      	ldr	r3, [r7, #12]
 8012a2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012a2e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
 8012a30:	693b      	ldr	r3, [r7, #16]
 8012a32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	6a1b      	ldr	r3, [r3, #32]
 8012a38:	429a      	cmp	r2, r3
 8012a3a:	d110      	bne.n	8012a5e <f_write+0x17c>
 8012a3c:	693b      	ldr	r3, [r7, #16]
 8012a3e:	4618      	mov	r0, r3
 8012a40:	f7fe f9b2 	bl	8010da8 <sync_window>
 8012a44:	4603      	mov	r3, r0
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d009      	beq.n	8012a5e <f_write+0x17c>
 8012a4a:	68fb      	ldr	r3, [r7, #12]
 8012a4c:	2201      	movs	r2, #1
 8012a4e:	755a      	strb	r2, [r3, #21]
 8012a50:	693b      	ldr	r3, [r7, #16]
 8012a52:	2101      	movs	r1, #1
 8012a54:	4618      	mov	r0, r3
 8012a56:	f7fe f820 	bl	8010a9a <unlock_fs>
 8012a5a:	2301      	movs	r3, #1
 8012a5c:	e0da      	b.n	8012c14 <f_write+0x332>
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
				fp->flag &= (BYTE)~FA_DIRTY;
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8012a5e:	693a      	ldr	r2, [r7, #16]
 8012a60:	68fb      	ldr	r3, [r7, #12]
 8012a62:	69db      	ldr	r3, [r3, #28]
 8012a64:	4619      	mov	r1, r3
 8012a66:	4610      	mov	r0, r2
 8012a68:	f7fe fa7e 	bl	8010f68 <clust2sect>
 8012a6c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8012a6e:	697b      	ldr	r3, [r7, #20]
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d109      	bne.n	8012a88 <f_write+0x1a6>
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	2202      	movs	r2, #2
 8012a78:	755a      	strb	r2, [r3, #21]
 8012a7a:	693b      	ldr	r3, [r7, #16]
 8012a7c:	2102      	movs	r1, #2
 8012a7e:	4618      	mov	r0, r3
 8012a80:	f7fe f80b 	bl	8010a9a <unlock_fs>
 8012a84:	2302      	movs	r3, #2
 8012a86:	e0c5      	b.n	8012c14 <f_write+0x332>
			sect += csect;
 8012a88:	697a      	ldr	r2, [r7, #20]
 8012a8a:	69bb      	ldr	r3, [r7, #24]
 8012a8c:	4413      	add	r3, r2
 8012a8e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	0b1b      	lsrs	r3, r3, #12
 8012a94:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8012a96:	6a3b      	ldr	r3, [r7, #32]
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d03d      	beq.n	8012b18 <f_write+0x236>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8012a9c:	69ba      	ldr	r2, [r7, #24]
 8012a9e:	6a3b      	ldr	r3, [r7, #32]
 8012aa0:	4413      	add	r3, r2
 8012aa2:	693a      	ldr	r2, [r7, #16]
 8012aa4:	8952      	ldrh	r2, [r2, #10]
 8012aa6:	4293      	cmp	r3, r2
 8012aa8:	d905      	bls.n	8012ab6 <f_write+0x1d4>
					cc = fs->csize - csect;
 8012aaa:	693b      	ldr	r3, [r7, #16]
 8012aac:	895b      	ldrh	r3, [r3, #10]
 8012aae:	461a      	mov	r2, r3
 8012ab0:	69bb      	ldr	r3, [r7, #24]
 8012ab2:	1ad3      	subs	r3, r2, r3
 8012ab4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8012ab6:	693b      	ldr	r3, [r7, #16]
 8012ab8:	7858      	ldrb	r0, [r3, #1]
 8012aba:	6a3b      	ldr	r3, [r7, #32]
 8012abc:	697a      	ldr	r2, [r7, #20]
 8012abe:	69f9      	ldr	r1, [r7, #28]
 8012ac0:	f7fd fe98 	bl	80107f4 <disk_write>
 8012ac4:	4603      	mov	r3, r0
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d009      	beq.n	8012ade <f_write+0x1fc>
 8012aca:	68fb      	ldr	r3, [r7, #12]
 8012acc:	2201      	movs	r2, #1
 8012ace:	755a      	strb	r2, [r3, #21]
 8012ad0:	693b      	ldr	r3, [r7, #16]
 8012ad2:	2101      	movs	r1, #1
 8012ad4:	4618      	mov	r0, r3
 8012ad6:	f7fd ffe0 	bl	8010a9a <unlock_fs>
 8012ada:	2301      	movs	r3, #1
 8012adc:	e09a      	b.n	8012c14 <f_write+0x332>
#if _FS_MINIMIZE <= 2
#if _FS_TINY
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
 8012ade:	693b      	ldr	r3, [r7, #16]
 8012ae0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012ae2:	697b      	ldr	r3, [r7, #20]
 8012ae4:	1ad3      	subs	r3, r2, r3
 8012ae6:	6a3a      	ldr	r2, [r7, #32]
 8012ae8:	429a      	cmp	r2, r3
 8012aea:	d911      	bls.n	8012b10 <f_write+0x22e>
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
 8012aec:	693b      	ldr	r3, [r7, #16]
 8012aee:	f103 0034 	add.w	r0, r3, #52	; 0x34
 8012af2:	693b      	ldr	r3, [r7, #16]
 8012af4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012af6:	697b      	ldr	r3, [r7, #20]
 8012af8:	1ad3      	subs	r3, r2, r3
 8012afa:	031b      	lsls	r3, r3, #12
 8012afc:	69fa      	ldr	r2, [r7, #28]
 8012afe:	4413      	add	r3, r2
 8012b00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8012b04:	4619      	mov	r1, r3
 8012b06:	f7fd ff35 	bl	8010974 <mem_cpy>
					fs->wflag = 0;
 8012b0a:	693b      	ldr	r3, [r7, #16]
 8012b0c:	2200      	movs	r2, #0
 8012b0e:	70da      	strb	r2, [r3, #3]
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
					fp->flag &= (BYTE)~FA_DIRTY;
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8012b10:	6a3b      	ldr	r3, [r7, #32]
 8012b12:	031b      	lsls	r3, r3, #12
 8012b14:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8012b16:	e04d      	b.n	8012bb4 <f_write+0x2d2>
			}
#if _FS_TINY
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
 8012b18:	68fb      	ldr	r3, [r7, #12]
 8012b1a:	699a      	ldr	r2, [r3, #24]
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	68db      	ldr	r3, [r3, #12]
 8012b20:	429a      	cmp	r2, r3
 8012b22:	d313      	bcc.n	8012b4c <f_write+0x26a>
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
 8012b24:	693b      	ldr	r3, [r7, #16]
 8012b26:	4618      	mov	r0, r3
 8012b28:	f7fe f93e 	bl	8010da8 <sync_window>
 8012b2c:	4603      	mov	r3, r0
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d009      	beq.n	8012b46 <f_write+0x264>
 8012b32:	68fb      	ldr	r3, [r7, #12]
 8012b34:	2201      	movs	r2, #1
 8012b36:	755a      	strb	r2, [r3, #21]
 8012b38:	693b      	ldr	r3, [r7, #16]
 8012b3a:	2101      	movs	r1, #1
 8012b3c:	4618      	mov	r0, r3
 8012b3e:	f7fd ffac 	bl	8010a9a <unlock_fs>
 8012b42:	2301      	movs	r3, #1
 8012b44:	e066      	b.n	8012c14 <f_write+0x332>
				fs->winsect = sect;
 8012b46:	693b      	ldr	r3, [r7, #16]
 8012b48:	697a      	ldr	r2, [r7, #20]
 8012b4a:	631a      	str	r2, [r3, #48]	; 0x30
				fp->fptr < fp->obj.objsize &&
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
					ABORT(fs, FR_DISK_ERR);
			}
#endif
			fp->sect = sect;
 8012b4c:	68fb      	ldr	r3, [r7, #12]
 8012b4e:	697a      	ldr	r2, [r7, #20]
 8012b50:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	699b      	ldr	r3, [r3, #24]
 8012b56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012b5a:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8012b5e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8012b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012b62:	687b      	ldr	r3, [r7, #4]
 8012b64:	429a      	cmp	r2, r3
 8012b66:	d901      	bls.n	8012b6c <f_write+0x28a>
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
 8012b6c:	693a      	ldr	r2, [r7, #16]
 8012b6e:	68fb      	ldr	r3, [r7, #12]
 8012b70:	6a1b      	ldr	r3, [r3, #32]
 8012b72:	4619      	mov	r1, r3
 8012b74:	4610      	mov	r0, r2
 8012b76:	f7fe f95b 	bl	8010e30 <move_window>
 8012b7a:	4603      	mov	r3, r0
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d009      	beq.n	8012b94 <f_write+0x2b2>
 8012b80:	68fb      	ldr	r3, [r7, #12]
 8012b82:	2201      	movs	r2, #1
 8012b84:	755a      	strb	r2, [r3, #21]
 8012b86:	693b      	ldr	r3, [r7, #16]
 8012b88:	2101      	movs	r1, #1
 8012b8a:	4618      	mov	r0, r3
 8012b8c:	f7fd ff85 	bl	8010a9a <unlock_fs>
 8012b90:	2301      	movs	r3, #1
 8012b92:	e03f      	b.n	8012c14 <f_write+0x332>
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8012b94:	693b      	ldr	r3, [r7, #16]
 8012b96:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8012b9a:	68fb      	ldr	r3, [r7, #12]
 8012b9c:	699b      	ldr	r3, [r3, #24]
 8012b9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012ba2:	4413      	add	r3, r2
 8012ba4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012ba6:	69f9      	ldr	r1, [r7, #28]
 8012ba8:	4618      	mov	r0, r3
 8012baa:	f7fd fee3 	bl	8010974 <mem_cpy>
		fs->wflag = 1;
 8012bae:	693b      	ldr	r3, [r7, #16]
 8012bb0:	2201      	movs	r2, #1
 8012bb2:	70da      	strb	r2, [r3, #3]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8012bb4:	69fa      	ldr	r2, [r7, #28]
 8012bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bb8:	4413      	add	r3, r2
 8012bba:	61fb      	str	r3, [r7, #28]
 8012bbc:	68fb      	ldr	r3, [r7, #12]
 8012bbe:	699a      	ldr	r2, [r3, #24]
 8012bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bc2:	441a      	add	r2, r3
 8012bc4:	68fb      	ldr	r3, [r7, #12]
 8012bc6:	619a      	str	r2, [r3, #24]
 8012bc8:	68fb      	ldr	r3, [r7, #12]
 8012bca:	68da      	ldr	r2, [r3, #12]
 8012bcc:	68fb      	ldr	r3, [r7, #12]
 8012bce:	699b      	ldr	r3, [r3, #24]
 8012bd0:	429a      	cmp	r2, r3
 8012bd2:	bf38      	it	cc
 8012bd4:	461a      	movcc	r2, r3
 8012bd6:	68fb      	ldr	r3, [r7, #12]
 8012bd8:	60da      	str	r2, [r3, #12]
 8012bda:	683b      	ldr	r3, [r7, #0]
 8012bdc:	681a      	ldr	r2, [r3, #0]
 8012bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012be0:	441a      	add	r2, r3
 8012be2:	683b      	ldr	r3, [r7, #0]
 8012be4:	601a      	str	r2, [r3, #0]
 8012be6:	687a      	ldr	r2, [r7, #4]
 8012be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bea:	1ad3      	subs	r3, r2, r3
 8012bec:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8012bee:	687b      	ldr	r3, [r7, #4]
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	f47f aebd 	bne.w	8012970 <f_write+0x8e>
 8012bf6:	e000      	b.n	8012bfa <f_write+0x318>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8012bf8:	bf00      	nop
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fp->flag |= FA_DIRTY;
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8012bfa:	68fb      	ldr	r3, [r7, #12]
 8012bfc:	7d1b      	ldrb	r3, [r3, #20]
 8012bfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012c02:	b2da      	uxtb	r2, r3
 8012c04:	68fb      	ldr	r3, [r7, #12]
 8012c06:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8012c08:	693b      	ldr	r3, [r7, #16]
 8012c0a:	2100      	movs	r1, #0
 8012c0c:	4618      	mov	r0, r3
 8012c0e:	f7fd ff44 	bl	8010a9a <unlock_fs>
 8012c12:	2300      	movs	r3, #0
}
 8012c14:	4618      	mov	r0, r3
 8012c16:	3730      	adds	r7, #48	; 0x30
 8012c18:	46bd      	mov	sp, r7
 8012c1a:	bd80      	pop	{r7, pc}

08012c1c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8012c1c:	b580      	push	{r7, lr}
 8012c1e:	b086      	sub	sp, #24
 8012c20:	af00      	add	r7, sp, #0
 8012c22:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	f107 0208 	add.w	r2, r7, #8
 8012c2a:	4611      	mov	r1, r2
 8012c2c:	4618      	mov	r0, r3
 8012c2e:	f7ff fabd 	bl	80121ac <validate>
 8012c32:	4603      	mov	r3, r0
 8012c34:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8012c36:	7dfb      	ldrb	r3, [r7, #23]
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	d14d      	bne.n	8012cd8 <f_sync+0xbc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8012c3c:	687b      	ldr	r3, [r7, #4]
 8012c3e:	7d1b      	ldrb	r3, [r3, #20]
 8012c40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d047      	beq.n	8012cd8 <f_sync+0xbc>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
				fp->flag &= (BYTE)~FA_DIRTY;
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8012c48:	f7fb f8c0 	bl	800ddcc <get_fattime>
 8012c4c:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8012c4e:	68ba      	ldr	r2, [r7, #8]
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012c54:	4619      	mov	r1, r3
 8012c56:	4610      	mov	r0, r2
 8012c58:	f7fe f8ea 	bl	8010e30 <move_window>
 8012c5c:	4603      	mov	r3, r0
 8012c5e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8012c60:	7dfb      	ldrb	r3, [r7, #23]
 8012c62:	2b00      	cmp	r3, #0
 8012c64:	d138      	bne.n	8012cd8 <f_sync+0xbc>
					dir = fp->dir_ptr;
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c6a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8012c6c:	68fb      	ldr	r3, [r7, #12]
 8012c6e:	330b      	adds	r3, #11
 8012c70:	781a      	ldrb	r2, [r3, #0]
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	330b      	adds	r3, #11
 8012c76:	f042 0220 	orr.w	r2, r2, #32
 8012c7a:	b2d2      	uxtb	r2, r2
 8012c7c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	6818      	ldr	r0, [r3, #0]
 8012c82:	687b      	ldr	r3, [r7, #4]
 8012c84:	689b      	ldr	r3, [r3, #8]
 8012c86:	461a      	mov	r2, r3
 8012c88:	68f9      	ldr	r1, [r7, #12]
 8012c8a:	f7fe fdf4 	bl	8011876 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8012c8e:	68fb      	ldr	r3, [r7, #12]
 8012c90:	f103 021c 	add.w	r2, r3, #28
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	68db      	ldr	r3, [r3, #12]
 8012c98:	4619      	mov	r1, r3
 8012c9a:	4610      	mov	r0, r2
 8012c9c:	f7fd fe3e 	bl	801091c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8012ca0:	68fb      	ldr	r3, [r7, #12]
 8012ca2:	3316      	adds	r3, #22
 8012ca4:	6939      	ldr	r1, [r7, #16]
 8012ca6:	4618      	mov	r0, r3
 8012ca8:	f7fd fe38 	bl	801091c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8012cac:	68fb      	ldr	r3, [r7, #12]
 8012cae:	3312      	adds	r3, #18
 8012cb0:	2100      	movs	r1, #0
 8012cb2:	4618      	mov	r0, r3
 8012cb4:	f7fd fe17 	bl	80108e6 <st_word>
					fs->wflag = 1;
 8012cb8:	68bb      	ldr	r3, [r7, #8]
 8012cba:	2201      	movs	r2, #1
 8012cbc:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8012cbe:	68bb      	ldr	r3, [r7, #8]
 8012cc0:	4618      	mov	r0, r3
 8012cc2:	f7fe f8e3 	bl	8010e8c <sync_fs>
 8012cc6:	4603      	mov	r3, r0
 8012cc8:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	7d1b      	ldrb	r3, [r3, #20]
 8012cce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8012cd2:	b2da      	uxtb	r2, r3
 8012cd4:	687b      	ldr	r3, [r7, #4]
 8012cd6:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8012cd8:	68bb      	ldr	r3, [r7, #8]
 8012cda:	7dfa      	ldrb	r2, [r7, #23]
 8012cdc:	4611      	mov	r1, r2
 8012cde:	4618      	mov	r0, r3
 8012ce0:	f7fd fedb 	bl	8010a9a <unlock_fs>
 8012ce4:	7dfb      	ldrb	r3, [r7, #23]
}
 8012ce6:	4618      	mov	r0, r3
 8012ce8:	3718      	adds	r7, #24
 8012cea:	46bd      	mov	sp, r7
 8012cec:	bd80      	pop	{r7, pc}

08012cee <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8012cee:	b580      	push	{r7, lr}
 8012cf0:	b084      	sub	sp, #16
 8012cf2:	af00      	add	r7, sp, #0
 8012cf4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8012cf6:	6878      	ldr	r0, [r7, #4]
 8012cf8:	f7ff ff90 	bl	8012c1c <f_sync>
 8012cfc:	4603      	mov	r3, r0
 8012cfe:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8012d00:	7bfb      	ldrb	r3, [r7, #15]
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d11d      	bne.n	8012d42 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8012d06:	687b      	ldr	r3, [r7, #4]
 8012d08:	f107 0208 	add.w	r2, r7, #8
 8012d0c:	4611      	mov	r1, r2
 8012d0e:	4618      	mov	r0, r3
 8012d10:	f7ff fa4c 	bl	80121ac <validate>
 8012d14:	4603      	mov	r3, r0
 8012d16:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8012d18:	7bfb      	ldrb	r3, [r7, #15]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d111      	bne.n	8012d42 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	691b      	ldr	r3, [r3, #16]
 8012d22:	4618      	mov	r0, r3
 8012d24:	f7fd ffe0 	bl	8010ce8 <dec_lock>
 8012d28:	4603      	mov	r3, r0
 8012d2a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8012d2c:	7bfb      	ldrb	r3, [r7, #15]
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d102      	bne.n	8012d38 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8012d32:	687b      	ldr	r3, [r7, #4]
 8012d34:	2200      	movs	r2, #0
 8012d36:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8012d38:	68bb      	ldr	r3, [r7, #8]
 8012d3a:	2100      	movs	r1, #0
 8012d3c:	4618      	mov	r0, r3
 8012d3e:	f7fd feac 	bl	8010a9a <unlock_fs>
#endif
		}
	}
	return res;
 8012d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d44:	4618      	mov	r0, r3
 8012d46:	3710      	adds	r7, #16
 8012d48:	46bd      	mov	sp, r7
 8012d4a:	bd80      	pop	{r7, pc}

08012d4c <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8012d4c:	b580      	push	{r7, lr}
 8012d4e:	b090      	sub	sp, #64	; 0x40
 8012d50:	af00      	add	r7, sp, #0
 8012d52:	6078      	str	r0, [r7, #4]
 8012d54:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	f107 0208 	add.w	r2, r7, #8
 8012d5c:	4611      	mov	r1, r2
 8012d5e:	4618      	mov	r0, r3
 8012d60:	f7ff fa24 	bl	80121ac <validate>
 8012d64:	4603      	mov	r3, r0
 8012d66:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8012d6a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d103      	bne.n	8012d7a <f_lseek+0x2e>
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	7d5b      	ldrb	r3, [r3, #21]
 8012d76:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8012d7a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d009      	beq.n	8012d96 <f_lseek+0x4a>
 8012d82:	68bb      	ldr	r3, [r7, #8]
 8012d84:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8012d88:	4611      	mov	r1, r2
 8012d8a:	4618      	mov	r0, r3
 8012d8c:	f7fd fe85 	bl	8010a9a <unlock_fs>
 8012d90:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012d94:	e1b7      	b.n	8013106 <f_lseek+0x3ba>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d9a:	2b00      	cmp	r3, #0
 8012d9c:	f000 80b1 	beq.w	8012f02 <f_lseek+0x1b6>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8012da0:	683b      	ldr	r3, [r7, #0]
 8012da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012da6:	d164      	bne.n	8012e72 <f_lseek+0x126>
			tbl = fp->cltbl;
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012dac:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8012dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012db0:	1d1a      	adds	r2, r3, #4
 8012db2:	627a      	str	r2, [r7, #36]	; 0x24
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	617b      	str	r3, [r7, #20]
 8012db8:	2302      	movs	r3, #2
 8012dba:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	689b      	ldr	r3, [r3, #8]
 8012dc0:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8012dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012dc4:	2b00      	cmp	r3, #0
 8012dc6:	d044      	beq.n	8012e52 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8012dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012dca:	613b      	str	r3, [r7, #16]
 8012dcc:	2300      	movs	r3, #0
 8012dce:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012dd2:	3302      	adds	r3, #2
 8012dd4:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8012dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012dd8:	60fb      	str	r3, [r7, #12]
 8012dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ddc:	3301      	adds	r3, #1
 8012dde:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012de4:	4618      	mov	r0, r3
 8012de6:	f7fe f8de 	bl	8010fa6 <get_fat>
 8012dea:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8012dec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012dee:	2b01      	cmp	r3, #1
 8012df0:	d809      	bhi.n	8012e06 <f_lseek+0xba>
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	2202      	movs	r2, #2
 8012df6:	755a      	strb	r2, [r3, #21]
 8012df8:	68bb      	ldr	r3, [r7, #8]
 8012dfa:	2102      	movs	r1, #2
 8012dfc:	4618      	mov	r0, r3
 8012dfe:	f7fd fe4c 	bl	8010a9a <unlock_fs>
 8012e02:	2302      	movs	r3, #2
 8012e04:	e17f      	b.n	8013106 <f_lseek+0x3ba>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012e0c:	d109      	bne.n	8012e22 <f_lseek+0xd6>
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	2201      	movs	r2, #1
 8012e12:	755a      	strb	r2, [r3, #21]
 8012e14:	68bb      	ldr	r3, [r7, #8]
 8012e16:	2101      	movs	r1, #1
 8012e18:	4618      	mov	r0, r3
 8012e1a:	f7fd fe3e 	bl	8010a9a <unlock_fs>
 8012e1e:	2301      	movs	r3, #1
 8012e20:	e171      	b.n	8013106 <f_lseek+0x3ba>
					} while (cl == pcl + 1);
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	3301      	adds	r3, #1
 8012e26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012e28:	429a      	cmp	r2, r3
 8012e2a:	d0d4      	beq.n	8012dd6 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8012e2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012e2e:	697b      	ldr	r3, [r7, #20]
 8012e30:	429a      	cmp	r2, r3
 8012e32:	d809      	bhi.n	8012e48 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 8012e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e36:	1d1a      	adds	r2, r3, #4
 8012e38:	627a      	str	r2, [r7, #36]	; 0x24
 8012e3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012e3c:	601a      	str	r2, [r3, #0]
 8012e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e40:	1d1a      	adds	r2, r3, #4
 8012e42:	627a      	str	r2, [r7, #36]	; 0x24
 8012e44:	693a      	ldr	r2, [r7, #16]
 8012e46:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8012e48:	68bb      	ldr	r3, [r7, #8]
 8012e4a:	699b      	ldr	r3, [r3, #24]
 8012e4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012e4e:	429a      	cmp	r2, r3
 8012e50:	d3ba      	bcc.n	8012dc8 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012e58:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8012e5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012e5c:	697b      	ldr	r3, [r7, #20]
 8012e5e:	429a      	cmp	r2, r3
 8012e60:	d803      	bhi.n	8012e6a <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 8012e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012e64:	2200      	movs	r2, #0
 8012e66:	601a      	str	r2, [r3, #0]
 8012e68:	e144      	b.n	80130f4 <f_lseek+0x3a8>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8012e6a:	2311      	movs	r3, #17
 8012e6c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8012e70:	e140      	b.n	80130f4 <f_lseek+0x3a8>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	68db      	ldr	r3, [r3, #12]
 8012e76:	683a      	ldr	r2, [r7, #0]
 8012e78:	429a      	cmp	r2, r3
 8012e7a:	d902      	bls.n	8012e82 <f_lseek+0x136>
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	68db      	ldr	r3, [r3, #12]
 8012e80:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8012e82:	687b      	ldr	r3, [r7, #4]
 8012e84:	683a      	ldr	r2, [r7, #0]
 8012e86:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8012e88:	683b      	ldr	r3, [r7, #0]
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	f000 8132 	beq.w	80130f4 <f_lseek+0x3a8>
				fp->clust = clmt_clust(fp, ofs - 1);
 8012e90:	683b      	ldr	r3, [r7, #0]
 8012e92:	3b01      	subs	r3, #1
 8012e94:	4619      	mov	r1, r3
 8012e96:	6878      	ldr	r0, [r7, #4]
 8012e98:	f7fe fb13 	bl	80114c2 <clmt_clust>
 8012e9c:	4602      	mov	r2, r0
 8012e9e:	687b      	ldr	r3, [r7, #4]
 8012ea0:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8012ea2:	68ba      	ldr	r2, [r7, #8]
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	69db      	ldr	r3, [r3, #28]
 8012ea8:	4619      	mov	r1, r3
 8012eaa:	4610      	mov	r0, r2
 8012eac:	f7fe f85c 	bl	8010f68 <clust2sect>
 8012eb0:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8012eb2:	69bb      	ldr	r3, [r7, #24]
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d109      	bne.n	8012ecc <f_lseek+0x180>
 8012eb8:	687b      	ldr	r3, [r7, #4]
 8012eba:	2202      	movs	r2, #2
 8012ebc:	755a      	strb	r2, [r3, #21]
 8012ebe:	68bb      	ldr	r3, [r7, #8]
 8012ec0:	2102      	movs	r1, #2
 8012ec2:	4618      	mov	r0, r3
 8012ec4:	f7fd fde9 	bl	8010a9a <unlock_fs>
 8012ec8:	2302      	movs	r3, #2
 8012eca:	e11c      	b.n	8013106 <f_lseek+0x3ba>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8012ecc:	683b      	ldr	r3, [r7, #0]
 8012ece:	3b01      	subs	r3, #1
 8012ed0:	0b1b      	lsrs	r3, r3, #12
 8012ed2:	68ba      	ldr	r2, [r7, #8]
 8012ed4:	8952      	ldrh	r2, [r2, #10]
 8012ed6:	3a01      	subs	r2, #1
 8012ed8:	4013      	ands	r3, r2
 8012eda:	69ba      	ldr	r2, [r7, #24]
 8012edc:	4413      	add	r3, r2
 8012ede:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	699b      	ldr	r3, [r3, #24]
 8012ee4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8012ee8:	2b00      	cmp	r3, #0
 8012eea:	f000 8103 	beq.w	80130f4 <f_lseek+0x3a8>
 8012eee:	687b      	ldr	r3, [r7, #4]
 8012ef0:	6a1b      	ldr	r3, [r3, #32]
 8012ef2:	69ba      	ldr	r2, [r7, #24]
 8012ef4:	429a      	cmp	r2, r3
 8012ef6:	f000 80fd 	beq.w	80130f4 <f_lseek+0x3a8>
						fp->flag &= (BYTE)~FA_DIRTY;
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
#endif
					fp->sect = dsc;
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	69ba      	ldr	r2, [r7, #24]
 8012efe:	621a      	str	r2, [r3, #32]
 8012f00:	e0f8      	b.n	80130f4 <f_lseek+0x3a8>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	68db      	ldr	r3, [r3, #12]
 8012f06:	683a      	ldr	r2, [r7, #0]
 8012f08:	429a      	cmp	r2, r3
 8012f0a:	d908      	bls.n	8012f1e <f_lseek+0x1d2>
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	7d1b      	ldrb	r3, [r3, #20]
 8012f10:	f003 0302 	and.w	r3, r3, #2
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	d102      	bne.n	8012f1e <f_lseek+0x1d2>
			ofs = fp->obj.objsize;
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	68db      	ldr	r3, [r3, #12]
 8012f1c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	699b      	ldr	r3, [r3, #24]
 8012f22:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8012f24:	2300      	movs	r3, #0
 8012f26:	637b      	str	r3, [r7, #52]	; 0x34
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012f2c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8012f2e:	683b      	ldr	r3, [r7, #0]
 8012f30:	2b00      	cmp	r3, #0
 8012f32:	f000 80c0 	beq.w	80130b6 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8012f36:	68bb      	ldr	r3, [r7, #8]
 8012f38:	895b      	ldrh	r3, [r3, #10]
 8012f3a:	031b      	lsls	r3, r3, #12
 8012f3c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8012f3e:	6a3b      	ldr	r3, [r7, #32]
 8012f40:	2b00      	cmp	r3, #0
 8012f42:	d01b      	beq.n	8012f7c <f_lseek+0x230>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8012f44:	683b      	ldr	r3, [r7, #0]
 8012f46:	1e5a      	subs	r2, r3, #1
 8012f48:	69fb      	ldr	r3, [r7, #28]
 8012f4a:	fbb2 f2f3 	udiv	r2, r2, r3
 8012f4e:	6a3b      	ldr	r3, [r7, #32]
 8012f50:	1e59      	subs	r1, r3, #1
 8012f52:	69fb      	ldr	r3, [r7, #28]
 8012f54:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8012f58:	429a      	cmp	r2, r3
 8012f5a:	d30f      	bcc.n	8012f7c <f_lseek+0x230>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8012f5c:	6a3b      	ldr	r3, [r7, #32]
 8012f5e:	1e5a      	subs	r2, r3, #1
 8012f60:	69fb      	ldr	r3, [r7, #28]
 8012f62:	425b      	negs	r3, r3
 8012f64:	401a      	ands	r2, r3
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8012f6a:	687b      	ldr	r3, [r7, #4]
 8012f6c:	699b      	ldr	r3, [r3, #24]
 8012f6e:	683a      	ldr	r2, [r7, #0]
 8012f70:	1ad3      	subs	r3, r2, r3
 8012f72:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8012f74:	687b      	ldr	r3, [r7, #4]
 8012f76:	69db      	ldr	r3, [r3, #28]
 8012f78:	63bb      	str	r3, [r7, #56]	; 0x38
 8012f7a:	e02c      	b.n	8012fd6 <f_lseek+0x28a>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	689b      	ldr	r3, [r3, #8]
 8012f80:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8012f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	d123      	bne.n	8012fd0 <f_lseek+0x284>
					clst = create_chain(&fp->obj, 0);
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	2100      	movs	r1, #0
 8012f8c:	4618      	mov	r0, r3
 8012f8e:	f7fe fa00 	bl	8011392 <create_chain>
 8012f92:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8012f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f96:	2b01      	cmp	r3, #1
 8012f98:	d109      	bne.n	8012fae <f_lseek+0x262>
 8012f9a:	687b      	ldr	r3, [r7, #4]
 8012f9c:	2202      	movs	r2, #2
 8012f9e:	755a      	strb	r2, [r3, #21]
 8012fa0:	68bb      	ldr	r3, [r7, #8]
 8012fa2:	2102      	movs	r1, #2
 8012fa4:	4618      	mov	r0, r3
 8012fa6:	f7fd fd78 	bl	8010a9a <unlock_fs>
 8012faa:	2302      	movs	r3, #2
 8012fac:	e0ab      	b.n	8013106 <f_lseek+0x3ba>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012fae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012fb4:	d109      	bne.n	8012fca <f_lseek+0x27e>
 8012fb6:	687b      	ldr	r3, [r7, #4]
 8012fb8:	2201      	movs	r2, #1
 8012fba:	755a      	strb	r2, [r3, #21]
 8012fbc:	68bb      	ldr	r3, [r7, #8]
 8012fbe:	2101      	movs	r1, #1
 8012fc0:	4618      	mov	r0, r3
 8012fc2:	f7fd fd6a 	bl	8010a9a <unlock_fs>
 8012fc6:	2301      	movs	r3, #1
 8012fc8:	e09d      	b.n	8013106 <f_lseek+0x3ba>
					fp->obj.sclust = clst;
 8012fca:	687b      	ldr	r3, [r7, #4]
 8012fcc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012fce:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012fd4:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8012fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	d06c      	beq.n	80130b6 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8012fdc:	e044      	b.n	8013068 <f_lseek+0x31c>
					ofs -= bcs; fp->fptr += bcs;
 8012fde:	683a      	ldr	r2, [r7, #0]
 8012fe0:	69fb      	ldr	r3, [r7, #28]
 8012fe2:	1ad3      	subs	r3, r2, r3
 8012fe4:	603b      	str	r3, [r7, #0]
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	699a      	ldr	r2, [r3, #24]
 8012fea:	69fb      	ldr	r3, [r7, #28]
 8012fec:	441a      	add	r2, r3
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	7d1b      	ldrb	r3, [r3, #20]
 8012ff6:	f003 0302 	and.w	r3, r3, #2
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d00b      	beq.n	8013016 <f_lseek+0x2ca>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8012ffe:	687b      	ldr	r3, [r7, #4]
 8013000:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013002:	4618      	mov	r0, r3
 8013004:	f7fe f9c5 	bl	8011392 <create_chain>
 8013008:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801300a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801300c:	2b00      	cmp	r3, #0
 801300e:	d108      	bne.n	8013022 <f_lseek+0x2d6>
							ofs = 0; break;
 8013010:	2300      	movs	r3, #0
 8013012:	603b      	str	r3, [r7, #0]
 8013014:	e02c      	b.n	8013070 <f_lseek+0x324>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801301a:	4618      	mov	r0, r3
 801301c:	f7fd ffc3 	bl	8010fa6 <get_fat>
 8013020:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013028:	d109      	bne.n	801303e <f_lseek+0x2f2>
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	2201      	movs	r2, #1
 801302e:	755a      	strb	r2, [r3, #21]
 8013030:	68bb      	ldr	r3, [r7, #8]
 8013032:	2101      	movs	r1, #1
 8013034:	4618      	mov	r0, r3
 8013036:	f7fd fd30 	bl	8010a9a <unlock_fs>
 801303a:	2301      	movs	r3, #1
 801303c:	e063      	b.n	8013106 <f_lseek+0x3ba>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 801303e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013040:	2b01      	cmp	r3, #1
 8013042:	d904      	bls.n	801304e <f_lseek+0x302>
 8013044:	68bb      	ldr	r3, [r7, #8]
 8013046:	699b      	ldr	r3, [r3, #24]
 8013048:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801304a:	429a      	cmp	r2, r3
 801304c:	d309      	bcc.n	8013062 <f_lseek+0x316>
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	2202      	movs	r2, #2
 8013052:	755a      	strb	r2, [r3, #21]
 8013054:	68bb      	ldr	r3, [r7, #8]
 8013056:	2102      	movs	r1, #2
 8013058:	4618      	mov	r0, r3
 801305a:	f7fd fd1e 	bl	8010a9a <unlock_fs>
 801305e:	2302      	movs	r3, #2
 8013060:	e051      	b.n	8013106 <f_lseek+0x3ba>
					fp->clust = clst;
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8013066:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8013068:	683a      	ldr	r2, [r7, #0]
 801306a:	69fb      	ldr	r3, [r7, #28]
 801306c:	429a      	cmp	r2, r3
 801306e:	d8b6      	bhi.n	8012fde <f_lseek+0x292>
				}
				fp->fptr += ofs;
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	699a      	ldr	r2, [r3, #24]
 8013074:	683b      	ldr	r3, [r7, #0]
 8013076:	441a      	add	r2, r3
 8013078:	687b      	ldr	r3, [r7, #4]
 801307a:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 801307c:	683b      	ldr	r3, [r7, #0]
 801307e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013082:	2b00      	cmp	r3, #0
 8013084:	d017      	beq.n	80130b6 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8013086:	68bb      	ldr	r3, [r7, #8]
 8013088:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801308a:	4618      	mov	r0, r3
 801308c:	f7fd ff6c 	bl	8010f68 <clust2sect>
 8013090:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8013092:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013094:	2b00      	cmp	r3, #0
 8013096:	d109      	bne.n	80130ac <f_lseek+0x360>
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	2202      	movs	r2, #2
 801309c:	755a      	strb	r2, [r3, #21]
 801309e:	68bb      	ldr	r3, [r7, #8]
 80130a0:	2102      	movs	r1, #2
 80130a2:	4618      	mov	r0, r3
 80130a4:	f7fd fcf9 	bl	8010a9a <unlock_fs>
 80130a8:	2302      	movs	r3, #2
 80130aa:	e02c      	b.n	8013106 <f_lseek+0x3ba>
					nsect += (DWORD)(ofs / SS(fs));
 80130ac:	683b      	ldr	r3, [r7, #0]
 80130ae:	0b1b      	lsrs	r3, r3, #12
 80130b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80130b2:	4413      	add	r3, r2
 80130b4:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	699a      	ldr	r2, [r3, #24]
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	68db      	ldr	r3, [r3, #12]
 80130be:	429a      	cmp	r2, r3
 80130c0:	d90a      	bls.n	80130d8 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	699a      	ldr	r2, [r3, #24]
 80130c6:	687b      	ldr	r3, [r7, #4]
 80130c8:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	7d1b      	ldrb	r3, [r3, #20]
 80130ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80130d2:	b2da      	uxtb	r2, r3
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	699b      	ldr	r3, [r3, #24]
 80130dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	d007      	beq.n	80130f4 <f_lseek+0x3a8>
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	6a1b      	ldr	r3, [r3, #32]
 80130e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80130ea:	429a      	cmp	r2, r3
 80130ec:	d002      	beq.n	80130f4 <f_lseek+0x3a8>
				fp->flag &= (BYTE)~FA_DIRTY;
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
#endif
			fp->sect = nsect;
 80130ee:	687b      	ldr	r3, [r7, #4]
 80130f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80130f2:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80130f4:	68bb      	ldr	r3, [r7, #8]
 80130f6:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80130fa:	4611      	mov	r1, r2
 80130fc:	4618      	mov	r0, r3
 80130fe:	f7fd fccc 	bl	8010a9a <unlock_fs>
 8013102:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8013106:	4618      	mov	r0, r3
 8013108:	3740      	adds	r7, #64	; 0x40
 801310a:	46bd      	mov	sp, r7
 801310c:	bd80      	pop	{r7, pc}
	...

08013110 <f_mkfs>:
	BYTE opt,			/* Format option */
	DWORD au,			/* Size of allocation unit (cluster) [byte] */
	void* work,			/* Pointer to working buffer */
	UINT len			/* Size of working buffer */
)
{
 8013110:	b590      	push	{r4, r7, lr}
 8013112:	b09d      	sub	sp, #116	; 0x74
 8013114:	af00      	add	r7, sp, #0
 8013116:	60f8      	str	r0, [r7, #12]
 8013118:	607a      	str	r2, [r7, #4]
 801311a:	603b      	str	r3, [r7, #0]
 801311c:	460b      	mov	r3, r1
 801311e:	72fb      	strb	r3, [r7, #11]
	const UINT n_fats = 1;		/* Number of FATs for FAT12/16/32 volume (1 or 2) */
 8013120:	2301      	movs	r3, #1
 8013122:	647b      	str	r3, [r7, #68]	; 0x44
	const UINT n_rootdir = 512;	/* Number of root directory entries for FAT12/16 volume */
 8013124:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013128:	643b      	str	r3, [r7, #64]	; 0x40
	DWORD tbl[3];
#endif


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get target logical drive */
 801312a:	f107 030c 	add.w	r3, r7, #12
 801312e:	4618      	mov	r0, r3
 8013130:	f7fe fd4d 	bl	8011bce <get_ldnumber>
 8013134:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8013136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013138:	2b00      	cmp	r3, #0
 801313a:	da02      	bge.n	8013142 <f_mkfs+0x32>
 801313c:	230b      	movs	r3, #11
 801313e:	f000 bc0d 	b.w	801395c <f_mkfs+0x84c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the volume */
 8013142:	4a94      	ldr	r2, [pc, #592]	; (8013394 <f_mkfs+0x284>)
 8013144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013146:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801314a:	2b00      	cmp	r3, #0
 801314c:	d005      	beq.n	801315a <f_mkfs+0x4a>
 801314e:	4a91      	ldr	r2, [pc, #580]	; (8013394 <f_mkfs+0x284>)
 8013150:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8013152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013156:	2200      	movs	r2, #0
 8013158:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);	/* Physical drive */
 801315a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801315c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	part = LD2PT(vol);	/* Partition (0:create as new, 1-4:get from partition table) */
 8013160:	2300      	movs	r3, #0
 8013162:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

	/* Check physical drive status */
	stat = disk_initialize(pdrv);
 8013166:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801316a:	4618      	mov	r0, r3
 801316c:	f7fd fafc 	bl	8010768 <disk_initialize>
 8013170:	4603      	mov	r3, r0
 8013172:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	if (stat & STA_NOINIT) return FR_NOT_READY;
 8013176:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 801317a:	f003 0301 	and.w	r3, r3, #1
 801317e:	2b00      	cmp	r3, #0
 8013180:	d001      	beq.n	8013186 <f_mkfs+0x76>
 8013182:	2303      	movs	r3, #3
 8013184:	e3ea      	b.n	801395c <f_mkfs+0x84c>
	if (stat & STA_PROTECT) return FR_WRITE_PROTECTED;
 8013186:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 801318a:	f003 0304 	and.w	r3, r3, #4
 801318e:	2b00      	cmp	r3, #0
 8013190:	d001      	beq.n	8013196 <f_mkfs+0x86>
 8013192:	230a      	movs	r3, #10
 8013194:	e3e2      	b.n	801395c <f_mkfs+0x84c>
	if (disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk) != RES_OK || !sz_blk || sz_blk > 32768 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Erase block to align data area */
 8013196:	f107 0214 	add.w	r2, r7, #20
 801319a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801319e:	2103      	movs	r1, #3
 80131a0:	4618      	mov	r0, r3
 80131a2:	f7fd fb47 	bl	8010834 <disk_ioctl>
 80131a6:	4603      	mov	r3, r0
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d10c      	bne.n	80131c6 <f_mkfs+0xb6>
 80131ac:	697b      	ldr	r3, [r7, #20]
 80131ae:	2b00      	cmp	r3, #0
 80131b0:	d009      	beq.n	80131c6 <f_mkfs+0xb6>
 80131b2:	697b      	ldr	r3, [r7, #20]
 80131b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80131b8:	d805      	bhi.n	80131c6 <f_mkfs+0xb6>
 80131ba:	697b      	ldr	r3, [r7, #20]
 80131bc:	1e5a      	subs	r2, r3, #1
 80131be:	697b      	ldr	r3, [r7, #20]
 80131c0:	4013      	ands	r3, r2
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d001      	beq.n	80131ca <f_mkfs+0xba>
 80131c6:	2301      	movs	r3, #1
 80131c8:	617b      	str	r3, [r7, #20]
#if _MAX_SS != _MIN_SS		/* Get sector size of the medium if variable sector size cfg. */
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > _MAX_SS || ss < _MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = _MAX_SS;
 80131ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80131ce:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif
	if ((au != 0 && au < ss) || au > 0x1000000 || (au & (au - 1))) return FR_INVALID_PARAMETER;	/* Check if au is valid */
 80131d0:	687b      	ldr	r3, [r7, #4]
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d003      	beq.n	80131de <f_mkfs+0xce>
 80131d6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80131d8:	687a      	ldr	r2, [r7, #4]
 80131da:	429a      	cmp	r2, r3
 80131dc:	d309      	bcc.n	80131f2 <f_mkfs+0xe2>
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80131e4:	d805      	bhi.n	80131f2 <f_mkfs+0xe2>
 80131e6:	687b      	ldr	r3, [r7, #4]
 80131e8:	1e5a      	subs	r2, r3, #1
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	4013      	ands	r3, r2
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d001      	beq.n	80131f6 <f_mkfs+0xe6>
 80131f2:	2313      	movs	r3, #19
 80131f4:	e3b2      	b.n	801395c <f_mkfs+0x84c>
	au /= ss;	/* Cluster size in unit of sector */
 80131f6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80131f8:	687a      	ldr	r2, [r7, #4]
 80131fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80131fe:	607b      	str	r3, [r7, #4]

	/* Get working buffer */
	buf = (BYTE*)work;		/* Working buffer */
 8013200:	683b      	ldr	r3, [r7, #0]
 8013202:	633b      	str	r3, [r7, #48]	; 0x30
	sz_buf = len / ss;		/* Size of working buffer (sector) */
 8013204:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013206:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801320a:	fbb2 f3f3 	udiv	r3, r2, r3
 801320e:	62fb      	str	r3, [r7, #44]	; 0x2c
	szb_buf = sz_buf * ss;	/* Size of working buffer (byte) */
 8013210:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8013212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013214:	fb02 f303 	mul.w	r3, r2, r3
 8013218:	62bb      	str	r3, [r7, #40]	; 0x28
	if (!szb_buf) return FR_MKFS_ABORTED;
 801321a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801321c:	2b00      	cmp	r3, #0
 801321e:	d101      	bne.n	8013224 <f_mkfs+0x114>
 8013220:	230e      	movs	r3, #14
 8013222:	e39b      	b.n	801395c <f_mkfs+0x84c>
		if (!pte[PTE_System]) return FR_MKFS_ABORTED;	/* No partition? */
		b_vol = ld_dword(pte + PTE_StLba);		/* Get volume start sector */
		sz_vol = ld_dword(pte + PTE_SizLba);	/* Get volume size */
	} else {
		/* Create a single-partition in this function */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) return FR_DISK_ERR;
 8013224:	f107 0210 	add.w	r2, r7, #16
 8013228:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801322c:	2101      	movs	r1, #1
 801322e:	4618      	mov	r0, r3
 8013230:	f7fd fb00 	bl	8010834 <disk_ioctl>
 8013234:	4603      	mov	r3, r0
 8013236:	2b00      	cmp	r3, #0
 8013238:	d001      	beq.n	801323e <f_mkfs+0x12e>
 801323a:	2301      	movs	r3, #1
 801323c:	e38e      	b.n	801395c <f_mkfs+0x84c>
		b_vol = (opt & FM_SFD) ? 0 : 63;		/* Volume start sector */
 801323e:	7afb      	ldrb	r3, [r7, #11]
 8013240:	f003 0308 	and.w	r3, r3, #8
 8013244:	2b00      	cmp	r3, #0
 8013246:	d001      	beq.n	801324c <f_mkfs+0x13c>
 8013248:	2300      	movs	r3, #0
 801324a:	e000      	b.n	801324e <f_mkfs+0x13e>
 801324c:	233f      	movs	r3, #63	; 0x3f
 801324e:	627b      	str	r3, [r7, #36]	; 0x24
		if (sz_vol < b_vol) return FR_MKFS_ABORTED;
 8013250:	693b      	ldr	r3, [r7, #16]
 8013252:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013254:	429a      	cmp	r2, r3
 8013256:	d901      	bls.n	801325c <f_mkfs+0x14c>
 8013258:	230e      	movs	r3, #14
 801325a:	e37f      	b.n	801395c <f_mkfs+0x84c>
		sz_vol -= b_vol;						/* Volume size */
 801325c:	693a      	ldr	r2, [r7, #16]
 801325e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013260:	1ad3      	subs	r3, r2, r3
 8013262:	613b      	str	r3, [r7, #16]
	}
	if (sz_vol < 128) return FR_MKFS_ABORTED;	/* Check if volume size is >=128s */
 8013264:	693b      	ldr	r3, [r7, #16]
 8013266:	2b7f      	cmp	r3, #127	; 0x7f
 8013268:	d801      	bhi.n	801326e <f_mkfs+0x15e>
 801326a:	230e      	movs	r3, #14
 801326c:	e376      	b.n	801395c <f_mkfs+0x84c>
		if (_FS_EXFAT && (opt & FM_EXFAT)) {	/* exFAT possible? */
			if ((opt & FM_ANY) == FM_EXFAT || sz_vol >= 0x4000000 || au > 128) {	/* exFAT only, vol >= 64Ms or au > 128s ? */
				fmt = FS_EXFAT; break;
			}
		}
		if (au > 128) return FR_INVALID_PARAMETER;	/* Too large au for FAT/FAT32 */
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	2b80      	cmp	r3, #128	; 0x80
 8013272:	d901      	bls.n	8013278 <f_mkfs+0x168>
 8013274:	2313      	movs	r3, #19
 8013276:	e371      	b.n	801395c <f_mkfs+0x84c>
		if (opt & FM_FAT32) {	/* FAT32 possible? */
 8013278:	7afb      	ldrb	r3, [r7, #11]
 801327a:	f003 0302 	and.w	r3, r3, #2
 801327e:	2b00      	cmp	r3, #0
 8013280:	d00d      	beq.n	801329e <f_mkfs+0x18e>
			if ((opt & FM_ANY) == FM_FAT32 || !(opt & FM_FAT)) {	/* FAT32 only or no-FAT? */
 8013282:	7afb      	ldrb	r3, [r7, #11]
 8013284:	f003 0307 	and.w	r3, r3, #7
 8013288:	2b02      	cmp	r3, #2
 801328a:	d004      	beq.n	8013296 <f_mkfs+0x186>
 801328c:	7afb      	ldrb	r3, [r7, #11]
 801328e:	f003 0301 	and.w	r3, r3, #1
 8013292:	2b00      	cmp	r3, #0
 8013294:	d103      	bne.n	801329e <f_mkfs+0x18e>
				fmt = FS_FAT32; break;
 8013296:	2303      	movs	r3, #3
 8013298:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 801329c:	e009      	b.n	80132b2 <f_mkfs+0x1a2>
			}
		}
		if (!(opt & FM_FAT)) return FR_INVALID_PARAMETER;	/* no-FAT? */
 801329e:	7afb      	ldrb	r3, [r7, #11]
 80132a0:	f003 0301 	and.w	r3, r3, #1
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d101      	bne.n	80132ac <f_mkfs+0x19c>
 80132a8:	2313      	movs	r3, #19
 80132aa:	e357      	b.n	801395c <f_mkfs+0x84c>
		fmt = FS_FAT16;
 80132ac:	2302      	movs	r3, #2
 80132ae:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	} else
#endif	/* _FS_EXFAT */
	{	/* Create an FAT12/16/32 volume */
		do {
			pau = au;
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	66fb      	str	r3, [r7, #108]	; 0x6c
			/* Pre-determine number of clusters and FAT sub-type */
			if (fmt == FS_FAT32) {	/* FAT32 volume */
 80132b6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80132ba:	2b03      	cmp	r3, #3
 80132bc:	d13c      	bne.n	8013338 <f_mkfs+0x228>
				if (!pau) {	/* au auto-selection */
 80132be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	d11b      	bne.n	80132fc <f_mkfs+0x1ec>
					n = sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 80132c4:	693b      	ldr	r3, [r7, #16]
 80132c6:	0c5b      	lsrs	r3, r3, #17
 80132c8:	663b      	str	r3, [r7, #96]	; 0x60
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 80132ca:	2300      	movs	r3, #0
 80132cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80132ce:	2301      	movs	r3, #1
 80132d0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80132d2:	e005      	b.n	80132e0 <f_mkfs+0x1d0>
 80132d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80132d6:	3301      	adds	r3, #1
 80132d8:	64bb      	str	r3, [r7, #72]	; 0x48
 80132da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80132dc:	005b      	lsls	r3, r3, #1
 80132de:	66fb      	str	r3, [r7, #108]	; 0x6c
 80132e0:	4a2d      	ldr	r2, [pc, #180]	; (8013398 <f_mkfs+0x288>)
 80132e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80132e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80132e8:	2b00      	cmp	r3, #0
 80132ea:	d007      	beq.n	80132fc <f_mkfs+0x1ec>
 80132ec:	4a2a      	ldr	r2, [pc, #168]	; (8013398 <f_mkfs+0x288>)
 80132ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80132f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80132f4:	461a      	mov	r2, r3
 80132f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80132f8:	4293      	cmp	r3, r2
 80132fa:	d2eb      	bcs.n	80132d4 <f_mkfs+0x1c4>
				}
				n_clst = sz_vol / pau;	/* Number of clusters */
 80132fc:	693a      	ldr	r2, [r7, #16]
 80132fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013300:	fbb2 f3f3 	udiv	r3, r2, r3
 8013304:	623b      	str	r3, [r7, #32]
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 8013306:	6a3b      	ldr	r3, [r7, #32]
 8013308:	3302      	adds	r3, #2
 801330a:	009a      	lsls	r2, r3, #2
 801330c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801330e:	4413      	add	r3, r2
 8013310:	1e5a      	subs	r2, r3, #1
 8013312:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013314:	fbb2 f3f3 	udiv	r3, r2, r3
 8013318:	657b      	str	r3, [r7, #84]	; 0x54
				sz_rsv = 32;	/* Number of reserved sectors */
 801331a:	2320      	movs	r3, #32
 801331c:	65bb      	str	r3, [r7, #88]	; 0x58
				sz_dir = 0;		/* No static directory */
 801331e:	2300      	movs	r3, #0
 8013320:	653b      	str	r3, [r7, #80]	; 0x50
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) return FR_MKFS_ABORTED;
 8013322:	6a3b      	ldr	r3, [r7, #32]
 8013324:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8013328:	4293      	cmp	r3, r2
 801332a:	d903      	bls.n	8013334 <f_mkfs+0x224>
 801332c:	6a3b      	ldr	r3, [r7, #32]
 801332e:	4a1b      	ldr	r2, [pc, #108]	; (801339c <f_mkfs+0x28c>)
 8013330:	4293      	cmp	r3, r2
 8013332:	d952      	bls.n	80133da <f_mkfs+0x2ca>
 8013334:	230e      	movs	r3, #14
 8013336:	e311      	b.n	801395c <f_mkfs+0x84c>
			} else {				/* FAT12/16 volume */
				if (!pau) {	/* au auto-selection */
 8013338:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801333a:	2b00      	cmp	r3, #0
 801333c:	d11b      	bne.n	8013376 <f_mkfs+0x266>
					n = sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 801333e:	693b      	ldr	r3, [r7, #16]
 8013340:	0b1b      	lsrs	r3, r3, #12
 8013342:	663b      	str	r3, [r7, #96]	; 0x60
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 8013344:	2300      	movs	r3, #0
 8013346:	64bb      	str	r3, [r7, #72]	; 0x48
 8013348:	2301      	movs	r3, #1
 801334a:	66fb      	str	r3, [r7, #108]	; 0x6c
 801334c:	e005      	b.n	801335a <f_mkfs+0x24a>
 801334e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8013350:	3301      	adds	r3, #1
 8013352:	64bb      	str	r3, [r7, #72]	; 0x48
 8013354:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013356:	005b      	lsls	r3, r3, #1
 8013358:	66fb      	str	r3, [r7, #108]	; 0x6c
 801335a:	4a11      	ldr	r2, [pc, #68]	; (80133a0 <f_mkfs+0x290>)
 801335c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801335e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013362:	2b00      	cmp	r3, #0
 8013364:	d007      	beq.n	8013376 <f_mkfs+0x266>
 8013366:	4a0e      	ldr	r2, [pc, #56]	; (80133a0 <f_mkfs+0x290>)
 8013368:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801336a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801336e:	461a      	mov	r2, r3
 8013370:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013372:	4293      	cmp	r3, r2
 8013374:	d2eb      	bcs.n	801334e <f_mkfs+0x23e>
				}
				n_clst = sz_vol / pau;
 8013376:	693a      	ldr	r2, [r7, #16]
 8013378:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801337a:	fbb2 f3f3 	udiv	r3, r2, r3
 801337e:	623b      	str	r3, [r7, #32]
				if (n_clst > MAX_FAT12) {
 8013380:	6a3b      	ldr	r3, [r7, #32]
 8013382:	f640 72f5 	movw	r2, #4085	; 0xff5
 8013386:	4293      	cmp	r3, r2
 8013388:	d90c      	bls.n	80133a4 <f_mkfs+0x294>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 801338a:	6a3b      	ldr	r3, [r7, #32]
 801338c:	3302      	adds	r3, #2
 801338e:	005b      	lsls	r3, r3, #1
 8013390:	663b      	str	r3, [r7, #96]	; 0x60
 8013392:	e012      	b.n	80133ba <f_mkfs+0x2aa>
 8013394:	20000950 	.word	0x20000950
 8013398:	0801c060 	.word	0x0801c060
 801339c:	0ffffff5 	.word	0x0ffffff5
 80133a0:	0801c070 	.word	0x0801c070
				} else {
					fmt = FS_FAT12;
 80133a4:	2301      	movs	r3, #1
 80133a6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 80133aa:	6a3a      	ldr	r2, [r7, #32]
 80133ac:	4613      	mov	r3, r2
 80133ae:	005b      	lsls	r3, r3, #1
 80133b0:	4413      	add	r3, r2
 80133b2:	3301      	adds	r3, #1
 80133b4:	085b      	lsrs	r3, r3, #1
 80133b6:	3303      	adds	r3, #3
 80133b8:	663b      	str	r3, [r7, #96]	; 0x60
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 80133ba:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80133bc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80133be:	4413      	add	r3, r2
 80133c0:	1e5a      	subs	r2, r3, #1
 80133c2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80133c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80133c8:	657b      	str	r3, [r7, #84]	; 0x54
				sz_rsv = 1;						/* Number of reserved sectors */
 80133ca:	2301      	movs	r3, #1
 80133cc:	65bb      	str	r3, [r7, #88]	; 0x58
				sz_dir = (DWORD)n_rootdir * SZDIRE / ss;	/* Rootdir size [sector] */
 80133ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80133d0:	015a      	lsls	r2, r3, #5
 80133d2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80133d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80133d8:	653b      	str	r3, [r7, #80]	; 0x50
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 80133da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80133dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80133de:	4413      	add	r3, r2
 80133e0:	65fb      	str	r3, [r7, #92]	; 0x5c
			b_data = b_fat + sz_fat * n_fats + sz_dir;	/* Data base */
 80133e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80133e4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80133e6:	fb02 f203 	mul.w	r2, r2, r3
 80133ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80133ec:	4413      	add	r3, r2
 80133ee:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80133f0:	4413      	add	r3, r2
 80133f2:	61fb      	str	r3, [r7, #28]

			/* Align data base to erase block boundary (for flash memory media) */
			n = ((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data;	/* Next nearest erase block from current data base */
 80133f4:	697a      	ldr	r2, [r7, #20]
 80133f6:	69fb      	ldr	r3, [r7, #28]
 80133f8:	4413      	add	r3, r2
 80133fa:	1e5a      	subs	r2, r3, #1
 80133fc:	697b      	ldr	r3, [r7, #20]
 80133fe:	425b      	negs	r3, r3
 8013400:	401a      	ands	r2, r3
 8013402:	69fb      	ldr	r3, [r7, #28]
 8013404:	1ad3      	subs	r3, r2, r3
 8013406:	663b      	str	r3, [r7, #96]	; 0x60
			if (fmt == FS_FAT32) {		/* FAT32: Move FAT base */
 8013408:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801340c:	2b03      	cmp	r3, #3
 801340e:	d108      	bne.n	8013422 <f_mkfs+0x312>
				sz_rsv += n; b_fat += n;
 8013410:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8013412:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013414:	4413      	add	r3, r2
 8013416:	65bb      	str	r3, [r7, #88]	; 0x58
 8013418:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801341a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801341c:	4413      	add	r3, r2
 801341e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8013420:	e006      	b.n	8013430 <f_mkfs+0x320>
			} else {					/* FAT12/16: Expand FAT size */
				sz_fat += n / n_fats;
 8013422:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8013424:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013426:	fbb2 f3f3 	udiv	r3, r2, r3
 801342a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801342c:	4413      	add	r3, r2
 801342e:	657b      	str	r3, [r7, #84]	; 0x54
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) return FR_MKFS_ABORTED;	/* Too small volume */
 8013430:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8013432:	011a      	lsls	r2, r3, #4
 8013434:	69fb      	ldr	r3, [r7, #28]
 8013436:	441a      	add	r2, r3
 8013438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801343a:	1ad2      	subs	r2, r2, r3
 801343c:	693b      	ldr	r3, [r7, #16]
 801343e:	429a      	cmp	r2, r3
 8013440:	d901      	bls.n	8013446 <f_mkfs+0x336>
 8013442:	230e      	movs	r3, #14
 8013444:	e28a      	b.n	801395c <f_mkfs+0x84c>
			n_clst = (sz_vol - sz_rsv - sz_fat * n_fats - sz_dir) / pau;
 8013446:	693a      	ldr	r2, [r7, #16]
 8013448:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801344a:	1ad2      	subs	r2, r2, r3
 801344c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801344e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8013450:	fb01 f303 	mul.w	r3, r1, r3
 8013454:	1ad2      	subs	r2, r2, r3
 8013456:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013458:	1ad2      	subs	r2, r2, r3
 801345a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801345c:	fbb2 f3f3 	udiv	r3, r2, r3
 8013460:	623b      	str	r3, [r7, #32]
			if (fmt == FS_FAT32) {
 8013462:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8013466:	2b03      	cmp	r3, #3
 8013468:	d10f      	bne.n	801348a <f_mkfs+0x37a>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32 */
 801346a:	6a3b      	ldr	r3, [r7, #32]
 801346c:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8013470:	4293      	cmp	r3, r2
 8013472:	d80a      	bhi.n	801348a <f_mkfs+0x37a>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	2b00      	cmp	r3, #0
 8013478:	d105      	bne.n	8013486 <f_mkfs+0x376>
 801347a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801347c:	085b      	lsrs	r3, r3, #1
 801347e:	607b      	str	r3, [r7, #4]
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	2b00      	cmp	r3, #0
 8013484:	d144      	bne.n	8013510 <f_mkfs+0x400>
					return FR_MKFS_ABORTED;
 8013486:	230e      	movs	r3, #14
 8013488:	e268      	b.n	801395c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT16) {
 801348a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801348e:	2b02      	cmp	r3, #2
 8013490:	d133      	bne.n	80134fa <f_mkfs+0x3ea>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 8013492:	6a3b      	ldr	r3, [r7, #32]
 8013494:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8013498:	4293      	cmp	r3, r2
 801349a:	d91e      	bls.n	80134da <f_mkfs+0x3ca>
					if (!au && (pau * 2) <= 64) {
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d107      	bne.n	80134b2 <f_mkfs+0x3a2>
 80134a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80134a4:	005b      	lsls	r3, r3, #1
 80134a6:	2b40      	cmp	r3, #64	; 0x40
 80134a8:	d803      	bhi.n	80134b2 <f_mkfs+0x3a2>
						au = pau * 2; continue;		/* Adjust cluster size and retry */
 80134aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80134ac:	005b      	lsls	r3, r3, #1
 80134ae:	607b      	str	r3, [r7, #4]
 80134b0:	e033      	b.n	801351a <f_mkfs+0x40a>
					}
					if ((opt & FM_FAT32)) {
 80134b2:	7afb      	ldrb	r3, [r7, #11]
 80134b4:	f003 0302 	and.w	r3, r3, #2
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	d003      	beq.n	80134c4 <f_mkfs+0x3b4>
						fmt = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 80134bc:	2303      	movs	r3, #3
 80134be:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80134c2:	e02a      	b.n	801351a <f_mkfs+0x40a>
					}
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	2b00      	cmp	r3, #0
 80134c8:	d105      	bne.n	80134d6 <f_mkfs+0x3c6>
 80134ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80134cc:	005b      	lsls	r3, r3, #1
 80134ce:	607b      	str	r3, [r7, #4]
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	2b80      	cmp	r3, #128	; 0x80
 80134d4:	d91e      	bls.n	8013514 <f_mkfs+0x404>
					return FR_MKFS_ABORTED;
 80134d6:	230e      	movs	r3, #14
 80134d8:	e240      	b.n	801395c <f_mkfs+0x84c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 80134da:	6a3b      	ldr	r3, [r7, #32]
 80134dc:	f640 72f5 	movw	r2, #4085	; 0xff5
 80134e0:	4293      	cmp	r3, r2
 80134e2:	d80a      	bhi.n	80134fa <f_mkfs+0x3ea>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d105      	bne.n	80134f6 <f_mkfs+0x3e6>
 80134ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80134ec:	005b      	lsls	r3, r3, #1
 80134ee:	607b      	str	r3, [r7, #4]
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	2b80      	cmp	r3, #128	; 0x80
 80134f4:	d910      	bls.n	8013518 <f_mkfs+0x408>
					return FR_MKFS_ABORTED;
 80134f6:	230e      	movs	r3, #14
 80134f8:	e230      	b.n	801395c <f_mkfs+0x84c>
				}
			}
			if (fmt == FS_FAT12 && n_clst > MAX_FAT12) return FR_MKFS_ABORTED;	/* Too many clusters for FAT12 */
 80134fa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80134fe:	2b01      	cmp	r3, #1
 8013500:	d10c      	bne.n	801351c <f_mkfs+0x40c>
 8013502:	6a3b      	ldr	r3, [r7, #32]
 8013504:	f640 72f5 	movw	r2, #4085	; 0xff5
 8013508:	4293      	cmp	r3, r2
 801350a:	d907      	bls.n	801351c <f_mkfs+0x40c>
 801350c:	230e      	movs	r3, #14
 801350e:	e225      	b.n	801395c <f_mkfs+0x84c>
					if (!au && (au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 8013510:	bf00      	nop
 8013512:	e6ce      	b.n	80132b2 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8013514:	bf00      	nop
 8013516:	e6cc      	b.n	80132b2 <f_mkfs+0x1a2>
					if (!au && (au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 8013518:	bf00      	nop
			pau = au;
 801351a:	e6ca      	b.n	80132b2 <f_mkfs+0x1a2>

			/* Ok, it is the valid cluster configuration */
			break;
 801351c:	bf00      	nop
#if _USE_TRIM
		tbl[0] = b_vol; tbl[1] = b_vol + sz_vol - 1;	/* Inform the device the volume area can be erased */
		disk_ioctl(pdrv, CTRL_TRIM, tbl);
#endif
		/* Create FAT VBR */
		mem_set(buf, 0, ss);
 801351e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8013520:	461a      	mov	r2, r3
 8013522:	2100      	movs	r1, #0
 8013524:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013526:	f7fd fa46 	bl	80109b6 <mem_set>
		mem_cpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);/* Boot jump code (x86), OEM name */
 801352a:	220b      	movs	r2, #11
 801352c:	49bc      	ldr	r1, [pc, #752]	; (8013820 <f_mkfs+0x710>)
 801352e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013530:	f7fd fa20 	bl	8010974 <mem_cpy>
		st_word(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 8013534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013536:	330b      	adds	r3, #11
 8013538:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801353a:	4611      	mov	r1, r2
 801353c:	4618      	mov	r0, r3
 801353e:	f7fd f9d2 	bl	80108e6 <st_word>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 8013542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013544:	330d      	adds	r3, #13
 8013546:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8013548:	b2d2      	uxtb	r2, r2
 801354a:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);	/* Size of reserved area */
 801354c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801354e:	330e      	adds	r3, #14
 8013550:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8013552:	b292      	uxth	r2, r2
 8013554:	4611      	mov	r1, r2
 8013556:	4618      	mov	r0, r3
 8013558:	f7fd f9c5 	bl	80108e6 <st_word>
		buf[BPB_NumFATs] = (BYTE)n_fats;				/* Number of FATs */
 801355c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801355e:	3310      	adds	r3, #16
 8013560:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8013562:	b2d2      	uxtb	r2, r2
 8013564:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_RootEntCnt, (WORD)((fmt == FS_FAT32) ? 0 : n_rootdir));	/* Number of root directory entries */
 8013566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013568:	f103 0211 	add.w	r2, r3, #17
 801356c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8013570:	2b03      	cmp	r3, #3
 8013572:	d002      	beq.n	801357a <f_mkfs+0x46a>
 8013574:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8013576:	b29b      	uxth	r3, r3
 8013578:	e000      	b.n	801357c <f_mkfs+0x46c>
 801357a:	2300      	movs	r3, #0
 801357c:	4619      	mov	r1, r3
 801357e:	4610      	mov	r0, r2
 8013580:	f7fd f9b1 	bl	80108e6 <st_word>
		if (sz_vol < 0x10000) {
 8013584:	693b      	ldr	r3, [r7, #16]
 8013586:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801358a:	d208      	bcs.n	801359e <f_mkfs+0x48e>
			st_word(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 801358c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801358e:	3313      	adds	r3, #19
 8013590:	693a      	ldr	r2, [r7, #16]
 8013592:	b292      	uxth	r2, r2
 8013594:	4611      	mov	r1, r2
 8013596:	4618      	mov	r0, r3
 8013598:	f7fd f9a5 	bl	80108e6 <st_word>
 801359c:	e006      	b.n	80135ac <f_mkfs+0x49c>
		} else {
			st_dword(buf + BPB_TotSec32, sz_vol);		/* Volume size in 32-bit LBA */
 801359e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135a0:	3320      	adds	r3, #32
 80135a2:	693a      	ldr	r2, [r7, #16]
 80135a4:	4611      	mov	r1, r2
 80135a6:	4618      	mov	r0, r3
 80135a8:	f7fd f9b8 	bl	801091c <st_dword>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 80135ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135ae:	3315      	adds	r3, #21
 80135b0:	22f8      	movs	r2, #248	; 0xf8
 80135b2:	701a      	strb	r2, [r3, #0]
		st_word(buf + BPB_SecPerTrk, 63);				/* Number of sectors per track (for int13) */
 80135b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135b6:	3318      	adds	r3, #24
 80135b8:	213f      	movs	r1, #63	; 0x3f
 80135ba:	4618      	mov	r0, r3
 80135bc:	f7fd f993 	bl	80108e6 <st_word>
		st_word(buf + BPB_NumHeads, 255);				/* Number of heads (for int13) */
 80135c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135c2:	331a      	adds	r3, #26
 80135c4:	21ff      	movs	r1, #255	; 0xff
 80135c6:	4618      	mov	r0, r3
 80135c8:	f7fd f98d 	bl	80108e6 <st_word>
		st_dword(buf + BPB_HiddSec, b_vol);				/* Volume offset in the physical drive [sector] */
 80135cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135ce:	331c      	adds	r3, #28
 80135d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80135d2:	4618      	mov	r0, r3
 80135d4:	f7fd f9a2 	bl	801091c <st_dword>
		if (fmt == FS_FAT32) {
 80135d8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80135dc:	2b03      	cmp	r3, #3
 80135de:	d131      	bne.n	8013644 <f_mkfs+0x534>
			st_dword(buf + BS_VolID32, GET_FATTIME());	/* VSN */
 80135e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135e2:	f103 0443 	add.w	r4, r3, #67	; 0x43
 80135e6:	f7fa fbf1 	bl	800ddcc <get_fattime>
 80135ea:	4603      	mov	r3, r0
 80135ec:	4619      	mov	r1, r3
 80135ee:	4620      	mov	r0, r4
 80135f0:	f7fd f994 	bl	801091c <st_dword>
			st_dword(buf + BPB_FATSz32, sz_fat);		/* FAT size [sector] */
 80135f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135f6:	3324      	adds	r3, #36	; 0x24
 80135f8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80135fa:	4618      	mov	r0, r3
 80135fc:	f7fd f98e 	bl	801091c <st_dword>
			st_dword(buf + BPB_RootClus32, 2);			/* Root directory cluster # (2) */
 8013600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013602:	332c      	adds	r3, #44	; 0x2c
 8013604:	2102      	movs	r1, #2
 8013606:	4618      	mov	r0, r3
 8013608:	f7fd f988 	bl	801091c <st_dword>
			st_word(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 801360c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801360e:	3330      	adds	r3, #48	; 0x30
 8013610:	2101      	movs	r1, #1
 8013612:	4618      	mov	r0, r3
 8013614:	f7fd f967 	bl	80108e6 <st_word>
			st_word(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 8013618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801361a:	3332      	adds	r3, #50	; 0x32
 801361c:	2106      	movs	r1, #6
 801361e:	4618      	mov	r0, r3
 8013620:	f7fd f961 	bl	80108e6 <st_word>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 8013624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013626:	3340      	adds	r3, #64	; 0x40
 8013628:	2280      	movs	r2, #128	; 0x80
 801362a:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 801362c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801362e:	3342      	adds	r3, #66	; 0x42
 8013630:	2229      	movs	r2, #41	; 0x29
 8013632:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 8013634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013636:	3347      	adds	r3, #71	; 0x47
 8013638:	2213      	movs	r2, #19
 801363a:	497a      	ldr	r1, [pc, #488]	; (8013824 <f_mkfs+0x714>)
 801363c:	4618      	mov	r0, r3
 801363e:	f7fd f999 	bl	8010974 <mem_cpy>
 8013642:	e020      	b.n	8013686 <f_mkfs+0x576>
		} else {
			st_dword(buf + BS_VolID, GET_FATTIME());	/* VSN */
 8013644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013646:	f103 0427 	add.w	r4, r3, #39	; 0x27
 801364a:	f7fa fbbf 	bl	800ddcc <get_fattime>
 801364e:	4603      	mov	r3, r0
 8013650:	4619      	mov	r1, r3
 8013652:	4620      	mov	r0, r4
 8013654:	f7fd f962 	bl	801091c <st_dword>
			st_word(buf + BPB_FATSz16, (WORD)sz_fat);	/* FAT size [sector] */
 8013658:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801365a:	3316      	adds	r3, #22
 801365c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801365e:	b292      	uxth	r2, r2
 8013660:	4611      	mov	r1, r2
 8013662:	4618      	mov	r0, r3
 8013664:	f7fd f93f 	bl	80108e6 <st_word>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 8013668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801366a:	3324      	adds	r3, #36	; 0x24
 801366c:	2280      	movs	r2, #128	; 0x80
 801366e:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 8013670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013672:	3326      	adds	r3, #38	; 0x26
 8013674:	2229      	movs	r2, #41	; 0x29
 8013676:	701a      	strb	r2, [r3, #0]
			mem_cpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 8013678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801367a:	332b      	adds	r3, #43	; 0x2b
 801367c:	2213      	movs	r2, #19
 801367e:	496a      	ldr	r1, [pc, #424]	; (8013828 <f_mkfs+0x718>)
 8013680:	4618      	mov	r0, r3
 8013682:	f7fd f977 	bl	8010974 <mem_cpy>
		}
		st_word(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 8013686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013688:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801368c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8013690:	4618      	mov	r0, r3
 8013692:	f7fd f928 	bl	80108e6 <st_word>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the VBR sector */
 8013696:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801369a:	2301      	movs	r3, #1
 801369c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801369e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80136a0:	f7fd f8a8 	bl	80107f4 <disk_write>
 80136a4:	4603      	mov	r3, r0
 80136a6:	2b00      	cmp	r3, #0
 80136a8:	d001      	beq.n	80136ae <f_mkfs+0x59e>
 80136aa:	2301      	movs	r3, #1
 80136ac:	e156      	b.n	801395c <f_mkfs+0x84c>

		/* Create FSINFO record if needed */
		if (fmt == FS_FAT32) {
 80136ae:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80136b2:	2b03      	cmp	r3, #3
 80136b4:	d140      	bne.n	8013738 <f_mkfs+0x628>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 80136b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136b8:	1d9a      	adds	r2, r3, #6
 80136ba:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 80136be:	2301      	movs	r3, #1
 80136c0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80136c2:	f7fd f897 	bl	80107f4 <disk_write>
			mem_set(buf, 0, ss);
 80136c6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80136c8:	461a      	mov	r2, r3
 80136ca:	2100      	movs	r1, #0
 80136cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80136ce:	f7fd f972 	bl	80109b6 <mem_set>
			st_dword(buf + FSI_LeadSig, 0x41615252);
 80136d2:	4956      	ldr	r1, [pc, #344]	; (801382c <f_mkfs+0x71c>)
 80136d4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80136d6:	f7fd f921 	bl	801091c <st_dword>
			st_dword(buf + FSI_StrucSig, 0x61417272);
 80136da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136dc:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80136e0:	4953      	ldr	r1, [pc, #332]	; (8013830 <f_mkfs+0x720>)
 80136e2:	4618      	mov	r0, r3
 80136e4:	f7fd f91a 	bl	801091c <st_dword>
			st_dword(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 80136e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136ea:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80136ee:	6a3b      	ldr	r3, [r7, #32]
 80136f0:	3b01      	subs	r3, #1
 80136f2:	4619      	mov	r1, r3
 80136f4:	4610      	mov	r0, r2
 80136f6:	f7fd f911 	bl	801091c <st_dword>
			st_dword(buf + FSI_Nxt_Free, 2);			/* Last allocated cluster# */
 80136fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136fc:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8013700:	2102      	movs	r1, #2
 8013702:	4618      	mov	r0, r3
 8013704:	f7fd f90a 	bl	801091c <st_dword>
			st_word(buf + BS_55AA, 0xAA55);
 8013708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801370a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801370e:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8013712:	4618      	mov	r0, r3
 8013714:	f7fd f8e7 	bl	80108e6 <st_word>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 8013718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801371a:	1dda      	adds	r2, r3, #7
 801371c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8013720:	2301      	movs	r3, #1
 8013722:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013724:	f7fd f866 	bl	80107f4 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 8013728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801372a:	1c5a      	adds	r2, r3, #1
 801372c:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 8013730:	2301      	movs	r3, #1
 8013732:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013734:	f7fd f85e 	bl	80107f4 <disk_write>
		}

		/* Initialize FAT area */
		mem_set(buf, 0, (UINT)szb_buf);
 8013738:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801373a:	2100      	movs	r1, #0
 801373c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801373e:	f7fd f93a 	bl	80109b6 <mem_set>
		sect = b_fat;		/* FAT start sector */
 8013742:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8013744:	66bb      	str	r3, [r7, #104]	; 0x68
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 8013746:	2300      	movs	r3, #0
 8013748:	64bb      	str	r3, [r7, #72]	; 0x48
 801374a:	e04b      	b.n	80137e4 <f_mkfs+0x6d4>
			if (fmt == FS_FAT32) {
 801374c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8013750:	2b03      	cmp	r3, #3
 8013752:	d113      	bne.n	801377c <f_mkfs+0x66c>
				st_dword(buf + 0, 0xFFFFFFF8);	/* Entry 0 */
 8013754:	f06f 0107 	mvn.w	r1, #7
 8013758:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801375a:	f7fd f8df 	bl	801091c <st_dword>
				st_dword(buf + 4, 0xFFFFFFFF);	/* Entry 1 */
 801375e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013760:	3304      	adds	r3, #4
 8013762:	f04f 31ff 	mov.w	r1, #4294967295
 8013766:	4618      	mov	r0, r3
 8013768:	f7fd f8d8 	bl	801091c <st_dword>
				st_dword(buf + 8, 0x0FFFFFFF);	/* Entry 2 (root directory) */
 801376c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801376e:	3308      	adds	r3, #8
 8013770:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8013774:	4618      	mov	r0, r3
 8013776:	f7fd f8d1 	bl	801091c <st_dword>
 801377a:	e00b      	b.n	8013794 <f_mkfs+0x684>
			} else {
				st_dword(buf + 0, (fmt == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* Entry 0 and 1 */
 801377c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8013780:	2b01      	cmp	r3, #1
 8013782:	d101      	bne.n	8013788 <f_mkfs+0x678>
 8013784:	4b2b      	ldr	r3, [pc, #172]	; (8013834 <f_mkfs+0x724>)
 8013786:	e001      	b.n	801378c <f_mkfs+0x67c>
 8013788:	f06f 0307 	mvn.w	r3, #7
 801378c:	4619      	mov	r1, r3
 801378e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013790:	f7fd f8c4 	bl	801091c <st_dword>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 8013794:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013796:	667b      	str	r3, [r7, #100]	; 0x64
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 8013798:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 801379a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801379c:	4293      	cmp	r3, r2
 801379e:	bf28      	it	cs
 80137a0:	4613      	movcs	r3, r2
 80137a2:	663b      	str	r3, [r7, #96]	; 0x60
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 80137a4:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 80137a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80137aa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80137ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80137ae:	f7fd f821 	bl	80107f4 <disk_write>
 80137b2:	4603      	mov	r3, r0
 80137b4:	2b00      	cmp	r3, #0
 80137b6:	d001      	beq.n	80137bc <f_mkfs+0x6ac>
 80137b8:	2301      	movs	r3, #1
 80137ba:	e0cf      	b.n	801395c <f_mkfs+0x84c>
				mem_set(buf, 0, ss);
 80137bc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80137be:	461a      	mov	r2, r3
 80137c0:	2100      	movs	r1, #0
 80137c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80137c4:	f7fd f8f7 	bl	80109b6 <mem_set>
				sect += n; nsect -= n;
 80137c8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80137ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80137cc:	4413      	add	r3, r2
 80137ce:	66bb      	str	r3, [r7, #104]	; 0x68
 80137d0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80137d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80137d4:	1ad3      	subs	r3, r2, r3
 80137d6:	667b      	str	r3, [r7, #100]	; 0x64
			} while (nsect);
 80137d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80137da:	2b00      	cmp	r3, #0
 80137dc:	d1dc      	bne.n	8013798 <f_mkfs+0x688>
		for (i = 0; i < n_fats; i++) {			/* Initialize FATs each */
 80137de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80137e0:	3301      	adds	r3, #1
 80137e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80137e4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80137e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80137e8:	429a      	cmp	r2, r3
 80137ea:	d3af      	bcc.n	801374c <f_mkfs+0x63c>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fmt == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 80137ec:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80137f0:	2b03      	cmp	r3, #3
 80137f2:	d101      	bne.n	80137f8 <f_mkfs+0x6e8>
 80137f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80137f6:	e000      	b.n	80137fa <f_mkfs+0x6ea>
 80137f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80137fa:	667b      	str	r3, [r7, #100]	; 0x64
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 80137fc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80137fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013800:	4293      	cmp	r3, r2
 8013802:	bf28      	it	cs
 8013804:	4613      	movcs	r3, r2
 8013806:	663b      	str	r3, [r7, #96]	; 0x60
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) return FR_DISK_ERR;
 8013808:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801380c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801380e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8013810:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013812:	f7fc ffef 	bl	80107f4 <disk_write>
 8013816:	4603      	mov	r3, r0
 8013818:	2b00      	cmp	r3, #0
 801381a:	d00d      	beq.n	8013838 <f_mkfs+0x728>
 801381c:	2301      	movs	r3, #1
 801381e:	e09d      	b.n	801395c <f_mkfs+0x84c>
 8013820:	08019694 	.word	0x08019694
 8013824:	080196a0 	.word	0x080196a0
 8013828:	080196b4 	.word	0x080196b4
 801382c:	41615252 	.word	0x41615252
 8013830:	61417272 	.word	0x61417272
 8013834:	00fffff8 	.word	0x00fffff8
			sect += n; nsect -= n;
 8013838:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801383a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801383c:	4413      	add	r3, r2
 801383e:	66bb      	str	r3, [r7, #104]	; 0x68
 8013840:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8013842:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8013844:	1ad3      	subs	r3, r2, r3
 8013846:	667b      	str	r3, [r7, #100]	; 0x64
		} while (nsect);
 8013848:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801384a:	2b00      	cmp	r3, #0
 801384c:	d1d6      	bne.n	80137fc <f_mkfs+0x6ec>

	/* Determine system ID in the partition table */
	if (_FS_EXFAT && fmt == FS_EXFAT) {
		sys = 0x07;			/* HPFS/NTFS/exFAT */
	} else {
		if (fmt == FS_FAT32) {
 801384e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8013852:	2b03      	cmp	r3, #3
 8013854:	d103      	bne.n	801385e <f_mkfs+0x74e>
			sys = 0x0C;		/* FAT32X */
 8013856:	230c      	movs	r3, #12
 8013858:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 801385c:	e010      	b.n	8013880 <f_mkfs+0x770>
		} else {
			if (sz_vol >= 0x10000) {
 801385e:	693b      	ldr	r3, [r7, #16]
 8013860:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013864:	d303      	bcc.n	801386e <f_mkfs+0x75e>
				sys = 0x06;	/* FAT12/16 (>=64KS) */
 8013866:	2306      	movs	r3, #6
 8013868:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 801386c:	e008      	b.n	8013880 <f_mkfs+0x770>
			} else {
				sys = (fmt == FS_FAT16) ? 0x04 : 0x01;	/* FAT16 (<64KS) : FAT12 (<64KS) */
 801386e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8013872:	2b02      	cmp	r3, #2
 8013874:	d101      	bne.n	801387a <f_mkfs+0x76a>
 8013876:	2304      	movs	r3, #4
 8013878:	e000      	b.n	801387c <f_mkfs+0x76c>
 801387a:	2301      	movs	r3, #1
 801387c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
		/* Update system ID in the partition table */
		if (disk_read(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Read the MBR */
		buf[MBR_Table + (part - 1) * SZ_PTE + PTE_System] = sys;		/* Set system ID */
		if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it back to the MBR */
	} else {								/* Created as a new single partition */
		if (!(opt & FM_SFD)) {	/* Create partition table if in FDISK format */
 8013880:	7afb      	ldrb	r3, [r7, #11]
 8013882:	f003 0308 	and.w	r3, r3, #8
 8013886:	2b00      	cmp	r3, #0
 8013888:	d15b      	bne.n	8013942 <f_mkfs+0x832>
			mem_set(buf, 0, ss);
 801388a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801388c:	461a      	mov	r2, r3
 801388e:	2100      	movs	r1, #0
 8013890:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013892:	f7fd f890 	bl	80109b6 <mem_set>
			st_word(buf + BS_55AA, 0xAA55);		/* MBR signature */
 8013896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013898:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801389c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80138a0:	4618      	mov	r0, r3
 80138a2:	f7fd f820 	bl	80108e6 <st_word>
			pte = buf + MBR_Table;				/* Create partition table for single partition in the drive */
 80138a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138a8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80138ac:	61bb      	str	r3, [r7, #24]
			pte[PTE_Boot] = 0;					/* Boot indicator */
 80138ae:	69bb      	ldr	r3, [r7, #24]
 80138b0:	2200      	movs	r2, #0
 80138b2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StHead] = 1;				/* Start head */
 80138b4:	69bb      	ldr	r3, [r7, #24]
 80138b6:	3301      	adds	r3, #1
 80138b8:	2201      	movs	r2, #1
 80138ba:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = 1;					/* Start sector */
 80138bc:	69bb      	ldr	r3, [r7, #24]
 80138be:	3302      	adds	r3, #2
 80138c0:	2201      	movs	r2, #1
 80138c2:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = 0;					/* Start cylinder */
 80138c4:	69bb      	ldr	r3, [r7, #24]
 80138c6:	3303      	adds	r3, #3
 80138c8:	2200      	movs	r2, #0
 80138ca:	701a      	strb	r2, [r3, #0]
			pte[PTE_System] = sys;				/* System type */
 80138cc:	69bb      	ldr	r3, [r7, #24]
 80138ce:	3304      	adds	r3, #4
 80138d0:	f897 204e 	ldrb.w	r2, [r7, #78]	; 0x4e
 80138d4:	701a      	strb	r2, [r3, #0]
			n = (b_vol + sz_vol) / (63 * 255);	/* (End CHS may be invalid) */
 80138d6:	693a      	ldr	r2, [r7, #16]
 80138d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80138da:	441a      	add	r2, r3
 80138dc:	4b21      	ldr	r3, [pc, #132]	; (8013964 <f_mkfs+0x854>)
 80138de:	fba3 1302 	umull	r1, r3, r3, r2
 80138e2:	1ad2      	subs	r2, r2, r3
 80138e4:	0852      	lsrs	r2, r2, #1
 80138e6:	4413      	add	r3, r2
 80138e8:	0b5b      	lsrs	r3, r3, #13
 80138ea:	663b      	str	r3, [r7, #96]	; 0x60
			pte[PTE_EdHead] = 254;				/* End head */
 80138ec:	69bb      	ldr	r3, [r7, #24]
 80138ee:	3305      	adds	r3, #5
 80138f0:	22fe      	movs	r2, #254	; 0xfe
 80138f2:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)(n >> 2 | 63);	/* End sector */
 80138f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80138f6:	089b      	lsrs	r3, r3, #2
 80138f8:	b2da      	uxtb	r2, r3
 80138fa:	69bb      	ldr	r3, [r7, #24]
 80138fc:	3306      	adds	r3, #6
 80138fe:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 8013902:	b2d2      	uxtb	r2, r2
 8013904:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)n;			/* End cylinder */
 8013906:	69bb      	ldr	r3, [r7, #24]
 8013908:	3307      	adds	r3, #7
 801390a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 801390c:	b2d2      	uxtb	r2, r2
 801390e:	701a      	strb	r2, [r3, #0]
			st_dword(pte + PTE_StLba, b_vol);	/* Start offset in LBA */
 8013910:	69bb      	ldr	r3, [r7, #24]
 8013912:	3308      	adds	r3, #8
 8013914:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8013916:	4618      	mov	r0, r3
 8013918:	f7fd f800 	bl	801091c <st_dword>
			st_dword(pte + PTE_SizLba, sz_vol);	/* Size in sectors */
 801391c:	69bb      	ldr	r3, [r7, #24]
 801391e:	330c      	adds	r3, #12
 8013920:	693a      	ldr	r2, [r7, #16]
 8013922:	4611      	mov	r1, r2
 8013924:	4618      	mov	r0, r3
 8013926:	f7fc fff9 	bl	801091c <st_dword>
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 801392a:	f897 003b 	ldrb.w	r0, [r7, #59]	; 0x3b
 801392e:	2301      	movs	r3, #1
 8013930:	2200      	movs	r2, #0
 8013932:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8013934:	f7fc ff5e 	bl	80107f4 <disk_write>
 8013938:	4603      	mov	r3, r0
 801393a:	2b00      	cmp	r3, #0
 801393c:	d001      	beq.n	8013942 <f_mkfs+0x832>
 801393e:	2301      	movs	r3, #1
 8013940:	e00c      	b.n	801395c <f_mkfs+0x84c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) return FR_DISK_ERR;
 8013942:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8013946:	2200      	movs	r2, #0
 8013948:	2100      	movs	r1, #0
 801394a:	4618      	mov	r0, r3
 801394c:	f7fc ff72 	bl	8010834 <disk_ioctl>
 8013950:	4603      	mov	r3, r0
 8013952:	2b00      	cmp	r3, #0
 8013954:	d001      	beq.n	801395a <f_mkfs+0x84a>
 8013956:	2301      	movs	r3, #1
 8013958:	e000      	b.n	801395c <f_mkfs+0x84c>

	return FR_OK;
 801395a:	2300      	movs	r3, #0
}
 801395c:	4618      	mov	r0, r3
 801395e:	3774      	adds	r7, #116	; 0x74
 8013960:	46bd      	mov	sp, r7
 8013962:	bd90      	pop	{r4, r7, pc}
 8013964:	0515565b 	.word	0x0515565b

08013968 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8013968:	b580      	push	{r7, lr}
 801396a:	b084      	sub	sp, #16
 801396c:	af00      	add	r7, sp, #0
 801396e:	6078      	str	r0, [r7, #4]
 8013970:	460b      	mov	r3, r1
 8013972:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8013974:	78fb      	ldrb	r3, [r7, #3]
 8013976:	2b0a      	cmp	r3, #10
 8013978:	d103      	bne.n	8013982 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 801397a:	210d      	movs	r1, #13
 801397c:	6878      	ldr	r0, [r7, #4]
 801397e:	f7ff fff3 	bl	8013968 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8013982:	687b      	ldr	r3, [r7, #4]
 8013984:	685b      	ldr	r3, [r3, #4]
 8013986:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	2b00      	cmp	r3, #0
 801398c:	db25      	blt.n	80139da <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 801398e:	68fb      	ldr	r3, [r7, #12]
 8013990:	1c5a      	adds	r2, r3, #1
 8013992:	60fa      	str	r2, [r7, #12]
 8013994:	687a      	ldr	r2, [r7, #4]
 8013996:	4413      	add	r3, r2
 8013998:	78fa      	ldrb	r2, [r7, #3]
 801399a:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 801399c:	68fb      	ldr	r3, [r7, #12]
 801399e:	2b3c      	cmp	r3, #60	; 0x3c
 80139a0:	dd12      	ble.n	80139c8 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	6818      	ldr	r0, [r3, #0]
 80139a6:	687b      	ldr	r3, [r7, #4]
 80139a8:	f103 010c 	add.w	r1, r3, #12
 80139ac:	68fa      	ldr	r2, [r7, #12]
 80139ae:	f107 0308 	add.w	r3, r7, #8
 80139b2:	f7fe ff96 	bl	80128e2 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 80139b6:	68ba      	ldr	r2, [r7, #8]
 80139b8:	68fb      	ldr	r3, [r7, #12]
 80139ba:	429a      	cmp	r2, r3
 80139bc:	d101      	bne.n	80139c2 <putc_bfd+0x5a>
 80139be:	2300      	movs	r3, #0
 80139c0:	e001      	b.n	80139c6 <putc_bfd+0x5e>
 80139c2:	f04f 33ff 	mov.w	r3, #4294967295
 80139c6:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	68fa      	ldr	r2, [r7, #12]
 80139cc:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	689b      	ldr	r3, [r3, #8]
 80139d2:	1c5a      	adds	r2, r3, #1
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	609a      	str	r2, [r3, #8]
 80139d8:	e000      	b.n	80139dc <putc_bfd+0x74>
	if (i < 0) return;
 80139da:	bf00      	nop
}
 80139dc:	3710      	adds	r7, #16
 80139de:	46bd      	mov	sp, r7
 80139e0:	bd80      	pop	{r7, pc}

080139e2 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 80139e2:	b580      	push	{r7, lr}
 80139e4:	b084      	sub	sp, #16
 80139e6:	af00      	add	r7, sp, #0
 80139e8:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 80139ea:	687b      	ldr	r3, [r7, #4]
 80139ec:	685b      	ldr	r3, [r3, #4]
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	db17      	blt.n	8013a22 <putc_flush+0x40>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	6818      	ldr	r0, [r3, #0]
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	f103 010c 	add.w	r1, r3, #12
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	685b      	ldr	r3, [r3, #4]
 8013a00:	461a      	mov	r2, r3
 8013a02:	f107 030c 	add.w	r3, r7, #12
 8013a06:	f7fe ff6c 	bl	80128e2 <f_write>
 8013a0a:	4603      	mov	r3, r0
 8013a0c:	2b00      	cmp	r3, #0
 8013a0e:	d108      	bne.n	8013a22 <putc_flush+0x40>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8013a10:	687b      	ldr	r3, [r7, #4]
 8013a12:	685b      	ldr	r3, [r3, #4]
 8013a14:	461a      	mov	r2, r3
 8013a16:	68fb      	ldr	r3, [r7, #12]
 8013a18:	429a      	cmp	r2, r3
 8013a1a:	d102      	bne.n	8013a22 <putc_flush+0x40>
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	689b      	ldr	r3, [r3, #8]
 8013a20:	e001      	b.n	8013a26 <putc_flush+0x44>
	return EOF;
 8013a22:	f04f 33ff 	mov.w	r3, #4294967295
}
 8013a26:	4618      	mov	r0, r3
 8013a28:	3710      	adds	r7, #16
 8013a2a:	46bd      	mov	sp, r7
 8013a2c:	bd80      	pop	{r7, pc}

08013a2e <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8013a2e:	b480      	push	{r7}
 8013a30:	b083      	sub	sp, #12
 8013a32:	af00      	add	r7, sp, #0
 8013a34:	6078      	str	r0, [r7, #4]
 8013a36:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	683a      	ldr	r2, [r7, #0]
 8013a3c:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8013a3e:	687b      	ldr	r3, [r7, #4]
 8013a40:	2200      	movs	r2, #0
 8013a42:	605a      	str	r2, [r3, #4]
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	685a      	ldr	r2, [r3, #4]
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	609a      	str	r2, [r3, #8]
}
 8013a4c:	bf00      	nop
 8013a4e:	370c      	adds	r7, #12
 8013a50:	46bd      	mov	sp, r7
 8013a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a56:	4770      	bx	lr

08013a58 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 8013a58:	b40e      	push	{r1, r2, r3}
 8013a5a:	b580      	push	{r7, lr}
 8013a5c:	b0a7      	sub	sp, #156	; 0x9c
 8013a5e:	af00      	add	r7, sp, #0
 8013a60:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 8013a62:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013a66:	6879      	ldr	r1, [r7, #4]
 8013a68:	4618      	mov	r0, r3
 8013a6a:	f7ff ffe0 	bl	8013a2e <putc_init>

	va_start(arp, fmt);
 8013a6e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8013a72:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 8013a74:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013a78:	1c5a      	adds	r2, r3, #1
 8013a7a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013a7e:	781b      	ldrb	r3, [r3, #0]
 8013a80:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 8013a84:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	f000 81f4 	beq.w	8013e76 <f_printf+0x41e>
		if (c != '%') {				/* Non escape character */
 8013a8e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013a92:	2b25      	cmp	r3, #37	; 0x25
 8013a94:	d008      	beq.n	8013aa8 <f_printf+0x50>
			putc_bfd(&pb, c);
 8013a96:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 8013a9a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013a9e:	4611      	mov	r1, r2
 8013aa0:	4618      	mov	r0, r3
 8013aa2:	f7ff ff61 	bl	8013968 <putc_bfd>
			continue;
 8013aa6:	e1e5      	b.n	8013e74 <f_printf+0x41c>
		}
		w = f = 0;
 8013aa8:	2300      	movs	r3, #0
 8013aaa:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8013aae:	2300      	movs	r3, #0
 8013ab0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 8013ab4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013ab8:	1c5a      	adds	r2, r3, #1
 8013aba:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013abe:	781b      	ldrb	r3, [r3, #0]
 8013ac0:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 8013ac4:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013ac8:	2b30      	cmp	r3, #48	; 0x30
 8013aca:	d10b      	bne.n	8013ae4 <f_printf+0x8c>
			f = 1; c = *fmt++;
 8013acc:	2301      	movs	r3, #1
 8013ace:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8013ad2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013ad6:	1c5a      	adds	r2, r3, #1
 8013ad8:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013adc:	781b      	ldrb	r3, [r3, #0]
 8013ade:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 8013ae2:	e024      	b.n	8013b2e <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 8013ae4:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013ae8:	2b2d      	cmp	r3, #45	; 0x2d
 8013aea:	d120      	bne.n	8013b2e <f_printf+0xd6>
				f = 2; c = *fmt++;
 8013aec:	2302      	movs	r3, #2
 8013aee:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8013af2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013af6:	1c5a      	adds	r2, r3, #1
 8013af8:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013afc:	781b      	ldrb	r3, [r3, #0]
 8013afe:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 8013b02:	e014      	b.n	8013b2e <f_printf+0xd6>
			w = w * 10 + c - '0';
 8013b04:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8013b08:	4613      	mov	r3, r2
 8013b0a:	009b      	lsls	r3, r3, #2
 8013b0c:	4413      	add	r3, r2
 8013b0e:	005b      	lsls	r3, r3, #1
 8013b10:	461a      	mov	r2, r3
 8013b12:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013b16:	4413      	add	r3, r2
 8013b18:	3b30      	subs	r3, #48	; 0x30
 8013b1a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 8013b1e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013b22:	1c5a      	adds	r2, r3, #1
 8013b24:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013b28:	781b      	ldrb	r3, [r3, #0]
 8013b2a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 8013b2e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013b32:	2b2f      	cmp	r3, #47	; 0x2f
 8013b34:	d903      	bls.n	8013b3e <f_printf+0xe6>
 8013b36:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013b3a:	2b39      	cmp	r3, #57	; 0x39
 8013b3c:	d9e2      	bls.n	8013b04 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 8013b3e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013b42:	2b6c      	cmp	r3, #108	; 0x6c
 8013b44:	d003      	beq.n	8013b4e <f_printf+0xf6>
 8013b46:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013b4a:	2b4c      	cmp	r3, #76	; 0x4c
 8013b4c:	d10d      	bne.n	8013b6a <f_printf+0x112>
			f |= 4; c = *fmt++;
 8013b4e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013b52:	f043 0304 	orr.w	r3, r3, #4
 8013b56:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8013b5a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8013b5e:	1c5a      	adds	r2, r3, #1
 8013b60:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8013b64:	781b      	ldrb	r3, [r3, #0]
 8013b66:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 8013b6a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	f000 8183 	beq.w	8013e7a <f_printf+0x422>
		d = c;
 8013b74:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013b78:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 8013b7c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013b80:	2b60      	cmp	r3, #96	; 0x60
 8013b82:	d908      	bls.n	8013b96 <f_printf+0x13e>
 8013b84:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013b88:	2b7a      	cmp	r3, #122	; 0x7a
 8013b8a:	d804      	bhi.n	8013b96 <f_printf+0x13e>
 8013b8c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013b90:	3b20      	subs	r3, #32
 8013b92:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 8013b96:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013b9a:	3b42      	subs	r3, #66	; 0x42
 8013b9c:	2b16      	cmp	r3, #22
 8013b9e:	f200 8098 	bhi.w	8013cd2 <f_printf+0x27a>
 8013ba2:	a201      	add	r2, pc, #4	; (adr r2, 8013ba8 <f_printf+0x150>)
 8013ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ba8:	08013cb3 	.word	0x08013cb3
 8013bac:	08013c9b 	.word	0x08013c9b
 8013bb0:	08013cc3 	.word	0x08013cc3
 8013bb4:	08013cd3 	.word	0x08013cd3
 8013bb8:	08013cd3 	.word	0x08013cd3
 8013bbc:	08013cd3 	.word	0x08013cd3
 8013bc0:	08013cd3 	.word	0x08013cd3
 8013bc4:	08013cd3 	.word	0x08013cd3
 8013bc8:	08013cd3 	.word	0x08013cd3
 8013bcc:	08013cd3 	.word	0x08013cd3
 8013bd0:	08013cd3 	.word	0x08013cd3
 8013bd4:	08013cd3 	.word	0x08013cd3
 8013bd8:	08013cd3 	.word	0x08013cd3
 8013bdc:	08013cbb 	.word	0x08013cbb
 8013be0:	08013cd3 	.word	0x08013cd3
 8013be4:	08013cd3 	.word	0x08013cd3
 8013be8:	08013cd3 	.word	0x08013cd3
 8013bec:	08013c05 	.word	0x08013c05
 8013bf0:	08013cd3 	.word	0x08013cd3
 8013bf4:	08013cc3 	.word	0x08013cc3
 8013bf8:	08013cd3 	.word	0x08013cd3
 8013bfc:	08013cd3 	.word	0x08013cd3
 8013c00:	08013ccb 	.word	0x08013ccb
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 8013c04:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013c06:	1d1a      	adds	r2, r3, #4
 8013c08:	67ba      	str	r2, [r7, #120]	; 0x78
 8013c0a:	681b      	ldr	r3, [r3, #0]
 8013c0c:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 8013c0e:	2300      	movs	r3, #0
 8013c10:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8013c14:	e004      	b.n	8013c20 <f_printf+0x1c8>
 8013c16:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013c1a:	3301      	adds	r3, #1
 8013c1c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8013c20:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8013c22:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013c26:	4413      	add	r3, r2
 8013c28:	781b      	ldrb	r3, [r3, #0]
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d1f3      	bne.n	8013c16 <f_printf+0x1be>
			if (!(f & 2)) {
 8013c2e:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013c32:	f003 0302 	and.w	r3, r3, #2
 8013c36:	2b00      	cmp	r3, #0
 8013c38:	d11a      	bne.n	8013c70 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 8013c3a:	e005      	b.n	8013c48 <f_printf+0x1f0>
 8013c3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013c40:	2120      	movs	r1, #32
 8013c42:	4618      	mov	r0, r3
 8013c44:	f7ff fe90 	bl	8013968 <putc_bfd>
 8013c48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013c4c:	1c5a      	adds	r2, r3, #1
 8013c4e:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8013c52:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8013c56:	429a      	cmp	r2, r3
 8013c58:	d8f0      	bhi.n	8013c3c <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 8013c5a:	e009      	b.n	8013c70 <f_printf+0x218>
 8013c5c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013c5e:	1c5a      	adds	r2, r3, #1
 8013c60:	67fa      	str	r2, [r7, #124]	; 0x7c
 8013c62:	781a      	ldrb	r2, [r3, #0]
 8013c64:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013c68:	4611      	mov	r1, r2
 8013c6a:	4618      	mov	r0, r3
 8013c6c:	f7ff fe7c 	bl	8013968 <putc_bfd>
 8013c70:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8013c72:	781b      	ldrb	r3, [r3, #0]
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d1f1      	bne.n	8013c5c <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 8013c78:	e005      	b.n	8013c86 <f_printf+0x22e>
 8013c7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013c7e:	2120      	movs	r1, #32
 8013c80:	4618      	mov	r0, r3
 8013c82:	f7ff fe71 	bl	8013968 <putc_bfd>
 8013c86:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013c8a:	1c5a      	adds	r2, r3, #1
 8013c8c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8013c90:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8013c94:	429a      	cmp	r2, r3
 8013c96:	d8f0      	bhi.n	8013c7a <f_printf+0x222>
			continue;
 8013c98:	e0ec      	b.n	8013e74 <f_printf+0x41c>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 8013c9a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013c9c:	1d1a      	adds	r2, r3, #4
 8013c9e:	67ba      	str	r2, [r7, #120]	; 0x78
 8013ca0:	681b      	ldr	r3, [r3, #0]
 8013ca2:	b2da      	uxtb	r2, r3
 8013ca4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013ca8:	4611      	mov	r1, r2
 8013caa:	4618      	mov	r0, r3
 8013cac:	f7ff fe5c 	bl	8013968 <putc_bfd>
 8013cb0:	e0e0      	b.n	8013e74 <f_printf+0x41c>

		case 'B' :					/* Binary */
			r = 2; break;
 8013cb2:	2302      	movs	r3, #2
 8013cb4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8013cb8:	e014      	b.n	8013ce4 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 8013cba:	2308      	movs	r3, #8
 8013cbc:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8013cc0:	e010      	b.n	8013ce4 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 8013cc2:	230a      	movs	r3, #10
 8013cc4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8013cc8:	e00c      	b.n	8013ce4 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 8013cca:	2310      	movs	r3, #16
 8013ccc:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 8013cd0:	e008      	b.n	8013ce4 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 8013cd2:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 8013cd6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013cda:	4611      	mov	r1, r2
 8013cdc:	4618      	mov	r0, r3
 8013cde:	f7ff fe43 	bl	8013968 <putc_bfd>
 8013ce2:	e0c7      	b.n	8013e74 <f_printf+0x41c>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 8013ce4:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013ce8:	f003 0304 	and.w	r3, r3, #4
 8013cec:	2b00      	cmp	r3, #0
 8013cee:	d004      	beq.n	8013cfa <f_printf+0x2a2>
 8013cf0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013cf2:	1d1a      	adds	r2, r3, #4
 8013cf4:	67ba      	str	r2, [r7, #120]	; 0x78
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	e00c      	b.n	8013d14 <f_printf+0x2bc>
 8013cfa:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013cfe:	2b44      	cmp	r3, #68	; 0x44
 8013d00:	d104      	bne.n	8013d0c <f_printf+0x2b4>
 8013d02:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013d04:	1d1a      	adds	r2, r3, #4
 8013d06:	67ba      	str	r2, [r7, #120]	; 0x78
 8013d08:	681b      	ldr	r3, [r3, #0]
 8013d0a:	e003      	b.n	8013d14 <f_printf+0x2bc>
 8013d0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8013d0e:	1d1a      	adds	r2, r3, #4
 8013d10:	67ba      	str	r2, [r7, #120]	; 0x78
 8013d12:	681b      	ldr	r3, [r3, #0]
 8013d14:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 8013d18:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013d1c:	2b44      	cmp	r3, #68	; 0x44
 8013d1e:	d10e      	bne.n	8013d3e <f_printf+0x2e6>
 8013d20:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	da0a      	bge.n	8013d3e <f_printf+0x2e6>
			v = 0 - v;
 8013d28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8013d2c:	425b      	negs	r3, r3
 8013d2e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 8013d32:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013d36:	f043 0308 	orr.w	r3, r3, #8
 8013d3a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 8013d3e:	2300      	movs	r3, #0
 8013d40:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 8013d44:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 8013d48:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8013d4c:	fbb3 f1f2 	udiv	r1, r3, r2
 8013d50:	fb02 f201 	mul.w	r2, r2, r1
 8013d54:	1a9b      	subs	r3, r3, r2
 8013d56:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 8013d5a:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 8013d5e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8013d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8013d66:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8013d6a:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013d6e:	2b09      	cmp	r3, #9
 8013d70:	d90b      	bls.n	8013d8a <f_printf+0x332>
 8013d72:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8013d76:	2b78      	cmp	r3, #120	; 0x78
 8013d78:	d101      	bne.n	8013d7e <f_printf+0x326>
 8013d7a:	2227      	movs	r2, #39	; 0x27
 8013d7c:	e000      	b.n	8013d80 <f_printf+0x328>
 8013d7e:	2207      	movs	r2, #7
 8013d80:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 8013d84:	4413      	add	r3, r2
 8013d86:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 8013d8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8013d8e:	1c5a      	adds	r2, r3, #1
 8013d90:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8013d94:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 8013d98:	3230      	adds	r2, #48	; 0x30
 8013d9a:	b2d2      	uxtb	r2, r2
 8013d9c:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8013da0:	440b      	add	r3, r1
 8013da2:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 8013da6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d003      	beq.n	8013db6 <f_printf+0x35e>
 8013dae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8013db2:	2b1f      	cmp	r3, #31
 8013db4:	d9c6      	bls.n	8013d44 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 8013db6:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013dba:	f003 0308 	and.w	r3, r3, #8
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d00a      	beq.n	8013dd8 <f_printf+0x380>
 8013dc2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8013dc6:	1c5a      	adds	r2, r3, #1
 8013dc8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 8013dcc:	f107 0298 	add.w	r2, r7, #152	; 0x98
 8013dd0:	4413      	add	r3, r2
 8013dd2:	222d      	movs	r2, #45	; 0x2d
 8013dd4:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 8013dd8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8013ddc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8013de0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013de4:	f003 0301 	and.w	r3, r3, #1
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	d001      	beq.n	8013df0 <f_printf+0x398>
 8013dec:	2330      	movs	r3, #48	; 0x30
 8013dee:	e000      	b.n	8013df2 <f_printf+0x39a>
 8013df0:	2320      	movs	r3, #32
 8013df2:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 8013df6:	e007      	b.n	8013e08 <f_printf+0x3b0>
 8013df8:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 8013dfc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013e00:	4611      	mov	r1, r2
 8013e02:	4618      	mov	r0, r3
 8013e04:	f7ff fdb0 	bl	8013968 <putc_bfd>
 8013e08:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8013e0c:	f003 0302 	and.w	r3, r3, #2
 8013e10:	2b00      	cmp	r3, #0
 8013e12:	d108      	bne.n	8013e26 <f_printf+0x3ce>
 8013e14:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013e18:	1c5a      	adds	r2, r3, #1
 8013e1a:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8013e1e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8013e22:	429a      	cmp	r2, r3
 8013e24:	d8e8      	bhi.n	8013df8 <f_printf+0x3a0>
		do {
			putc_bfd(&pb, str[--i]);
 8013e26:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8013e2a:	3b01      	subs	r3, #1
 8013e2c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8013e30:	f107 020c 	add.w	r2, r7, #12
 8013e34:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8013e38:	4413      	add	r3, r2
 8013e3a:	781a      	ldrb	r2, [r3, #0]
 8013e3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013e40:	4611      	mov	r1, r2
 8013e42:	4618      	mov	r0, r3
 8013e44:	f7ff fd90 	bl	8013968 <putc_bfd>
		} while (i);
 8013e48:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	d1ea      	bne.n	8013e26 <f_printf+0x3ce>
		while (j++ < w) putc_bfd(&pb, d);
 8013e50:	e007      	b.n	8013e62 <f_printf+0x40a>
 8013e52:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 8013e56:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013e5a:	4611      	mov	r1, r2
 8013e5c:	4618      	mov	r0, r3
 8013e5e:	f7ff fd83 	bl	8013968 <putc_bfd>
 8013e62:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8013e66:	1c5a      	adds	r2, r3, #1
 8013e68:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8013e6c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8013e70:	429a      	cmp	r2, r3
 8013e72:	d8ee      	bhi.n	8013e52 <f_printf+0x3fa>
		c = *fmt++;
 8013e74:	e5fe      	b.n	8013a74 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 8013e76:	bf00      	nop
 8013e78:	e000      	b.n	8013e7c <f_printf+0x424>
		if (!c) break;
 8013e7a:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 8013e7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8013e80:	4618      	mov	r0, r3
 8013e82:	f7ff fdae 	bl	80139e2 <putc_flush>
 8013e86:	4603      	mov	r3, r0
}
 8013e88:	4618      	mov	r0, r3
 8013e8a:	379c      	adds	r7, #156	; 0x9c
 8013e8c:	46bd      	mov	sp, r7
 8013e8e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013e92:	b003      	add	sp, #12
 8013e94:	4770      	bx	lr
 8013e96:	bf00      	nop

08013e98 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8013e98:	b480      	push	{r7}
 8013e9a:	b087      	sub	sp, #28
 8013e9c:	af00      	add	r7, sp, #0
 8013e9e:	60f8      	str	r0, [r7, #12]
 8013ea0:	60b9      	str	r1, [r7, #8]
 8013ea2:	4613      	mov	r3, r2
 8013ea4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8013ea6:	2301      	movs	r3, #1
 8013ea8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8013eaa:	2300      	movs	r3, #0
 8013eac:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8013eae:	4b1f      	ldr	r3, [pc, #124]	; (8013f2c <FATFS_LinkDriverEx+0x94>)
 8013eb0:	7a5b      	ldrb	r3, [r3, #9]
 8013eb2:	b2db      	uxtb	r3, r3
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	d131      	bne.n	8013f1c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8013eb8:	4b1c      	ldr	r3, [pc, #112]	; (8013f2c <FATFS_LinkDriverEx+0x94>)
 8013eba:	7a5b      	ldrb	r3, [r3, #9]
 8013ebc:	b2db      	uxtb	r3, r3
 8013ebe:	461a      	mov	r2, r3
 8013ec0:	4b1a      	ldr	r3, [pc, #104]	; (8013f2c <FATFS_LinkDriverEx+0x94>)
 8013ec2:	2100      	movs	r1, #0
 8013ec4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8013ec6:	4b19      	ldr	r3, [pc, #100]	; (8013f2c <FATFS_LinkDriverEx+0x94>)
 8013ec8:	7a5b      	ldrb	r3, [r3, #9]
 8013eca:	b2db      	uxtb	r3, r3
 8013ecc:	4a17      	ldr	r2, [pc, #92]	; (8013f2c <FATFS_LinkDriverEx+0x94>)
 8013ece:	009b      	lsls	r3, r3, #2
 8013ed0:	4413      	add	r3, r2
 8013ed2:	68fa      	ldr	r2, [r7, #12]
 8013ed4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8013ed6:	4b15      	ldr	r3, [pc, #84]	; (8013f2c <FATFS_LinkDriverEx+0x94>)
 8013ed8:	7a5b      	ldrb	r3, [r3, #9]
 8013eda:	b2db      	uxtb	r3, r3
 8013edc:	461a      	mov	r2, r3
 8013ede:	4b13      	ldr	r3, [pc, #76]	; (8013f2c <FATFS_LinkDriverEx+0x94>)
 8013ee0:	4413      	add	r3, r2
 8013ee2:	79fa      	ldrb	r2, [r7, #7]
 8013ee4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8013ee6:	4b11      	ldr	r3, [pc, #68]	; (8013f2c <FATFS_LinkDriverEx+0x94>)
 8013ee8:	7a5b      	ldrb	r3, [r3, #9]
 8013eea:	b2db      	uxtb	r3, r3
 8013eec:	1c5a      	adds	r2, r3, #1
 8013eee:	b2d1      	uxtb	r1, r2
 8013ef0:	4a0e      	ldr	r2, [pc, #56]	; (8013f2c <FATFS_LinkDriverEx+0x94>)
 8013ef2:	7251      	strb	r1, [r2, #9]
 8013ef4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8013ef6:	7dbb      	ldrb	r3, [r7, #22]
 8013ef8:	3330      	adds	r3, #48	; 0x30
 8013efa:	b2da      	uxtb	r2, r3
 8013efc:	68bb      	ldr	r3, [r7, #8]
 8013efe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8013f00:	68bb      	ldr	r3, [r7, #8]
 8013f02:	3301      	adds	r3, #1
 8013f04:	223a      	movs	r2, #58	; 0x3a
 8013f06:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8013f08:	68bb      	ldr	r3, [r7, #8]
 8013f0a:	3302      	adds	r3, #2
 8013f0c:	222f      	movs	r2, #47	; 0x2f
 8013f0e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8013f10:	68bb      	ldr	r3, [r7, #8]
 8013f12:	3303      	adds	r3, #3
 8013f14:	2200      	movs	r2, #0
 8013f16:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8013f18:	2300      	movs	r3, #0
 8013f1a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8013f1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f1e:	4618      	mov	r0, r3
 8013f20:	371c      	adds	r7, #28
 8013f22:	46bd      	mov	sp, r7
 8013f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f28:	4770      	bx	lr
 8013f2a:	bf00      	nop
 8013f2c:	20000978 	.word	0x20000978

08013f30 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8013f30:	b580      	push	{r7, lr}
 8013f32:	b082      	sub	sp, #8
 8013f34:	af00      	add	r7, sp, #0
 8013f36:	6078      	str	r0, [r7, #4]
 8013f38:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8013f3a:	2200      	movs	r2, #0
 8013f3c:	6839      	ldr	r1, [r7, #0]
 8013f3e:	6878      	ldr	r0, [r7, #4]
 8013f40:	f7ff ffaa 	bl	8013e98 <FATFS_LinkDriverEx>
 8013f44:	4603      	mov	r3, r0
}
 8013f46:	4618      	mov	r0, r3
 8013f48:	3708      	adds	r7, #8
 8013f4a:	46bd      	mov	sp, r7
 8013f4c:	bd80      	pop	{r7, pc}

08013f4e <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8013f4e:	b580      	push	{r7, lr}
 8013f50:	b086      	sub	sp, #24
 8013f52:	af00      	add	r7, sp, #0
 8013f54:	4603      	mov	r3, r0
 8013f56:	6039      	str	r1, [r7, #0]
 8013f58:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 8013f5a:	2300      	movs	r3, #0
 8013f5c:	60fb      	str	r3, [r7, #12]
 8013f5e:	2300      	movs	r3, #0
 8013f60:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 8013f62:	f107 030c 	add.w	r3, r7, #12
 8013f66:	2101      	movs	r1, #1
 8013f68:	4618      	mov	r0, r3
 8013f6a:	f000 f9f5 	bl	8014358 <osSemaphoreCreate>
 8013f6e:	4602      	mov	r2, r0
 8013f70:	683b      	ldr	r3, [r7, #0]
 8013f72:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 8013f74:	683b      	ldr	r3, [r7, #0]
 8013f76:	681b      	ldr	r3, [r3, #0]
 8013f78:	2b00      	cmp	r3, #0
 8013f7a:	bf14      	ite	ne
 8013f7c:	2301      	movne	r3, #1
 8013f7e:	2300      	moveq	r3, #0
 8013f80:	b2db      	uxtb	r3, r3
 8013f82:	617b      	str	r3, [r7, #20]

    return ret;
 8013f84:	697b      	ldr	r3, [r7, #20]
}
 8013f86:	4618      	mov	r0, r3
 8013f88:	3718      	adds	r7, #24
 8013f8a:	46bd      	mov	sp, r7
 8013f8c:	bd80      	pop	{r7, pc}

08013f8e <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8013f8e:	b580      	push	{r7, lr}
 8013f90:	b082      	sub	sp, #8
 8013f92:	af00      	add	r7, sp, #0
 8013f94:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8013f96:	6878      	ldr	r0, [r7, #4]
 8013f98:	f000 fa96 	bl	80144c8 <osSemaphoreDelete>
#endif
    return 1;
 8013f9c:	2301      	movs	r3, #1
}
 8013f9e:	4618      	mov	r0, r3
 8013fa0:	3708      	adds	r7, #8
 8013fa2:	46bd      	mov	sp, r7
 8013fa4:	bd80      	pop	{r7, pc}

08013fa6 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8013fa6:	b580      	push	{r7, lr}
 8013fa8:	b084      	sub	sp, #16
 8013faa:	af00      	add	r7, sp, #0
 8013fac:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8013fae:	2300      	movs	r3, #0
 8013fb0:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8013fb2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8013fb6:	6878      	ldr	r0, [r7, #4]
 8013fb8:	f000 fa02 	bl	80143c0 <osSemaphoreWait>
 8013fbc:	4603      	mov	r3, r0
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	d101      	bne.n	8013fc6 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 8013fc2:	2301      	movs	r3, #1
 8013fc4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8013fc6:	68fb      	ldr	r3, [r7, #12]
}
 8013fc8:	4618      	mov	r0, r3
 8013fca:	3710      	adds	r7, #16
 8013fcc:	46bd      	mov	sp, r7
 8013fce:	bd80      	pop	{r7, pc}

08013fd0 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8013fd0:	b580      	push	{r7, lr}
 8013fd2:	b082      	sub	sp, #8
 8013fd4:	af00      	add	r7, sp, #0
 8013fd6:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8013fd8:	6878      	ldr	r0, [r7, #4]
 8013fda:	f000 fa3f 	bl	801445c <osSemaphoreRelease>
#endif
}
 8013fde:	bf00      	nop
 8013fe0:	3708      	adds	r7, #8
 8013fe2:	46bd      	mov	sp, r7
 8013fe4:	bd80      	pop	{r7, pc}

08013fe6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8013fe6:	b480      	push	{r7}
 8013fe8:	b085      	sub	sp, #20
 8013fea:	af00      	add	r7, sp, #0
 8013fec:	4603      	mov	r3, r0
 8013fee:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8013ff0:	2300      	movs	r3, #0
 8013ff2:	60fb      	str	r3, [r7, #12]

  if (priority != osPriorityError) {
 8013ff4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8013ff8:	2b84      	cmp	r3, #132	; 0x84
 8013ffa:	d005      	beq.n	8014008 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8013ffc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014000:	68fb      	ldr	r3, [r7, #12]
 8014002:	4413      	add	r3, r2
 8014004:	3303      	adds	r3, #3
 8014006:	60fb      	str	r3, [r7, #12]
  }

  return fpriority;
 8014008:	68fb      	ldr	r3, [r7, #12]
}
 801400a:	4618      	mov	r0, r3
 801400c:	3714      	adds	r7, #20
 801400e:	46bd      	mov	sp, r7
 8014010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014014:	4770      	bx	lr

08014016 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8014016:	b480      	push	{r7}
 8014018:	b083      	sub	sp, #12
 801401a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801401c:	f3ef 8305 	mrs	r3, IPSR
 8014020:	607b      	str	r3, [r7, #4]
  return(result);
 8014022:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8014024:	2b00      	cmp	r3, #0
 8014026:	bf14      	ite	ne
 8014028:	2301      	movne	r3, #1
 801402a:	2300      	moveq	r3, #0
 801402c:	b2db      	uxtb	r3, r3
}
 801402e:	4618      	mov	r0, r3
 8014030:	370c      	adds	r7, #12
 8014032:	46bd      	mov	sp, r7
 8014034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014038:	4770      	bx	lr

0801403a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 801403a:	b580      	push	{r7, lr}
 801403c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 801403e:	f001 fedb 	bl	8015df8 <vTaskStartScheduler>

  return osOK;
 8014042:	2300      	movs	r3, #0
}
 8014044:	4618      	mov	r0, r3
 8014046:	bd80      	pop	{r7, pc}

08014048 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8014048:	b5f0      	push	{r4, r5, r6, r7, lr}
 801404a:	b089      	sub	sp, #36	; 0x24
 801404c:	af04      	add	r7, sp, #16
 801404e:	6078      	str	r0, [r7, #4]
 8014050:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	695b      	ldr	r3, [r3, #20]
 8014056:	2b00      	cmp	r3, #0
 8014058:	d020      	beq.n	801409c <osThreadCreate+0x54>
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	699b      	ldr	r3, [r3, #24]
 801405e:	2b00      	cmp	r3, #0
 8014060:	d01c      	beq.n	801409c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014062:	687b      	ldr	r3, [r7, #4]
 8014064:	685c      	ldr	r4, [r3, #4]
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	681d      	ldr	r5, [r3, #0]
 801406a:	687b      	ldr	r3, [r7, #4]
 801406c:	691e      	ldr	r6, [r3, #16]
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8014074:	4618      	mov	r0, r3
 8014076:	f7ff ffb6 	bl	8013fe6 <makeFreeRtosPriority>
 801407a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	695b      	ldr	r3, [r3, #20]
 8014080:	687a      	ldr	r2, [r7, #4]
 8014082:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014084:	9202      	str	r2, [sp, #8]
 8014086:	9301      	str	r3, [sp, #4]
 8014088:	9100      	str	r1, [sp, #0]
 801408a:	683b      	ldr	r3, [r7, #0]
 801408c:	4632      	mov	r2, r6
 801408e:	4629      	mov	r1, r5
 8014090:	4620      	mov	r0, r4
 8014092:	f001 fb5f 	bl	8015754 <xTaskCreateStatic>
 8014096:	4603      	mov	r3, r0
 8014098:	60fb      	str	r3, [r7, #12]
 801409a:	e01c      	b.n	80140d6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	685c      	ldr	r4, [r3, #4]
 80140a0:	687b      	ldr	r3, [r7, #4]
 80140a2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80140a4:	687b      	ldr	r3, [r7, #4]
 80140a6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80140a8:	b29e      	uxth	r6, r3
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80140b0:	4618      	mov	r0, r3
 80140b2:	f7ff ff98 	bl	8013fe6 <makeFreeRtosPriority>
 80140b6:	4602      	mov	r2, r0
 80140b8:	f107 030c 	add.w	r3, r7, #12
 80140bc:	9301      	str	r3, [sp, #4]
 80140be:	9200      	str	r2, [sp, #0]
 80140c0:	683b      	ldr	r3, [r7, #0]
 80140c2:	4632      	mov	r2, r6
 80140c4:	4629      	mov	r1, r5
 80140c6:	4620      	mov	r0, r4
 80140c8:	f001 fb9e 	bl	8015808 <xTaskCreate>
 80140cc:	4603      	mov	r3, r0
 80140ce:	2b01      	cmp	r3, #1
 80140d0:	d001      	beq.n	80140d6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80140d2:	2300      	movs	r3, #0
 80140d4:	e000      	b.n	80140d8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }
#endif

  return handle;
 80140d6:	68fb      	ldr	r3, [r7, #12]
}
 80140d8:	4618      	mov	r0, r3
 80140da:	3714      	adds	r7, #20
 80140dc:	46bd      	mov	sp, r7
 80140de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080140e0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80140e0:	b580      	push	{r7, lr}
 80140e2:	b084      	sub	sp, #16
 80140e4:	af00      	add	r7, sp, #0
 80140e6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	60fb      	str	r3, [r7, #12]

  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80140ec:	68fb      	ldr	r3, [r7, #12]
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d001      	beq.n	80140f6 <osDelay+0x16>
 80140f2:	68fb      	ldr	r3, [r7, #12]
 80140f4:	e000      	b.n	80140f8 <osDelay+0x18>
 80140f6:	2301      	movs	r3, #1
 80140f8:	4618      	mov	r0, r3
 80140fa:	f001 fcbb 	bl	8015a74 <vTaskDelay>

  return osOK;
 80140fe:	2300      	movs	r3, #0
#else
  (void) millisec;

  return osErrorResource;
#endif
}
 8014100:	4618      	mov	r0, r3
 8014102:	3710      	adds	r7, #16
 8014104:	46bd      	mov	sp, r7
 8014106:	bd80      	pop	{r7, pc}

08014108 <osSignalSet>:
* @param  signals       specifies the signal flags of the thread that should be set.
* @retval previous signal flags of the specified thread or 0x80000000 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSignalSet shall be consistent in every CMSIS-RTOS.
*/
int32_t osSignalSet (osThreadId thread_id, int32_t signal)
{
 8014108:	b580      	push	{r7, lr}
 801410a:	b086      	sub	sp, #24
 801410c:	af02      	add	r7, sp, #8
 801410e:	6078      	str	r0, [r7, #4]
 8014110:	6039      	str	r1, [r7, #0]
#if( configUSE_TASK_NOTIFICATIONS == 1 )
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8014112:	2300      	movs	r3, #0
 8014114:	60fb      	str	r3, [r7, #12]
  uint32_t ulPreviousNotificationValue = 0;
 8014116:	2300      	movs	r3, #0
 8014118:	60bb      	str	r3, [r7, #8]

  if (inHandlerMode())
 801411a:	f7ff ff7c 	bl	8014016 <inHandlerMode>
 801411e:	4603      	mov	r3, r0
 8014120:	2b00      	cmp	r3, #0
 8014122:	d01c      	beq.n	801415e <osSignalSet+0x56>
  {
    if(xTaskGenericNotifyFromISR( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue, &xHigherPriorityTaskWoken ) != pdPASS )
 8014124:	6839      	ldr	r1, [r7, #0]
 8014126:	f107 0208 	add.w	r2, r7, #8
 801412a:	f107 030c 	add.w	r3, r7, #12
 801412e:	9300      	str	r3, [sp, #0]
 8014130:	4613      	mov	r3, r2
 8014132:	2201      	movs	r2, #1
 8014134:	6878      	ldr	r0, [r7, #4]
 8014136:	f002 fd2d 	bl	8016b94 <xTaskGenericNotifyFromISR>
 801413a:	4603      	mov	r3, r0
 801413c:	2b01      	cmp	r3, #1
 801413e:	d002      	beq.n	8014146 <osSignalSet+0x3e>
      return 0x80000000;
 8014140:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8014144:	e019      	b.n	801417a <osSignalSet+0x72>

    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8014146:	68fb      	ldr	r3, [r7, #12]
 8014148:	2b00      	cmp	r3, #0
 801414a:	d015      	beq.n	8014178 <osSignalSet+0x70>
 801414c:	4b0d      	ldr	r3, [pc, #52]	; (8014184 <osSignalSet+0x7c>)
 801414e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014152:	601a      	str	r2, [r3, #0]
 8014154:	f3bf 8f4f 	dsb	sy
 8014158:	f3bf 8f6f 	isb	sy
 801415c:	e00c      	b.n	8014178 <osSignalSet+0x70>
  }
  else if(xTaskGenericNotify( thread_id , (uint32_t)signal, eSetBits, &ulPreviousNotificationValue) != pdPASS )
 801415e:	6839      	ldr	r1, [r7, #0]
 8014160:	f107 0308 	add.w	r3, r7, #8
 8014164:	2201      	movs	r2, #1
 8014166:	6878      	ldr	r0, [r7, #4]
 8014168:	f002 fc62 	bl	8016a30 <xTaskGenericNotify>
 801416c:	4603      	mov	r3, r0
 801416e:	2b01      	cmp	r3, #1
 8014170:	d002      	beq.n	8014178 <osSignalSet+0x70>
    return 0x80000000;
 8014172:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8014176:	e000      	b.n	801417a <osSignalSet+0x72>

  return ulPreviousNotificationValue;
 8014178:	68bb      	ldr	r3, [r7, #8]
  (void) thread_id;
  (void) signal;

  return 0x80000000; /* Task Notification not supported */
#endif
}
 801417a:	4618      	mov	r0, r3
 801417c:	3710      	adds	r7, #16
 801417e:	46bd      	mov	sp, r7
 8014180:	bd80      	pop	{r7, pc}
 8014182:	bf00      	nop
 8014184:	e000ed04 	.word	0xe000ed04

08014188 <osSignalWait>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval  event flag information or error code.
* @note   MUST REMAIN UNCHANGED: \b osSignalWait shall be consistent in every CMSIS-RTOS.
*/
osEvent osSignalWait (int32_t signals, uint32_t millisec)
{
 8014188:	b590      	push	{r4, r7, lr}
 801418a:	b089      	sub	sp, #36	; 0x24
 801418c:	af00      	add	r7, sp, #0
 801418e:	60f8      	str	r0, [r7, #12]
 8014190:	60b9      	str	r1, [r7, #8]
 8014192:	607a      	str	r2, [r7, #4]

#if( configUSE_TASK_NOTIFICATIONS == 1 )

  TickType_t ticks;

  ret.value.signals = 0;
 8014194:	2300      	movs	r3, #0
 8014196:	617b      	str	r3, [r7, #20]
  ticks = 0;
 8014198:	2300      	movs	r3, #0
 801419a:	61fb      	str	r3, [r7, #28]
  if (millisec == osWaitForever) {
 801419c:	687b      	ldr	r3, [r7, #4]
 801419e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80141a2:	d103      	bne.n	80141ac <osSignalWait+0x24>
    ticks = portMAX_DELAY;
 80141a4:	f04f 33ff 	mov.w	r3, #4294967295
 80141a8:	61fb      	str	r3, [r7, #28]
 80141aa:	e009      	b.n	80141c0 <osSignalWait+0x38>
  }
  else if (millisec != 0) {
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d006      	beq.n	80141c0 <osSignalWait+0x38>
    ticks = millisec / portTICK_PERIOD_MS;
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	61fb      	str	r3, [r7, #28]
    if (ticks == 0) {
 80141b6:	69fb      	ldr	r3, [r7, #28]
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d101      	bne.n	80141c0 <osSignalWait+0x38>
      ticks = 1;
 80141bc:	2301      	movs	r3, #1
 80141be:	61fb      	str	r3, [r7, #28]
    }
  }

  if (inHandlerMode())
 80141c0:	f7ff ff29 	bl	8014016 <inHandlerMode>
 80141c4:	4603      	mov	r3, r0
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d002      	beq.n	80141d0 <osSignalWait+0x48>
  {
    ret.status = osErrorISR;  /*Not allowed in ISR*/
 80141ca:	2382      	movs	r3, #130	; 0x82
 80141cc:	613b      	str	r3, [r7, #16]
 80141ce:	e01b      	b.n	8014208 <osSignalWait+0x80>
  }
  else
  {
    if(xTaskNotifyWait( 0,(uint32_t) signals, (uint32_t *)&ret.value.signals, ticks) != pdTRUE)
 80141d0:	68b9      	ldr	r1, [r7, #8]
 80141d2:	f107 0310 	add.w	r3, r7, #16
 80141d6:	1d1a      	adds	r2, r3, #4
 80141d8:	69fb      	ldr	r3, [r7, #28]
 80141da:	2000      	movs	r0, #0
 80141dc:	f002 fbce 	bl	801697c <xTaskNotifyWait>
 80141e0:	4603      	mov	r3, r0
 80141e2:	2b01      	cmp	r3, #1
 80141e4:	d008      	beq.n	80141f8 <osSignalWait+0x70>
    {
      if(ticks == 0)  ret.status = osOK;
 80141e6:	69fb      	ldr	r3, [r7, #28]
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d102      	bne.n	80141f2 <osSignalWait+0x6a>
 80141ec:	2300      	movs	r3, #0
 80141ee:	613b      	str	r3, [r7, #16]
 80141f0:	e00a      	b.n	8014208 <osSignalWait+0x80>
      else  ret.status = osEventTimeout;
 80141f2:	2340      	movs	r3, #64	; 0x40
 80141f4:	613b      	str	r3, [r7, #16]
 80141f6:	e007      	b.n	8014208 <osSignalWait+0x80>
    }
    else if(ret.value.signals < 0)
 80141f8:	697b      	ldr	r3, [r7, #20]
 80141fa:	2b00      	cmp	r3, #0
 80141fc:	da02      	bge.n	8014204 <osSignalWait+0x7c>
    {
      ret.status =  osErrorValue;
 80141fe:	2386      	movs	r3, #134	; 0x86
 8014200:	613b      	str	r3, [r7, #16]
 8014202:	e001      	b.n	8014208 <osSignalWait+0x80>
    }
    else  ret.status =  osEventSignal;
 8014204:	2308      	movs	r3, #8
 8014206:	613b      	str	r3, [r7, #16]
  (void) millisec;

  ret.status =  osErrorOS;	/* Task Notification not supported */
#endif

  return ret;
 8014208:	68fb      	ldr	r3, [r7, #12]
 801420a:	461c      	mov	r4, r3
 801420c:	f107 0310 	add.w	r3, r7, #16
 8014210:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014214:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8014218:	68f8      	ldr	r0, [r7, #12]
 801421a:	3724      	adds	r7, #36	; 0x24
 801421c:	46bd      	mov	sp, r7
 801421e:	bd90      	pop	{r4, r7, pc}

08014220 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8014220:	b580      	push	{r7, lr}
 8014222:	b082      	sub	sp, #8
 8014224:	af00      	add	r7, sp, #0
 8014226:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	685b      	ldr	r3, [r3, #4]
 801422c:	2b00      	cmp	r3, #0
 801422e:	d007      	beq.n	8014240 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	685b      	ldr	r3, [r3, #4]
 8014234:	4619      	mov	r1, r3
 8014236:	2001      	movs	r0, #1
 8014238:	f000 fc83 	bl	8014b42 <xQueueCreateMutexStatic>
 801423c:	4603      	mov	r3, r0
 801423e:	e003      	b.n	8014248 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex();
 8014240:	2001      	movs	r0, #1
 8014242:	f000 fc66 	bl	8014b12 <xQueueCreateMutex>
 8014246:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex();
#endif
#else
  return NULL;
#endif
}
 8014248:	4618      	mov	r0, r3
 801424a:	3708      	adds	r7, #8
 801424c:	46bd      	mov	sp, r7
 801424e:	bd80      	pop	{r7, pc}

08014250 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8014250:	b580      	push	{r7, lr}
 8014252:	b084      	sub	sp, #16
 8014254:	af00      	add	r7, sp, #0
 8014256:	6078      	str	r0, [r7, #4]
 8014258:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;
 801425a:	2300      	movs	r3, #0
 801425c:	60bb      	str	r3, [r7, #8]


  if (mutex_id == NULL) {
 801425e:	687b      	ldr	r3, [r7, #4]
 8014260:	2b00      	cmp	r3, #0
 8014262:	d101      	bne.n	8014268 <osMutexWait+0x18>
    return osErrorParameter;
 8014264:	2380      	movs	r3, #128	; 0x80
 8014266:	e03a      	b.n	80142de <osMutexWait+0x8e>
  }

  ticks = 0;
 8014268:	2300      	movs	r3, #0
 801426a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 801426c:	683b      	ldr	r3, [r7, #0]
 801426e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014272:	d103      	bne.n	801427c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8014274:	f04f 33ff 	mov.w	r3, #4294967295
 8014278:	60fb      	str	r3, [r7, #12]
 801427a:	e009      	b.n	8014290 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 801427c:	683b      	ldr	r3, [r7, #0]
 801427e:	2b00      	cmp	r3, #0
 8014280:	d006      	beq.n	8014290 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8014282:	683b      	ldr	r3, [r7, #0]
 8014284:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8014286:	68fb      	ldr	r3, [r7, #12]
 8014288:	2b00      	cmp	r3, #0
 801428a:	d101      	bne.n	8014290 <osMutexWait+0x40>
      ticks = 1;
 801428c:	2301      	movs	r3, #1
 801428e:	60fb      	str	r3, [r7, #12]
    }
  }

  if (inHandlerMode()) {
 8014290:	f7ff fec1 	bl	8014016 <inHandlerMode>
 8014294:	4603      	mov	r3, r0
 8014296:	2b00      	cmp	r3, #0
 8014298:	d017      	beq.n	80142ca <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 801429a:	f107 0308 	add.w	r3, r7, #8
 801429e:	461a      	mov	r2, r3
 80142a0:	2100      	movs	r1, #0
 80142a2:	6878      	ldr	r0, [r7, #4]
 80142a4:	f001 f864 	bl	8015370 <xQueueReceiveFromISR>
 80142a8:	4603      	mov	r3, r0
 80142aa:	2b01      	cmp	r3, #1
 80142ac:	d001      	beq.n	80142b2 <osMutexWait+0x62>
      return osErrorOS;
 80142ae:	23ff      	movs	r3, #255	; 0xff
 80142b0:	e015      	b.n	80142de <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80142b2:	68bb      	ldr	r3, [r7, #8]
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d011      	beq.n	80142dc <osMutexWait+0x8c>
 80142b8:	4b0b      	ldr	r3, [pc, #44]	; (80142e8 <osMutexWait+0x98>)
 80142ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80142be:	601a      	str	r2, [r3, #0]
 80142c0:	f3bf 8f4f 	dsb	sy
 80142c4:	f3bf 8f6f 	isb	sy
 80142c8:	e008      	b.n	80142dc <osMutexWait+0x8c>
  }
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 80142ca:	68f9      	ldr	r1, [r7, #12]
 80142cc:	6878      	ldr	r0, [r7, #4]
 80142ce:	f000 ff47 	bl	8015160 <xQueueSemaphoreTake>
 80142d2:	4603      	mov	r3, r0
 80142d4:	2b01      	cmp	r3, #1
 80142d6:	d001      	beq.n	80142dc <osMutexWait+0x8c>
    return osErrorOS;
 80142d8:	23ff      	movs	r3, #255	; 0xff
 80142da:	e000      	b.n	80142de <osMutexWait+0x8e>
  }

  return osOK;
 80142dc:	2300      	movs	r3, #0
}
 80142de:	4618      	mov	r0, r3
 80142e0:	3710      	adds	r7, #16
 80142e2:	46bd      	mov	sp, r7
 80142e4:	bd80      	pop	{r7, pc}
 80142e6:	bf00      	nop
 80142e8:	e000ed04 	.word	0xe000ed04

080142ec <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80142ec:	b580      	push	{r7, lr}
 80142ee:	b084      	sub	sp, #16
 80142f0:	af00      	add	r7, sp, #0
 80142f2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80142f4:	2300      	movs	r3, #0
 80142f6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80142f8:	2300      	movs	r3, #0
 80142fa:	60bb      	str	r3, [r7, #8]

  if (inHandlerMode()) {
 80142fc:	f7ff fe8b 	bl	8014016 <inHandlerMode>
 8014300:	4603      	mov	r3, r0
 8014302:	2b00      	cmp	r3, #0
 8014304:	d016      	beq.n	8014334 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8014306:	f107 0308 	add.w	r3, r7, #8
 801430a:	4619      	mov	r1, r3
 801430c:	6878      	ldr	r0, [r7, #4]
 801430e:	f000 fdc1 	bl	8014e94 <xQueueGiveFromISR>
 8014312:	4603      	mov	r3, r0
 8014314:	2b01      	cmp	r3, #1
 8014316:	d001      	beq.n	801431c <osMutexRelease+0x30>
      return osErrorOS;
 8014318:	23ff      	movs	r3, #255	; 0xff
 801431a:	e017      	b.n	801434c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 801431c:	68bb      	ldr	r3, [r7, #8]
 801431e:	2b00      	cmp	r3, #0
 8014320:	d013      	beq.n	801434a <osMutexRelease+0x5e>
 8014322:	4b0c      	ldr	r3, [pc, #48]	; (8014354 <osMutexRelease+0x68>)
 8014324:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014328:	601a      	str	r2, [r3, #0]
 801432a:	f3bf 8f4f 	dsb	sy
 801432e:	f3bf 8f6f 	isb	sy
 8014332:	e00a      	b.n	801434a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE)
 8014334:	2300      	movs	r3, #0
 8014336:	2200      	movs	r2, #0
 8014338:	2100      	movs	r1, #0
 801433a:	6878      	ldr	r0, [r7, #4]
 801433c:	f000 fc1c 	bl	8014b78 <xQueueGenericSend>
 8014340:	4603      	mov	r3, r0
 8014342:	2b01      	cmp	r3, #1
 8014344:	d001      	beq.n	801434a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8014346:	23ff      	movs	r3, #255	; 0xff
 8014348:	60fb      	str	r3, [r7, #12]
  }
  return result;
 801434a:	68fb      	ldr	r3, [r7, #12]
}
 801434c:	4618      	mov	r0, r3
 801434e:	3710      	adds	r7, #16
 8014350:	46bd      	mov	sp, r7
 8014352:	bd80      	pop	{r7, pc}
 8014354:	e000ed04 	.word	0xe000ed04

08014358 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{
 8014358:	b580      	push	{r7, lr}
 801435a:	b086      	sub	sp, #24
 801435c:	af02      	add	r7, sp, #8
 801435e:	6078      	str	r0, [r7, #4]
 8014360:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;

  if (semaphore_def->controlblock != NULL){
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	685b      	ldr	r3, [r3, #4]
 8014366:	2b00      	cmp	r3, #0
 8014368:	d010      	beq.n	801438c <osSemaphoreCreate+0x34>
    if (count == 1) {
 801436a:	683b      	ldr	r3, [r7, #0]
 801436c:	2b01      	cmp	r3, #1
 801436e:	d10b      	bne.n	8014388 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	685a      	ldr	r2, [r3, #4]
 8014374:	2303      	movs	r3, #3
 8014376:	9300      	str	r3, [sp, #0]
 8014378:	4613      	mov	r3, r2
 801437a:	2200      	movs	r2, #0
 801437c:	2100      	movs	r1, #0
 801437e:	2001      	movs	r0, #1
 8014380:	f000 fadc 	bl	801493c <xQueueGenericCreateStatic>
 8014384:	4603      	mov	r3, r0
 8014386:	e016      	b.n	80143b6 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8014388:	2300      	movs	r3, #0
 801438a:	e014      	b.n	80143b6 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 801438c:	683b      	ldr	r3, [r7, #0]
 801438e:	2b01      	cmp	r3, #1
 8014390:	d110      	bne.n	80143b4 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8014392:	2203      	movs	r2, #3
 8014394:	2100      	movs	r1, #0
 8014396:	2001      	movs	r0, #1
 8014398:	f000 fb43 	bl	8014a22 <xQueueGenericCreate>
 801439c:	60f8      	str	r0, [r7, #12]
 801439e:	68fb      	ldr	r3, [r7, #12]
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d005      	beq.n	80143b0 <osSemaphoreCreate+0x58>
 80143a4:	2300      	movs	r3, #0
 80143a6:	2200      	movs	r2, #0
 80143a8:	2100      	movs	r1, #0
 80143aa:	68f8      	ldr	r0, [r7, #12]
 80143ac:	f000 fbe4 	bl	8014b78 <xQueueGenericSend>
      return sema;
 80143b0:	68fb      	ldr	r3, [r7, #12]
 80143b2:	e000      	b.n	80143b6 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 80143b4:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 80143b6:	4618      	mov	r0, r3
 80143b8:	3710      	adds	r7, #16
 80143ba:	46bd      	mov	sp, r7
 80143bc:	bd80      	pop	{r7, pc}
	...

080143c0 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 80143c0:	b580      	push	{r7, lr}
 80143c2:	b084      	sub	sp, #16
 80143c4:	af00      	add	r7, sp, #0
 80143c6:	6078      	str	r0, [r7, #4]
 80143c8:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;
 80143ca:	2300      	movs	r3, #0
 80143cc:	60bb      	str	r3, [r7, #8]


  if (semaphore_id == NULL) {
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	d101      	bne.n	80143d8 <osSemaphoreWait+0x18>
    return osErrorParameter;
 80143d4:	2380      	movs	r3, #128	; 0x80
 80143d6:	e03a      	b.n	801444e <osSemaphoreWait+0x8e>
  }

  ticks = 0;
 80143d8:	2300      	movs	r3, #0
 80143da:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80143dc:	683b      	ldr	r3, [r7, #0]
 80143de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80143e2:	d103      	bne.n	80143ec <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80143e4:	f04f 33ff 	mov.w	r3, #4294967295
 80143e8:	60fb      	str	r3, [r7, #12]
 80143ea:	e009      	b.n	8014400 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80143ec:	683b      	ldr	r3, [r7, #0]
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	d006      	beq.n	8014400 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80143f2:	683b      	ldr	r3, [r7, #0]
 80143f4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80143f6:	68fb      	ldr	r3, [r7, #12]
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d101      	bne.n	8014400 <osSemaphoreWait+0x40>
      ticks = 1;
 80143fc:	2301      	movs	r3, #1
 80143fe:	60fb      	str	r3, [r7, #12]
    }
  }

  if (inHandlerMode()) {
 8014400:	f7ff fe09 	bl	8014016 <inHandlerMode>
 8014404:	4603      	mov	r3, r0
 8014406:	2b00      	cmp	r3, #0
 8014408:	d017      	beq.n	801443a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 801440a:	f107 0308 	add.w	r3, r7, #8
 801440e:	461a      	mov	r2, r3
 8014410:	2100      	movs	r1, #0
 8014412:	6878      	ldr	r0, [r7, #4]
 8014414:	f000 ffac 	bl	8015370 <xQueueReceiveFromISR>
 8014418:	4603      	mov	r3, r0
 801441a:	2b01      	cmp	r3, #1
 801441c:	d001      	beq.n	8014422 <osSemaphoreWait+0x62>
      return osErrorOS;
 801441e:	23ff      	movs	r3, #255	; 0xff
 8014420:	e015      	b.n	801444e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8014422:	68bb      	ldr	r3, [r7, #8]
 8014424:	2b00      	cmp	r3, #0
 8014426:	d011      	beq.n	801444c <osSemaphoreWait+0x8c>
 8014428:	4b0b      	ldr	r3, [pc, #44]	; (8014458 <osSemaphoreWait+0x98>)
 801442a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801442e:	601a      	str	r2, [r3, #0]
 8014430:	f3bf 8f4f 	dsb	sy
 8014434:	f3bf 8f6f 	isb	sy
 8014438:	e008      	b.n	801444c <osSemaphoreWait+0x8c>
  }
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 801443a:	68f9      	ldr	r1, [r7, #12]
 801443c:	6878      	ldr	r0, [r7, #4]
 801443e:	f000 fe8f 	bl	8015160 <xQueueSemaphoreTake>
 8014442:	4603      	mov	r3, r0
 8014444:	2b01      	cmp	r3, #1
 8014446:	d001      	beq.n	801444c <osSemaphoreWait+0x8c>
    return osErrorOS;
 8014448:	23ff      	movs	r3, #255	; 0xff
 801444a:	e000      	b.n	801444e <osSemaphoreWait+0x8e>
  }

  return osOK;
 801444c:	2300      	movs	r3, #0
}
 801444e:	4618      	mov	r0, r3
 8014450:	3710      	adds	r7, #16
 8014452:	46bd      	mov	sp, r7
 8014454:	bd80      	pop	{r7, pc}
 8014456:	bf00      	nop
 8014458:	e000ed04 	.word	0xe000ed04

0801445c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 801445c:	b580      	push	{r7, lr}
 801445e:	b084      	sub	sp, #16
 8014460:	af00      	add	r7, sp, #0
 8014462:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8014464:	2300      	movs	r3, #0
 8014466:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8014468:	2300      	movs	r3, #0
 801446a:	60bb      	str	r3, [r7, #8]


  if (inHandlerMode()) {
 801446c:	f7ff fdd3 	bl	8014016 <inHandlerMode>
 8014470:	4603      	mov	r3, r0
 8014472:	2b00      	cmp	r3, #0
 8014474:	d016      	beq.n	80144a4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8014476:	f107 0308 	add.w	r3, r7, #8
 801447a:	4619      	mov	r1, r3
 801447c:	6878      	ldr	r0, [r7, #4]
 801447e:	f000 fd09 	bl	8014e94 <xQueueGiveFromISR>
 8014482:	4603      	mov	r3, r0
 8014484:	2b01      	cmp	r3, #1
 8014486:	d001      	beq.n	801448c <osSemaphoreRelease+0x30>
      return osErrorOS;
 8014488:	23ff      	movs	r3, #255	; 0xff
 801448a:	e017      	b.n	80144bc <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 801448c:	68bb      	ldr	r3, [r7, #8]
 801448e:	2b00      	cmp	r3, #0
 8014490:	d013      	beq.n	80144ba <osSemaphoreRelease+0x5e>
 8014492:	4b0c      	ldr	r3, [pc, #48]	; (80144c4 <osSemaphoreRelease+0x68>)
 8014494:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014498:	601a      	str	r2, [r3, #0]
 801449a:	f3bf 8f4f 	dsb	sy
 801449e:	f3bf 8f6f 	isb	sy
 80144a2:	e00a      	b.n	80144ba <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 80144a4:	2300      	movs	r3, #0
 80144a6:	2200      	movs	r2, #0
 80144a8:	2100      	movs	r1, #0
 80144aa:	6878      	ldr	r0, [r7, #4]
 80144ac:	f000 fb64 	bl	8014b78 <xQueueGenericSend>
 80144b0:	4603      	mov	r3, r0
 80144b2:	2b01      	cmp	r3, #1
 80144b4:	d001      	beq.n	80144ba <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 80144b6:	23ff      	movs	r3, #255	; 0xff
 80144b8:	60fb      	str	r3, [r7, #12]
    }
  }

  return result;
 80144ba:	68fb      	ldr	r3, [r7, #12]
}
 80144bc:	4618      	mov	r0, r3
 80144be:	3710      	adds	r7, #16
 80144c0:	46bd      	mov	sp, r7
 80144c2:	bd80      	pop	{r7, pc}
 80144c4:	e000ed04 	.word	0xe000ed04

080144c8 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 80144c8:	b580      	push	{r7, lr}
 80144ca:	b082      	sub	sp, #8
 80144cc:	af00      	add	r7, sp, #0
 80144ce:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 80144d0:	f7ff fda1 	bl	8014016 <inHandlerMode>
 80144d4:	4603      	mov	r3, r0
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d001      	beq.n	80144de <osSemaphoreDelete+0x16>
    return osErrorISR;
 80144da:	2382      	movs	r3, #130	; 0x82
 80144dc:	e003      	b.n	80144e6 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 80144de:	6878      	ldr	r0, [r7, #4]
 80144e0:	f000 ffc3 	bl	801546a <vQueueDelete>

  return osOK;
 80144e4:	2300      	movs	r3, #0
}
 80144e6:	4618      	mov	r0, r3
 80144e8:	3708      	adds	r7, #8
 80144ea:	46bd      	mov	sp, r7
 80144ec:	bd80      	pop	{r7, pc}

080144ee <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80144ee:	b590      	push	{r4, r7, lr}
 80144f0:	b085      	sub	sp, #20
 80144f2:	af02      	add	r7, sp, #8
 80144f4:	6078      	str	r0, [r7, #4]
 80144f6:	6039      	str	r1, [r7, #0]
  (void) thread_id;

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80144f8:	687b      	ldr	r3, [r7, #4]
 80144fa:	689b      	ldr	r3, [r3, #8]
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d012      	beq.n	8014526 <osMessageCreate+0x38>
 8014500:	687b      	ldr	r3, [r7, #4]
 8014502:	68db      	ldr	r3, [r3, #12]
 8014504:	2b00      	cmp	r3, #0
 8014506:	d00e      	beq.n	8014526 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	6818      	ldr	r0, [r3, #0]
 801450c:	687b      	ldr	r3, [r7, #4]
 801450e:	6859      	ldr	r1, [r3, #4]
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	689a      	ldr	r2, [r3, #8]
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	68dc      	ldr	r4, [r3, #12]
 8014518:	2300      	movs	r3, #0
 801451a:	9300      	str	r3, [sp, #0]
 801451c:	4623      	mov	r3, r4
 801451e:	f000 fa0d 	bl	801493c <xQueueGenericCreateStatic>
 8014522:	4603      	mov	r3, r0
 8014524:	e008      	b.n	8014538 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	6818      	ldr	r0, [r3, #0]
 801452a:	687b      	ldr	r3, [r7, #4]
 801452c:	685b      	ldr	r3, [r3, #4]
 801452e:	2200      	movs	r2, #0
 8014530:	4619      	mov	r1, r3
 8014532:	f000 fa76 	bl	8014a22 <xQueueGenericCreate>
 8014536:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8014538:	4618      	mov	r0, r3
 801453a:	370c      	adds	r7, #12
 801453c:	46bd      	mov	sp, r7
 801453e:	bd90      	pop	{r4, r7, pc}

08014540 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8014540:	b580      	push	{r7, lr}
 8014542:	b086      	sub	sp, #24
 8014544:	af00      	add	r7, sp, #0
 8014546:	60f8      	str	r0, [r7, #12]
 8014548:	60b9      	str	r1, [r7, #8]
 801454a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 801454c:	2300      	movs	r3, #0
 801454e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;

  ticks = millisec / portTICK_PERIOD_MS;
 8014550:	687b      	ldr	r3, [r7, #4]
 8014552:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8014554:	697b      	ldr	r3, [r7, #20]
 8014556:	2b00      	cmp	r3, #0
 8014558:	d101      	bne.n	801455e <osMessagePut+0x1e>
    ticks = 1;
 801455a:	2301      	movs	r3, #1
 801455c:	617b      	str	r3, [r7, #20]
  }

  if (inHandlerMode()) {
 801455e:	f7ff fd5a 	bl	8014016 <inHandlerMode>
 8014562:	4603      	mov	r3, r0
 8014564:	2b00      	cmp	r3, #0
 8014566:	d018      	beq.n	801459a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8014568:	f107 0210 	add.w	r2, r7, #16
 801456c:	f107 0108 	add.w	r1, r7, #8
 8014570:	2300      	movs	r3, #0
 8014572:	68f8      	ldr	r0, [r7, #12]
 8014574:	f000 fbfa 	bl	8014d6c <xQueueGenericSendFromISR>
 8014578:	4603      	mov	r3, r0
 801457a:	2b01      	cmp	r3, #1
 801457c:	d001      	beq.n	8014582 <osMessagePut+0x42>
      return osErrorOS;
 801457e:	23ff      	movs	r3, #255	; 0xff
 8014580:	e018      	b.n	80145b4 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014582:	693b      	ldr	r3, [r7, #16]
 8014584:	2b00      	cmp	r3, #0
 8014586:	d014      	beq.n	80145b2 <osMessagePut+0x72>
 8014588:	4b0c      	ldr	r3, [pc, #48]	; (80145bc <osMessagePut+0x7c>)
 801458a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801458e:	601a      	str	r2, [r3, #0]
 8014590:	f3bf 8f4f 	dsb	sy
 8014594:	f3bf 8f6f 	isb	sy
 8014598:	e00b      	b.n	80145b2 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 801459a:	f107 0108 	add.w	r1, r7, #8
 801459e:	2300      	movs	r3, #0
 80145a0:	697a      	ldr	r2, [r7, #20]
 80145a2:	68f8      	ldr	r0, [r7, #12]
 80145a4:	f000 fae8 	bl	8014b78 <xQueueGenericSend>
 80145a8:	4603      	mov	r3, r0
 80145aa:	2b01      	cmp	r3, #1
 80145ac:	d001      	beq.n	80145b2 <osMessagePut+0x72>
      return osErrorOS;
 80145ae:	23ff      	movs	r3, #255	; 0xff
 80145b0:	e000      	b.n	80145b4 <osMessagePut+0x74>
    }
  }

  return osOK;
 80145b2:	2300      	movs	r3, #0
}
 80145b4:	4618      	mov	r0, r3
 80145b6:	3718      	adds	r7, #24
 80145b8:	46bd      	mov	sp, r7
 80145ba:	bd80      	pop	{r7, pc}
 80145bc:	e000ed04 	.word	0xe000ed04

080145c0 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 80145c0:	b590      	push	{r4, r7, lr}
 80145c2:	b08b      	sub	sp, #44	; 0x2c
 80145c4:	af00      	add	r7, sp, #0
 80145c6:	60f8      	str	r0, [r7, #12]
 80145c8:	60b9      	str	r1, [r7, #8]
 80145ca:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;

  event.def.message_id = queue_id;
 80145cc:	68bb      	ldr	r3, [r7, #8]
 80145ce:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 80145d0:	2300      	movs	r3, #0
 80145d2:	61bb      	str	r3, [r7, #24]

  if (queue_id == NULL) {
 80145d4:	68bb      	ldr	r3, [r7, #8]
 80145d6:	2b00      	cmp	r3, #0
 80145d8:	d10a      	bne.n	80145f0 <osMessageGet+0x30>
    event.status = osErrorParameter;
 80145da:	2380      	movs	r3, #128	; 0x80
 80145dc:	617b      	str	r3, [r7, #20]
    return event;
 80145de:	68fb      	ldr	r3, [r7, #12]
 80145e0:	461c      	mov	r4, r3
 80145e2:	f107 0314 	add.w	r3, r7, #20
 80145e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80145ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80145ee:	e054      	b.n	801469a <osMessageGet+0xda>
  }

  taskWoken = pdFALSE;
 80145f0:	2300      	movs	r3, #0
 80145f2:	623b      	str	r3, [r7, #32]

  ticks = 0;
 80145f4:	2300      	movs	r3, #0
 80145f6:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80145fe:	d103      	bne.n	8014608 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8014600:	f04f 33ff 	mov.w	r3, #4294967295
 8014604:	627b      	str	r3, [r7, #36]	; 0x24
 8014606:	e009      	b.n	801461c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	2b00      	cmp	r3, #0
 801460c:	d006      	beq.n	801461c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8014612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014614:	2b00      	cmp	r3, #0
 8014616:	d101      	bne.n	801461c <osMessageGet+0x5c>
      ticks = 1;
 8014618:	2301      	movs	r3, #1
 801461a:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }

  if (inHandlerMode()) {
 801461c:	f7ff fcfb 	bl	8014016 <inHandlerMode>
 8014620:	4603      	mov	r3, r0
 8014622:	2b00      	cmp	r3, #0
 8014624:	d01c      	beq.n	8014660 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8014626:	f107 0220 	add.w	r2, r7, #32
 801462a:	f107 0314 	add.w	r3, r7, #20
 801462e:	3304      	adds	r3, #4
 8014630:	4619      	mov	r1, r3
 8014632:	68b8      	ldr	r0, [r7, #8]
 8014634:	f000 fe9c 	bl	8015370 <xQueueReceiveFromISR>
 8014638:	4603      	mov	r3, r0
 801463a:	2b01      	cmp	r3, #1
 801463c:	d102      	bne.n	8014644 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 801463e:	2310      	movs	r3, #16
 8014640:	617b      	str	r3, [r7, #20]
 8014642:	e001      	b.n	8014648 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8014644:	2300      	movs	r3, #0
 8014646:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8014648:	6a3b      	ldr	r3, [r7, #32]
 801464a:	2b00      	cmp	r3, #0
 801464c:	d01d      	beq.n	801468a <osMessageGet+0xca>
 801464e:	4b15      	ldr	r3, [pc, #84]	; (80146a4 <osMessageGet+0xe4>)
 8014650:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014654:	601a      	str	r2, [r3, #0]
 8014656:	f3bf 8f4f 	dsb	sy
 801465a:	f3bf 8f6f 	isb	sy
 801465e:	e014      	b.n	801468a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8014660:	f107 0314 	add.w	r3, r7, #20
 8014664:	3304      	adds	r3, #4
 8014666:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014668:	4619      	mov	r1, r3
 801466a:	68b8      	ldr	r0, [r7, #8]
 801466c:	f000 fc9c 	bl	8014fa8 <xQueueReceive>
 8014670:	4603      	mov	r3, r0
 8014672:	2b01      	cmp	r3, #1
 8014674:	d102      	bne.n	801467c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8014676:	2310      	movs	r3, #16
 8014678:	617b      	str	r3, [r7, #20]
 801467a:	e006      	b.n	801468a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 801467c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801467e:	2b00      	cmp	r3, #0
 8014680:	d101      	bne.n	8014686 <osMessageGet+0xc6>
 8014682:	2300      	movs	r3, #0
 8014684:	e000      	b.n	8014688 <osMessageGet+0xc8>
 8014686:	2340      	movs	r3, #64	; 0x40
 8014688:	617b      	str	r3, [r7, #20]
    }
  }

  return event;
 801468a:	68fb      	ldr	r3, [r7, #12]
 801468c:	461c      	mov	r4, r3
 801468e:	f107 0314 	add.w	r3, r7, #20
 8014692:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014696:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 801469a:	68f8      	ldr	r0, [r7, #12]
 801469c:	372c      	adds	r7, #44	; 0x2c
 801469e:	46bd      	mov	sp, r7
 80146a0:	bd90      	pop	{r4, r7, pc}
 80146a2:	bf00      	nop
 80146a4:	e000ed04 	.word	0xe000ed04

080146a8 <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 80146a8:	b580      	push	{r7, lr}
 80146aa:	b082      	sub	sp, #8
 80146ac:	af00      	add	r7, sp, #0
 80146ae:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 80146b0:	6878      	ldr	r0, [r7, #4]
 80146b2:	f001 fa13 	bl	8015adc <vTaskSuspend>

  return osOK;
 80146b6:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 80146b8:	4618      	mov	r0, r3
 80146ba:	3708      	adds	r7, #8
 80146bc:	46bd      	mov	sp, r7
 80146be:	bd80      	pop	{r7, pc}

080146c0 <osThreadResume>:
* @brief  Resume execution of a suspended thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadResume (osThreadId thread_id)
{
 80146c0:	b580      	push	{r7, lr}
 80146c2:	b082      	sub	sp, #8
 80146c4:	af00      	add	r7, sp, #0
 80146c6:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
  if(inHandlerMode())
 80146c8:	f7ff fca5 	bl	8014016 <inHandlerMode>
 80146cc:	4603      	mov	r3, r0
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d00e      	beq.n	80146f0 <osThreadResume+0x30>
  {
    if (xTaskResumeFromISR(thread_id) == pdTRUE)
 80146d2:	6878      	ldr	r0, [r7, #4]
 80146d4:	f001 fb20 	bl	8015d18 <xTaskResumeFromISR>
 80146d8:	4603      	mov	r3, r0
 80146da:	2b01      	cmp	r3, #1
 80146dc:	d10b      	bne.n	80146f6 <osThreadResume+0x36>
    {
      portYIELD_FROM_ISR(pdTRUE);
 80146de:	4b08      	ldr	r3, [pc, #32]	; (8014700 <osThreadResume+0x40>)
 80146e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80146e4:	601a      	str	r2, [r3, #0]
 80146e6:	f3bf 8f4f 	dsb	sy
 80146ea:	f3bf 8f6f 	isb	sy
 80146ee:	e002      	b.n	80146f6 <osThreadResume+0x36>
    }
  }
  else
  {
    vTaskResume(thread_id);
 80146f0:	6878      	ldr	r0, [r7, #4]
 80146f2:	f001 fab5 	bl	8015c60 <vTaskResume>
  }
  return osOK;
 80146f6:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 80146f8:	4618      	mov	r0, r3
 80146fa:	3708      	adds	r7, #8
 80146fc:	46bd      	mov	sp, r7
 80146fe:	bd80      	pop	{r7, pc}
 8014700:	e000ed04 	.word	0xe000ed04

08014704 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8014704:	b480      	push	{r7}
 8014706:	b083      	sub	sp, #12
 8014708:	af00      	add	r7, sp, #0
 801470a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	f103 0208 	add.w	r2, r3, #8
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8014716:	687b      	ldr	r3, [r7, #4]
 8014718:	f04f 32ff 	mov.w	r2, #4294967295
 801471c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	f103 0208 	add.w	r2, r3, #8
 8014724:	687b      	ldr	r3, [r7, #4]
 8014726:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014728:	687b      	ldr	r3, [r7, #4]
 801472a:	f103 0208 	add.w	r2, r3, #8
 801472e:	687b      	ldr	r3, [r7, #4]
 8014730:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8014732:	687b      	ldr	r3, [r7, #4]
 8014734:	2200      	movs	r2, #0
 8014736:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8014738:	bf00      	nop
 801473a:	370c      	adds	r7, #12
 801473c:	46bd      	mov	sp, r7
 801473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014742:	4770      	bx	lr

08014744 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8014744:	b480      	push	{r7}
 8014746:	b083      	sub	sp, #12
 8014748:	af00      	add	r7, sp, #0
 801474a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	2200      	movs	r2, #0
 8014750:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8014752:	bf00      	nop
 8014754:	370c      	adds	r7, #12
 8014756:	46bd      	mov	sp, r7
 8014758:	f85d 7b04 	ldr.w	r7, [sp], #4
 801475c:	4770      	bx	lr

0801475e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801475e:	b480      	push	{r7}
 8014760:	b085      	sub	sp, #20
 8014762:	af00      	add	r7, sp, #0
 8014764:	6078      	str	r0, [r7, #4]
 8014766:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8014768:	687b      	ldr	r3, [r7, #4]
 801476a:	685b      	ldr	r3, [r3, #4]
 801476c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801476e:	683b      	ldr	r3, [r7, #0]
 8014770:	68fa      	ldr	r2, [r7, #12]
 8014772:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	689a      	ldr	r2, [r3, #8]
 8014778:	683b      	ldr	r3, [r7, #0]
 801477a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 801477c:	68fb      	ldr	r3, [r7, #12]
 801477e:	689b      	ldr	r3, [r3, #8]
 8014780:	683a      	ldr	r2, [r7, #0]
 8014782:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8014784:	68fb      	ldr	r3, [r7, #12]
 8014786:	683a      	ldr	r2, [r7, #0]
 8014788:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 801478a:	683b      	ldr	r3, [r7, #0]
 801478c:	687a      	ldr	r2, [r7, #4]
 801478e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	681b      	ldr	r3, [r3, #0]
 8014794:	1c5a      	adds	r2, r3, #1
 8014796:	687b      	ldr	r3, [r7, #4]
 8014798:	601a      	str	r2, [r3, #0]
}
 801479a:	bf00      	nop
 801479c:	3714      	adds	r7, #20
 801479e:	46bd      	mov	sp, r7
 80147a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147a4:	4770      	bx	lr

080147a6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80147a6:	b480      	push	{r7}
 80147a8:	b085      	sub	sp, #20
 80147aa:	af00      	add	r7, sp, #0
 80147ac:	6078      	str	r0, [r7, #4]
 80147ae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80147b0:	683b      	ldr	r3, [r7, #0]
 80147b2:	681b      	ldr	r3, [r3, #0]
 80147b4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80147b6:	68bb      	ldr	r3, [r7, #8]
 80147b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80147bc:	d103      	bne.n	80147c6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	691b      	ldr	r3, [r3, #16]
 80147c2:	60fb      	str	r3, [r7, #12]
 80147c4:	e00c      	b.n	80147e0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80147c6:	687b      	ldr	r3, [r7, #4]
 80147c8:	3308      	adds	r3, #8
 80147ca:	60fb      	str	r3, [r7, #12]
 80147cc:	e002      	b.n	80147d4 <vListInsert+0x2e>
 80147ce:	68fb      	ldr	r3, [r7, #12]
 80147d0:	685b      	ldr	r3, [r3, #4]
 80147d2:	60fb      	str	r3, [r7, #12]
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	685b      	ldr	r3, [r3, #4]
 80147d8:	681b      	ldr	r3, [r3, #0]
 80147da:	68ba      	ldr	r2, [r7, #8]
 80147dc:	429a      	cmp	r2, r3
 80147de:	d2f6      	bcs.n	80147ce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80147e0:	68fb      	ldr	r3, [r7, #12]
 80147e2:	685a      	ldr	r2, [r3, #4]
 80147e4:	683b      	ldr	r3, [r7, #0]
 80147e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80147e8:	683b      	ldr	r3, [r7, #0]
 80147ea:	685b      	ldr	r3, [r3, #4]
 80147ec:	683a      	ldr	r2, [r7, #0]
 80147ee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80147f0:	683b      	ldr	r3, [r7, #0]
 80147f2:	68fa      	ldr	r2, [r7, #12]
 80147f4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	683a      	ldr	r2, [r7, #0]
 80147fa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80147fc:	683b      	ldr	r3, [r7, #0]
 80147fe:	687a      	ldr	r2, [r7, #4]
 8014800:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	681b      	ldr	r3, [r3, #0]
 8014806:	1c5a      	adds	r2, r3, #1
 8014808:	687b      	ldr	r3, [r7, #4]
 801480a:	601a      	str	r2, [r3, #0]
}
 801480c:	bf00      	nop
 801480e:	3714      	adds	r7, #20
 8014810:	46bd      	mov	sp, r7
 8014812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014816:	4770      	bx	lr

08014818 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8014818:	b480      	push	{r7}
 801481a:	b085      	sub	sp, #20
 801481c:	af00      	add	r7, sp, #0
 801481e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	691b      	ldr	r3, [r3, #16]
 8014824:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	685b      	ldr	r3, [r3, #4]
 801482a:	687a      	ldr	r2, [r7, #4]
 801482c:	6892      	ldr	r2, [r2, #8]
 801482e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	689b      	ldr	r3, [r3, #8]
 8014834:	687a      	ldr	r2, [r7, #4]
 8014836:	6852      	ldr	r2, [r2, #4]
 8014838:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801483a:	68fb      	ldr	r3, [r7, #12]
 801483c:	685b      	ldr	r3, [r3, #4]
 801483e:	687a      	ldr	r2, [r7, #4]
 8014840:	429a      	cmp	r2, r3
 8014842:	d103      	bne.n	801484c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8014844:	687b      	ldr	r3, [r7, #4]
 8014846:	689a      	ldr	r2, [r3, #8]
 8014848:	68fb      	ldr	r3, [r7, #12]
 801484a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	2200      	movs	r2, #0
 8014850:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8014852:	68fb      	ldr	r3, [r7, #12]
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	1e5a      	subs	r2, r3, #1
 8014858:	68fb      	ldr	r3, [r7, #12]
 801485a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 801485c:	68fb      	ldr	r3, [r7, #12]
 801485e:	681b      	ldr	r3, [r3, #0]
}
 8014860:	4618      	mov	r0, r3
 8014862:	3714      	adds	r7, #20
 8014864:	46bd      	mov	sp, r7
 8014866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801486a:	4770      	bx	lr

0801486c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 801486c:	b580      	push	{r7, lr}
 801486e:	b084      	sub	sp, #16
 8014870:	af00      	add	r7, sp, #0
 8014872:	6078      	str	r0, [r7, #4]
 8014874:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8014876:	687b      	ldr	r3, [r7, #4]
 8014878:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801487a:	68fb      	ldr	r3, [r7, #12]
 801487c:	2b00      	cmp	r3, #0
 801487e:	d109      	bne.n	8014894 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8014880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014884:	f383 8811 	msr	BASEPRI, r3
 8014888:	f3bf 8f6f 	isb	sy
 801488c:	f3bf 8f4f 	dsb	sy
 8014890:	60bb      	str	r3, [r7, #8]
 8014892:	e7fe      	b.n	8014892 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8014894:	f002 fbe2 	bl	801705c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014898:	68fb      	ldr	r3, [r7, #12]
 801489a:	681a      	ldr	r2, [r3, #0]
 801489c:	68fb      	ldr	r3, [r7, #12]
 801489e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80148a0:	68f9      	ldr	r1, [r7, #12]
 80148a2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80148a4:	fb01 f303 	mul.w	r3, r1, r3
 80148a8:	441a      	add	r2, r3
 80148aa:	68fb      	ldr	r3, [r7, #12]
 80148ac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80148ae:	68fb      	ldr	r3, [r7, #12]
 80148b0:	2200      	movs	r2, #0
 80148b2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80148b4:	68fb      	ldr	r3, [r7, #12]
 80148b6:	681a      	ldr	r2, [r3, #0]
 80148b8:	68fb      	ldr	r3, [r7, #12]
 80148ba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80148bc:	68fb      	ldr	r3, [r7, #12]
 80148be:	681a      	ldr	r2, [r3, #0]
 80148c0:	68fb      	ldr	r3, [r7, #12]
 80148c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80148c4:	3b01      	subs	r3, #1
 80148c6:	68f9      	ldr	r1, [r7, #12]
 80148c8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80148ca:	fb01 f303 	mul.w	r3, r1, r3
 80148ce:	441a      	add	r2, r3
 80148d0:	68fb      	ldr	r3, [r7, #12]
 80148d2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80148d4:	68fb      	ldr	r3, [r7, #12]
 80148d6:	22ff      	movs	r2, #255	; 0xff
 80148d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80148dc:	68fb      	ldr	r3, [r7, #12]
 80148de:	22ff      	movs	r2, #255	; 0xff
 80148e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80148e4:	683b      	ldr	r3, [r7, #0]
 80148e6:	2b00      	cmp	r3, #0
 80148e8:	d114      	bne.n	8014914 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80148ea:	68fb      	ldr	r3, [r7, #12]
 80148ec:	691b      	ldr	r3, [r3, #16]
 80148ee:	2b00      	cmp	r3, #0
 80148f0:	d01a      	beq.n	8014928 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80148f2:	68fb      	ldr	r3, [r7, #12]
 80148f4:	3310      	adds	r3, #16
 80148f6:	4618      	mov	r0, r3
 80148f8:	f001 fcbc 	bl	8016274 <xTaskRemoveFromEventList>
 80148fc:	4603      	mov	r3, r0
 80148fe:	2b00      	cmp	r3, #0
 8014900:	d012      	beq.n	8014928 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8014902:	4b0d      	ldr	r3, [pc, #52]	; (8014938 <xQueueGenericReset+0xcc>)
 8014904:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014908:	601a      	str	r2, [r3, #0]
 801490a:	f3bf 8f4f 	dsb	sy
 801490e:	f3bf 8f6f 	isb	sy
 8014912:	e009      	b.n	8014928 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8014914:	68fb      	ldr	r3, [r7, #12]
 8014916:	3310      	adds	r3, #16
 8014918:	4618      	mov	r0, r3
 801491a:	f7ff fef3 	bl	8014704 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801491e:	68fb      	ldr	r3, [r7, #12]
 8014920:	3324      	adds	r3, #36	; 0x24
 8014922:	4618      	mov	r0, r3
 8014924:	f7ff feee 	bl	8014704 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8014928:	f002 fbc6 	bl	80170b8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801492c:	2301      	movs	r3, #1
}
 801492e:	4618      	mov	r0, r3
 8014930:	3710      	adds	r7, #16
 8014932:	46bd      	mov	sp, r7
 8014934:	bd80      	pop	{r7, pc}
 8014936:	bf00      	nop
 8014938:	e000ed04 	.word	0xe000ed04

0801493c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801493c:	b580      	push	{r7, lr}
 801493e:	b08e      	sub	sp, #56	; 0x38
 8014940:	af02      	add	r7, sp, #8
 8014942:	60f8      	str	r0, [r7, #12]
 8014944:	60b9      	str	r1, [r7, #8]
 8014946:	607a      	str	r2, [r7, #4]
 8014948:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801494a:	68fb      	ldr	r3, [r7, #12]
 801494c:	2b00      	cmp	r3, #0
 801494e:	d109      	bne.n	8014964 <xQueueGenericCreateStatic+0x28>
 8014950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014954:	f383 8811 	msr	BASEPRI, r3
 8014958:	f3bf 8f6f 	isb	sy
 801495c:	f3bf 8f4f 	dsb	sy
 8014960:	62bb      	str	r3, [r7, #40]	; 0x28
 8014962:	e7fe      	b.n	8014962 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8014964:	683b      	ldr	r3, [r7, #0]
 8014966:	2b00      	cmp	r3, #0
 8014968:	d109      	bne.n	801497e <xQueueGenericCreateStatic+0x42>
 801496a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801496e:	f383 8811 	msr	BASEPRI, r3
 8014972:	f3bf 8f6f 	isb	sy
 8014976:	f3bf 8f4f 	dsb	sy
 801497a:	627b      	str	r3, [r7, #36]	; 0x24
 801497c:	e7fe      	b.n	801497c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	2b00      	cmp	r3, #0
 8014982:	d002      	beq.n	801498a <xQueueGenericCreateStatic+0x4e>
 8014984:	68bb      	ldr	r3, [r7, #8]
 8014986:	2b00      	cmp	r3, #0
 8014988:	d001      	beq.n	801498e <xQueueGenericCreateStatic+0x52>
 801498a:	2301      	movs	r3, #1
 801498c:	e000      	b.n	8014990 <xQueueGenericCreateStatic+0x54>
 801498e:	2300      	movs	r3, #0
 8014990:	2b00      	cmp	r3, #0
 8014992:	d109      	bne.n	80149a8 <xQueueGenericCreateStatic+0x6c>
 8014994:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014998:	f383 8811 	msr	BASEPRI, r3
 801499c:	f3bf 8f6f 	isb	sy
 80149a0:	f3bf 8f4f 	dsb	sy
 80149a4:	623b      	str	r3, [r7, #32]
 80149a6:	e7fe      	b.n	80149a6 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	d102      	bne.n	80149b4 <xQueueGenericCreateStatic+0x78>
 80149ae:	68bb      	ldr	r3, [r7, #8]
 80149b0:	2b00      	cmp	r3, #0
 80149b2:	d101      	bne.n	80149b8 <xQueueGenericCreateStatic+0x7c>
 80149b4:	2301      	movs	r3, #1
 80149b6:	e000      	b.n	80149ba <xQueueGenericCreateStatic+0x7e>
 80149b8:	2300      	movs	r3, #0
 80149ba:	2b00      	cmp	r3, #0
 80149bc:	d109      	bne.n	80149d2 <xQueueGenericCreateStatic+0x96>
 80149be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149c2:	f383 8811 	msr	BASEPRI, r3
 80149c6:	f3bf 8f6f 	isb	sy
 80149ca:	f3bf 8f4f 	dsb	sy
 80149ce:	61fb      	str	r3, [r7, #28]
 80149d0:	e7fe      	b.n	80149d0 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80149d2:	2348      	movs	r3, #72	; 0x48
 80149d4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80149d6:	697b      	ldr	r3, [r7, #20]
 80149d8:	2b48      	cmp	r3, #72	; 0x48
 80149da:	d009      	beq.n	80149f0 <xQueueGenericCreateStatic+0xb4>
 80149dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80149e0:	f383 8811 	msr	BASEPRI, r3
 80149e4:	f3bf 8f6f 	isb	sy
 80149e8:	f3bf 8f4f 	dsb	sy
 80149ec:	61bb      	str	r3, [r7, #24]
 80149ee:	e7fe      	b.n	80149ee <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80149f0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80149f2:	683b      	ldr	r3, [r7, #0]
 80149f4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80149f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149f8:	2b00      	cmp	r3, #0
 80149fa:	d00d      	beq.n	8014a18 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80149fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80149fe:	2201      	movs	r2, #1
 8014a00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014a04:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8014a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014a0a:	9300      	str	r3, [sp, #0]
 8014a0c:	4613      	mov	r3, r2
 8014a0e:	687a      	ldr	r2, [r7, #4]
 8014a10:	68b9      	ldr	r1, [r7, #8]
 8014a12:	68f8      	ldr	r0, [r7, #12]
 8014a14:	f000 f844 	bl	8014aa0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8014a1a:	4618      	mov	r0, r3
 8014a1c:	3730      	adds	r7, #48	; 0x30
 8014a1e:	46bd      	mov	sp, r7
 8014a20:	bd80      	pop	{r7, pc}

08014a22 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8014a22:	b580      	push	{r7, lr}
 8014a24:	b08a      	sub	sp, #40	; 0x28
 8014a26:	af02      	add	r7, sp, #8
 8014a28:	60f8      	str	r0, [r7, #12]
 8014a2a:	60b9      	str	r1, [r7, #8]
 8014a2c:	4613      	mov	r3, r2
 8014a2e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014a30:	68fb      	ldr	r3, [r7, #12]
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d109      	bne.n	8014a4a <xQueueGenericCreate+0x28>
 8014a36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a3a:	f383 8811 	msr	BASEPRI, r3
 8014a3e:	f3bf 8f6f 	isb	sy
 8014a42:	f3bf 8f4f 	dsb	sy
 8014a46:	613b      	str	r3, [r7, #16]
 8014a48:	e7fe      	b.n	8014a48 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8014a4a:	68bb      	ldr	r3, [r7, #8]
 8014a4c:	2b00      	cmp	r3, #0
 8014a4e:	d102      	bne.n	8014a56 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8014a50:	2300      	movs	r3, #0
 8014a52:	61fb      	str	r3, [r7, #28]
 8014a54:	e004      	b.n	8014a60 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014a56:	68fb      	ldr	r3, [r7, #12]
 8014a58:	68ba      	ldr	r2, [r7, #8]
 8014a5a:	fb02 f303 	mul.w	r3, r2, r3
 8014a5e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8014a60:	69fb      	ldr	r3, [r7, #28]
 8014a62:	3348      	adds	r3, #72	; 0x48
 8014a64:	4618      	mov	r0, r3
 8014a66:	f002 fc13 	bl	8017290 <pvPortMalloc>
 8014a6a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8014a6c:	69bb      	ldr	r3, [r7, #24]
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	d011      	beq.n	8014a96 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8014a72:	69bb      	ldr	r3, [r7, #24]
 8014a74:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014a76:	697b      	ldr	r3, [r7, #20]
 8014a78:	3348      	adds	r3, #72	; 0x48
 8014a7a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8014a7c:	69bb      	ldr	r3, [r7, #24]
 8014a7e:	2200      	movs	r2, #0
 8014a80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014a84:	79fa      	ldrb	r2, [r7, #7]
 8014a86:	69bb      	ldr	r3, [r7, #24]
 8014a88:	9300      	str	r3, [sp, #0]
 8014a8a:	4613      	mov	r3, r2
 8014a8c:	697a      	ldr	r2, [r7, #20]
 8014a8e:	68b9      	ldr	r1, [r7, #8]
 8014a90:	68f8      	ldr	r0, [r7, #12]
 8014a92:	f000 f805 	bl	8014aa0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014a96:	69bb      	ldr	r3, [r7, #24]
	}
 8014a98:	4618      	mov	r0, r3
 8014a9a:	3720      	adds	r7, #32
 8014a9c:	46bd      	mov	sp, r7
 8014a9e:	bd80      	pop	{r7, pc}

08014aa0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8014aa0:	b580      	push	{r7, lr}
 8014aa2:	b084      	sub	sp, #16
 8014aa4:	af00      	add	r7, sp, #0
 8014aa6:	60f8      	str	r0, [r7, #12]
 8014aa8:	60b9      	str	r1, [r7, #8]
 8014aaa:	607a      	str	r2, [r7, #4]
 8014aac:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8014aae:	68bb      	ldr	r3, [r7, #8]
 8014ab0:	2b00      	cmp	r3, #0
 8014ab2:	d103      	bne.n	8014abc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8014ab4:	69bb      	ldr	r3, [r7, #24]
 8014ab6:	69ba      	ldr	r2, [r7, #24]
 8014ab8:	601a      	str	r2, [r3, #0]
 8014aba:	e002      	b.n	8014ac2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8014abc:	69bb      	ldr	r3, [r7, #24]
 8014abe:	687a      	ldr	r2, [r7, #4]
 8014ac0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8014ac2:	69bb      	ldr	r3, [r7, #24]
 8014ac4:	68fa      	ldr	r2, [r7, #12]
 8014ac6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8014ac8:	69bb      	ldr	r3, [r7, #24]
 8014aca:	68ba      	ldr	r2, [r7, #8]
 8014acc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8014ace:	2101      	movs	r1, #1
 8014ad0:	69b8      	ldr	r0, [r7, #24]
 8014ad2:	f7ff fecb 	bl	801486c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8014ad6:	bf00      	nop
 8014ad8:	3710      	adds	r7, #16
 8014ada:	46bd      	mov	sp, r7
 8014adc:	bd80      	pop	{r7, pc}

08014ade <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8014ade:	b580      	push	{r7, lr}
 8014ae0:	b082      	sub	sp, #8
 8014ae2:	af00      	add	r7, sp, #0
 8014ae4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d00e      	beq.n	8014b0a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	2200      	movs	r2, #0
 8014af0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8014af2:	687b      	ldr	r3, [r7, #4]
 8014af4:	2200      	movs	r2, #0
 8014af6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	2200      	movs	r2, #0
 8014afc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8014afe:	2300      	movs	r3, #0
 8014b00:	2200      	movs	r2, #0
 8014b02:	2100      	movs	r1, #0
 8014b04:	6878      	ldr	r0, [r7, #4]
 8014b06:	f000 f837 	bl	8014b78 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8014b0a:	bf00      	nop
 8014b0c:	3708      	adds	r7, #8
 8014b0e:	46bd      	mov	sp, r7
 8014b10:	bd80      	pop	{r7, pc}

08014b12 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8014b12:	b580      	push	{r7, lr}
 8014b14:	b086      	sub	sp, #24
 8014b16:	af00      	add	r7, sp, #0
 8014b18:	4603      	mov	r3, r0
 8014b1a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8014b1c:	2301      	movs	r3, #1
 8014b1e:	617b      	str	r3, [r7, #20]
 8014b20:	2300      	movs	r3, #0
 8014b22:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8014b24:	79fb      	ldrb	r3, [r7, #7]
 8014b26:	461a      	mov	r2, r3
 8014b28:	6939      	ldr	r1, [r7, #16]
 8014b2a:	6978      	ldr	r0, [r7, #20]
 8014b2c:	f7ff ff79 	bl	8014a22 <xQueueGenericCreate>
 8014b30:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8014b32:	68f8      	ldr	r0, [r7, #12]
 8014b34:	f7ff ffd3 	bl	8014ade <prvInitialiseMutex>

		return xNewQueue;
 8014b38:	68fb      	ldr	r3, [r7, #12]
	}
 8014b3a:	4618      	mov	r0, r3
 8014b3c:	3718      	adds	r7, #24
 8014b3e:	46bd      	mov	sp, r7
 8014b40:	bd80      	pop	{r7, pc}

08014b42 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8014b42:	b580      	push	{r7, lr}
 8014b44:	b088      	sub	sp, #32
 8014b46:	af02      	add	r7, sp, #8
 8014b48:	4603      	mov	r3, r0
 8014b4a:	6039      	str	r1, [r7, #0]
 8014b4c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8014b4e:	2301      	movs	r3, #1
 8014b50:	617b      	str	r3, [r7, #20]
 8014b52:	2300      	movs	r3, #0
 8014b54:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8014b56:	79fb      	ldrb	r3, [r7, #7]
 8014b58:	9300      	str	r3, [sp, #0]
 8014b5a:	683b      	ldr	r3, [r7, #0]
 8014b5c:	2200      	movs	r2, #0
 8014b5e:	6939      	ldr	r1, [r7, #16]
 8014b60:	6978      	ldr	r0, [r7, #20]
 8014b62:	f7ff feeb 	bl	801493c <xQueueGenericCreateStatic>
 8014b66:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8014b68:	68f8      	ldr	r0, [r7, #12]
 8014b6a:	f7ff ffb8 	bl	8014ade <prvInitialiseMutex>

		return xNewQueue;
 8014b6e:	68fb      	ldr	r3, [r7, #12]
	}
 8014b70:	4618      	mov	r0, r3
 8014b72:	3718      	adds	r7, #24
 8014b74:	46bd      	mov	sp, r7
 8014b76:	bd80      	pop	{r7, pc}

08014b78 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8014b78:	b580      	push	{r7, lr}
 8014b7a:	b08e      	sub	sp, #56	; 0x38
 8014b7c:	af00      	add	r7, sp, #0
 8014b7e:	60f8      	str	r0, [r7, #12]
 8014b80:	60b9      	str	r1, [r7, #8]
 8014b82:	607a      	str	r2, [r7, #4]
 8014b84:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8014b86:	2300      	movs	r3, #0
 8014b88:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014b8a:	68fb      	ldr	r3, [r7, #12]
 8014b8c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8014b8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014b90:	2b00      	cmp	r3, #0
 8014b92:	d109      	bne.n	8014ba8 <xQueueGenericSend+0x30>
 8014b94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b98:	f383 8811 	msr	BASEPRI, r3
 8014b9c:	f3bf 8f6f 	isb	sy
 8014ba0:	f3bf 8f4f 	dsb	sy
 8014ba4:	62bb      	str	r3, [r7, #40]	; 0x28
 8014ba6:	e7fe      	b.n	8014ba6 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014ba8:	68bb      	ldr	r3, [r7, #8]
 8014baa:	2b00      	cmp	r3, #0
 8014bac:	d103      	bne.n	8014bb6 <xQueueGenericSend+0x3e>
 8014bae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014bb2:	2b00      	cmp	r3, #0
 8014bb4:	d101      	bne.n	8014bba <xQueueGenericSend+0x42>
 8014bb6:	2301      	movs	r3, #1
 8014bb8:	e000      	b.n	8014bbc <xQueueGenericSend+0x44>
 8014bba:	2300      	movs	r3, #0
 8014bbc:	2b00      	cmp	r3, #0
 8014bbe:	d109      	bne.n	8014bd4 <xQueueGenericSend+0x5c>
 8014bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014bc4:	f383 8811 	msr	BASEPRI, r3
 8014bc8:	f3bf 8f6f 	isb	sy
 8014bcc:	f3bf 8f4f 	dsb	sy
 8014bd0:	627b      	str	r3, [r7, #36]	; 0x24
 8014bd2:	e7fe      	b.n	8014bd2 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014bd4:	683b      	ldr	r3, [r7, #0]
 8014bd6:	2b02      	cmp	r3, #2
 8014bd8:	d103      	bne.n	8014be2 <xQueueGenericSend+0x6a>
 8014bda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014bde:	2b01      	cmp	r3, #1
 8014be0:	d101      	bne.n	8014be6 <xQueueGenericSend+0x6e>
 8014be2:	2301      	movs	r3, #1
 8014be4:	e000      	b.n	8014be8 <xQueueGenericSend+0x70>
 8014be6:	2300      	movs	r3, #0
 8014be8:	2b00      	cmp	r3, #0
 8014bea:	d109      	bne.n	8014c00 <xQueueGenericSend+0x88>
 8014bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014bf0:	f383 8811 	msr	BASEPRI, r3
 8014bf4:	f3bf 8f6f 	isb	sy
 8014bf8:	f3bf 8f4f 	dsb	sy
 8014bfc:	623b      	str	r3, [r7, #32]
 8014bfe:	e7fe      	b.n	8014bfe <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014c00:	f001 fcee 	bl	80165e0 <xTaskGetSchedulerState>
 8014c04:	4603      	mov	r3, r0
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d102      	bne.n	8014c10 <xQueueGenericSend+0x98>
 8014c0a:	687b      	ldr	r3, [r7, #4]
 8014c0c:	2b00      	cmp	r3, #0
 8014c0e:	d101      	bne.n	8014c14 <xQueueGenericSend+0x9c>
 8014c10:	2301      	movs	r3, #1
 8014c12:	e000      	b.n	8014c16 <xQueueGenericSend+0x9e>
 8014c14:	2300      	movs	r3, #0
 8014c16:	2b00      	cmp	r3, #0
 8014c18:	d109      	bne.n	8014c2e <xQueueGenericSend+0xb6>
 8014c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014c1e:	f383 8811 	msr	BASEPRI, r3
 8014c22:	f3bf 8f6f 	isb	sy
 8014c26:	f3bf 8f4f 	dsb	sy
 8014c2a:	61fb      	str	r3, [r7, #28]
 8014c2c:	e7fe      	b.n	8014c2c <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014c2e:	f002 fa15 	bl	801705c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014c32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014c3a:	429a      	cmp	r2, r3
 8014c3c:	d302      	bcc.n	8014c44 <xQueueGenericSend+0xcc>
 8014c3e:	683b      	ldr	r3, [r7, #0]
 8014c40:	2b02      	cmp	r3, #2
 8014c42:	d129      	bne.n	8014c98 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014c44:	683a      	ldr	r2, [r7, #0]
 8014c46:	68b9      	ldr	r1, [r7, #8]
 8014c48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014c4a:	f000 fc48 	bl	80154de <prvCopyDataToQueue>
 8014c4e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c54:	2b00      	cmp	r3, #0
 8014c56:	d010      	beq.n	8014c7a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014c58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014c5a:	3324      	adds	r3, #36	; 0x24
 8014c5c:	4618      	mov	r0, r3
 8014c5e:	f001 fb09 	bl	8016274 <xTaskRemoveFromEventList>
 8014c62:	4603      	mov	r3, r0
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d013      	beq.n	8014c90 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8014c68:	4b3f      	ldr	r3, [pc, #252]	; (8014d68 <xQueueGenericSend+0x1f0>)
 8014c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014c6e:	601a      	str	r2, [r3, #0]
 8014c70:	f3bf 8f4f 	dsb	sy
 8014c74:	f3bf 8f6f 	isb	sy
 8014c78:	e00a      	b.n	8014c90 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8014c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c7c:	2b00      	cmp	r3, #0
 8014c7e:	d007      	beq.n	8014c90 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8014c80:	4b39      	ldr	r3, [pc, #228]	; (8014d68 <xQueueGenericSend+0x1f0>)
 8014c82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014c86:	601a      	str	r2, [r3, #0]
 8014c88:	f3bf 8f4f 	dsb	sy
 8014c8c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8014c90:	f002 fa12 	bl	80170b8 <vPortExitCritical>
				return pdPASS;
 8014c94:	2301      	movs	r3, #1
 8014c96:	e063      	b.n	8014d60 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	2b00      	cmp	r3, #0
 8014c9c:	d103      	bne.n	8014ca6 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8014c9e:	f002 fa0b 	bl	80170b8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8014ca2:	2300      	movs	r3, #0
 8014ca4:	e05c      	b.n	8014d60 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014ca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014ca8:	2b00      	cmp	r3, #0
 8014caa:	d106      	bne.n	8014cba <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014cac:	f107 0314 	add.w	r3, r7, #20
 8014cb0:	4618      	mov	r0, r3
 8014cb2:	f001 fb41 	bl	8016338 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014cb6:	2301      	movs	r3, #1
 8014cb8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014cba:	f002 f9fd 	bl	80170b8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8014cbe:	f001 f8f9 	bl	8015eb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014cc2:	f002 f9cb 	bl	801705c <vPortEnterCritical>
 8014cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cc8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014ccc:	b25b      	sxtb	r3, r3
 8014cce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014cd2:	d103      	bne.n	8014cdc <xQueueGenericSend+0x164>
 8014cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cd6:	2200      	movs	r2, #0
 8014cd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8014cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cde:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014ce2:	b25b      	sxtb	r3, r3
 8014ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014ce8:	d103      	bne.n	8014cf2 <xQueueGenericSend+0x17a>
 8014cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014cec:	2200      	movs	r2, #0
 8014cee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8014cf2:	f002 f9e1 	bl	80170b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014cf6:	1d3a      	adds	r2, r7, #4
 8014cf8:	f107 0314 	add.w	r3, r7, #20
 8014cfc:	4611      	mov	r1, r2
 8014cfe:	4618      	mov	r0, r3
 8014d00:	f001 fb30 	bl	8016364 <xTaskCheckForTimeOut>
 8014d04:	4603      	mov	r3, r0
 8014d06:	2b00      	cmp	r3, #0
 8014d08:	d124      	bne.n	8014d54 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014d0a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014d0c:	f000 fcdf 	bl	80156ce <prvIsQueueFull>
 8014d10:	4603      	mov	r3, r0
 8014d12:	2b00      	cmp	r3, #0
 8014d14:	d018      	beq.n	8014d48 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014d16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014d18:	3310      	adds	r3, #16
 8014d1a:	687a      	ldr	r2, [r7, #4]
 8014d1c:	4611      	mov	r1, r2
 8014d1e:	4618      	mov	r0, r3
 8014d20:	f001 fa84 	bl	801622c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8014d24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014d26:	f000 fc6a 	bl	80155fe <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8014d2a:	f001 f8d1 	bl	8015ed0 <xTaskResumeAll>
 8014d2e:	4603      	mov	r3, r0
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	f47f af7c 	bne.w	8014c2e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8014d36:	4b0c      	ldr	r3, [pc, #48]	; (8014d68 <xQueueGenericSend+0x1f0>)
 8014d38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014d3c:	601a      	str	r2, [r3, #0]
 8014d3e:	f3bf 8f4f 	dsb	sy
 8014d42:	f3bf 8f6f 	isb	sy
 8014d46:	e772      	b.n	8014c2e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8014d48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014d4a:	f000 fc58 	bl	80155fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014d4e:	f001 f8bf 	bl	8015ed0 <xTaskResumeAll>
 8014d52:	e76c      	b.n	8014c2e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8014d54:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014d56:	f000 fc52 	bl	80155fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014d5a:	f001 f8b9 	bl	8015ed0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8014d5e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8014d60:	4618      	mov	r0, r3
 8014d62:	3738      	adds	r7, #56	; 0x38
 8014d64:	46bd      	mov	sp, r7
 8014d66:	bd80      	pop	{r7, pc}
 8014d68:	e000ed04 	.word	0xe000ed04

08014d6c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8014d6c:	b580      	push	{r7, lr}
 8014d6e:	b08e      	sub	sp, #56	; 0x38
 8014d70:	af00      	add	r7, sp, #0
 8014d72:	60f8      	str	r0, [r7, #12]
 8014d74:	60b9      	str	r1, [r7, #8]
 8014d76:	607a      	str	r2, [r7, #4]
 8014d78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014d7a:	68fb      	ldr	r3, [r7, #12]
 8014d7c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8014d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014d80:	2b00      	cmp	r3, #0
 8014d82:	d109      	bne.n	8014d98 <xQueueGenericSendFromISR+0x2c>
 8014d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014d88:	f383 8811 	msr	BASEPRI, r3
 8014d8c:	f3bf 8f6f 	isb	sy
 8014d90:	f3bf 8f4f 	dsb	sy
 8014d94:	627b      	str	r3, [r7, #36]	; 0x24
 8014d96:	e7fe      	b.n	8014d96 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014d98:	68bb      	ldr	r3, [r7, #8]
 8014d9a:	2b00      	cmp	r3, #0
 8014d9c:	d103      	bne.n	8014da6 <xQueueGenericSendFromISR+0x3a>
 8014d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014da2:	2b00      	cmp	r3, #0
 8014da4:	d101      	bne.n	8014daa <xQueueGenericSendFromISR+0x3e>
 8014da6:	2301      	movs	r3, #1
 8014da8:	e000      	b.n	8014dac <xQueueGenericSendFromISR+0x40>
 8014daa:	2300      	movs	r3, #0
 8014dac:	2b00      	cmp	r3, #0
 8014dae:	d109      	bne.n	8014dc4 <xQueueGenericSendFromISR+0x58>
 8014db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014db4:	f383 8811 	msr	BASEPRI, r3
 8014db8:	f3bf 8f6f 	isb	sy
 8014dbc:	f3bf 8f4f 	dsb	sy
 8014dc0:	623b      	str	r3, [r7, #32]
 8014dc2:	e7fe      	b.n	8014dc2 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014dc4:	683b      	ldr	r3, [r7, #0]
 8014dc6:	2b02      	cmp	r3, #2
 8014dc8:	d103      	bne.n	8014dd2 <xQueueGenericSendFromISR+0x66>
 8014dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014dcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014dce:	2b01      	cmp	r3, #1
 8014dd0:	d101      	bne.n	8014dd6 <xQueueGenericSendFromISR+0x6a>
 8014dd2:	2301      	movs	r3, #1
 8014dd4:	e000      	b.n	8014dd8 <xQueueGenericSendFromISR+0x6c>
 8014dd6:	2300      	movs	r3, #0
 8014dd8:	2b00      	cmp	r3, #0
 8014dda:	d109      	bne.n	8014df0 <xQueueGenericSendFromISR+0x84>
 8014ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014de0:	f383 8811 	msr	BASEPRI, r3
 8014de4:	f3bf 8f6f 	isb	sy
 8014de8:	f3bf 8f4f 	dsb	sy
 8014dec:	61fb      	str	r3, [r7, #28]
 8014dee:	e7fe      	b.n	8014dee <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014df0:	f002 fa10 	bl	8017214 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8014df4:	f3ef 8211 	mrs	r2, BASEPRI
 8014df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014dfc:	f383 8811 	msr	BASEPRI, r3
 8014e00:	f3bf 8f6f 	isb	sy
 8014e04:	f3bf 8f4f 	dsb	sy
 8014e08:	61ba      	str	r2, [r7, #24]
 8014e0a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8014e0c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014e0e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e12:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014e18:	429a      	cmp	r2, r3
 8014e1a:	d302      	bcc.n	8014e22 <xQueueGenericSendFromISR+0xb6>
 8014e1c:	683b      	ldr	r3, [r7, #0]
 8014e1e:	2b02      	cmp	r3, #2
 8014e20:	d12c      	bne.n	8014e7c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014e28:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014e2c:	683a      	ldr	r2, [r7, #0]
 8014e2e:	68b9      	ldr	r1, [r7, #8]
 8014e30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8014e32:	f000 fb54 	bl	80154de <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014e36:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8014e3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e3e:	d112      	bne.n	8014e66 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	d016      	beq.n	8014e76 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e4a:	3324      	adds	r3, #36	; 0x24
 8014e4c:	4618      	mov	r0, r3
 8014e4e:	f001 fa11 	bl	8016274 <xTaskRemoveFromEventList>
 8014e52:	4603      	mov	r3, r0
 8014e54:	2b00      	cmp	r3, #0
 8014e56:	d00e      	beq.n	8014e76 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	2b00      	cmp	r3, #0
 8014e5c:	d00b      	beq.n	8014e76 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014e5e:	687b      	ldr	r3, [r7, #4]
 8014e60:	2201      	movs	r2, #1
 8014e62:	601a      	str	r2, [r3, #0]
 8014e64:	e007      	b.n	8014e76 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8014e66:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8014e6a:	3301      	adds	r3, #1
 8014e6c:	b2db      	uxtb	r3, r3
 8014e6e:	b25a      	sxtb	r2, r3
 8014e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014e72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8014e76:	2301      	movs	r3, #1
 8014e78:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8014e7a:	e001      	b.n	8014e80 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8014e7c:	2300      	movs	r3, #0
 8014e7e:	637b      	str	r3, [r7, #52]	; 0x34
 8014e80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e82:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8014e84:	693b      	ldr	r3, [r7, #16]
 8014e86:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014e8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8014e8c:	4618      	mov	r0, r3
 8014e8e:	3738      	adds	r7, #56	; 0x38
 8014e90:	46bd      	mov	sp, r7
 8014e92:	bd80      	pop	{r7, pc}

08014e94 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8014e94:	b580      	push	{r7, lr}
 8014e96:	b08e      	sub	sp, #56	; 0x38
 8014e98:	af00      	add	r7, sp, #0
 8014e9a:	6078      	str	r0, [r7, #4]
 8014e9c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8014ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ea4:	2b00      	cmp	r3, #0
 8014ea6:	d109      	bne.n	8014ebc <xQueueGiveFromISR+0x28>
	__asm volatile
 8014ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014eac:	f383 8811 	msr	BASEPRI, r3
 8014eb0:	f3bf 8f6f 	isb	sy
 8014eb4:	f3bf 8f4f 	dsb	sy
 8014eb8:	623b      	str	r3, [r7, #32]
 8014eba:	e7fe      	b.n	8014eba <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8014ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d009      	beq.n	8014ed8 <xQueueGiveFromISR+0x44>
 8014ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ec8:	f383 8811 	msr	BASEPRI, r3
 8014ecc:	f3bf 8f6f 	isb	sy
 8014ed0:	f3bf 8f4f 	dsb	sy
 8014ed4:	61fb      	str	r3, [r7, #28]
 8014ed6:	e7fe      	b.n	8014ed6 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8014ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014eda:	681b      	ldr	r3, [r3, #0]
 8014edc:	2b00      	cmp	r3, #0
 8014ede:	d103      	bne.n	8014ee8 <xQueueGiveFromISR+0x54>
 8014ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014ee2:	689b      	ldr	r3, [r3, #8]
 8014ee4:	2b00      	cmp	r3, #0
 8014ee6:	d101      	bne.n	8014eec <xQueueGiveFromISR+0x58>
 8014ee8:	2301      	movs	r3, #1
 8014eea:	e000      	b.n	8014eee <xQueueGiveFromISR+0x5a>
 8014eec:	2300      	movs	r3, #0
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d109      	bne.n	8014f06 <xQueueGiveFromISR+0x72>
 8014ef2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ef6:	f383 8811 	msr	BASEPRI, r3
 8014efa:	f3bf 8f6f 	isb	sy
 8014efe:	f3bf 8f4f 	dsb	sy
 8014f02:	61bb      	str	r3, [r7, #24]
 8014f04:	e7fe      	b.n	8014f04 <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8014f06:	f002 f985 	bl	8017214 <vPortValidateInterruptPriority>
	__asm volatile
 8014f0a:	f3ef 8211 	mrs	r2, BASEPRI
 8014f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014f12:	f383 8811 	msr	BASEPRI, r3
 8014f16:	f3bf 8f6f 	isb	sy
 8014f1a:	f3bf 8f4f 	dsb	sy
 8014f1e:	617a      	str	r2, [r7, #20]
 8014f20:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8014f22:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8014f24:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014f2a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8014f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014f30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014f32:	429a      	cmp	r2, r3
 8014f34:	d22b      	bcs.n	8014f8e <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8014f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014f3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8014f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014f42:	1c5a      	adds	r2, r3, #1
 8014f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f46:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8014f48:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8014f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f50:	d112      	bne.n	8014f78 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014f52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014f56:	2b00      	cmp	r3, #0
 8014f58:	d016      	beq.n	8014f88 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f5c:	3324      	adds	r3, #36	; 0x24
 8014f5e:	4618      	mov	r0, r3
 8014f60:	f001 f988 	bl	8016274 <xTaskRemoveFromEventList>
 8014f64:	4603      	mov	r3, r0
 8014f66:	2b00      	cmp	r3, #0
 8014f68:	d00e      	beq.n	8014f88 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8014f6a:	683b      	ldr	r3, [r7, #0]
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	d00b      	beq.n	8014f88 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014f70:	683b      	ldr	r3, [r7, #0]
 8014f72:	2201      	movs	r2, #1
 8014f74:	601a      	str	r2, [r3, #0]
 8014f76:	e007      	b.n	8014f88 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8014f78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014f7c:	3301      	adds	r3, #1
 8014f7e:	b2db      	uxtb	r3, r3
 8014f80:	b25a      	sxtb	r2, r3
 8014f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014f84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8014f88:	2301      	movs	r3, #1
 8014f8a:	637b      	str	r3, [r7, #52]	; 0x34
 8014f8c:	e001      	b.n	8014f92 <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8014f8e:	2300      	movs	r3, #0
 8014f90:	637b      	str	r3, [r7, #52]	; 0x34
 8014f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014f94:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8014f96:	68fb      	ldr	r3, [r7, #12]
 8014f98:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014f9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8014f9e:	4618      	mov	r0, r3
 8014fa0:	3738      	adds	r7, #56	; 0x38
 8014fa2:	46bd      	mov	sp, r7
 8014fa4:	bd80      	pop	{r7, pc}
	...

08014fa8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8014fa8:	b580      	push	{r7, lr}
 8014faa:	b08c      	sub	sp, #48	; 0x30
 8014fac:	af00      	add	r7, sp, #0
 8014fae:	60f8      	str	r0, [r7, #12]
 8014fb0:	60b9      	str	r1, [r7, #8]
 8014fb2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8014fb4:	2300      	movs	r3, #0
 8014fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014fb8:	68fb      	ldr	r3, [r7, #12]
 8014fba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8014fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014fbe:	2b00      	cmp	r3, #0
 8014fc0:	d109      	bne.n	8014fd6 <xQueueReceive+0x2e>
	__asm volatile
 8014fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014fc6:	f383 8811 	msr	BASEPRI, r3
 8014fca:	f3bf 8f6f 	isb	sy
 8014fce:	f3bf 8f4f 	dsb	sy
 8014fd2:	623b      	str	r3, [r7, #32]
 8014fd4:	e7fe      	b.n	8014fd4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014fd6:	68bb      	ldr	r3, [r7, #8]
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	d103      	bne.n	8014fe4 <xQueueReceive+0x3c>
 8014fdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	d101      	bne.n	8014fe8 <xQueueReceive+0x40>
 8014fe4:	2301      	movs	r3, #1
 8014fe6:	e000      	b.n	8014fea <xQueueReceive+0x42>
 8014fe8:	2300      	movs	r3, #0
 8014fea:	2b00      	cmp	r3, #0
 8014fec:	d109      	bne.n	8015002 <xQueueReceive+0x5a>
 8014fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ff2:	f383 8811 	msr	BASEPRI, r3
 8014ff6:	f3bf 8f6f 	isb	sy
 8014ffa:	f3bf 8f4f 	dsb	sy
 8014ffe:	61fb      	str	r3, [r7, #28]
 8015000:	e7fe      	b.n	8015000 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015002:	f001 faed 	bl	80165e0 <xTaskGetSchedulerState>
 8015006:	4603      	mov	r3, r0
 8015008:	2b00      	cmp	r3, #0
 801500a:	d102      	bne.n	8015012 <xQueueReceive+0x6a>
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	2b00      	cmp	r3, #0
 8015010:	d101      	bne.n	8015016 <xQueueReceive+0x6e>
 8015012:	2301      	movs	r3, #1
 8015014:	e000      	b.n	8015018 <xQueueReceive+0x70>
 8015016:	2300      	movs	r3, #0
 8015018:	2b00      	cmp	r3, #0
 801501a:	d109      	bne.n	8015030 <xQueueReceive+0x88>
 801501c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015020:	f383 8811 	msr	BASEPRI, r3
 8015024:	f3bf 8f6f 	isb	sy
 8015028:	f3bf 8f4f 	dsb	sy
 801502c:	61bb      	str	r3, [r7, #24]
 801502e:	e7fe      	b.n	801502e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015030:	f002 f814 	bl	801705c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015036:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8015038:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801503a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801503c:	2b00      	cmp	r3, #0
 801503e:	d01f      	beq.n	8015080 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015040:	68b9      	ldr	r1, [r7, #8]
 8015042:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015044:	f000 fab5 	bl	80155b2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801504a:	1e5a      	subs	r2, r3, #1
 801504c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801504e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015052:	691b      	ldr	r3, [r3, #16]
 8015054:	2b00      	cmp	r3, #0
 8015056:	d00f      	beq.n	8015078 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015058:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801505a:	3310      	adds	r3, #16
 801505c:	4618      	mov	r0, r3
 801505e:	f001 f909 	bl	8016274 <xTaskRemoveFromEventList>
 8015062:	4603      	mov	r3, r0
 8015064:	2b00      	cmp	r3, #0
 8015066:	d007      	beq.n	8015078 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015068:	4b3c      	ldr	r3, [pc, #240]	; (801515c <xQueueReceive+0x1b4>)
 801506a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801506e:	601a      	str	r2, [r3, #0]
 8015070:	f3bf 8f4f 	dsb	sy
 8015074:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015078:	f002 f81e 	bl	80170b8 <vPortExitCritical>
				return pdPASS;
 801507c:	2301      	movs	r3, #1
 801507e:	e069      	b.n	8015154 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	2b00      	cmp	r3, #0
 8015084:	d103      	bne.n	801508e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015086:	f002 f817 	bl	80170b8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801508a:	2300      	movs	r3, #0
 801508c:	e062      	b.n	8015154 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 801508e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015090:	2b00      	cmp	r3, #0
 8015092:	d106      	bne.n	80150a2 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015094:	f107 0310 	add.w	r3, r7, #16
 8015098:	4618      	mov	r0, r3
 801509a:	f001 f94d 	bl	8016338 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801509e:	2301      	movs	r3, #1
 80150a0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80150a2:	f002 f809 	bl	80170b8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80150a6:	f000 ff05 	bl	8015eb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80150aa:	f001 ffd7 	bl	801705c <vPortEnterCritical>
 80150ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80150b4:	b25b      	sxtb	r3, r3
 80150b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150ba:	d103      	bne.n	80150c4 <xQueueReceive+0x11c>
 80150bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150be:	2200      	movs	r2, #0
 80150c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80150c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80150ca:	b25b      	sxtb	r3, r3
 80150cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80150d0:	d103      	bne.n	80150da <xQueueReceive+0x132>
 80150d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150d4:	2200      	movs	r2, #0
 80150d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80150da:	f001 ffed 	bl	80170b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80150de:	1d3a      	adds	r2, r7, #4
 80150e0:	f107 0310 	add.w	r3, r7, #16
 80150e4:	4611      	mov	r1, r2
 80150e6:	4618      	mov	r0, r3
 80150e8:	f001 f93c 	bl	8016364 <xTaskCheckForTimeOut>
 80150ec:	4603      	mov	r3, r0
 80150ee:	2b00      	cmp	r3, #0
 80150f0:	d123      	bne.n	801513a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80150f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80150f4:	f000 fad5 	bl	80156a2 <prvIsQueueEmpty>
 80150f8:	4603      	mov	r3, r0
 80150fa:	2b00      	cmp	r3, #0
 80150fc:	d017      	beq.n	801512e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80150fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015100:	3324      	adds	r3, #36	; 0x24
 8015102:	687a      	ldr	r2, [r7, #4]
 8015104:	4611      	mov	r1, r2
 8015106:	4618      	mov	r0, r3
 8015108:	f001 f890 	bl	801622c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801510c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801510e:	f000 fa76 	bl	80155fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015112:	f000 fedd 	bl	8015ed0 <xTaskResumeAll>
 8015116:	4603      	mov	r3, r0
 8015118:	2b00      	cmp	r3, #0
 801511a:	d189      	bne.n	8015030 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 801511c:	4b0f      	ldr	r3, [pc, #60]	; (801515c <xQueueReceive+0x1b4>)
 801511e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015122:	601a      	str	r2, [r3, #0]
 8015124:	f3bf 8f4f 	dsb	sy
 8015128:	f3bf 8f6f 	isb	sy
 801512c:	e780      	b.n	8015030 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801512e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015130:	f000 fa65 	bl	80155fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015134:	f000 fecc 	bl	8015ed0 <xTaskResumeAll>
 8015138:	e77a      	b.n	8015030 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801513a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801513c:	f000 fa5f 	bl	80155fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015140:	f000 fec6 	bl	8015ed0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015144:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015146:	f000 faac 	bl	80156a2 <prvIsQueueEmpty>
 801514a:	4603      	mov	r3, r0
 801514c:	2b00      	cmp	r3, #0
 801514e:	f43f af6f 	beq.w	8015030 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015152:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015154:	4618      	mov	r0, r3
 8015156:	3730      	adds	r7, #48	; 0x30
 8015158:	46bd      	mov	sp, r7
 801515a:	bd80      	pop	{r7, pc}
 801515c:	e000ed04 	.word	0xe000ed04

08015160 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8015160:	b580      	push	{r7, lr}
 8015162:	b08e      	sub	sp, #56	; 0x38
 8015164:	af00      	add	r7, sp, #0
 8015166:	6078      	str	r0, [r7, #4]
 8015168:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801516a:	2300      	movs	r3, #0
 801516c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801516e:	687b      	ldr	r3, [r7, #4]
 8015170:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8015172:	2300      	movs	r3, #0
 8015174:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015176:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015178:	2b00      	cmp	r3, #0
 801517a:	d109      	bne.n	8015190 <xQueueSemaphoreTake+0x30>
 801517c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015180:	f383 8811 	msr	BASEPRI, r3
 8015184:	f3bf 8f6f 	isb	sy
 8015188:	f3bf 8f4f 	dsb	sy
 801518c:	623b      	str	r3, [r7, #32]
 801518e:	e7fe      	b.n	801518e <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8015190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015194:	2b00      	cmp	r3, #0
 8015196:	d009      	beq.n	80151ac <xQueueSemaphoreTake+0x4c>
 8015198:	f04f 0350 	mov.w	r3, #80	; 0x50
 801519c:	f383 8811 	msr	BASEPRI, r3
 80151a0:	f3bf 8f6f 	isb	sy
 80151a4:	f3bf 8f4f 	dsb	sy
 80151a8:	61fb      	str	r3, [r7, #28]
 80151aa:	e7fe      	b.n	80151aa <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80151ac:	f001 fa18 	bl	80165e0 <xTaskGetSchedulerState>
 80151b0:	4603      	mov	r3, r0
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d102      	bne.n	80151bc <xQueueSemaphoreTake+0x5c>
 80151b6:	683b      	ldr	r3, [r7, #0]
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d101      	bne.n	80151c0 <xQueueSemaphoreTake+0x60>
 80151bc:	2301      	movs	r3, #1
 80151be:	e000      	b.n	80151c2 <xQueueSemaphoreTake+0x62>
 80151c0:	2300      	movs	r3, #0
 80151c2:	2b00      	cmp	r3, #0
 80151c4:	d109      	bne.n	80151da <xQueueSemaphoreTake+0x7a>
 80151c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80151ca:	f383 8811 	msr	BASEPRI, r3
 80151ce:	f3bf 8f6f 	isb	sy
 80151d2:	f3bf 8f4f 	dsb	sy
 80151d6:	61bb      	str	r3, [r7, #24]
 80151d8:	e7fe      	b.n	80151d8 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80151da:	f001 ff3f 	bl	801705c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80151de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80151e2:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80151e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151e6:	2b00      	cmp	r3, #0
 80151e8:	d024      	beq.n	8015234 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80151ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151ec:	1e5a      	subs	r2, r3, #1
 80151ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151f0:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80151f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151f4:	681b      	ldr	r3, [r3, #0]
 80151f6:	2b00      	cmp	r3, #0
 80151f8:	d104      	bne.n	8015204 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80151fa:	f001 fbab 	bl	8016954 <pvTaskIncrementMutexHeldCount>
 80151fe:	4602      	mov	r2, r0
 8015200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015202:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015206:	691b      	ldr	r3, [r3, #16]
 8015208:	2b00      	cmp	r3, #0
 801520a:	d00f      	beq.n	801522c <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801520c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801520e:	3310      	adds	r3, #16
 8015210:	4618      	mov	r0, r3
 8015212:	f001 f82f 	bl	8016274 <xTaskRemoveFromEventList>
 8015216:	4603      	mov	r3, r0
 8015218:	2b00      	cmp	r3, #0
 801521a:	d007      	beq.n	801522c <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801521c:	4b53      	ldr	r3, [pc, #332]	; (801536c <xQueueSemaphoreTake+0x20c>)
 801521e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015222:	601a      	str	r2, [r3, #0]
 8015224:	f3bf 8f4f 	dsb	sy
 8015228:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801522c:	f001 ff44 	bl	80170b8 <vPortExitCritical>
				return pdPASS;
 8015230:	2301      	movs	r3, #1
 8015232:	e096      	b.n	8015362 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015234:	683b      	ldr	r3, [r7, #0]
 8015236:	2b00      	cmp	r3, #0
 8015238:	d110      	bne.n	801525c <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801523a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801523c:	2b00      	cmp	r3, #0
 801523e:	d009      	beq.n	8015254 <xQueueSemaphoreTake+0xf4>
 8015240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015244:	f383 8811 	msr	BASEPRI, r3
 8015248:	f3bf 8f6f 	isb	sy
 801524c:	f3bf 8f4f 	dsb	sy
 8015250:	617b      	str	r3, [r7, #20]
 8015252:	e7fe      	b.n	8015252 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8015254:	f001 ff30 	bl	80170b8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015258:	2300      	movs	r3, #0
 801525a:	e082      	b.n	8015362 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 801525c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801525e:	2b00      	cmp	r3, #0
 8015260:	d106      	bne.n	8015270 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015262:	f107 030c 	add.w	r3, r7, #12
 8015266:	4618      	mov	r0, r3
 8015268:	f001 f866 	bl	8016338 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801526c:	2301      	movs	r3, #1
 801526e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015270:	f001 ff22 	bl	80170b8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015274:	f000 fe1e 	bl	8015eb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015278:	f001 fef0 	bl	801705c <vPortEnterCritical>
 801527c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801527e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8015282:	b25b      	sxtb	r3, r3
 8015284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015288:	d103      	bne.n	8015292 <xQueueSemaphoreTake+0x132>
 801528a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801528c:	2200      	movs	r2, #0
 801528e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8015292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015294:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8015298:	b25b      	sxtb	r3, r3
 801529a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801529e:	d103      	bne.n	80152a8 <xQueueSemaphoreTake+0x148>
 80152a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152a2:	2200      	movs	r2, #0
 80152a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80152a8:	f001 ff06 	bl	80170b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80152ac:	463a      	mov	r2, r7
 80152ae:	f107 030c 	add.w	r3, r7, #12
 80152b2:	4611      	mov	r1, r2
 80152b4:	4618      	mov	r0, r3
 80152b6:	f001 f855 	bl	8016364 <xTaskCheckForTimeOut>
 80152ba:	4603      	mov	r3, r0
 80152bc:	2b00      	cmp	r3, #0
 80152be:	d132      	bne.n	8015326 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80152c0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80152c2:	f000 f9ee 	bl	80156a2 <prvIsQueueEmpty>
 80152c6:	4603      	mov	r3, r0
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d026      	beq.n	801531a <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80152cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152ce:	681b      	ldr	r3, [r3, #0]
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d109      	bne.n	80152e8 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 80152d4:	f001 fec2 	bl	801705c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80152d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152da:	689b      	ldr	r3, [r3, #8]
 80152dc:	4618      	mov	r0, r3
 80152de:	f001 f99d 	bl	801661c <xTaskPriorityInherit>
 80152e2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80152e4:	f001 fee8 	bl	80170b8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80152e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80152ea:	3324      	adds	r3, #36	; 0x24
 80152ec:	683a      	ldr	r2, [r7, #0]
 80152ee:	4611      	mov	r1, r2
 80152f0:	4618      	mov	r0, r3
 80152f2:	f000 ff9b 	bl	801622c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80152f6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80152f8:	f000 f981 	bl	80155fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80152fc:	f000 fde8 	bl	8015ed0 <xTaskResumeAll>
 8015300:	4603      	mov	r3, r0
 8015302:	2b00      	cmp	r3, #0
 8015304:	f47f af69 	bne.w	80151da <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8015308:	4b18      	ldr	r3, [pc, #96]	; (801536c <xQueueSemaphoreTake+0x20c>)
 801530a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801530e:	601a      	str	r2, [r3, #0]
 8015310:	f3bf 8f4f 	dsb	sy
 8015314:	f3bf 8f6f 	isb	sy
 8015318:	e75f      	b.n	80151da <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801531a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801531c:	f000 f96f 	bl	80155fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015320:	f000 fdd6 	bl	8015ed0 <xTaskResumeAll>
 8015324:	e759      	b.n	80151da <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8015326:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015328:	f000 f969 	bl	80155fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801532c:	f000 fdd0 	bl	8015ed0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015330:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015332:	f000 f9b6 	bl	80156a2 <prvIsQueueEmpty>
 8015336:	4603      	mov	r3, r0
 8015338:	2b00      	cmp	r3, #0
 801533a:	f43f af4e 	beq.w	80151da <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801533e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015340:	2b00      	cmp	r3, #0
 8015342:	d00d      	beq.n	8015360 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 8015344:	f001 fe8a 	bl	801705c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8015348:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801534a:	f000 f8b0 	bl	80154ae <prvGetDisinheritPriorityAfterTimeout>
 801534e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8015350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015352:	689b      	ldr	r3, [r3, #8]
 8015354:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8015356:	4618      	mov	r0, r3
 8015358:	f001 fa64 	bl	8016824 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 801535c:	f001 feac 	bl	80170b8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015360:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015362:	4618      	mov	r0, r3
 8015364:	3738      	adds	r7, #56	; 0x38
 8015366:	46bd      	mov	sp, r7
 8015368:	bd80      	pop	{r7, pc}
 801536a:	bf00      	nop
 801536c:	e000ed04 	.word	0xe000ed04

08015370 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015370:	b580      	push	{r7, lr}
 8015372:	b08e      	sub	sp, #56	; 0x38
 8015374:	af00      	add	r7, sp, #0
 8015376:	60f8      	str	r0, [r7, #12]
 8015378:	60b9      	str	r1, [r7, #8]
 801537a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801537c:	68fb      	ldr	r3, [r7, #12]
 801537e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8015380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015382:	2b00      	cmp	r3, #0
 8015384:	d109      	bne.n	801539a <xQueueReceiveFromISR+0x2a>
 8015386:	f04f 0350 	mov.w	r3, #80	; 0x50
 801538a:	f383 8811 	msr	BASEPRI, r3
 801538e:	f3bf 8f6f 	isb	sy
 8015392:	f3bf 8f4f 	dsb	sy
 8015396:	623b      	str	r3, [r7, #32]
 8015398:	e7fe      	b.n	8015398 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801539a:	68bb      	ldr	r3, [r7, #8]
 801539c:	2b00      	cmp	r3, #0
 801539e:	d103      	bne.n	80153a8 <xQueueReceiveFromISR+0x38>
 80153a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80153a4:	2b00      	cmp	r3, #0
 80153a6:	d101      	bne.n	80153ac <xQueueReceiveFromISR+0x3c>
 80153a8:	2301      	movs	r3, #1
 80153aa:	e000      	b.n	80153ae <xQueueReceiveFromISR+0x3e>
 80153ac:	2300      	movs	r3, #0
 80153ae:	2b00      	cmp	r3, #0
 80153b0:	d109      	bne.n	80153c6 <xQueueReceiveFromISR+0x56>
 80153b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153b6:	f383 8811 	msr	BASEPRI, r3
 80153ba:	f3bf 8f6f 	isb	sy
 80153be:	f3bf 8f4f 	dsb	sy
 80153c2:	61fb      	str	r3, [r7, #28]
 80153c4:	e7fe      	b.n	80153c4 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80153c6:	f001 ff25 	bl	8017214 <vPortValidateInterruptPriority>
	__asm volatile
 80153ca:	f3ef 8211 	mrs	r2, BASEPRI
 80153ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153d2:	f383 8811 	msr	BASEPRI, r3
 80153d6:	f3bf 8f6f 	isb	sy
 80153da:	f3bf 8f4f 	dsb	sy
 80153de:	61ba      	str	r2, [r7, #24]
 80153e0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80153e2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80153e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80153e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80153ea:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80153ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80153ee:	2b00      	cmp	r3, #0
 80153f0:	d02f      	beq.n	8015452 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80153f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80153f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80153f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80153fc:	68b9      	ldr	r1, [r7, #8]
 80153fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8015400:	f000 f8d7 	bl	80155b2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015406:	1e5a      	subs	r2, r3, #1
 8015408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801540a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 801540c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8015410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015414:	d112      	bne.n	801543c <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015418:	691b      	ldr	r3, [r3, #16]
 801541a:	2b00      	cmp	r3, #0
 801541c:	d016      	beq.n	801544c <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801541e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015420:	3310      	adds	r3, #16
 8015422:	4618      	mov	r0, r3
 8015424:	f000 ff26 	bl	8016274 <xTaskRemoveFromEventList>
 8015428:	4603      	mov	r3, r0
 801542a:	2b00      	cmp	r3, #0
 801542c:	d00e      	beq.n	801544c <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	2b00      	cmp	r3, #0
 8015432:	d00b      	beq.n	801544c <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	2201      	movs	r2, #1
 8015438:	601a      	str	r2, [r3, #0]
 801543a:	e007      	b.n	801544c <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801543c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015440:	3301      	adds	r3, #1
 8015442:	b2db      	uxtb	r3, r3
 8015444:	b25a      	sxtb	r2, r3
 8015446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015448:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 801544c:	2301      	movs	r3, #1
 801544e:	637b      	str	r3, [r7, #52]	; 0x34
 8015450:	e001      	b.n	8015456 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 8015452:	2300      	movs	r3, #0
 8015454:	637b      	str	r3, [r7, #52]	; 0x34
 8015456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015458:	613b      	str	r3, [r7, #16]
	__asm volatile
 801545a:	693b      	ldr	r3, [r7, #16]
 801545c:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8015462:	4618      	mov	r0, r3
 8015464:	3738      	adds	r7, #56	; 0x38
 8015466:	46bd      	mov	sp, r7
 8015468:	bd80      	pop	{r7, pc}

0801546a <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 801546a:	b580      	push	{r7, lr}
 801546c:	b084      	sub	sp, #16
 801546e:	af00      	add	r7, sp, #0
 8015470:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8015472:	687b      	ldr	r3, [r7, #4]
 8015474:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015476:	68fb      	ldr	r3, [r7, #12]
 8015478:	2b00      	cmp	r3, #0
 801547a:	d109      	bne.n	8015490 <vQueueDelete+0x26>
	__asm volatile
 801547c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015480:	f383 8811 	msr	BASEPRI, r3
 8015484:	f3bf 8f6f 	isb	sy
 8015488:	f3bf 8f4f 	dsb	sy
 801548c:	60bb      	str	r3, [r7, #8]
 801548e:	e7fe      	b.n	801548e <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8015490:	68f8      	ldr	r0, [r7, #12]
 8015492:	f000 f935 	bl	8015700 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8015496:	68fb      	ldr	r3, [r7, #12]
 8015498:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 801549c:	2b00      	cmp	r3, #0
 801549e:	d102      	bne.n	80154a6 <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 80154a0:	68f8      	ldr	r0, [r7, #12]
 80154a2:	f001 ffb7 	bl	8017414 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80154a6:	bf00      	nop
 80154a8:	3710      	adds	r7, #16
 80154aa:	46bd      	mov	sp, r7
 80154ac:	bd80      	pop	{r7, pc}

080154ae <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80154ae:	b480      	push	{r7}
 80154b0:	b085      	sub	sp, #20
 80154b2:	af00      	add	r7, sp, #0
 80154b4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80154b6:	687b      	ldr	r3, [r7, #4]
 80154b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80154ba:	2b00      	cmp	r3, #0
 80154bc:	d006      	beq.n	80154cc <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80154be:	687b      	ldr	r3, [r7, #4]
 80154c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80154c2:	681b      	ldr	r3, [r3, #0]
 80154c4:	f1c3 0307 	rsb	r3, r3, #7
 80154c8:	60fb      	str	r3, [r7, #12]
 80154ca:	e001      	b.n	80154d0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80154cc:	2300      	movs	r3, #0
 80154ce:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80154d0:	68fb      	ldr	r3, [r7, #12]
	}
 80154d2:	4618      	mov	r0, r3
 80154d4:	3714      	adds	r7, #20
 80154d6:	46bd      	mov	sp, r7
 80154d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154dc:	4770      	bx	lr

080154de <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80154de:	b580      	push	{r7, lr}
 80154e0:	b086      	sub	sp, #24
 80154e2:	af00      	add	r7, sp, #0
 80154e4:	60f8      	str	r0, [r7, #12]
 80154e6:	60b9      	str	r1, [r7, #8]
 80154e8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80154ea:	2300      	movs	r3, #0
 80154ec:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80154ee:	68fb      	ldr	r3, [r7, #12]
 80154f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80154f2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80154f4:	68fb      	ldr	r3, [r7, #12]
 80154f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	d10d      	bne.n	8015518 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80154fc:	68fb      	ldr	r3, [r7, #12]
 80154fe:	681b      	ldr	r3, [r3, #0]
 8015500:	2b00      	cmp	r3, #0
 8015502:	d14d      	bne.n	80155a0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015504:	68fb      	ldr	r3, [r7, #12]
 8015506:	689b      	ldr	r3, [r3, #8]
 8015508:	4618      	mov	r0, r3
 801550a:	f001 f907 	bl	801671c <xTaskPriorityDisinherit>
 801550e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8015510:	68fb      	ldr	r3, [r7, #12]
 8015512:	2200      	movs	r2, #0
 8015514:	609a      	str	r2, [r3, #8]
 8015516:	e043      	b.n	80155a0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015518:	687b      	ldr	r3, [r7, #4]
 801551a:	2b00      	cmp	r3, #0
 801551c:	d119      	bne.n	8015552 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801551e:	68fb      	ldr	r3, [r7, #12]
 8015520:	6858      	ldr	r0, [r3, #4]
 8015522:	68fb      	ldr	r3, [r7, #12]
 8015524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015526:	461a      	mov	r2, r3
 8015528:	68b9      	ldr	r1, [r7, #8]
 801552a:	f002 ffd7 	bl	80184dc <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801552e:	68fb      	ldr	r3, [r7, #12]
 8015530:	685a      	ldr	r2, [r3, #4]
 8015532:	68fb      	ldr	r3, [r7, #12]
 8015534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015536:	441a      	add	r2, r3
 8015538:	68fb      	ldr	r3, [r7, #12]
 801553a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801553c:	68fb      	ldr	r3, [r7, #12]
 801553e:	685a      	ldr	r2, [r3, #4]
 8015540:	68fb      	ldr	r3, [r7, #12]
 8015542:	689b      	ldr	r3, [r3, #8]
 8015544:	429a      	cmp	r2, r3
 8015546:	d32b      	bcc.n	80155a0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015548:	68fb      	ldr	r3, [r7, #12]
 801554a:	681a      	ldr	r2, [r3, #0]
 801554c:	68fb      	ldr	r3, [r7, #12]
 801554e:	605a      	str	r2, [r3, #4]
 8015550:	e026      	b.n	80155a0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8015552:	68fb      	ldr	r3, [r7, #12]
 8015554:	68d8      	ldr	r0, [r3, #12]
 8015556:	68fb      	ldr	r3, [r7, #12]
 8015558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801555a:	461a      	mov	r2, r3
 801555c:	68b9      	ldr	r1, [r7, #8]
 801555e:	f002 ffbd 	bl	80184dc <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8015562:	68fb      	ldr	r3, [r7, #12]
 8015564:	68da      	ldr	r2, [r3, #12]
 8015566:	68fb      	ldr	r3, [r7, #12]
 8015568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801556a:	425b      	negs	r3, r3
 801556c:	441a      	add	r2, r3
 801556e:	68fb      	ldr	r3, [r7, #12]
 8015570:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015572:	68fb      	ldr	r3, [r7, #12]
 8015574:	68da      	ldr	r2, [r3, #12]
 8015576:	68fb      	ldr	r3, [r7, #12]
 8015578:	681b      	ldr	r3, [r3, #0]
 801557a:	429a      	cmp	r2, r3
 801557c:	d207      	bcs.n	801558e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 801557e:	68fb      	ldr	r3, [r7, #12]
 8015580:	689a      	ldr	r2, [r3, #8]
 8015582:	68fb      	ldr	r3, [r7, #12]
 8015584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8015586:	425b      	negs	r3, r3
 8015588:	441a      	add	r2, r3
 801558a:	68fb      	ldr	r3, [r7, #12]
 801558c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	2b02      	cmp	r3, #2
 8015592:	d105      	bne.n	80155a0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015594:	693b      	ldr	r3, [r7, #16]
 8015596:	2b00      	cmp	r3, #0
 8015598:	d002      	beq.n	80155a0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801559a:	693b      	ldr	r3, [r7, #16]
 801559c:	3b01      	subs	r3, #1
 801559e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80155a0:	693b      	ldr	r3, [r7, #16]
 80155a2:	1c5a      	adds	r2, r3, #1
 80155a4:	68fb      	ldr	r3, [r7, #12]
 80155a6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80155a8:	697b      	ldr	r3, [r7, #20]
}
 80155aa:	4618      	mov	r0, r3
 80155ac:	3718      	adds	r7, #24
 80155ae:	46bd      	mov	sp, r7
 80155b0:	bd80      	pop	{r7, pc}

080155b2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80155b2:	b580      	push	{r7, lr}
 80155b4:	b082      	sub	sp, #8
 80155b6:	af00      	add	r7, sp, #0
 80155b8:	6078      	str	r0, [r7, #4]
 80155ba:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80155bc:	687b      	ldr	r3, [r7, #4]
 80155be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155c0:	2b00      	cmp	r3, #0
 80155c2:	d018      	beq.n	80155f6 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80155c4:	687b      	ldr	r3, [r7, #4]
 80155c6:	68da      	ldr	r2, [r3, #12]
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155cc:	441a      	add	r2, r3
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80155d2:	687b      	ldr	r3, [r7, #4]
 80155d4:	68da      	ldr	r2, [r3, #12]
 80155d6:	687b      	ldr	r3, [r7, #4]
 80155d8:	689b      	ldr	r3, [r3, #8]
 80155da:	429a      	cmp	r2, r3
 80155dc:	d303      	bcc.n	80155e6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80155de:	687b      	ldr	r3, [r7, #4]
 80155e0:	681a      	ldr	r2, [r3, #0]
 80155e2:	687b      	ldr	r3, [r7, #4]
 80155e4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	68d9      	ldr	r1, [r3, #12]
 80155ea:	687b      	ldr	r3, [r7, #4]
 80155ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80155ee:	461a      	mov	r2, r3
 80155f0:	6838      	ldr	r0, [r7, #0]
 80155f2:	f002 ff73 	bl	80184dc <memcpy>
	}
}
 80155f6:	bf00      	nop
 80155f8:	3708      	adds	r7, #8
 80155fa:	46bd      	mov	sp, r7
 80155fc:	bd80      	pop	{r7, pc}

080155fe <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80155fe:	b580      	push	{r7, lr}
 8015600:	b084      	sub	sp, #16
 8015602:	af00      	add	r7, sp, #0
 8015604:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015606:	f001 fd29 	bl	801705c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8015610:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015612:	e011      	b.n	8015638 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015618:	2b00      	cmp	r3, #0
 801561a:	d012      	beq.n	8015642 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	3324      	adds	r3, #36	; 0x24
 8015620:	4618      	mov	r0, r3
 8015622:	f000 fe27 	bl	8016274 <xTaskRemoveFromEventList>
 8015626:	4603      	mov	r3, r0
 8015628:	2b00      	cmp	r3, #0
 801562a:	d001      	beq.n	8015630 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801562c:	f000 fefa 	bl	8016424 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8015630:	7bfb      	ldrb	r3, [r7, #15]
 8015632:	3b01      	subs	r3, #1
 8015634:	b2db      	uxtb	r3, r3
 8015636:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015638:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801563c:	2b00      	cmp	r3, #0
 801563e:	dce9      	bgt.n	8015614 <prvUnlockQueue+0x16>
 8015640:	e000      	b.n	8015644 <prvUnlockQueue+0x46>
					break;
 8015642:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015644:	687b      	ldr	r3, [r7, #4]
 8015646:	22ff      	movs	r2, #255	; 0xff
 8015648:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801564c:	f001 fd34 	bl	80170b8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8015650:	f001 fd04 	bl	801705c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801565a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801565c:	e011      	b.n	8015682 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801565e:	687b      	ldr	r3, [r7, #4]
 8015660:	691b      	ldr	r3, [r3, #16]
 8015662:	2b00      	cmp	r3, #0
 8015664:	d012      	beq.n	801568c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	3310      	adds	r3, #16
 801566a:	4618      	mov	r0, r3
 801566c:	f000 fe02 	bl	8016274 <xTaskRemoveFromEventList>
 8015670:	4603      	mov	r3, r0
 8015672:	2b00      	cmp	r3, #0
 8015674:	d001      	beq.n	801567a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015676:	f000 fed5 	bl	8016424 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801567a:	7bbb      	ldrb	r3, [r7, #14]
 801567c:	3b01      	subs	r3, #1
 801567e:	b2db      	uxtb	r3, r3
 8015680:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015682:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015686:	2b00      	cmp	r3, #0
 8015688:	dce9      	bgt.n	801565e <prvUnlockQueue+0x60>
 801568a:	e000      	b.n	801568e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 801568c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 801568e:	687b      	ldr	r3, [r7, #4]
 8015690:	22ff      	movs	r2, #255	; 0xff
 8015692:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8015696:	f001 fd0f 	bl	80170b8 <vPortExitCritical>
}
 801569a:	bf00      	nop
 801569c:	3710      	adds	r7, #16
 801569e:	46bd      	mov	sp, r7
 80156a0:	bd80      	pop	{r7, pc}

080156a2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80156a2:	b580      	push	{r7, lr}
 80156a4:	b084      	sub	sp, #16
 80156a6:	af00      	add	r7, sp, #0
 80156a8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80156aa:	f001 fcd7 	bl	801705c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80156ae:	687b      	ldr	r3, [r7, #4]
 80156b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80156b2:	2b00      	cmp	r3, #0
 80156b4:	d102      	bne.n	80156bc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80156b6:	2301      	movs	r3, #1
 80156b8:	60fb      	str	r3, [r7, #12]
 80156ba:	e001      	b.n	80156c0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80156bc:	2300      	movs	r3, #0
 80156be:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80156c0:	f001 fcfa 	bl	80170b8 <vPortExitCritical>

	return xReturn;
 80156c4:	68fb      	ldr	r3, [r7, #12]
}
 80156c6:	4618      	mov	r0, r3
 80156c8:	3710      	adds	r7, #16
 80156ca:	46bd      	mov	sp, r7
 80156cc:	bd80      	pop	{r7, pc}

080156ce <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80156ce:	b580      	push	{r7, lr}
 80156d0:	b084      	sub	sp, #16
 80156d2:	af00      	add	r7, sp, #0
 80156d4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80156d6:	f001 fcc1 	bl	801705c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80156de:	687b      	ldr	r3, [r7, #4]
 80156e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80156e2:	429a      	cmp	r2, r3
 80156e4:	d102      	bne.n	80156ec <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80156e6:	2301      	movs	r3, #1
 80156e8:	60fb      	str	r3, [r7, #12]
 80156ea:	e001      	b.n	80156f0 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80156ec:	2300      	movs	r3, #0
 80156ee:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80156f0:	f001 fce2 	bl	80170b8 <vPortExitCritical>

	return xReturn;
 80156f4:	68fb      	ldr	r3, [r7, #12]
}
 80156f6:	4618      	mov	r0, r3
 80156f8:	3710      	adds	r7, #16
 80156fa:	46bd      	mov	sp, r7
 80156fc:	bd80      	pop	{r7, pc}
	...

08015700 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8015700:	b480      	push	{r7}
 8015702:	b085      	sub	sp, #20
 8015704:	af00      	add	r7, sp, #0
 8015706:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015708:	2300      	movs	r3, #0
 801570a:	60fb      	str	r3, [r7, #12]
 801570c:	e016      	b.n	801573c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 801570e:	4a10      	ldr	r2, [pc, #64]	; (8015750 <vQueueUnregisterQueue+0x50>)
 8015710:	68fb      	ldr	r3, [r7, #12]
 8015712:	00db      	lsls	r3, r3, #3
 8015714:	4413      	add	r3, r2
 8015716:	685b      	ldr	r3, [r3, #4]
 8015718:	687a      	ldr	r2, [r7, #4]
 801571a:	429a      	cmp	r2, r3
 801571c:	d10b      	bne.n	8015736 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 801571e:	4a0c      	ldr	r2, [pc, #48]	; (8015750 <vQueueUnregisterQueue+0x50>)
 8015720:	68fb      	ldr	r3, [r7, #12]
 8015722:	2100      	movs	r1, #0
 8015724:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8015728:	4a09      	ldr	r2, [pc, #36]	; (8015750 <vQueueUnregisterQueue+0x50>)
 801572a:	68fb      	ldr	r3, [r7, #12]
 801572c:	00db      	lsls	r3, r3, #3
 801572e:	4413      	add	r3, r2
 8015730:	2200      	movs	r2, #0
 8015732:	605a      	str	r2, [r3, #4]
				break;
 8015734:	e005      	b.n	8015742 <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015736:	68fb      	ldr	r3, [r7, #12]
 8015738:	3301      	adds	r3, #1
 801573a:	60fb      	str	r3, [r7, #12]
 801573c:	68fb      	ldr	r3, [r7, #12]
 801573e:	2b07      	cmp	r3, #7
 8015740:	d9e5      	bls.n	801570e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8015742:	bf00      	nop
 8015744:	3714      	adds	r7, #20
 8015746:	46bd      	mov	sp, r7
 8015748:	f85d 7b04 	ldr.w	r7, [sp], #4
 801574c:	4770      	bx	lr
 801574e:	bf00      	nop
 8015750:	2000fb50 	.word	0x2000fb50

08015754 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015754:	b580      	push	{r7, lr}
 8015756:	b08e      	sub	sp, #56	; 0x38
 8015758:	af04      	add	r7, sp, #16
 801575a:	60f8      	str	r0, [r7, #12]
 801575c:	60b9      	str	r1, [r7, #8]
 801575e:	607a      	str	r2, [r7, #4]
 8015760:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015762:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015764:	2b00      	cmp	r3, #0
 8015766:	d109      	bne.n	801577c <xTaskCreateStatic+0x28>
 8015768:	f04f 0350 	mov.w	r3, #80	; 0x50
 801576c:	f383 8811 	msr	BASEPRI, r3
 8015770:	f3bf 8f6f 	isb	sy
 8015774:	f3bf 8f4f 	dsb	sy
 8015778:	623b      	str	r3, [r7, #32]
 801577a:	e7fe      	b.n	801577a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 801577c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801577e:	2b00      	cmp	r3, #0
 8015780:	d109      	bne.n	8015796 <xTaskCreateStatic+0x42>
 8015782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015786:	f383 8811 	msr	BASEPRI, r3
 801578a:	f3bf 8f6f 	isb	sy
 801578e:	f3bf 8f4f 	dsb	sy
 8015792:	61fb      	str	r3, [r7, #28]
 8015794:	e7fe      	b.n	8015794 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015796:	2354      	movs	r3, #84	; 0x54
 8015798:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801579a:	693b      	ldr	r3, [r7, #16]
 801579c:	2b54      	cmp	r3, #84	; 0x54
 801579e:	d009      	beq.n	80157b4 <xTaskCreateStatic+0x60>
 80157a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157a4:	f383 8811 	msr	BASEPRI, r3
 80157a8:	f3bf 8f6f 	isb	sy
 80157ac:	f3bf 8f4f 	dsb	sy
 80157b0:	61bb      	str	r3, [r7, #24]
 80157b2:	e7fe      	b.n	80157b2 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80157b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80157b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80157b8:	2b00      	cmp	r3, #0
 80157ba:	d01e      	beq.n	80157fa <xTaskCreateStatic+0xa6>
 80157bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80157be:	2b00      	cmp	r3, #0
 80157c0:	d01b      	beq.n	80157fa <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80157c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80157c4:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80157c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80157ca:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80157cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157ce:	2202      	movs	r2, #2
 80157d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80157d4:	2300      	movs	r3, #0
 80157d6:	9303      	str	r3, [sp, #12]
 80157d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157da:	9302      	str	r3, [sp, #8]
 80157dc:	f107 0314 	add.w	r3, r7, #20
 80157e0:	9301      	str	r3, [sp, #4]
 80157e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80157e4:	9300      	str	r3, [sp, #0]
 80157e6:	683b      	ldr	r3, [r7, #0]
 80157e8:	687a      	ldr	r2, [r7, #4]
 80157ea:	68b9      	ldr	r1, [r7, #8]
 80157ec:	68f8      	ldr	r0, [r7, #12]
 80157ee:	f000 f850 	bl	8015892 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80157f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80157f4:	f000 f8d4 	bl	80159a0 <prvAddNewTaskToReadyList>
 80157f8:	e001      	b.n	80157fe <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 80157fa:	2300      	movs	r3, #0
 80157fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80157fe:	697b      	ldr	r3, [r7, #20]
	}
 8015800:	4618      	mov	r0, r3
 8015802:	3728      	adds	r7, #40	; 0x28
 8015804:	46bd      	mov	sp, r7
 8015806:	bd80      	pop	{r7, pc}

08015808 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8015808:	b580      	push	{r7, lr}
 801580a:	b08c      	sub	sp, #48	; 0x30
 801580c:	af04      	add	r7, sp, #16
 801580e:	60f8      	str	r0, [r7, #12]
 8015810:	60b9      	str	r1, [r7, #8]
 8015812:	603b      	str	r3, [r7, #0]
 8015814:	4613      	mov	r3, r2
 8015816:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8015818:	88fb      	ldrh	r3, [r7, #6]
 801581a:	009b      	lsls	r3, r3, #2
 801581c:	4618      	mov	r0, r3
 801581e:	f001 fd37 	bl	8017290 <pvPortMalloc>
 8015822:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015824:	697b      	ldr	r3, [r7, #20]
 8015826:	2b00      	cmp	r3, #0
 8015828:	d00e      	beq.n	8015848 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801582a:	2054      	movs	r0, #84	; 0x54
 801582c:	f001 fd30 	bl	8017290 <pvPortMalloc>
 8015830:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015832:	69fb      	ldr	r3, [r7, #28]
 8015834:	2b00      	cmp	r3, #0
 8015836:	d003      	beq.n	8015840 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8015838:	69fb      	ldr	r3, [r7, #28]
 801583a:	697a      	ldr	r2, [r7, #20]
 801583c:	631a      	str	r2, [r3, #48]	; 0x30
 801583e:	e005      	b.n	801584c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015840:	6978      	ldr	r0, [r7, #20]
 8015842:	f001 fde7 	bl	8017414 <vPortFree>
 8015846:	e001      	b.n	801584c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015848:	2300      	movs	r3, #0
 801584a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801584c:	69fb      	ldr	r3, [r7, #28]
 801584e:	2b00      	cmp	r3, #0
 8015850:	d017      	beq.n	8015882 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8015852:	69fb      	ldr	r3, [r7, #28]
 8015854:	2200      	movs	r2, #0
 8015856:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801585a:	88fa      	ldrh	r2, [r7, #6]
 801585c:	2300      	movs	r3, #0
 801585e:	9303      	str	r3, [sp, #12]
 8015860:	69fb      	ldr	r3, [r7, #28]
 8015862:	9302      	str	r3, [sp, #8]
 8015864:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015866:	9301      	str	r3, [sp, #4]
 8015868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801586a:	9300      	str	r3, [sp, #0]
 801586c:	683b      	ldr	r3, [r7, #0]
 801586e:	68b9      	ldr	r1, [r7, #8]
 8015870:	68f8      	ldr	r0, [r7, #12]
 8015872:	f000 f80e 	bl	8015892 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015876:	69f8      	ldr	r0, [r7, #28]
 8015878:	f000 f892 	bl	80159a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801587c:	2301      	movs	r3, #1
 801587e:	61bb      	str	r3, [r7, #24]
 8015880:	e002      	b.n	8015888 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015882:	f04f 33ff 	mov.w	r3, #4294967295
 8015886:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015888:	69bb      	ldr	r3, [r7, #24]
	}
 801588a:	4618      	mov	r0, r3
 801588c:	3720      	adds	r7, #32
 801588e:	46bd      	mov	sp, r7
 8015890:	bd80      	pop	{r7, pc}

08015892 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8015892:	b580      	push	{r7, lr}
 8015894:	b088      	sub	sp, #32
 8015896:	af00      	add	r7, sp, #0
 8015898:	60f8      	str	r0, [r7, #12]
 801589a:	60b9      	str	r1, [r7, #8]
 801589c:	607a      	str	r2, [r7, #4]
 801589e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80158a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80158a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80158a4:	687b      	ldr	r3, [r7, #4]
 80158a6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80158aa:	3b01      	subs	r3, #1
 80158ac:	009b      	lsls	r3, r3, #2
 80158ae:	4413      	add	r3, r2
 80158b0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80158b2:	69bb      	ldr	r3, [r7, #24]
 80158b4:	f023 0307 	bic.w	r3, r3, #7
 80158b8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80158ba:	69bb      	ldr	r3, [r7, #24]
 80158bc:	f003 0307 	and.w	r3, r3, #7
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	d009      	beq.n	80158d8 <prvInitialiseNewTask+0x46>
 80158c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158c8:	f383 8811 	msr	BASEPRI, r3
 80158cc:	f3bf 8f6f 	isb	sy
 80158d0:	f3bf 8f4f 	dsb	sy
 80158d4:	617b      	str	r3, [r7, #20]
 80158d6:	e7fe      	b.n	80158d6 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80158d8:	68bb      	ldr	r3, [r7, #8]
 80158da:	2b00      	cmp	r3, #0
 80158dc:	d01f      	beq.n	801591e <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80158de:	2300      	movs	r3, #0
 80158e0:	61fb      	str	r3, [r7, #28]
 80158e2:	e012      	b.n	801590a <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80158e4:	68ba      	ldr	r2, [r7, #8]
 80158e6:	69fb      	ldr	r3, [r7, #28]
 80158e8:	4413      	add	r3, r2
 80158ea:	7819      	ldrb	r1, [r3, #0]
 80158ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80158ee:	69fb      	ldr	r3, [r7, #28]
 80158f0:	4413      	add	r3, r2
 80158f2:	3334      	adds	r3, #52	; 0x34
 80158f4:	460a      	mov	r2, r1
 80158f6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80158f8:	68ba      	ldr	r2, [r7, #8]
 80158fa:	69fb      	ldr	r3, [r7, #28]
 80158fc:	4413      	add	r3, r2
 80158fe:	781b      	ldrb	r3, [r3, #0]
 8015900:	2b00      	cmp	r3, #0
 8015902:	d006      	beq.n	8015912 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015904:	69fb      	ldr	r3, [r7, #28]
 8015906:	3301      	adds	r3, #1
 8015908:	61fb      	str	r3, [r7, #28]
 801590a:	69fb      	ldr	r3, [r7, #28]
 801590c:	2b0f      	cmp	r3, #15
 801590e:	d9e9      	bls.n	80158e4 <prvInitialiseNewTask+0x52>
 8015910:	e000      	b.n	8015914 <prvInitialiseNewTask+0x82>
			{
				break;
 8015912:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8015914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015916:	2200      	movs	r2, #0
 8015918:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 801591c:	e003      	b.n	8015926 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801591e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015920:	2200      	movs	r2, #0
 8015922:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8015926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015928:	2b06      	cmp	r3, #6
 801592a:	d901      	bls.n	8015930 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 801592c:	2306      	movs	r3, #6
 801592e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8015930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015932:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015934:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8015936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015938:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801593a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 801593c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801593e:	2200      	movs	r2, #0
 8015940:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8015942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015944:	3304      	adds	r3, #4
 8015946:	4618      	mov	r0, r3
 8015948:	f7fe fefc 	bl	8014744 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801594c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801594e:	3318      	adds	r3, #24
 8015950:	4618      	mov	r0, r3
 8015952:	f7fe fef7 	bl	8014744 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8015956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015958:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801595a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801595c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801595e:	f1c3 0207 	rsb	r2, r3, #7
 8015962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015964:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8015966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015968:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801596a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801596c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801596e:	2200      	movs	r2, #0
 8015970:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015974:	2200      	movs	r2, #0
 8015976:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801597a:	683a      	ldr	r2, [r7, #0]
 801597c:	68f9      	ldr	r1, [r7, #12]
 801597e:	69b8      	ldr	r0, [r7, #24]
 8015980:	f001 fa46 	bl	8016e10 <pxPortInitialiseStack>
 8015984:	4602      	mov	r2, r0
 8015986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015988:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801598a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801598c:	2b00      	cmp	r3, #0
 801598e:	d002      	beq.n	8015996 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8015990:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015992:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015994:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015996:	bf00      	nop
 8015998:	3720      	adds	r7, #32
 801599a:	46bd      	mov	sp, r7
 801599c:	bd80      	pop	{r7, pc}
	...

080159a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80159a0:	b580      	push	{r7, lr}
 80159a2:	b082      	sub	sp, #8
 80159a4:	af00      	add	r7, sp, #0
 80159a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80159a8:	f001 fb58 	bl	801705c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80159ac:	4b2a      	ldr	r3, [pc, #168]	; (8015a58 <prvAddNewTaskToReadyList+0xb8>)
 80159ae:	681b      	ldr	r3, [r3, #0]
 80159b0:	3301      	adds	r3, #1
 80159b2:	4a29      	ldr	r2, [pc, #164]	; (8015a58 <prvAddNewTaskToReadyList+0xb8>)
 80159b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80159b6:	4b29      	ldr	r3, [pc, #164]	; (8015a5c <prvAddNewTaskToReadyList+0xbc>)
 80159b8:	681b      	ldr	r3, [r3, #0]
 80159ba:	2b00      	cmp	r3, #0
 80159bc:	d109      	bne.n	80159d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80159be:	4a27      	ldr	r2, [pc, #156]	; (8015a5c <prvAddNewTaskToReadyList+0xbc>)
 80159c0:	687b      	ldr	r3, [r7, #4]
 80159c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80159c4:	4b24      	ldr	r3, [pc, #144]	; (8015a58 <prvAddNewTaskToReadyList+0xb8>)
 80159c6:	681b      	ldr	r3, [r3, #0]
 80159c8:	2b01      	cmp	r3, #1
 80159ca:	d110      	bne.n	80159ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80159cc:	f000 fd4e 	bl	801646c <prvInitialiseTaskLists>
 80159d0:	e00d      	b.n	80159ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80159d2:	4b23      	ldr	r3, [pc, #140]	; (8015a60 <prvAddNewTaskToReadyList+0xc0>)
 80159d4:	681b      	ldr	r3, [r3, #0]
 80159d6:	2b00      	cmp	r3, #0
 80159d8:	d109      	bne.n	80159ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80159da:	4b20      	ldr	r3, [pc, #128]	; (8015a5c <prvAddNewTaskToReadyList+0xbc>)
 80159dc:	681b      	ldr	r3, [r3, #0]
 80159de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80159e0:	687b      	ldr	r3, [r7, #4]
 80159e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80159e4:	429a      	cmp	r2, r3
 80159e6:	d802      	bhi.n	80159ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80159e8:	4a1c      	ldr	r2, [pc, #112]	; (8015a5c <prvAddNewTaskToReadyList+0xbc>)
 80159ea:	687b      	ldr	r3, [r7, #4]
 80159ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80159ee:	4b1d      	ldr	r3, [pc, #116]	; (8015a64 <prvAddNewTaskToReadyList+0xc4>)
 80159f0:	681b      	ldr	r3, [r3, #0]
 80159f2:	3301      	adds	r3, #1
 80159f4:	4a1b      	ldr	r2, [pc, #108]	; (8015a64 <prvAddNewTaskToReadyList+0xc4>)
 80159f6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80159f8:	687b      	ldr	r3, [r7, #4]
 80159fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80159fc:	2201      	movs	r2, #1
 80159fe:	409a      	lsls	r2, r3
 8015a00:	4b19      	ldr	r3, [pc, #100]	; (8015a68 <prvAddNewTaskToReadyList+0xc8>)
 8015a02:	681b      	ldr	r3, [r3, #0]
 8015a04:	4313      	orrs	r3, r2
 8015a06:	4a18      	ldr	r2, [pc, #96]	; (8015a68 <prvAddNewTaskToReadyList+0xc8>)
 8015a08:	6013      	str	r3, [r2, #0]
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015a0e:	4613      	mov	r3, r2
 8015a10:	009b      	lsls	r3, r3, #2
 8015a12:	4413      	add	r3, r2
 8015a14:	009b      	lsls	r3, r3, #2
 8015a16:	4a15      	ldr	r2, [pc, #84]	; (8015a6c <prvAddNewTaskToReadyList+0xcc>)
 8015a18:	441a      	add	r2, r3
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	3304      	adds	r3, #4
 8015a1e:	4619      	mov	r1, r3
 8015a20:	4610      	mov	r0, r2
 8015a22:	f7fe fe9c 	bl	801475e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8015a26:	f001 fb47 	bl	80170b8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8015a2a:	4b0d      	ldr	r3, [pc, #52]	; (8015a60 <prvAddNewTaskToReadyList+0xc0>)
 8015a2c:	681b      	ldr	r3, [r3, #0]
 8015a2e:	2b00      	cmp	r3, #0
 8015a30:	d00e      	beq.n	8015a50 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8015a32:	4b0a      	ldr	r3, [pc, #40]	; (8015a5c <prvAddNewTaskToReadyList+0xbc>)
 8015a34:	681b      	ldr	r3, [r3, #0]
 8015a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a3c:	429a      	cmp	r2, r3
 8015a3e:	d207      	bcs.n	8015a50 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8015a40:	4b0b      	ldr	r3, [pc, #44]	; (8015a70 <prvAddNewTaskToReadyList+0xd0>)
 8015a42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015a46:	601a      	str	r2, [r3, #0]
 8015a48:	f3bf 8f4f 	dsb	sy
 8015a4c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015a50:	bf00      	nop
 8015a52:	3708      	adds	r7, #8
 8015a54:	46bd      	mov	sp, r7
 8015a56:	bd80      	pop	{r7, pc}
 8015a58:	20000a84 	.word	0x20000a84
 8015a5c:	20000984 	.word	0x20000984
 8015a60:	20000a90 	.word	0x20000a90
 8015a64:	20000aa0 	.word	0x20000aa0
 8015a68:	20000a8c 	.word	0x20000a8c
 8015a6c:	20000988 	.word	0x20000988
 8015a70:	e000ed04 	.word	0xe000ed04

08015a74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015a74:	b580      	push	{r7, lr}
 8015a76:	b084      	sub	sp, #16
 8015a78:	af00      	add	r7, sp, #0
 8015a7a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8015a7c:	2300      	movs	r3, #0
 8015a7e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015a80:	687b      	ldr	r3, [r7, #4]
 8015a82:	2b00      	cmp	r3, #0
 8015a84:	d016      	beq.n	8015ab4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8015a86:	4b13      	ldr	r3, [pc, #76]	; (8015ad4 <vTaskDelay+0x60>)
 8015a88:	681b      	ldr	r3, [r3, #0]
 8015a8a:	2b00      	cmp	r3, #0
 8015a8c:	d009      	beq.n	8015aa2 <vTaskDelay+0x2e>
 8015a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a92:	f383 8811 	msr	BASEPRI, r3
 8015a96:	f3bf 8f6f 	isb	sy
 8015a9a:	f3bf 8f4f 	dsb	sy
 8015a9e:	60bb      	str	r3, [r7, #8]
 8015aa0:	e7fe      	b.n	8015aa0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8015aa2:	f000 fa07 	bl	8015eb4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8015aa6:	2100      	movs	r1, #0
 8015aa8:	6878      	ldr	r0, [r7, #4]
 8015aaa:	f001 f94b 	bl	8016d44 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015aae:	f000 fa0f 	bl	8015ed0 <xTaskResumeAll>
 8015ab2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8015ab4:	68fb      	ldr	r3, [r7, #12]
 8015ab6:	2b00      	cmp	r3, #0
 8015ab8:	d107      	bne.n	8015aca <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8015aba:	4b07      	ldr	r3, [pc, #28]	; (8015ad8 <vTaskDelay+0x64>)
 8015abc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015ac0:	601a      	str	r2, [r3, #0]
 8015ac2:	f3bf 8f4f 	dsb	sy
 8015ac6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015aca:	bf00      	nop
 8015acc:	3710      	adds	r7, #16
 8015ace:	46bd      	mov	sp, r7
 8015ad0:	bd80      	pop	{r7, pc}
 8015ad2:	bf00      	nop
 8015ad4:	20000aac 	.word	0x20000aac
 8015ad8:	e000ed04 	.word	0xe000ed04

08015adc <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8015adc:	b580      	push	{r7, lr}
 8015ade:	b084      	sub	sp, #16
 8015ae0:	af00      	add	r7, sp, #0
 8015ae2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8015ae4:	f001 faba 	bl	801705c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	2b00      	cmp	r3, #0
 8015aec:	d102      	bne.n	8015af4 <vTaskSuspend+0x18>
 8015aee:	4b3c      	ldr	r3, [pc, #240]	; (8015be0 <vTaskSuspend+0x104>)
 8015af0:	681b      	ldr	r3, [r3, #0]
 8015af2:	e000      	b.n	8015af6 <vTaskSuspend+0x1a>
 8015af4:	687b      	ldr	r3, [r7, #4]
 8015af6:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015af8:	68fb      	ldr	r3, [r7, #12]
 8015afa:	3304      	adds	r3, #4
 8015afc:	4618      	mov	r0, r3
 8015afe:	f7fe fe8b 	bl	8014818 <uxListRemove>
 8015b02:	4603      	mov	r3, r0
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	d115      	bne.n	8015b34 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8015b08:	68fb      	ldr	r3, [r7, #12]
 8015b0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015b0c:	4935      	ldr	r1, [pc, #212]	; (8015be4 <vTaskSuspend+0x108>)
 8015b0e:	4613      	mov	r3, r2
 8015b10:	009b      	lsls	r3, r3, #2
 8015b12:	4413      	add	r3, r2
 8015b14:	009b      	lsls	r3, r3, #2
 8015b16:	440b      	add	r3, r1
 8015b18:	681b      	ldr	r3, [r3, #0]
 8015b1a:	2b00      	cmp	r3, #0
 8015b1c:	d10a      	bne.n	8015b34 <vTaskSuspend+0x58>
 8015b1e:	68fb      	ldr	r3, [r7, #12]
 8015b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015b22:	2201      	movs	r2, #1
 8015b24:	fa02 f303 	lsl.w	r3, r2, r3
 8015b28:	43da      	mvns	r2, r3
 8015b2a:	4b2f      	ldr	r3, [pc, #188]	; (8015be8 <vTaskSuspend+0x10c>)
 8015b2c:	681b      	ldr	r3, [r3, #0]
 8015b2e:	4013      	ands	r3, r2
 8015b30:	4a2d      	ldr	r2, [pc, #180]	; (8015be8 <vTaskSuspend+0x10c>)
 8015b32:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015b34:	68fb      	ldr	r3, [r7, #12]
 8015b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	d004      	beq.n	8015b46 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015b3c:	68fb      	ldr	r3, [r7, #12]
 8015b3e:	3318      	adds	r3, #24
 8015b40:	4618      	mov	r0, r3
 8015b42:	f7fe fe69 	bl	8014818 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8015b46:	68fb      	ldr	r3, [r7, #12]
 8015b48:	3304      	adds	r3, #4
 8015b4a:	4619      	mov	r1, r3
 8015b4c:	4827      	ldr	r0, [pc, #156]	; (8015bec <vTaskSuspend+0x110>)
 8015b4e:	f7fe fe06 	bl	801475e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8015b52:	68fb      	ldr	r3, [r7, #12]
 8015b54:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8015b58:	b2db      	uxtb	r3, r3
 8015b5a:	2b01      	cmp	r3, #1
 8015b5c:	d103      	bne.n	8015b66 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015b5e:	68fb      	ldr	r3, [r7, #12]
 8015b60:	2200      	movs	r2, #0
 8015b62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8015b66:	f001 faa7 	bl	80170b8 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8015b6a:	4b21      	ldr	r3, [pc, #132]	; (8015bf0 <vTaskSuspend+0x114>)
 8015b6c:	681b      	ldr	r3, [r3, #0]
 8015b6e:	2b00      	cmp	r3, #0
 8015b70:	d005      	beq.n	8015b7e <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8015b72:	f001 fa73 	bl	801705c <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8015b76:	f000 fd13 	bl	80165a0 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8015b7a:	f001 fa9d 	bl	80170b8 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8015b7e:	4b18      	ldr	r3, [pc, #96]	; (8015be0 <vTaskSuspend+0x104>)
 8015b80:	681b      	ldr	r3, [r3, #0]
 8015b82:	68fa      	ldr	r2, [r7, #12]
 8015b84:	429a      	cmp	r2, r3
 8015b86:	d126      	bne.n	8015bd6 <vTaskSuspend+0xfa>
		{
			if( xSchedulerRunning != pdFALSE )
 8015b88:	4b19      	ldr	r3, [pc, #100]	; (8015bf0 <vTaskSuspend+0x114>)
 8015b8a:	681b      	ldr	r3, [r3, #0]
 8015b8c:	2b00      	cmp	r3, #0
 8015b8e:	d016      	beq.n	8015bbe <vTaskSuspend+0xe2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8015b90:	4b18      	ldr	r3, [pc, #96]	; (8015bf4 <vTaskSuspend+0x118>)
 8015b92:	681b      	ldr	r3, [r3, #0]
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	d009      	beq.n	8015bac <vTaskSuspend+0xd0>
 8015b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b9c:	f383 8811 	msr	BASEPRI, r3
 8015ba0:	f3bf 8f6f 	isb	sy
 8015ba4:	f3bf 8f4f 	dsb	sy
 8015ba8:	60bb      	str	r3, [r7, #8]
 8015baa:	e7fe      	b.n	8015baa <vTaskSuspend+0xce>
				portYIELD_WITHIN_API();
 8015bac:	4b12      	ldr	r3, [pc, #72]	; (8015bf8 <vTaskSuspend+0x11c>)
 8015bae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015bb2:	601a      	str	r2, [r3, #0]
 8015bb4:	f3bf 8f4f 	dsb	sy
 8015bb8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015bbc:	e00b      	b.n	8015bd6 <vTaskSuspend+0xfa>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8015bbe:	4b0b      	ldr	r3, [pc, #44]	; (8015bec <vTaskSuspend+0x110>)
 8015bc0:	681a      	ldr	r2, [r3, #0]
 8015bc2:	4b0e      	ldr	r3, [pc, #56]	; (8015bfc <vTaskSuspend+0x120>)
 8015bc4:	681b      	ldr	r3, [r3, #0]
 8015bc6:	429a      	cmp	r2, r3
 8015bc8:	d103      	bne.n	8015bd2 <vTaskSuspend+0xf6>
					pxCurrentTCB = NULL;
 8015bca:	4b05      	ldr	r3, [pc, #20]	; (8015be0 <vTaskSuspend+0x104>)
 8015bcc:	2200      	movs	r2, #0
 8015bce:	601a      	str	r2, [r3, #0]
	}
 8015bd0:	e001      	b.n	8015bd6 <vTaskSuspend+0xfa>
					vTaskSwitchContext();
 8015bd2:	f000 fad1 	bl	8016178 <vTaskSwitchContext>
	}
 8015bd6:	bf00      	nop
 8015bd8:	3710      	adds	r7, #16
 8015bda:	46bd      	mov	sp, r7
 8015bdc:	bd80      	pop	{r7, pc}
 8015bde:	bf00      	nop
 8015be0:	20000984 	.word	0x20000984
 8015be4:	20000988 	.word	0x20000988
 8015be8:	20000a8c 	.word	0x20000a8c
 8015bec:	20000a70 	.word	0x20000a70
 8015bf0:	20000a90 	.word	0x20000a90
 8015bf4:	20000aac 	.word	0x20000aac
 8015bf8:	e000ed04 	.word	0xe000ed04
 8015bfc:	20000a84 	.word	0x20000a84

08015c00 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8015c00:	b480      	push	{r7}
 8015c02:	b087      	sub	sp, #28
 8015c04:	af00      	add	r7, sp, #0
 8015c06:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8015c08:	2300      	movs	r3, #0
 8015c0a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8015c0c:	687b      	ldr	r3, [r7, #4]
 8015c0e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8015c10:	687b      	ldr	r3, [r7, #4]
 8015c12:	2b00      	cmp	r3, #0
 8015c14:	d109      	bne.n	8015c2a <prvTaskIsTaskSuspended+0x2a>
 8015c16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c1a:	f383 8811 	msr	BASEPRI, r3
 8015c1e:	f3bf 8f6f 	isb	sy
 8015c22:	f3bf 8f4f 	dsb	sy
 8015c26:	60fb      	str	r3, [r7, #12]
 8015c28:	e7fe      	b.n	8015c28 <prvTaskIsTaskSuspended+0x28>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8015c2a:	693b      	ldr	r3, [r7, #16]
 8015c2c:	695b      	ldr	r3, [r3, #20]
 8015c2e:	4a0a      	ldr	r2, [pc, #40]	; (8015c58 <prvTaskIsTaskSuspended+0x58>)
 8015c30:	4293      	cmp	r3, r2
 8015c32:	d10a      	bne.n	8015c4a <prvTaskIsTaskSuspended+0x4a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8015c34:	693b      	ldr	r3, [r7, #16]
 8015c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015c38:	4a08      	ldr	r2, [pc, #32]	; (8015c5c <prvTaskIsTaskSuspended+0x5c>)
 8015c3a:	4293      	cmp	r3, r2
 8015c3c:	d005      	beq.n	8015c4a <prvTaskIsTaskSuspended+0x4a>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8015c3e:	693b      	ldr	r3, [r7, #16]
 8015c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015c42:	2b00      	cmp	r3, #0
 8015c44:	d101      	bne.n	8015c4a <prvTaskIsTaskSuspended+0x4a>
				{
					xReturn = pdTRUE;
 8015c46:	2301      	movs	r3, #1
 8015c48:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015c4a:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8015c4c:	4618      	mov	r0, r3
 8015c4e:	371c      	adds	r7, #28
 8015c50:	46bd      	mov	sp, r7
 8015c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c56:	4770      	bx	lr
 8015c58:	20000a70 	.word	0x20000a70
 8015c5c:	20000a44 	.word	0x20000a44

08015c60 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8015c60:	b580      	push	{r7, lr}
 8015c62:	b084      	sub	sp, #16
 8015c64:	af00      	add	r7, sp, #0
 8015c66:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8015c68:	687b      	ldr	r3, [r7, #4]
 8015c6a:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8015c6c:	687b      	ldr	r3, [r7, #4]
 8015c6e:	2b00      	cmp	r3, #0
 8015c70:	d109      	bne.n	8015c86 <vTaskResume+0x26>
 8015c72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c76:	f383 8811 	msr	BASEPRI, r3
 8015c7a:	f3bf 8f6f 	isb	sy
 8015c7e:	f3bf 8f4f 	dsb	sy
 8015c82:	60bb      	str	r3, [r7, #8]
 8015c84:	e7fe      	b.n	8015c84 <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8015c86:	4b20      	ldr	r3, [pc, #128]	; (8015d08 <vTaskResume+0xa8>)
 8015c88:	681b      	ldr	r3, [r3, #0]
 8015c8a:	68fa      	ldr	r2, [r7, #12]
 8015c8c:	429a      	cmp	r2, r3
 8015c8e:	d037      	beq.n	8015d00 <vTaskResume+0xa0>
 8015c90:	68fb      	ldr	r3, [r7, #12]
 8015c92:	2b00      	cmp	r3, #0
 8015c94:	d034      	beq.n	8015d00 <vTaskResume+0xa0>
		{
			taskENTER_CRITICAL();
 8015c96:	f001 f9e1 	bl	801705c <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8015c9a:	68f8      	ldr	r0, [r7, #12]
 8015c9c:	f7ff ffb0 	bl	8015c00 <prvTaskIsTaskSuspended>
 8015ca0:	4603      	mov	r3, r0
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d02a      	beq.n	8015cfc <vTaskResume+0x9c>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8015ca6:	68fb      	ldr	r3, [r7, #12]
 8015ca8:	3304      	adds	r3, #4
 8015caa:	4618      	mov	r0, r3
 8015cac:	f7fe fdb4 	bl	8014818 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015cb0:	68fb      	ldr	r3, [r7, #12]
 8015cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015cb4:	2201      	movs	r2, #1
 8015cb6:	409a      	lsls	r2, r3
 8015cb8:	4b14      	ldr	r3, [pc, #80]	; (8015d0c <vTaskResume+0xac>)
 8015cba:	681b      	ldr	r3, [r3, #0]
 8015cbc:	4313      	orrs	r3, r2
 8015cbe:	4a13      	ldr	r2, [pc, #76]	; (8015d0c <vTaskResume+0xac>)
 8015cc0:	6013      	str	r3, [r2, #0]
 8015cc2:	68fb      	ldr	r3, [r7, #12]
 8015cc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015cc6:	4613      	mov	r3, r2
 8015cc8:	009b      	lsls	r3, r3, #2
 8015cca:	4413      	add	r3, r2
 8015ccc:	009b      	lsls	r3, r3, #2
 8015cce:	4a10      	ldr	r2, [pc, #64]	; (8015d10 <vTaskResume+0xb0>)
 8015cd0:	441a      	add	r2, r3
 8015cd2:	68fb      	ldr	r3, [r7, #12]
 8015cd4:	3304      	adds	r3, #4
 8015cd6:	4619      	mov	r1, r3
 8015cd8:	4610      	mov	r0, r2
 8015cda:	f7fe fd40 	bl	801475e <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015cde:	68fb      	ldr	r3, [r7, #12]
 8015ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015ce2:	4b09      	ldr	r3, [pc, #36]	; (8015d08 <vTaskResume+0xa8>)
 8015ce4:	681b      	ldr	r3, [r3, #0]
 8015ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015ce8:	429a      	cmp	r2, r3
 8015cea:	d307      	bcc.n	8015cfc <vTaskResume+0x9c>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8015cec:	4b09      	ldr	r3, [pc, #36]	; (8015d14 <vTaskResume+0xb4>)
 8015cee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015cf2:	601a      	str	r2, [r3, #0]
 8015cf4:	f3bf 8f4f 	dsb	sy
 8015cf8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8015cfc:	f001 f9dc 	bl	80170b8 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015d00:	bf00      	nop
 8015d02:	3710      	adds	r7, #16
 8015d04:	46bd      	mov	sp, r7
 8015d06:	bd80      	pop	{r7, pc}
 8015d08:	20000984 	.word	0x20000984
 8015d0c:	20000a8c 	.word	0x20000a8c
 8015d10:	20000988 	.word	0x20000988
 8015d14:	e000ed04 	.word	0xe000ed04

08015d18 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8015d18:	b580      	push	{r7, lr}
 8015d1a:	b08a      	sub	sp, #40	; 0x28
 8015d1c:	af00      	add	r7, sp, #0
 8015d1e:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8015d20:	2300      	movs	r3, #0
 8015d22:	627b      	str	r3, [r7, #36]	; 0x24
	TCB_t * const pxTCB = xTaskToResume;
 8015d24:	687b      	ldr	r3, [r7, #4]
 8015d26:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8015d28:	687b      	ldr	r3, [r7, #4]
 8015d2a:	2b00      	cmp	r3, #0
 8015d2c:	d109      	bne.n	8015d42 <xTaskResumeFromISR+0x2a>
 8015d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d32:	f383 8811 	msr	BASEPRI, r3
 8015d36:	f3bf 8f6f 	isb	sy
 8015d3a:	f3bf 8f4f 	dsb	sy
 8015d3e:	61bb      	str	r3, [r7, #24]
 8015d40:	e7fe      	b.n	8015d40 <xTaskResumeFromISR+0x28>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015d42:	f001 fa67 	bl	8017214 <vPortValidateInterruptPriority>
	__asm volatile
 8015d46:	f3ef 8211 	mrs	r2, BASEPRI
 8015d4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015d4e:	f383 8811 	msr	BASEPRI, r3
 8015d52:	f3bf 8f6f 	isb	sy
 8015d56:	f3bf 8f4f 	dsb	sy
 8015d5a:	617a      	str	r2, [r7, #20]
 8015d5c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8015d5e:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015d60:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8015d62:	6a38      	ldr	r0, [r7, #32]
 8015d64:	f7ff ff4c 	bl	8015c00 <prvTaskIsTaskSuspended>
 8015d68:	4603      	mov	r3, r0
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d02f      	beq.n	8015dce <xTaskResumeFromISR+0xb6>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015d6e:	4b1d      	ldr	r3, [pc, #116]	; (8015de4 <xTaskResumeFromISR+0xcc>)
 8015d70:	681b      	ldr	r3, [r3, #0]
 8015d72:	2b00      	cmp	r3, #0
 8015d74:	d125      	bne.n	8015dc2 <xTaskResumeFromISR+0xaa>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015d76:	6a3b      	ldr	r3, [r7, #32]
 8015d78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015d7a:	4b1b      	ldr	r3, [pc, #108]	; (8015de8 <xTaskResumeFromISR+0xd0>)
 8015d7c:	681b      	ldr	r3, [r3, #0]
 8015d7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015d80:	429a      	cmp	r2, r3
 8015d82:	d301      	bcc.n	8015d88 <xTaskResumeFromISR+0x70>
					{
						xYieldRequired = pdTRUE;
 8015d84:	2301      	movs	r3, #1
 8015d86:	627b      	str	r3, [r7, #36]	; 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015d88:	6a3b      	ldr	r3, [r7, #32]
 8015d8a:	3304      	adds	r3, #4
 8015d8c:	4618      	mov	r0, r3
 8015d8e:	f7fe fd43 	bl	8014818 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015d92:	6a3b      	ldr	r3, [r7, #32]
 8015d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015d96:	2201      	movs	r2, #1
 8015d98:	409a      	lsls	r2, r3
 8015d9a:	4b14      	ldr	r3, [pc, #80]	; (8015dec <xTaskResumeFromISR+0xd4>)
 8015d9c:	681b      	ldr	r3, [r3, #0]
 8015d9e:	4313      	orrs	r3, r2
 8015da0:	4a12      	ldr	r2, [pc, #72]	; (8015dec <xTaskResumeFromISR+0xd4>)
 8015da2:	6013      	str	r3, [r2, #0]
 8015da4:	6a3b      	ldr	r3, [r7, #32]
 8015da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015da8:	4613      	mov	r3, r2
 8015daa:	009b      	lsls	r3, r3, #2
 8015dac:	4413      	add	r3, r2
 8015dae:	009b      	lsls	r3, r3, #2
 8015db0:	4a0f      	ldr	r2, [pc, #60]	; (8015df0 <xTaskResumeFromISR+0xd8>)
 8015db2:	441a      	add	r2, r3
 8015db4:	6a3b      	ldr	r3, [r7, #32]
 8015db6:	3304      	adds	r3, #4
 8015db8:	4619      	mov	r1, r3
 8015dba:	4610      	mov	r0, r2
 8015dbc:	f7fe fccf 	bl	801475e <vListInsertEnd>
 8015dc0:	e005      	b.n	8015dce <xTaskResumeFromISR+0xb6>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8015dc2:	6a3b      	ldr	r3, [r7, #32]
 8015dc4:	3318      	adds	r3, #24
 8015dc6:	4619      	mov	r1, r3
 8015dc8:	480a      	ldr	r0, [pc, #40]	; (8015df4 <xTaskResumeFromISR+0xdc>)
 8015dca:	f7fe fcc8 	bl	801475e <vListInsertEnd>
 8015dce:	69fb      	ldr	r3, [r7, #28]
 8015dd0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8015dd2:	68fb      	ldr	r3, [r7, #12]
 8015dd4:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8015dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8015dda:	4618      	mov	r0, r3
 8015ddc:	3728      	adds	r7, #40	; 0x28
 8015dde:	46bd      	mov	sp, r7
 8015de0:	bd80      	pop	{r7, pc}
 8015de2:	bf00      	nop
 8015de4:	20000aac 	.word	0x20000aac
 8015de8:	20000984 	.word	0x20000984
 8015dec:	20000a8c 	.word	0x20000a8c
 8015df0:	20000988 	.word	0x20000988
 8015df4:	20000a44 	.word	0x20000a44

08015df8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015df8:	b580      	push	{r7, lr}
 8015dfa:	b08a      	sub	sp, #40	; 0x28
 8015dfc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8015dfe:	2300      	movs	r3, #0
 8015e00:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8015e02:	2300      	movs	r3, #0
 8015e04:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8015e06:	463a      	mov	r2, r7
 8015e08:	1d39      	adds	r1, r7, #4
 8015e0a:	f107 0308 	add.w	r3, r7, #8
 8015e0e:	4618      	mov	r0, r3
 8015e10:	f7ea fbe0 	bl	80005d4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015e14:	6839      	ldr	r1, [r7, #0]
 8015e16:	687b      	ldr	r3, [r7, #4]
 8015e18:	68ba      	ldr	r2, [r7, #8]
 8015e1a:	9202      	str	r2, [sp, #8]
 8015e1c:	9301      	str	r3, [sp, #4]
 8015e1e:	2300      	movs	r3, #0
 8015e20:	9300      	str	r3, [sp, #0]
 8015e22:	2300      	movs	r3, #0
 8015e24:	460a      	mov	r2, r1
 8015e26:	491d      	ldr	r1, [pc, #116]	; (8015e9c <vTaskStartScheduler+0xa4>)
 8015e28:	481d      	ldr	r0, [pc, #116]	; (8015ea0 <vTaskStartScheduler+0xa8>)
 8015e2a:	f7ff fc93 	bl	8015754 <xTaskCreateStatic>
 8015e2e:	4602      	mov	r2, r0
 8015e30:	4b1c      	ldr	r3, [pc, #112]	; (8015ea4 <vTaskStartScheduler+0xac>)
 8015e32:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8015e34:	4b1b      	ldr	r3, [pc, #108]	; (8015ea4 <vTaskStartScheduler+0xac>)
 8015e36:	681b      	ldr	r3, [r3, #0]
 8015e38:	2b00      	cmp	r3, #0
 8015e3a:	d002      	beq.n	8015e42 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8015e3c:	2301      	movs	r3, #1
 8015e3e:	617b      	str	r3, [r7, #20]
 8015e40:	e001      	b.n	8015e46 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8015e42:	2300      	movs	r3, #0
 8015e44:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8015e46:	697b      	ldr	r3, [r7, #20]
 8015e48:	2b01      	cmp	r3, #1
 8015e4a:	d115      	bne.n	8015e78 <vTaskStartScheduler+0x80>
	__asm volatile
 8015e4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e50:	f383 8811 	msr	BASEPRI, r3
 8015e54:	f3bf 8f6f 	isb	sy
 8015e58:	f3bf 8f4f 	dsb	sy
 8015e5c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8015e5e:	4b12      	ldr	r3, [pc, #72]	; (8015ea8 <vTaskStartScheduler+0xb0>)
 8015e60:	f04f 32ff 	mov.w	r2, #4294967295
 8015e64:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8015e66:	4b11      	ldr	r3, [pc, #68]	; (8015eac <vTaskStartScheduler+0xb4>)
 8015e68:	2201      	movs	r2, #1
 8015e6a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8015e6c:	4b10      	ldr	r3, [pc, #64]	; (8015eb0 <vTaskStartScheduler+0xb8>)
 8015e6e:	2200      	movs	r2, #0
 8015e70:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8015e72:	f001 f855 	bl	8016f20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8015e76:	e00d      	b.n	8015e94 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8015e78:	697b      	ldr	r3, [r7, #20]
 8015e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015e7e:	d109      	bne.n	8015e94 <vTaskStartScheduler+0x9c>
 8015e80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e84:	f383 8811 	msr	BASEPRI, r3
 8015e88:	f3bf 8f6f 	isb	sy
 8015e8c:	f3bf 8f4f 	dsb	sy
 8015e90:	60fb      	str	r3, [r7, #12]
 8015e92:	e7fe      	b.n	8015e92 <vTaskStartScheduler+0x9a>
}
 8015e94:	bf00      	nop
 8015e96:	3718      	adds	r7, #24
 8015e98:	46bd      	mov	sp, r7
 8015e9a:	bd80      	pop	{r7, pc}
 8015e9c:	080196c8 	.word	0x080196c8
 8015ea0:	0801643d 	.word	0x0801643d
 8015ea4:	20000aa8 	.word	0x20000aa8
 8015ea8:	20000aa4 	.word	0x20000aa4
 8015eac:	20000a90 	.word	0x20000a90
 8015eb0:	20000a88 	.word	0x20000a88

08015eb4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8015eb4:	b480      	push	{r7}
 8015eb6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8015eb8:	4b04      	ldr	r3, [pc, #16]	; (8015ecc <vTaskSuspendAll+0x18>)
 8015eba:	681b      	ldr	r3, [r3, #0]
 8015ebc:	3301      	adds	r3, #1
 8015ebe:	4a03      	ldr	r2, [pc, #12]	; (8015ecc <vTaskSuspendAll+0x18>)
 8015ec0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8015ec2:	bf00      	nop
 8015ec4:	46bd      	mov	sp, r7
 8015ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015eca:	4770      	bx	lr
 8015ecc:	20000aac 	.word	0x20000aac

08015ed0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8015ed0:	b580      	push	{r7, lr}
 8015ed2:	b084      	sub	sp, #16
 8015ed4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8015ed6:	2300      	movs	r3, #0
 8015ed8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8015eda:	2300      	movs	r3, #0
 8015edc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8015ede:	4b41      	ldr	r3, [pc, #260]	; (8015fe4 <xTaskResumeAll+0x114>)
 8015ee0:	681b      	ldr	r3, [r3, #0]
 8015ee2:	2b00      	cmp	r3, #0
 8015ee4:	d109      	bne.n	8015efa <xTaskResumeAll+0x2a>
 8015ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015eea:	f383 8811 	msr	BASEPRI, r3
 8015eee:	f3bf 8f6f 	isb	sy
 8015ef2:	f3bf 8f4f 	dsb	sy
 8015ef6:	603b      	str	r3, [r7, #0]
 8015ef8:	e7fe      	b.n	8015ef8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8015efa:	f001 f8af 	bl	801705c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8015efe:	4b39      	ldr	r3, [pc, #228]	; (8015fe4 <xTaskResumeAll+0x114>)
 8015f00:	681b      	ldr	r3, [r3, #0]
 8015f02:	3b01      	subs	r3, #1
 8015f04:	4a37      	ldr	r2, [pc, #220]	; (8015fe4 <xTaskResumeAll+0x114>)
 8015f06:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015f08:	4b36      	ldr	r3, [pc, #216]	; (8015fe4 <xTaskResumeAll+0x114>)
 8015f0a:	681b      	ldr	r3, [r3, #0]
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	d161      	bne.n	8015fd4 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015f10:	4b35      	ldr	r3, [pc, #212]	; (8015fe8 <xTaskResumeAll+0x118>)
 8015f12:	681b      	ldr	r3, [r3, #0]
 8015f14:	2b00      	cmp	r3, #0
 8015f16:	d05d      	beq.n	8015fd4 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015f18:	e02e      	b.n	8015f78 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015f1a:	4b34      	ldr	r3, [pc, #208]	; (8015fec <xTaskResumeAll+0x11c>)
 8015f1c:	68db      	ldr	r3, [r3, #12]
 8015f1e:	68db      	ldr	r3, [r3, #12]
 8015f20:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015f22:	68fb      	ldr	r3, [r7, #12]
 8015f24:	3318      	adds	r3, #24
 8015f26:	4618      	mov	r0, r3
 8015f28:	f7fe fc76 	bl	8014818 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8015f2c:	68fb      	ldr	r3, [r7, #12]
 8015f2e:	3304      	adds	r3, #4
 8015f30:	4618      	mov	r0, r3
 8015f32:	f7fe fc71 	bl	8014818 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015f36:	68fb      	ldr	r3, [r7, #12]
 8015f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015f3a:	2201      	movs	r2, #1
 8015f3c:	409a      	lsls	r2, r3
 8015f3e:	4b2c      	ldr	r3, [pc, #176]	; (8015ff0 <xTaskResumeAll+0x120>)
 8015f40:	681b      	ldr	r3, [r3, #0]
 8015f42:	4313      	orrs	r3, r2
 8015f44:	4a2a      	ldr	r2, [pc, #168]	; (8015ff0 <xTaskResumeAll+0x120>)
 8015f46:	6013      	str	r3, [r2, #0]
 8015f48:	68fb      	ldr	r3, [r7, #12]
 8015f4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015f4c:	4613      	mov	r3, r2
 8015f4e:	009b      	lsls	r3, r3, #2
 8015f50:	4413      	add	r3, r2
 8015f52:	009b      	lsls	r3, r3, #2
 8015f54:	4a27      	ldr	r2, [pc, #156]	; (8015ff4 <xTaskResumeAll+0x124>)
 8015f56:	441a      	add	r2, r3
 8015f58:	68fb      	ldr	r3, [r7, #12]
 8015f5a:	3304      	adds	r3, #4
 8015f5c:	4619      	mov	r1, r3
 8015f5e:	4610      	mov	r0, r2
 8015f60:	f7fe fbfd 	bl	801475e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015f64:	68fb      	ldr	r3, [r7, #12]
 8015f66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015f68:	4b23      	ldr	r3, [pc, #140]	; (8015ff8 <xTaskResumeAll+0x128>)
 8015f6a:	681b      	ldr	r3, [r3, #0]
 8015f6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015f6e:	429a      	cmp	r2, r3
 8015f70:	d302      	bcc.n	8015f78 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8015f72:	4b22      	ldr	r3, [pc, #136]	; (8015ffc <xTaskResumeAll+0x12c>)
 8015f74:	2201      	movs	r2, #1
 8015f76:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015f78:	4b1c      	ldr	r3, [pc, #112]	; (8015fec <xTaskResumeAll+0x11c>)
 8015f7a:	681b      	ldr	r3, [r3, #0]
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d1cc      	bne.n	8015f1a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8015f80:	68fb      	ldr	r3, [r7, #12]
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	d001      	beq.n	8015f8a <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8015f86:	f000 fb0b 	bl	80165a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8015f8a:	4b1d      	ldr	r3, [pc, #116]	; (8016000 <xTaskResumeAll+0x130>)
 8015f8c:	681b      	ldr	r3, [r3, #0]
 8015f8e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	d010      	beq.n	8015fb8 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8015f96:	f000 f837 	bl	8016008 <xTaskIncrementTick>
 8015f9a:	4603      	mov	r3, r0
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	d002      	beq.n	8015fa6 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8015fa0:	4b16      	ldr	r3, [pc, #88]	; (8015ffc <xTaskResumeAll+0x12c>)
 8015fa2:	2201      	movs	r2, #1
 8015fa4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8015fa6:	687b      	ldr	r3, [r7, #4]
 8015fa8:	3b01      	subs	r3, #1
 8015faa:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8015fac:	687b      	ldr	r3, [r7, #4]
 8015fae:	2b00      	cmp	r3, #0
 8015fb0:	d1f1      	bne.n	8015f96 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8015fb2:	4b13      	ldr	r3, [pc, #76]	; (8016000 <xTaskResumeAll+0x130>)
 8015fb4:	2200      	movs	r2, #0
 8015fb6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8015fb8:	4b10      	ldr	r3, [pc, #64]	; (8015ffc <xTaskResumeAll+0x12c>)
 8015fba:	681b      	ldr	r3, [r3, #0]
 8015fbc:	2b00      	cmp	r3, #0
 8015fbe:	d009      	beq.n	8015fd4 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8015fc0:	2301      	movs	r3, #1
 8015fc2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8015fc4:	4b0f      	ldr	r3, [pc, #60]	; (8016004 <xTaskResumeAll+0x134>)
 8015fc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015fca:	601a      	str	r2, [r3, #0]
 8015fcc:	f3bf 8f4f 	dsb	sy
 8015fd0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015fd4:	f001 f870 	bl	80170b8 <vPortExitCritical>

	return xAlreadyYielded;
 8015fd8:	68bb      	ldr	r3, [r7, #8]
}
 8015fda:	4618      	mov	r0, r3
 8015fdc:	3710      	adds	r7, #16
 8015fde:	46bd      	mov	sp, r7
 8015fe0:	bd80      	pop	{r7, pc}
 8015fe2:	bf00      	nop
 8015fe4:	20000aac 	.word	0x20000aac
 8015fe8:	20000a84 	.word	0x20000a84
 8015fec:	20000a44 	.word	0x20000a44
 8015ff0:	20000a8c 	.word	0x20000a8c
 8015ff4:	20000988 	.word	0x20000988
 8015ff8:	20000984 	.word	0x20000984
 8015ffc:	20000a98 	.word	0x20000a98
 8016000:	20000a94 	.word	0x20000a94
 8016004:	e000ed04 	.word	0xe000ed04

08016008 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8016008:	b580      	push	{r7, lr}
 801600a:	b086      	sub	sp, #24
 801600c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801600e:	2300      	movs	r3, #0
 8016010:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016012:	4b4e      	ldr	r3, [pc, #312]	; (801614c <xTaskIncrementTick+0x144>)
 8016014:	681b      	ldr	r3, [r3, #0]
 8016016:	2b00      	cmp	r3, #0
 8016018:	f040 8087 	bne.w	801612a <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801601c:	4b4c      	ldr	r3, [pc, #304]	; (8016150 <xTaskIncrementTick+0x148>)
 801601e:	681b      	ldr	r3, [r3, #0]
 8016020:	3301      	adds	r3, #1
 8016022:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016024:	4a4a      	ldr	r2, [pc, #296]	; (8016150 <xTaskIncrementTick+0x148>)
 8016026:	693b      	ldr	r3, [r7, #16]
 8016028:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801602a:	693b      	ldr	r3, [r7, #16]
 801602c:	2b00      	cmp	r3, #0
 801602e:	d11f      	bne.n	8016070 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8016030:	4b48      	ldr	r3, [pc, #288]	; (8016154 <xTaskIncrementTick+0x14c>)
 8016032:	681b      	ldr	r3, [r3, #0]
 8016034:	681b      	ldr	r3, [r3, #0]
 8016036:	2b00      	cmp	r3, #0
 8016038:	d009      	beq.n	801604e <xTaskIncrementTick+0x46>
 801603a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801603e:	f383 8811 	msr	BASEPRI, r3
 8016042:	f3bf 8f6f 	isb	sy
 8016046:	f3bf 8f4f 	dsb	sy
 801604a:	603b      	str	r3, [r7, #0]
 801604c:	e7fe      	b.n	801604c <xTaskIncrementTick+0x44>
 801604e:	4b41      	ldr	r3, [pc, #260]	; (8016154 <xTaskIncrementTick+0x14c>)
 8016050:	681b      	ldr	r3, [r3, #0]
 8016052:	60fb      	str	r3, [r7, #12]
 8016054:	4b40      	ldr	r3, [pc, #256]	; (8016158 <xTaskIncrementTick+0x150>)
 8016056:	681b      	ldr	r3, [r3, #0]
 8016058:	4a3e      	ldr	r2, [pc, #248]	; (8016154 <xTaskIncrementTick+0x14c>)
 801605a:	6013      	str	r3, [r2, #0]
 801605c:	4a3e      	ldr	r2, [pc, #248]	; (8016158 <xTaskIncrementTick+0x150>)
 801605e:	68fb      	ldr	r3, [r7, #12]
 8016060:	6013      	str	r3, [r2, #0]
 8016062:	4b3e      	ldr	r3, [pc, #248]	; (801615c <xTaskIncrementTick+0x154>)
 8016064:	681b      	ldr	r3, [r3, #0]
 8016066:	3301      	adds	r3, #1
 8016068:	4a3c      	ldr	r2, [pc, #240]	; (801615c <xTaskIncrementTick+0x154>)
 801606a:	6013      	str	r3, [r2, #0]
 801606c:	f000 fa98 	bl	80165a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016070:	4b3b      	ldr	r3, [pc, #236]	; (8016160 <xTaskIncrementTick+0x158>)
 8016072:	681b      	ldr	r3, [r3, #0]
 8016074:	693a      	ldr	r2, [r7, #16]
 8016076:	429a      	cmp	r2, r3
 8016078:	d348      	bcc.n	801610c <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801607a:	4b36      	ldr	r3, [pc, #216]	; (8016154 <xTaskIncrementTick+0x14c>)
 801607c:	681b      	ldr	r3, [r3, #0]
 801607e:	681b      	ldr	r3, [r3, #0]
 8016080:	2b00      	cmp	r3, #0
 8016082:	d104      	bne.n	801608e <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016084:	4b36      	ldr	r3, [pc, #216]	; (8016160 <xTaskIncrementTick+0x158>)
 8016086:	f04f 32ff 	mov.w	r2, #4294967295
 801608a:	601a      	str	r2, [r3, #0]
					break;
 801608c:	e03e      	b.n	801610c <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801608e:	4b31      	ldr	r3, [pc, #196]	; (8016154 <xTaskIncrementTick+0x14c>)
 8016090:	681b      	ldr	r3, [r3, #0]
 8016092:	68db      	ldr	r3, [r3, #12]
 8016094:	68db      	ldr	r3, [r3, #12]
 8016096:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016098:	68bb      	ldr	r3, [r7, #8]
 801609a:	685b      	ldr	r3, [r3, #4]
 801609c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801609e:	693a      	ldr	r2, [r7, #16]
 80160a0:	687b      	ldr	r3, [r7, #4]
 80160a2:	429a      	cmp	r2, r3
 80160a4:	d203      	bcs.n	80160ae <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80160a6:	4a2e      	ldr	r2, [pc, #184]	; (8016160 <xTaskIncrementTick+0x158>)
 80160a8:	687b      	ldr	r3, [r7, #4]
 80160aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80160ac:	e02e      	b.n	801610c <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80160ae:	68bb      	ldr	r3, [r7, #8]
 80160b0:	3304      	adds	r3, #4
 80160b2:	4618      	mov	r0, r3
 80160b4:	f7fe fbb0 	bl	8014818 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80160b8:	68bb      	ldr	r3, [r7, #8]
 80160ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d004      	beq.n	80160ca <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80160c0:	68bb      	ldr	r3, [r7, #8]
 80160c2:	3318      	adds	r3, #24
 80160c4:	4618      	mov	r0, r3
 80160c6:	f7fe fba7 	bl	8014818 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80160ca:	68bb      	ldr	r3, [r7, #8]
 80160cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80160ce:	2201      	movs	r2, #1
 80160d0:	409a      	lsls	r2, r3
 80160d2:	4b24      	ldr	r3, [pc, #144]	; (8016164 <xTaskIncrementTick+0x15c>)
 80160d4:	681b      	ldr	r3, [r3, #0]
 80160d6:	4313      	orrs	r3, r2
 80160d8:	4a22      	ldr	r2, [pc, #136]	; (8016164 <xTaskIncrementTick+0x15c>)
 80160da:	6013      	str	r3, [r2, #0]
 80160dc:	68bb      	ldr	r3, [r7, #8]
 80160de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80160e0:	4613      	mov	r3, r2
 80160e2:	009b      	lsls	r3, r3, #2
 80160e4:	4413      	add	r3, r2
 80160e6:	009b      	lsls	r3, r3, #2
 80160e8:	4a1f      	ldr	r2, [pc, #124]	; (8016168 <xTaskIncrementTick+0x160>)
 80160ea:	441a      	add	r2, r3
 80160ec:	68bb      	ldr	r3, [r7, #8]
 80160ee:	3304      	adds	r3, #4
 80160f0:	4619      	mov	r1, r3
 80160f2:	4610      	mov	r0, r2
 80160f4:	f7fe fb33 	bl	801475e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80160f8:	68bb      	ldr	r3, [r7, #8]
 80160fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80160fc:	4b1b      	ldr	r3, [pc, #108]	; (801616c <xTaskIncrementTick+0x164>)
 80160fe:	681b      	ldr	r3, [r3, #0]
 8016100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016102:	429a      	cmp	r2, r3
 8016104:	d3b9      	bcc.n	801607a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8016106:	2301      	movs	r3, #1
 8016108:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801610a:	e7b6      	b.n	801607a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801610c:	4b17      	ldr	r3, [pc, #92]	; (801616c <xTaskIncrementTick+0x164>)
 801610e:	681b      	ldr	r3, [r3, #0]
 8016110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016112:	4915      	ldr	r1, [pc, #84]	; (8016168 <xTaskIncrementTick+0x160>)
 8016114:	4613      	mov	r3, r2
 8016116:	009b      	lsls	r3, r3, #2
 8016118:	4413      	add	r3, r2
 801611a:	009b      	lsls	r3, r3, #2
 801611c:	440b      	add	r3, r1
 801611e:	681b      	ldr	r3, [r3, #0]
 8016120:	2b01      	cmp	r3, #1
 8016122:	d907      	bls.n	8016134 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8016124:	2301      	movs	r3, #1
 8016126:	617b      	str	r3, [r7, #20]
 8016128:	e004      	b.n	8016134 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 801612a:	4b11      	ldr	r3, [pc, #68]	; (8016170 <xTaskIncrementTick+0x168>)
 801612c:	681b      	ldr	r3, [r3, #0]
 801612e:	3301      	adds	r3, #1
 8016130:	4a0f      	ldr	r2, [pc, #60]	; (8016170 <xTaskIncrementTick+0x168>)
 8016132:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8016134:	4b0f      	ldr	r3, [pc, #60]	; (8016174 <xTaskIncrementTick+0x16c>)
 8016136:	681b      	ldr	r3, [r3, #0]
 8016138:	2b00      	cmp	r3, #0
 801613a:	d001      	beq.n	8016140 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 801613c:	2301      	movs	r3, #1
 801613e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8016140:	697b      	ldr	r3, [r7, #20]
}
 8016142:	4618      	mov	r0, r3
 8016144:	3718      	adds	r7, #24
 8016146:	46bd      	mov	sp, r7
 8016148:	bd80      	pop	{r7, pc}
 801614a:	bf00      	nop
 801614c:	20000aac 	.word	0x20000aac
 8016150:	20000a88 	.word	0x20000a88
 8016154:	20000a3c 	.word	0x20000a3c
 8016158:	20000a40 	.word	0x20000a40
 801615c:	20000a9c 	.word	0x20000a9c
 8016160:	20000aa4 	.word	0x20000aa4
 8016164:	20000a8c 	.word	0x20000a8c
 8016168:	20000988 	.word	0x20000988
 801616c:	20000984 	.word	0x20000984
 8016170:	20000a94 	.word	0x20000a94
 8016174:	20000a98 	.word	0x20000a98

08016178 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8016178:	b480      	push	{r7}
 801617a:	b087      	sub	sp, #28
 801617c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801617e:	4b26      	ldr	r3, [pc, #152]	; (8016218 <vTaskSwitchContext+0xa0>)
 8016180:	681b      	ldr	r3, [r3, #0]
 8016182:	2b00      	cmp	r3, #0
 8016184:	d003      	beq.n	801618e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8016186:	4b25      	ldr	r3, [pc, #148]	; (801621c <vTaskSwitchContext+0xa4>)
 8016188:	2201      	movs	r2, #1
 801618a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801618c:	e03e      	b.n	801620c <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 801618e:	4b23      	ldr	r3, [pc, #140]	; (801621c <vTaskSwitchContext+0xa4>)
 8016190:	2200      	movs	r2, #0
 8016192:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016194:	4b22      	ldr	r3, [pc, #136]	; (8016220 <vTaskSwitchContext+0xa8>)
 8016196:	681b      	ldr	r3, [r3, #0]
 8016198:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 801619a:	68fb      	ldr	r3, [r7, #12]
 801619c:	fab3 f383 	clz	r3, r3
 80161a0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80161a2:	7afb      	ldrb	r3, [r7, #11]
 80161a4:	f1c3 031f 	rsb	r3, r3, #31
 80161a8:	617b      	str	r3, [r7, #20]
 80161aa:	491e      	ldr	r1, [pc, #120]	; (8016224 <vTaskSwitchContext+0xac>)
 80161ac:	697a      	ldr	r2, [r7, #20]
 80161ae:	4613      	mov	r3, r2
 80161b0:	009b      	lsls	r3, r3, #2
 80161b2:	4413      	add	r3, r2
 80161b4:	009b      	lsls	r3, r3, #2
 80161b6:	440b      	add	r3, r1
 80161b8:	681b      	ldr	r3, [r3, #0]
 80161ba:	2b00      	cmp	r3, #0
 80161bc:	d109      	bne.n	80161d2 <vTaskSwitchContext+0x5a>
	__asm volatile
 80161be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80161c2:	f383 8811 	msr	BASEPRI, r3
 80161c6:	f3bf 8f6f 	isb	sy
 80161ca:	f3bf 8f4f 	dsb	sy
 80161ce:	607b      	str	r3, [r7, #4]
 80161d0:	e7fe      	b.n	80161d0 <vTaskSwitchContext+0x58>
 80161d2:	697a      	ldr	r2, [r7, #20]
 80161d4:	4613      	mov	r3, r2
 80161d6:	009b      	lsls	r3, r3, #2
 80161d8:	4413      	add	r3, r2
 80161da:	009b      	lsls	r3, r3, #2
 80161dc:	4a11      	ldr	r2, [pc, #68]	; (8016224 <vTaskSwitchContext+0xac>)
 80161de:	4413      	add	r3, r2
 80161e0:	613b      	str	r3, [r7, #16]
 80161e2:	693b      	ldr	r3, [r7, #16]
 80161e4:	685b      	ldr	r3, [r3, #4]
 80161e6:	685a      	ldr	r2, [r3, #4]
 80161e8:	693b      	ldr	r3, [r7, #16]
 80161ea:	605a      	str	r2, [r3, #4]
 80161ec:	693b      	ldr	r3, [r7, #16]
 80161ee:	685a      	ldr	r2, [r3, #4]
 80161f0:	693b      	ldr	r3, [r7, #16]
 80161f2:	3308      	adds	r3, #8
 80161f4:	429a      	cmp	r2, r3
 80161f6:	d104      	bne.n	8016202 <vTaskSwitchContext+0x8a>
 80161f8:	693b      	ldr	r3, [r7, #16]
 80161fa:	685b      	ldr	r3, [r3, #4]
 80161fc:	685a      	ldr	r2, [r3, #4]
 80161fe:	693b      	ldr	r3, [r7, #16]
 8016200:	605a      	str	r2, [r3, #4]
 8016202:	693b      	ldr	r3, [r7, #16]
 8016204:	685b      	ldr	r3, [r3, #4]
 8016206:	68db      	ldr	r3, [r3, #12]
 8016208:	4a07      	ldr	r2, [pc, #28]	; (8016228 <vTaskSwitchContext+0xb0>)
 801620a:	6013      	str	r3, [r2, #0]
}
 801620c:	bf00      	nop
 801620e:	371c      	adds	r7, #28
 8016210:	46bd      	mov	sp, r7
 8016212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016216:	4770      	bx	lr
 8016218:	20000aac 	.word	0x20000aac
 801621c:	20000a98 	.word	0x20000a98
 8016220:	20000a8c 	.word	0x20000a8c
 8016224:	20000988 	.word	0x20000988
 8016228:	20000984 	.word	0x20000984

0801622c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 801622c:	b580      	push	{r7, lr}
 801622e:	b084      	sub	sp, #16
 8016230:	af00      	add	r7, sp, #0
 8016232:	6078      	str	r0, [r7, #4]
 8016234:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8016236:	687b      	ldr	r3, [r7, #4]
 8016238:	2b00      	cmp	r3, #0
 801623a:	d109      	bne.n	8016250 <vTaskPlaceOnEventList+0x24>
 801623c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016240:	f383 8811 	msr	BASEPRI, r3
 8016244:	f3bf 8f6f 	isb	sy
 8016248:	f3bf 8f4f 	dsb	sy
 801624c:	60fb      	str	r3, [r7, #12]
 801624e:	e7fe      	b.n	801624e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8016250:	4b07      	ldr	r3, [pc, #28]	; (8016270 <vTaskPlaceOnEventList+0x44>)
 8016252:	681b      	ldr	r3, [r3, #0]
 8016254:	3318      	adds	r3, #24
 8016256:	4619      	mov	r1, r3
 8016258:	6878      	ldr	r0, [r7, #4]
 801625a:	f7fe faa4 	bl	80147a6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801625e:	2101      	movs	r1, #1
 8016260:	6838      	ldr	r0, [r7, #0]
 8016262:	f000 fd6f 	bl	8016d44 <prvAddCurrentTaskToDelayedList>
}
 8016266:	bf00      	nop
 8016268:	3710      	adds	r7, #16
 801626a:	46bd      	mov	sp, r7
 801626c:	bd80      	pop	{r7, pc}
 801626e:	bf00      	nop
 8016270:	20000984 	.word	0x20000984

08016274 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016274:	b580      	push	{r7, lr}
 8016276:	b086      	sub	sp, #24
 8016278:	af00      	add	r7, sp, #0
 801627a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801627c:	687b      	ldr	r3, [r7, #4]
 801627e:	68db      	ldr	r3, [r3, #12]
 8016280:	68db      	ldr	r3, [r3, #12]
 8016282:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016284:	693b      	ldr	r3, [r7, #16]
 8016286:	2b00      	cmp	r3, #0
 8016288:	d109      	bne.n	801629e <xTaskRemoveFromEventList+0x2a>
 801628a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801628e:	f383 8811 	msr	BASEPRI, r3
 8016292:	f3bf 8f6f 	isb	sy
 8016296:	f3bf 8f4f 	dsb	sy
 801629a:	60fb      	str	r3, [r7, #12]
 801629c:	e7fe      	b.n	801629c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801629e:	693b      	ldr	r3, [r7, #16]
 80162a0:	3318      	adds	r3, #24
 80162a2:	4618      	mov	r0, r3
 80162a4:	f7fe fab8 	bl	8014818 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80162a8:	4b1d      	ldr	r3, [pc, #116]	; (8016320 <xTaskRemoveFromEventList+0xac>)
 80162aa:	681b      	ldr	r3, [r3, #0]
 80162ac:	2b00      	cmp	r3, #0
 80162ae:	d11c      	bne.n	80162ea <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80162b0:	693b      	ldr	r3, [r7, #16]
 80162b2:	3304      	adds	r3, #4
 80162b4:	4618      	mov	r0, r3
 80162b6:	f7fe faaf 	bl	8014818 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80162ba:	693b      	ldr	r3, [r7, #16]
 80162bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80162be:	2201      	movs	r2, #1
 80162c0:	409a      	lsls	r2, r3
 80162c2:	4b18      	ldr	r3, [pc, #96]	; (8016324 <xTaskRemoveFromEventList+0xb0>)
 80162c4:	681b      	ldr	r3, [r3, #0]
 80162c6:	4313      	orrs	r3, r2
 80162c8:	4a16      	ldr	r2, [pc, #88]	; (8016324 <xTaskRemoveFromEventList+0xb0>)
 80162ca:	6013      	str	r3, [r2, #0]
 80162cc:	693b      	ldr	r3, [r7, #16]
 80162ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80162d0:	4613      	mov	r3, r2
 80162d2:	009b      	lsls	r3, r3, #2
 80162d4:	4413      	add	r3, r2
 80162d6:	009b      	lsls	r3, r3, #2
 80162d8:	4a13      	ldr	r2, [pc, #76]	; (8016328 <xTaskRemoveFromEventList+0xb4>)
 80162da:	441a      	add	r2, r3
 80162dc:	693b      	ldr	r3, [r7, #16]
 80162de:	3304      	adds	r3, #4
 80162e0:	4619      	mov	r1, r3
 80162e2:	4610      	mov	r0, r2
 80162e4:	f7fe fa3b 	bl	801475e <vListInsertEnd>
 80162e8:	e005      	b.n	80162f6 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80162ea:	693b      	ldr	r3, [r7, #16]
 80162ec:	3318      	adds	r3, #24
 80162ee:	4619      	mov	r1, r3
 80162f0:	480e      	ldr	r0, [pc, #56]	; (801632c <xTaskRemoveFromEventList+0xb8>)
 80162f2:	f7fe fa34 	bl	801475e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80162f6:	693b      	ldr	r3, [r7, #16]
 80162f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80162fa:	4b0d      	ldr	r3, [pc, #52]	; (8016330 <xTaskRemoveFromEventList+0xbc>)
 80162fc:	681b      	ldr	r3, [r3, #0]
 80162fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016300:	429a      	cmp	r2, r3
 8016302:	d905      	bls.n	8016310 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016304:	2301      	movs	r3, #1
 8016306:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8016308:	4b0a      	ldr	r3, [pc, #40]	; (8016334 <xTaskRemoveFromEventList+0xc0>)
 801630a:	2201      	movs	r2, #1
 801630c:	601a      	str	r2, [r3, #0]
 801630e:	e001      	b.n	8016314 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8016310:	2300      	movs	r3, #0
 8016312:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8016314:	697b      	ldr	r3, [r7, #20]
}
 8016316:	4618      	mov	r0, r3
 8016318:	3718      	adds	r7, #24
 801631a:	46bd      	mov	sp, r7
 801631c:	bd80      	pop	{r7, pc}
 801631e:	bf00      	nop
 8016320:	20000aac 	.word	0x20000aac
 8016324:	20000a8c 	.word	0x20000a8c
 8016328:	20000988 	.word	0x20000988
 801632c:	20000a44 	.word	0x20000a44
 8016330:	20000984 	.word	0x20000984
 8016334:	20000a98 	.word	0x20000a98

08016338 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8016338:	b480      	push	{r7}
 801633a:	b083      	sub	sp, #12
 801633c:	af00      	add	r7, sp, #0
 801633e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016340:	4b06      	ldr	r3, [pc, #24]	; (801635c <vTaskInternalSetTimeOutState+0x24>)
 8016342:	681a      	ldr	r2, [r3, #0]
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8016348:	4b05      	ldr	r3, [pc, #20]	; (8016360 <vTaskInternalSetTimeOutState+0x28>)
 801634a:	681a      	ldr	r2, [r3, #0]
 801634c:	687b      	ldr	r3, [r7, #4]
 801634e:	605a      	str	r2, [r3, #4]
}
 8016350:	bf00      	nop
 8016352:	370c      	adds	r7, #12
 8016354:	46bd      	mov	sp, r7
 8016356:	f85d 7b04 	ldr.w	r7, [sp], #4
 801635a:	4770      	bx	lr
 801635c:	20000a9c 	.word	0x20000a9c
 8016360:	20000a88 	.word	0x20000a88

08016364 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8016364:	b580      	push	{r7, lr}
 8016366:	b088      	sub	sp, #32
 8016368:	af00      	add	r7, sp, #0
 801636a:	6078      	str	r0, [r7, #4]
 801636c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801636e:	687b      	ldr	r3, [r7, #4]
 8016370:	2b00      	cmp	r3, #0
 8016372:	d109      	bne.n	8016388 <xTaskCheckForTimeOut+0x24>
 8016374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016378:	f383 8811 	msr	BASEPRI, r3
 801637c:	f3bf 8f6f 	isb	sy
 8016380:	f3bf 8f4f 	dsb	sy
 8016384:	613b      	str	r3, [r7, #16]
 8016386:	e7fe      	b.n	8016386 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8016388:	683b      	ldr	r3, [r7, #0]
 801638a:	2b00      	cmp	r3, #0
 801638c:	d109      	bne.n	80163a2 <xTaskCheckForTimeOut+0x3e>
 801638e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016392:	f383 8811 	msr	BASEPRI, r3
 8016396:	f3bf 8f6f 	isb	sy
 801639a:	f3bf 8f4f 	dsb	sy
 801639e:	60fb      	str	r3, [r7, #12]
 80163a0:	e7fe      	b.n	80163a0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80163a2:	f000 fe5b 	bl	801705c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80163a6:	4b1d      	ldr	r3, [pc, #116]	; (801641c <xTaskCheckForTimeOut+0xb8>)
 80163a8:	681b      	ldr	r3, [r3, #0]
 80163aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	685b      	ldr	r3, [r3, #4]
 80163b0:	69ba      	ldr	r2, [r7, #24]
 80163b2:	1ad3      	subs	r3, r2, r3
 80163b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80163b6:	683b      	ldr	r3, [r7, #0]
 80163b8:	681b      	ldr	r3, [r3, #0]
 80163ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80163be:	d102      	bne.n	80163c6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80163c0:	2300      	movs	r3, #0
 80163c2:	61fb      	str	r3, [r7, #28]
 80163c4:	e023      	b.n	801640e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80163c6:	687b      	ldr	r3, [r7, #4]
 80163c8:	681a      	ldr	r2, [r3, #0]
 80163ca:	4b15      	ldr	r3, [pc, #84]	; (8016420 <xTaskCheckForTimeOut+0xbc>)
 80163cc:	681b      	ldr	r3, [r3, #0]
 80163ce:	429a      	cmp	r2, r3
 80163d0:	d007      	beq.n	80163e2 <xTaskCheckForTimeOut+0x7e>
 80163d2:	687b      	ldr	r3, [r7, #4]
 80163d4:	685b      	ldr	r3, [r3, #4]
 80163d6:	69ba      	ldr	r2, [r7, #24]
 80163d8:	429a      	cmp	r2, r3
 80163da:	d302      	bcc.n	80163e2 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80163dc:	2301      	movs	r3, #1
 80163de:	61fb      	str	r3, [r7, #28]
 80163e0:	e015      	b.n	801640e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80163e2:	683b      	ldr	r3, [r7, #0]
 80163e4:	681b      	ldr	r3, [r3, #0]
 80163e6:	697a      	ldr	r2, [r7, #20]
 80163e8:	429a      	cmp	r2, r3
 80163ea:	d20b      	bcs.n	8016404 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80163ec:	683b      	ldr	r3, [r7, #0]
 80163ee:	681a      	ldr	r2, [r3, #0]
 80163f0:	697b      	ldr	r3, [r7, #20]
 80163f2:	1ad2      	subs	r2, r2, r3
 80163f4:	683b      	ldr	r3, [r7, #0]
 80163f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80163f8:	6878      	ldr	r0, [r7, #4]
 80163fa:	f7ff ff9d 	bl	8016338 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80163fe:	2300      	movs	r3, #0
 8016400:	61fb      	str	r3, [r7, #28]
 8016402:	e004      	b.n	801640e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8016404:	683b      	ldr	r3, [r7, #0]
 8016406:	2200      	movs	r2, #0
 8016408:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801640a:	2301      	movs	r3, #1
 801640c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801640e:	f000 fe53 	bl	80170b8 <vPortExitCritical>

	return xReturn;
 8016412:	69fb      	ldr	r3, [r7, #28]
}
 8016414:	4618      	mov	r0, r3
 8016416:	3720      	adds	r7, #32
 8016418:	46bd      	mov	sp, r7
 801641a:	bd80      	pop	{r7, pc}
 801641c:	20000a88 	.word	0x20000a88
 8016420:	20000a9c 	.word	0x20000a9c

08016424 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016424:	b480      	push	{r7}
 8016426:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016428:	4b03      	ldr	r3, [pc, #12]	; (8016438 <vTaskMissedYield+0x14>)
 801642a:	2201      	movs	r2, #1
 801642c:	601a      	str	r2, [r3, #0]
}
 801642e:	bf00      	nop
 8016430:	46bd      	mov	sp, r7
 8016432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016436:	4770      	bx	lr
 8016438:	20000a98 	.word	0x20000a98

0801643c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 801643c:	b580      	push	{r7, lr}
 801643e:	b082      	sub	sp, #8
 8016440:	af00      	add	r7, sp, #0
 8016442:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016444:	f000 f852 	bl	80164ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016448:	4b06      	ldr	r3, [pc, #24]	; (8016464 <prvIdleTask+0x28>)
 801644a:	681b      	ldr	r3, [r3, #0]
 801644c:	2b01      	cmp	r3, #1
 801644e:	d9f9      	bls.n	8016444 <prvIdleTask+0x8>
			{
				taskYIELD();
 8016450:	4b05      	ldr	r3, [pc, #20]	; (8016468 <prvIdleTask+0x2c>)
 8016452:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016456:	601a      	str	r2, [r3, #0]
 8016458:	f3bf 8f4f 	dsb	sy
 801645c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8016460:	e7f0      	b.n	8016444 <prvIdleTask+0x8>
 8016462:	bf00      	nop
 8016464:	20000988 	.word	0x20000988
 8016468:	e000ed04 	.word	0xe000ed04

0801646c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801646c:	b580      	push	{r7, lr}
 801646e:	b082      	sub	sp, #8
 8016470:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016472:	2300      	movs	r3, #0
 8016474:	607b      	str	r3, [r7, #4]
 8016476:	e00c      	b.n	8016492 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016478:	687a      	ldr	r2, [r7, #4]
 801647a:	4613      	mov	r3, r2
 801647c:	009b      	lsls	r3, r3, #2
 801647e:	4413      	add	r3, r2
 8016480:	009b      	lsls	r3, r3, #2
 8016482:	4a12      	ldr	r2, [pc, #72]	; (80164cc <prvInitialiseTaskLists+0x60>)
 8016484:	4413      	add	r3, r2
 8016486:	4618      	mov	r0, r3
 8016488:	f7fe f93c 	bl	8014704 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	3301      	adds	r3, #1
 8016490:	607b      	str	r3, [r7, #4]
 8016492:	687b      	ldr	r3, [r7, #4]
 8016494:	2b06      	cmp	r3, #6
 8016496:	d9ef      	bls.n	8016478 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016498:	480d      	ldr	r0, [pc, #52]	; (80164d0 <prvInitialiseTaskLists+0x64>)
 801649a:	f7fe f933 	bl	8014704 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801649e:	480d      	ldr	r0, [pc, #52]	; (80164d4 <prvInitialiseTaskLists+0x68>)
 80164a0:	f7fe f930 	bl	8014704 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80164a4:	480c      	ldr	r0, [pc, #48]	; (80164d8 <prvInitialiseTaskLists+0x6c>)
 80164a6:	f7fe f92d 	bl	8014704 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80164aa:	480c      	ldr	r0, [pc, #48]	; (80164dc <prvInitialiseTaskLists+0x70>)
 80164ac:	f7fe f92a 	bl	8014704 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80164b0:	480b      	ldr	r0, [pc, #44]	; (80164e0 <prvInitialiseTaskLists+0x74>)
 80164b2:	f7fe f927 	bl	8014704 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80164b6:	4b0b      	ldr	r3, [pc, #44]	; (80164e4 <prvInitialiseTaskLists+0x78>)
 80164b8:	4a05      	ldr	r2, [pc, #20]	; (80164d0 <prvInitialiseTaskLists+0x64>)
 80164ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80164bc:	4b0a      	ldr	r3, [pc, #40]	; (80164e8 <prvInitialiseTaskLists+0x7c>)
 80164be:	4a05      	ldr	r2, [pc, #20]	; (80164d4 <prvInitialiseTaskLists+0x68>)
 80164c0:	601a      	str	r2, [r3, #0]
}
 80164c2:	bf00      	nop
 80164c4:	3708      	adds	r7, #8
 80164c6:	46bd      	mov	sp, r7
 80164c8:	bd80      	pop	{r7, pc}
 80164ca:	bf00      	nop
 80164cc:	20000988 	.word	0x20000988
 80164d0:	20000a14 	.word	0x20000a14
 80164d4:	20000a28 	.word	0x20000a28
 80164d8:	20000a44 	.word	0x20000a44
 80164dc:	20000a58 	.word	0x20000a58
 80164e0:	20000a70 	.word	0x20000a70
 80164e4:	20000a3c 	.word	0x20000a3c
 80164e8:	20000a40 	.word	0x20000a40

080164ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80164ec:	b580      	push	{r7, lr}
 80164ee:	b082      	sub	sp, #8
 80164f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80164f2:	e019      	b.n	8016528 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80164f4:	f000 fdb2 	bl	801705c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80164f8:	4b0f      	ldr	r3, [pc, #60]	; (8016538 <prvCheckTasksWaitingTermination+0x4c>)
 80164fa:	68db      	ldr	r3, [r3, #12]
 80164fc:	68db      	ldr	r3, [r3, #12]
 80164fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016500:	687b      	ldr	r3, [r7, #4]
 8016502:	3304      	adds	r3, #4
 8016504:	4618      	mov	r0, r3
 8016506:	f7fe f987 	bl	8014818 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801650a:	4b0c      	ldr	r3, [pc, #48]	; (801653c <prvCheckTasksWaitingTermination+0x50>)
 801650c:	681b      	ldr	r3, [r3, #0]
 801650e:	3b01      	subs	r3, #1
 8016510:	4a0a      	ldr	r2, [pc, #40]	; (801653c <prvCheckTasksWaitingTermination+0x50>)
 8016512:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016514:	4b0a      	ldr	r3, [pc, #40]	; (8016540 <prvCheckTasksWaitingTermination+0x54>)
 8016516:	681b      	ldr	r3, [r3, #0]
 8016518:	3b01      	subs	r3, #1
 801651a:	4a09      	ldr	r2, [pc, #36]	; (8016540 <prvCheckTasksWaitingTermination+0x54>)
 801651c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801651e:	f000 fdcb 	bl	80170b8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016522:	6878      	ldr	r0, [r7, #4]
 8016524:	f000 f80e 	bl	8016544 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016528:	4b05      	ldr	r3, [pc, #20]	; (8016540 <prvCheckTasksWaitingTermination+0x54>)
 801652a:	681b      	ldr	r3, [r3, #0]
 801652c:	2b00      	cmp	r3, #0
 801652e:	d1e1      	bne.n	80164f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016530:	bf00      	nop
 8016532:	3708      	adds	r7, #8
 8016534:	46bd      	mov	sp, r7
 8016536:	bd80      	pop	{r7, pc}
 8016538:	20000a58 	.word	0x20000a58
 801653c:	20000a84 	.word	0x20000a84
 8016540:	20000a6c 	.word	0x20000a6c

08016544 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016544:	b580      	push	{r7, lr}
 8016546:	b084      	sub	sp, #16
 8016548:	af00      	add	r7, sp, #0
 801654a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8016552:	2b00      	cmp	r3, #0
 8016554:	d108      	bne.n	8016568 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016556:	687b      	ldr	r3, [r7, #4]
 8016558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801655a:	4618      	mov	r0, r3
 801655c:	f000 ff5a 	bl	8017414 <vPortFree>
				vPortFree( pxTCB );
 8016560:	6878      	ldr	r0, [r7, #4]
 8016562:	f000 ff57 	bl	8017414 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016566:	e017      	b.n	8016598 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801656e:	2b01      	cmp	r3, #1
 8016570:	d103      	bne.n	801657a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8016572:	6878      	ldr	r0, [r7, #4]
 8016574:	f000 ff4e 	bl	8017414 <vPortFree>
	}
 8016578:	e00e      	b.n	8016598 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801657a:	687b      	ldr	r3, [r7, #4]
 801657c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8016580:	2b02      	cmp	r3, #2
 8016582:	d009      	beq.n	8016598 <prvDeleteTCB+0x54>
 8016584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016588:	f383 8811 	msr	BASEPRI, r3
 801658c:	f3bf 8f6f 	isb	sy
 8016590:	f3bf 8f4f 	dsb	sy
 8016594:	60fb      	str	r3, [r7, #12]
 8016596:	e7fe      	b.n	8016596 <prvDeleteTCB+0x52>
	}
 8016598:	bf00      	nop
 801659a:	3710      	adds	r7, #16
 801659c:	46bd      	mov	sp, r7
 801659e:	bd80      	pop	{r7, pc}

080165a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80165a0:	b480      	push	{r7}
 80165a2:	b083      	sub	sp, #12
 80165a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80165a6:	4b0c      	ldr	r3, [pc, #48]	; (80165d8 <prvResetNextTaskUnblockTime+0x38>)
 80165a8:	681b      	ldr	r3, [r3, #0]
 80165aa:	681b      	ldr	r3, [r3, #0]
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d104      	bne.n	80165ba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80165b0:	4b0a      	ldr	r3, [pc, #40]	; (80165dc <prvResetNextTaskUnblockTime+0x3c>)
 80165b2:	f04f 32ff 	mov.w	r2, #4294967295
 80165b6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80165b8:	e008      	b.n	80165cc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80165ba:	4b07      	ldr	r3, [pc, #28]	; (80165d8 <prvResetNextTaskUnblockTime+0x38>)
 80165bc:	681b      	ldr	r3, [r3, #0]
 80165be:	68db      	ldr	r3, [r3, #12]
 80165c0:	68db      	ldr	r3, [r3, #12]
 80165c2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80165c4:	687b      	ldr	r3, [r7, #4]
 80165c6:	685b      	ldr	r3, [r3, #4]
 80165c8:	4a04      	ldr	r2, [pc, #16]	; (80165dc <prvResetNextTaskUnblockTime+0x3c>)
 80165ca:	6013      	str	r3, [r2, #0]
}
 80165cc:	bf00      	nop
 80165ce:	370c      	adds	r7, #12
 80165d0:	46bd      	mov	sp, r7
 80165d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165d6:	4770      	bx	lr
 80165d8:	20000a3c 	.word	0x20000a3c
 80165dc:	20000aa4 	.word	0x20000aa4

080165e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80165e0:	b480      	push	{r7}
 80165e2:	b083      	sub	sp, #12
 80165e4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80165e6:	4b0b      	ldr	r3, [pc, #44]	; (8016614 <xTaskGetSchedulerState+0x34>)
 80165e8:	681b      	ldr	r3, [r3, #0]
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	d102      	bne.n	80165f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80165ee:	2301      	movs	r3, #1
 80165f0:	607b      	str	r3, [r7, #4]
 80165f2:	e008      	b.n	8016606 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80165f4:	4b08      	ldr	r3, [pc, #32]	; (8016618 <xTaskGetSchedulerState+0x38>)
 80165f6:	681b      	ldr	r3, [r3, #0]
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d102      	bne.n	8016602 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80165fc:	2302      	movs	r3, #2
 80165fe:	607b      	str	r3, [r7, #4]
 8016600:	e001      	b.n	8016606 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016602:	2300      	movs	r3, #0
 8016604:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8016606:	687b      	ldr	r3, [r7, #4]
	}
 8016608:	4618      	mov	r0, r3
 801660a:	370c      	adds	r7, #12
 801660c:	46bd      	mov	sp, r7
 801660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016612:	4770      	bx	lr
 8016614:	20000a90 	.word	0x20000a90
 8016618:	20000aac 	.word	0x20000aac

0801661c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801661c:	b580      	push	{r7, lr}
 801661e:	b084      	sub	sp, #16
 8016620:	af00      	add	r7, sp, #0
 8016622:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8016624:	687b      	ldr	r3, [r7, #4]
 8016626:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8016628:	2300      	movs	r3, #0
 801662a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801662c:	687b      	ldr	r3, [r7, #4]
 801662e:	2b00      	cmp	r3, #0
 8016630:	d069      	beq.n	8016706 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8016632:	68bb      	ldr	r3, [r7, #8]
 8016634:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016636:	4b36      	ldr	r3, [pc, #216]	; (8016710 <xTaskPriorityInherit+0xf4>)
 8016638:	681b      	ldr	r3, [r3, #0]
 801663a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801663c:	429a      	cmp	r2, r3
 801663e:	d259      	bcs.n	80166f4 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016640:	68bb      	ldr	r3, [r7, #8]
 8016642:	699b      	ldr	r3, [r3, #24]
 8016644:	2b00      	cmp	r3, #0
 8016646:	db06      	blt.n	8016656 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016648:	4b31      	ldr	r3, [pc, #196]	; (8016710 <xTaskPriorityInherit+0xf4>)
 801664a:	681b      	ldr	r3, [r3, #0]
 801664c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801664e:	f1c3 0207 	rsb	r2, r3, #7
 8016652:	68bb      	ldr	r3, [r7, #8]
 8016654:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8016656:	68bb      	ldr	r3, [r7, #8]
 8016658:	6959      	ldr	r1, [r3, #20]
 801665a:	68bb      	ldr	r3, [r7, #8]
 801665c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801665e:	4613      	mov	r3, r2
 8016660:	009b      	lsls	r3, r3, #2
 8016662:	4413      	add	r3, r2
 8016664:	009b      	lsls	r3, r3, #2
 8016666:	4a2b      	ldr	r2, [pc, #172]	; (8016714 <xTaskPriorityInherit+0xf8>)
 8016668:	4413      	add	r3, r2
 801666a:	4299      	cmp	r1, r3
 801666c:	d13a      	bne.n	80166e4 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801666e:	68bb      	ldr	r3, [r7, #8]
 8016670:	3304      	adds	r3, #4
 8016672:	4618      	mov	r0, r3
 8016674:	f7fe f8d0 	bl	8014818 <uxListRemove>
 8016678:	4603      	mov	r3, r0
 801667a:	2b00      	cmp	r3, #0
 801667c:	d115      	bne.n	80166aa <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 801667e:	68bb      	ldr	r3, [r7, #8]
 8016680:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016682:	4924      	ldr	r1, [pc, #144]	; (8016714 <xTaskPriorityInherit+0xf8>)
 8016684:	4613      	mov	r3, r2
 8016686:	009b      	lsls	r3, r3, #2
 8016688:	4413      	add	r3, r2
 801668a:	009b      	lsls	r3, r3, #2
 801668c:	440b      	add	r3, r1
 801668e:	681b      	ldr	r3, [r3, #0]
 8016690:	2b00      	cmp	r3, #0
 8016692:	d10a      	bne.n	80166aa <xTaskPriorityInherit+0x8e>
 8016694:	68bb      	ldr	r3, [r7, #8]
 8016696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016698:	2201      	movs	r2, #1
 801669a:	fa02 f303 	lsl.w	r3, r2, r3
 801669e:	43da      	mvns	r2, r3
 80166a0:	4b1d      	ldr	r3, [pc, #116]	; (8016718 <xTaskPriorityInherit+0xfc>)
 80166a2:	681b      	ldr	r3, [r3, #0]
 80166a4:	4013      	ands	r3, r2
 80166a6:	4a1c      	ldr	r2, [pc, #112]	; (8016718 <xTaskPriorityInherit+0xfc>)
 80166a8:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80166aa:	4b19      	ldr	r3, [pc, #100]	; (8016710 <xTaskPriorityInherit+0xf4>)
 80166ac:	681b      	ldr	r3, [r3, #0]
 80166ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80166b0:	68bb      	ldr	r3, [r7, #8]
 80166b2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80166b4:	68bb      	ldr	r3, [r7, #8]
 80166b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80166b8:	2201      	movs	r2, #1
 80166ba:	409a      	lsls	r2, r3
 80166bc:	4b16      	ldr	r3, [pc, #88]	; (8016718 <xTaskPriorityInherit+0xfc>)
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	4313      	orrs	r3, r2
 80166c2:	4a15      	ldr	r2, [pc, #84]	; (8016718 <xTaskPriorityInherit+0xfc>)
 80166c4:	6013      	str	r3, [r2, #0]
 80166c6:	68bb      	ldr	r3, [r7, #8]
 80166c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80166ca:	4613      	mov	r3, r2
 80166cc:	009b      	lsls	r3, r3, #2
 80166ce:	4413      	add	r3, r2
 80166d0:	009b      	lsls	r3, r3, #2
 80166d2:	4a10      	ldr	r2, [pc, #64]	; (8016714 <xTaskPriorityInherit+0xf8>)
 80166d4:	441a      	add	r2, r3
 80166d6:	68bb      	ldr	r3, [r7, #8]
 80166d8:	3304      	adds	r3, #4
 80166da:	4619      	mov	r1, r3
 80166dc:	4610      	mov	r0, r2
 80166de:	f7fe f83e 	bl	801475e <vListInsertEnd>
 80166e2:	e004      	b.n	80166ee <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80166e4:	4b0a      	ldr	r3, [pc, #40]	; (8016710 <xTaskPriorityInherit+0xf4>)
 80166e6:	681b      	ldr	r3, [r3, #0]
 80166e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80166ea:	68bb      	ldr	r3, [r7, #8]
 80166ec:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80166ee:	2301      	movs	r3, #1
 80166f0:	60fb      	str	r3, [r7, #12]
 80166f2:	e008      	b.n	8016706 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80166f4:	68bb      	ldr	r3, [r7, #8]
 80166f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80166f8:	4b05      	ldr	r3, [pc, #20]	; (8016710 <xTaskPriorityInherit+0xf4>)
 80166fa:	681b      	ldr	r3, [r3, #0]
 80166fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80166fe:	429a      	cmp	r2, r3
 8016700:	d201      	bcs.n	8016706 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8016702:	2301      	movs	r3, #1
 8016704:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016706:	68fb      	ldr	r3, [r7, #12]
	}
 8016708:	4618      	mov	r0, r3
 801670a:	3710      	adds	r7, #16
 801670c:	46bd      	mov	sp, r7
 801670e:	bd80      	pop	{r7, pc}
 8016710:	20000984 	.word	0x20000984
 8016714:	20000988 	.word	0x20000988
 8016718:	20000a8c 	.word	0x20000a8c

0801671c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801671c:	b580      	push	{r7, lr}
 801671e:	b086      	sub	sp, #24
 8016720:	af00      	add	r7, sp, #0
 8016722:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8016724:	687b      	ldr	r3, [r7, #4]
 8016726:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8016728:	2300      	movs	r3, #0
 801672a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801672c:	687b      	ldr	r3, [r7, #4]
 801672e:	2b00      	cmp	r3, #0
 8016730:	d06c      	beq.n	801680c <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8016732:	4b39      	ldr	r3, [pc, #228]	; (8016818 <xTaskPriorityDisinherit+0xfc>)
 8016734:	681b      	ldr	r3, [r3, #0]
 8016736:	693a      	ldr	r2, [r7, #16]
 8016738:	429a      	cmp	r2, r3
 801673a:	d009      	beq.n	8016750 <xTaskPriorityDisinherit+0x34>
 801673c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016740:	f383 8811 	msr	BASEPRI, r3
 8016744:	f3bf 8f6f 	isb	sy
 8016748:	f3bf 8f4f 	dsb	sy
 801674c:	60fb      	str	r3, [r7, #12]
 801674e:	e7fe      	b.n	801674e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8016750:	693b      	ldr	r3, [r7, #16]
 8016752:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016754:	2b00      	cmp	r3, #0
 8016756:	d109      	bne.n	801676c <xTaskPriorityDisinherit+0x50>
 8016758:	f04f 0350 	mov.w	r3, #80	; 0x50
 801675c:	f383 8811 	msr	BASEPRI, r3
 8016760:	f3bf 8f6f 	isb	sy
 8016764:	f3bf 8f4f 	dsb	sy
 8016768:	60bb      	str	r3, [r7, #8]
 801676a:	e7fe      	b.n	801676a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 801676c:	693b      	ldr	r3, [r7, #16]
 801676e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016770:	1e5a      	subs	r2, r3, #1
 8016772:	693b      	ldr	r3, [r7, #16]
 8016774:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016776:	693b      	ldr	r3, [r7, #16]
 8016778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801677a:	693b      	ldr	r3, [r7, #16]
 801677c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801677e:	429a      	cmp	r2, r3
 8016780:	d044      	beq.n	801680c <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016782:	693b      	ldr	r3, [r7, #16]
 8016784:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016786:	2b00      	cmp	r3, #0
 8016788:	d140      	bne.n	801680c <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801678a:	693b      	ldr	r3, [r7, #16]
 801678c:	3304      	adds	r3, #4
 801678e:	4618      	mov	r0, r3
 8016790:	f7fe f842 	bl	8014818 <uxListRemove>
 8016794:	4603      	mov	r3, r0
 8016796:	2b00      	cmp	r3, #0
 8016798:	d115      	bne.n	80167c6 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801679a:	693b      	ldr	r3, [r7, #16]
 801679c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801679e:	491f      	ldr	r1, [pc, #124]	; (801681c <xTaskPriorityDisinherit+0x100>)
 80167a0:	4613      	mov	r3, r2
 80167a2:	009b      	lsls	r3, r3, #2
 80167a4:	4413      	add	r3, r2
 80167a6:	009b      	lsls	r3, r3, #2
 80167a8:	440b      	add	r3, r1
 80167aa:	681b      	ldr	r3, [r3, #0]
 80167ac:	2b00      	cmp	r3, #0
 80167ae:	d10a      	bne.n	80167c6 <xTaskPriorityDisinherit+0xaa>
 80167b0:	693b      	ldr	r3, [r7, #16]
 80167b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80167b4:	2201      	movs	r2, #1
 80167b6:	fa02 f303 	lsl.w	r3, r2, r3
 80167ba:	43da      	mvns	r2, r3
 80167bc:	4b18      	ldr	r3, [pc, #96]	; (8016820 <xTaskPriorityDisinherit+0x104>)
 80167be:	681b      	ldr	r3, [r3, #0]
 80167c0:	4013      	ands	r3, r2
 80167c2:	4a17      	ldr	r2, [pc, #92]	; (8016820 <xTaskPriorityDisinherit+0x104>)
 80167c4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80167c6:	693b      	ldr	r3, [r7, #16]
 80167c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80167ca:	693b      	ldr	r3, [r7, #16]
 80167cc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80167ce:	693b      	ldr	r3, [r7, #16]
 80167d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80167d2:	f1c3 0207 	rsb	r2, r3, #7
 80167d6:	693b      	ldr	r3, [r7, #16]
 80167d8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80167da:	693b      	ldr	r3, [r7, #16]
 80167dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80167de:	2201      	movs	r2, #1
 80167e0:	409a      	lsls	r2, r3
 80167e2:	4b0f      	ldr	r3, [pc, #60]	; (8016820 <xTaskPriorityDisinherit+0x104>)
 80167e4:	681b      	ldr	r3, [r3, #0]
 80167e6:	4313      	orrs	r3, r2
 80167e8:	4a0d      	ldr	r2, [pc, #52]	; (8016820 <xTaskPriorityDisinherit+0x104>)
 80167ea:	6013      	str	r3, [r2, #0]
 80167ec:	693b      	ldr	r3, [r7, #16]
 80167ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80167f0:	4613      	mov	r3, r2
 80167f2:	009b      	lsls	r3, r3, #2
 80167f4:	4413      	add	r3, r2
 80167f6:	009b      	lsls	r3, r3, #2
 80167f8:	4a08      	ldr	r2, [pc, #32]	; (801681c <xTaskPriorityDisinherit+0x100>)
 80167fa:	441a      	add	r2, r3
 80167fc:	693b      	ldr	r3, [r7, #16]
 80167fe:	3304      	adds	r3, #4
 8016800:	4619      	mov	r1, r3
 8016802:	4610      	mov	r0, r2
 8016804:	f7fd ffab 	bl	801475e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016808:	2301      	movs	r3, #1
 801680a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801680c:	697b      	ldr	r3, [r7, #20]
	}
 801680e:	4618      	mov	r0, r3
 8016810:	3718      	adds	r7, #24
 8016812:	46bd      	mov	sp, r7
 8016814:	bd80      	pop	{r7, pc}
 8016816:	bf00      	nop
 8016818:	20000984 	.word	0x20000984
 801681c:	20000988 	.word	0x20000988
 8016820:	20000a8c 	.word	0x20000a8c

08016824 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8016824:	b580      	push	{r7, lr}
 8016826:	b088      	sub	sp, #32
 8016828:	af00      	add	r7, sp, #0
 801682a:	6078      	str	r0, [r7, #4]
 801682c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801682e:	687b      	ldr	r3, [r7, #4]
 8016830:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8016832:	2301      	movs	r3, #1
 8016834:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	2b00      	cmp	r3, #0
 801683a:	f000 8081 	beq.w	8016940 <vTaskPriorityDisinheritAfterTimeout+0x11c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801683e:	69bb      	ldr	r3, [r7, #24]
 8016840:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016842:	2b00      	cmp	r3, #0
 8016844:	d109      	bne.n	801685a <vTaskPriorityDisinheritAfterTimeout+0x36>
 8016846:	f04f 0350 	mov.w	r3, #80	; 0x50
 801684a:	f383 8811 	msr	BASEPRI, r3
 801684e:	f3bf 8f6f 	isb	sy
 8016852:	f3bf 8f4f 	dsb	sy
 8016856:	60fb      	str	r3, [r7, #12]
 8016858:	e7fe      	b.n	8016858 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801685a:	69bb      	ldr	r3, [r7, #24]
 801685c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801685e:	683a      	ldr	r2, [r7, #0]
 8016860:	429a      	cmp	r2, r3
 8016862:	d902      	bls.n	801686a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8016864:	683b      	ldr	r3, [r7, #0]
 8016866:	61fb      	str	r3, [r7, #28]
 8016868:	e002      	b.n	8016870 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801686a:	69bb      	ldr	r3, [r7, #24]
 801686c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801686e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8016870:	69bb      	ldr	r3, [r7, #24]
 8016872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016874:	69fa      	ldr	r2, [r7, #28]
 8016876:	429a      	cmp	r2, r3
 8016878:	d062      	beq.n	8016940 <vTaskPriorityDisinheritAfterTimeout+0x11c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801687a:	69bb      	ldr	r3, [r7, #24]
 801687c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801687e:	697a      	ldr	r2, [r7, #20]
 8016880:	429a      	cmp	r2, r3
 8016882:	d15d      	bne.n	8016940 <vTaskPriorityDisinheritAfterTimeout+0x11c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8016884:	4b30      	ldr	r3, [pc, #192]	; (8016948 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8016886:	681b      	ldr	r3, [r3, #0]
 8016888:	69ba      	ldr	r2, [r7, #24]
 801688a:	429a      	cmp	r2, r3
 801688c:	d109      	bne.n	80168a2 <vTaskPriorityDisinheritAfterTimeout+0x7e>
 801688e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016892:	f383 8811 	msr	BASEPRI, r3
 8016896:	f3bf 8f6f 	isb	sy
 801689a:	f3bf 8f4f 	dsb	sy
 801689e:	60bb      	str	r3, [r7, #8]
 80168a0:	e7fe      	b.n	80168a0 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80168a2:	69bb      	ldr	r3, [r7, #24]
 80168a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80168a6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80168a8:	69bb      	ldr	r3, [r7, #24]
 80168aa:	69fa      	ldr	r2, [r7, #28]
 80168ac:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80168ae:	69bb      	ldr	r3, [r7, #24]
 80168b0:	699b      	ldr	r3, [r3, #24]
 80168b2:	2b00      	cmp	r3, #0
 80168b4:	db04      	blt.n	80168c0 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80168b6:	69fb      	ldr	r3, [r7, #28]
 80168b8:	f1c3 0207 	rsb	r2, r3, #7
 80168bc:	69bb      	ldr	r3, [r7, #24]
 80168be:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80168c0:	69bb      	ldr	r3, [r7, #24]
 80168c2:	6959      	ldr	r1, [r3, #20]
 80168c4:	693a      	ldr	r2, [r7, #16]
 80168c6:	4613      	mov	r3, r2
 80168c8:	009b      	lsls	r3, r3, #2
 80168ca:	4413      	add	r3, r2
 80168cc:	009b      	lsls	r3, r3, #2
 80168ce:	4a1f      	ldr	r2, [pc, #124]	; (801694c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 80168d0:	4413      	add	r3, r2
 80168d2:	4299      	cmp	r1, r3
 80168d4:	d134      	bne.n	8016940 <vTaskPriorityDisinheritAfterTimeout+0x11c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80168d6:	69bb      	ldr	r3, [r7, #24]
 80168d8:	3304      	adds	r3, #4
 80168da:	4618      	mov	r0, r3
 80168dc:	f7fd ff9c 	bl	8014818 <uxListRemove>
 80168e0:	4603      	mov	r3, r0
 80168e2:	2b00      	cmp	r3, #0
 80168e4:	d115      	bne.n	8016912 <vTaskPriorityDisinheritAfterTimeout+0xee>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80168e6:	69bb      	ldr	r3, [r7, #24]
 80168e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80168ea:	4918      	ldr	r1, [pc, #96]	; (801694c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 80168ec:	4613      	mov	r3, r2
 80168ee:	009b      	lsls	r3, r3, #2
 80168f0:	4413      	add	r3, r2
 80168f2:	009b      	lsls	r3, r3, #2
 80168f4:	440b      	add	r3, r1
 80168f6:	681b      	ldr	r3, [r3, #0]
 80168f8:	2b00      	cmp	r3, #0
 80168fa:	d10a      	bne.n	8016912 <vTaskPriorityDisinheritAfterTimeout+0xee>
 80168fc:	69bb      	ldr	r3, [r7, #24]
 80168fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016900:	2201      	movs	r2, #1
 8016902:	fa02 f303 	lsl.w	r3, r2, r3
 8016906:	43da      	mvns	r2, r3
 8016908:	4b11      	ldr	r3, [pc, #68]	; (8016950 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 801690a:	681b      	ldr	r3, [r3, #0]
 801690c:	4013      	ands	r3, r2
 801690e:	4a10      	ldr	r2, [pc, #64]	; (8016950 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8016910:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8016912:	69bb      	ldr	r3, [r7, #24]
 8016914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016916:	2201      	movs	r2, #1
 8016918:	409a      	lsls	r2, r3
 801691a:	4b0d      	ldr	r3, [pc, #52]	; (8016950 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 801691c:	681b      	ldr	r3, [r3, #0]
 801691e:	4313      	orrs	r3, r2
 8016920:	4a0b      	ldr	r2, [pc, #44]	; (8016950 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8016922:	6013      	str	r3, [r2, #0]
 8016924:	69bb      	ldr	r3, [r7, #24]
 8016926:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016928:	4613      	mov	r3, r2
 801692a:	009b      	lsls	r3, r3, #2
 801692c:	4413      	add	r3, r2
 801692e:	009b      	lsls	r3, r3, #2
 8016930:	4a06      	ldr	r2, [pc, #24]	; (801694c <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8016932:	441a      	add	r2, r3
 8016934:	69bb      	ldr	r3, [r7, #24]
 8016936:	3304      	adds	r3, #4
 8016938:	4619      	mov	r1, r3
 801693a:	4610      	mov	r0, r2
 801693c:	f7fd ff0f 	bl	801475e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8016940:	bf00      	nop
 8016942:	3720      	adds	r7, #32
 8016944:	46bd      	mov	sp, r7
 8016946:	bd80      	pop	{r7, pc}
 8016948:	20000984 	.word	0x20000984
 801694c:	20000988 	.word	0x20000988
 8016950:	20000a8c 	.word	0x20000a8c

08016954 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8016954:	b480      	push	{r7}
 8016956:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8016958:	4b07      	ldr	r3, [pc, #28]	; (8016978 <pvTaskIncrementMutexHeldCount+0x24>)
 801695a:	681b      	ldr	r3, [r3, #0]
 801695c:	2b00      	cmp	r3, #0
 801695e:	d004      	beq.n	801696a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8016960:	4b05      	ldr	r3, [pc, #20]	; (8016978 <pvTaskIncrementMutexHeldCount+0x24>)
 8016962:	681b      	ldr	r3, [r3, #0]
 8016964:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8016966:	3201      	adds	r2, #1
 8016968:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 801696a:	4b03      	ldr	r3, [pc, #12]	; (8016978 <pvTaskIncrementMutexHeldCount+0x24>)
 801696c:	681b      	ldr	r3, [r3, #0]
	}
 801696e:	4618      	mov	r0, r3
 8016970:	46bd      	mov	sp, r7
 8016972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016976:	4770      	bx	lr
 8016978:	20000984 	.word	0x20000984

0801697c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 801697c:	b580      	push	{r7, lr}
 801697e:	b086      	sub	sp, #24
 8016980:	af00      	add	r7, sp, #0
 8016982:	60f8      	str	r0, [r7, #12]
 8016984:	60b9      	str	r1, [r7, #8]
 8016986:	607a      	str	r2, [r7, #4]
 8016988:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 801698a:	f000 fb67 	bl	801705c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 801698e:	4b26      	ldr	r3, [pc, #152]	; (8016a28 <xTaskNotifyWait+0xac>)
 8016990:	681b      	ldr	r3, [r3, #0]
 8016992:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8016996:	b2db      	uxtb	r3, r3
 8016998:	2b02      	cmp	r3, #2
 801699a:	d01a      	beq.n	80169d2 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 801699c:	4b22      	ldr	r3, [pc, #136]	; (8016a28 <xTaskNotifyWait+0xac>)
 801699e:	681b      	ldr	r3, [r3, #0]
 80169a0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80169a2:	68fa      	ldr	r2, [r7, #12]
 80169a4:	43d2      	mvns	r2, r2
 80169a6:	400a      	ands	r2, r1
 80169a8:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80169aa:	4b1f      	ldr	r3, [pc, #124]	; (8016a28 <xTaskNotifyWait+0xac>)
 80169ac:	681b      	ldr	r3, [r3, #0]
 80169ae:	2201      	movs	r2, #1
 80169b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 80169b4:	683b      	ldr	r3, [r7, #0]
 80169b6:	2b00      	cmp	r3, #0
 80169b8:	d00b      	beq.n	80169d2 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80169ba:	2101      	movs	r1, #1
 80169bc:	6838      	ldr	r0, [r7, #0]
 80169be:	f000 f9c1 	bl	8016d44 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80169c2:	4b1a      	ldr	r3, [pc, #104]	; (8016a2c <xTaskNotifyWait+0xb0>)
 80169c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80169c8:	601a      	str	r2, [r3, #0]
 80169ca:	f3bf 8f4f 	dsb	sy
 80169ce:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80169d2:	f000 fb71 	bl	80170b8 <vPortExitCritical>

		taskENTER_CRITICAL();
 80169d6:	f000 fb41 	bl	801705c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80169da:	687b      	ldr	r3, [r7, #4]
 80169dc:	2b00      	cmp	r3, #0
 80169de:	d004      	beq.n	80169ea <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80169e0:	4b11      	ldr	r3, [pc, #68]	; (8016a28 <xTaskNotifyWait+0xac>)
 80169e2:	681b      	ldr	r3, [r3, #0]
 80169e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80169ea:	4b0f      	ldr	r3, [pc, #60]	; (8016a28 <xTaskNotifyWait+0xac>)
 80169ec:	681b      	ldr	r3, [r3, #0]
 80169ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80169f2:	b2db      	uxtb	r3, r3
 80169f4:	2b02      	cmp	r3, #2
 80169f6:	d002      	beq.n	80169fe <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80169f8:	2300      	movs	r3, #0
 80169fa:	617b      	str	r3, [r7, #20]
 80169fc:	e008      	b.n	8016a10 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80169fe:	4b0a      	ldr	r3, [pc, #40]	; (8016a28 <xTaskNotifyWait+0xac>)
 8016a00:	681b      	ldr	r3, [r3, #0]
 8016a02:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8016a04:	68ba      	ldr	r2, [r7, #8]
 8016a06:	43d2      	mvns	r2, r2
 8016a08:	400a      	ands	r2, r1
 8016a0a:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 8016a0c:	2301      	movs	r3, #1
 8016a0e:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016a10:	4b05      	ldr	r3, [pc, #20]	; (8016a28 <xTaskNotifyWait+0xac>)
 8016a12:	681b      	ldr	r3, [r3, #0]
 8016a14:	2200      	movs	r2, #0
 8016a16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 8016a1a:	f000 fb4d 	bl	80170b8 <vPortExitCritical>

		return xReturn;
 8016a1e:	697b      	ldr	r3, [r7, #20]
	}
 8016a20:	4618      	mov	r0, r3
 8016a22:	3718      	adds	r7, #24
 8016a24:	46bd      	mov	sp, r7
 8016a26:	bd80      	pop	{r7, pc}
 8016a28:	20000984 	.word	0x20000984
 8016a2c:	e000ed04 	.word	0xe000ed04

08016a30 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8016a30:	b580      	push	{r7, lr}
 8016a32:	b08a      	sub	sp, #40	; 0x28
 8016a34:	af00      	add	r7, sp, #0
 8016a36:	60f8      	str	r0, [r7, #12]
 8016a38:	60b9      	str	r1, [r7, #8]
 8016a3a:	603b      	str	r3, [r7, #0]
 8016a3c:	4613      	mov	r3, r2
 8016a3e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8016a40:	2301      	movs	r3, #1
 8016a42:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8016a44:	68fb      	ldr	r3, [r7, #12]
 8016a46:	2b00      	cmp	r3, #0
 8016a48:	d109      	bne.n	8016a5e <xTaskGenericNotify+0x2e>
 8016a4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016a4e:	f383 8811 	msr	BASEPRI, r3
 8016a52:	f3bf 8f6f 	isb	sy
 8016a56:	f3bf 8f4f 	dsb	sy
 8016a5a:	61bb      	str	r3, [r7, #24]
 8016a5c:	e7fe      	b.n	8016a5c <xTaskGenericNotify+0x2c>
		pxTCB = xTaskToNotify;
 8016a5e:	68fb      	ldr	r3, [r7, #12]
 8016a60:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8016a62:	f000 fafb 	bl	801705c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8016a66:	683b      	ldr	r3, [r7, #0]
 8016a68:	2b00      	cmp	r3, #0
 8016a6a:	d003      	beq.n	8016a74 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8016a6c:	6a3b      	ldr	r3, [r7, #32]
 8016a6e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8016a70:	683b      	ldr	r3, [r7, #0]
 8016a72:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8016a74:	6a3b      	ldr	r3, [r7, #32]
 8016a76:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8016a7a:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8016a7c:	6a3b      	ldr	r3, [r7, #32]
 8016a7e:	2202      	movs	r2, #2
 8016a80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 8016a84:	79fb      	ldrb	r3, [r7, #7]
 8016a86:	2b04      	cmp	r3, #4
 8016a88:	d827      	bhi.n	8016ada <xTaskGenericNotify+0xaa>
 8016a8a:	a201      	add	r2, pc, #4	; (adr r2, 8016a90 <xTaskGenericNotify+0x60>)
 8016a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016a90:	08016af9 	.word	0x08016af9
 8016a94:	08016aa5 	.word	0x08016aa5
 8016a98:	08016ab3 	.word	0x08016ab3
 8016a9c:	08016abf 	.word	0x08016abf
 8016aa0:	08016ac7 	.word	0x08016ac7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8016aa4:	6a3b      	ldr	r3, [r7, #32]
 8016aa6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8016aa8:	68bb      	ldr	r3, [r7, #8]
 8016aaa:	431a      	orrs	r2, r3
 8016aac:	6a3b      	ldr	r3, [r7, #32]
 8016aae:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8016ab0:	e025      	b.n	8016afe <xTaskGenericNotify+0xce>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8016ab2:	6a3b      	ldr	r3, [r7, #32]
 8016ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8016ab6:	1c5a      	adds	r2, r3, #1
 8016ab8:	6a3b      	ldr	r3, [r7, #32]
 8016aba:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8016abc:	e01f      	b.n	8016afe <xTaskGenericNotify+0xce>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8016abe:	6a3b      	ldr	r3, [r7, #32]
 8016ac0:	68ba      	ldr	r2, [r7, #8]
 8016ac2:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8016ac4:	e01b      	b.n	8016afe <xTaskGenericNotify+0xce>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8016ac6:	7ffb      	ldrb	r3, [r7, #31]
 8016ac8:	2b02      	cmp	r3, #2
 8016aca:	d003      	beq.n	8016ad4 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8016acc:	6a3b      	ldr	r3, [r7, #32]
 8016ace:	68ba      	ldr	r2, [r7, #8]
 8016ad0:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8016ad2:	e014      	b.n	8016afe <xTaskGenericNotify+0xce>
						xReturn = pdFAIL;
 8016ad4:	2300      	movs	r3, #0
 8016ad6:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8016ad8:	e011      	b.n	8016afe <xTaskGenericNotify+0xce>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8016ada:	6a3b      	ldr	r3, [r7, #32]
 8016adc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8016ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016ae2:	d00b      	beq.n	8016afc <xTaskGenericNotify+0xcc>
 8016ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016ae8:	f383 8811 	msr	BASEPRI, r3
 8016aec:	f3bf 8f6f 	isb	sy
 8016af0:	f3bf 8f4f 	dsb	sy
 8016af4:	617b      	str	r3, [r7, #20]
 8016af6:	e7fe      	b.n	8016af6 <xTaskGenericNotify+0xc6>
					break;
 8016af8:	bf00      	nop
 8016afa:	e000      	b.n	8016afe <xTaskGenericNotify+0xce>

					break;
 8016afc:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8016afe:	7ffb      	ldrb	r3, [r7, #31]
 8016b00:	2b01      	cmp	r3, #1
 8016b02:	d138      	bne.n	8016b76 <xTaskGenericNotify+0x146>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016b04:	6a3b      	ldr	r3, [r7, #32]
 8016b06:	3304      	adds	r3, #4
 8016b08:	4618      	mov	r0, r3
 8016b0a:	f7fd fe85 	bl	8014818 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8016b0e:	6a3b      	ldr	r3, [r7, #32]
 8016b10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016b12:	2201      	movs	r2, #1
 8016b14:	409a      	lsls	r2, r3
 8016b16:	4b1b      	ldr	r3, [pc, #108]	; (8016b84 <xTaskGenericNotify+0x154>)
 8016b18:	681b      	ldr	r3, [r3, #0]
 8016b1a:	4313      	orrs	r3, r2
 8016b1c:	4a19      	ldr	r2, [pc, #100]	; (8016b84 <xTaskGenericNotify+0x154>)
 8016b1e:	6013      	str	r3, [r2, #0]
 8016b20:	6a3b      	ldr	r3, [r7, #32]
 8016b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016b24:	4613      	mov	r3, r2
 8016b26:	009b      	lsls	r3, r3, #2
 8016b28:	4413      	add	r3, r2
 8016b2a:	009b      	lsls	r3, r3, #2
 8016b2c:	4a16      	ldr	r2, [pc, #88]	; (8016b88 <xTaskGenericNotify+0x158>)
 8016b2e:	441a      	add	r2, r3
 8016b30:	6a3b      	ldr	r3, [r7, #32]
 8016b32:	3304      	adds	r3, #4
 8016b34:	4619      	mov	r1, r3
 8016b36:	4610      	mov	r0, r2
 8016b38:	f7fd fe11 	bl	801475e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8016b3c:	6a3b      	ldr	r3, [r7, #32]
 8016b3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016b40:	2b00      	cmp	r3, #0
 8016b42:	d009      	beq.n	8016b58 <xTaskGenericNotify+0x128>
 8016b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b48:	f383 8811 	msr	BASEPRI, r3
 8016b4c:	f3bf 8f6f 	isb	sy
 8016b50:	f3bf 8f4f 	dsb	sy
 8016b54:	613b      	str	r3, [r7, #16]
 8016b56:	e7fe      	b.n	8016b56 <xTaskGenericNotify+0x126>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016b58:	6a3b      	ldr	r3, [r7, #32]
 8016b5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016b5c:	4b0b      	ldr	r3, [pc, #44]	; (8016b8c <xTaskGenericNotify+0x15c>)
 8016b5e:	681b      	ldr	r3, [r3, #0]
 8016b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016b62:	429a      	cmp	r2, r3
 8016b64:	d907      	bls.n	8016b76 <xTaskGenericNotify+0x146>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8016b66:	4b0a      	ldr	r3, [pc, #40]	; (8016b90 <xTaskGenericNotify+0x160>)
 8016b68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016b6c:	601a      	str	r2, [r3, #0]
 8016b6e:	f3bf 8f4f 	dsb	sy
 8016b72:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8016b76:	f000 fa9f 	bl	80170b8 <vPortExitCritical>

		return xReturn;
 8016b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8016b7c:	4618      	mov	r0, r3
 8016b7e:	3728      	adds	r7, #40	; 0x28
 8016b80:	46bd      	mov	sp, r7
 8016b82:	bd80      	pop	{r7, pc}
 8016b84:	20000a8c 	.word	0x20000a8c
 8016b88:	20000988 	.word	0x20000988
 8016b8c:	20000984 	.word	0x20000984
 8016b90:	e000ed04 	.word	0xe000ed04

08016b94 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8016b94:	b580      	push	{r7, lr}
 8016b96:	b08e      	sub	sp, #56	; 0x38
 8016b98:	af00      	add	r7, sp, #0
 8016b9a:	60f8      	str	r0, [r7, #12]
 8016b9c:	60b9      	str	r1, [r7, #8]
 8016b9e:	603b      	str	r3, [r7, #0]
 8016ba0:	4613      	mov	r3, r2
 8016ba2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8016ba4:	2301      	movs	r3, #1
 8016ba6:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8016ba8:	68fb      	ldr	r3, [r7, #12]
 8016baa:	2b00      	cmp	r3, #0
 8016bac:	d109      	bne.n	8016bc2 <xTaskGenericNotifyFromISR+0x2e>
 8016bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016bb2:	f383 8811 	msr	BASEPRI, r3
 8016bb6:	f3bf 8f6f 	isb	sy
 8016bba:	f3bf 8f4f 	dsb	sy
 8016bbe:	627b      	str	r3, [r7, #36]	; 0x24
 8016bc0:	e7fe      	b.n	8016bc0 <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016bc2:	f000 fb27 	bl	8017214 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8016bc6:	68fb      	ldr	r3, [r7, #12]
 8016bc8:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 8016bca:	f3ef 8211 	mrs	r2, BASEPRI
 8016bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016bd2:	f383 8811 	msr	BASEPRI, r3
 8016bd6:	f3bf 8f6f 	isb	sy
 8016bda:	f3bf 8f4f 	dsb	sy
 8016bde:	623a      	str	r2, [r7, #32]
 8016be0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8016be2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016be4:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8016be6:	683b      	ldr	r3, [r7, #0]
 8016be8:	2b00      	cmp	r3, #0
 8016bea:	d003      	beq.n	8016bf4 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8016bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8016bf0:	683b      	ldr	r3, [r7, #0]
 8016bf2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8016bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bf6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8016bfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8016bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c00:	2202      	movs	r2, #2
 8016c02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 8016c06:	79fb      	ldrb	r3, [r7, #7]
 8016c08:	2b04      	cmp	r3, #4
 8016c0a:	d829      	bhi.n	8016c60 <xTaskGenericNotifyFromISR+0xcc>
 8016c0c:	a201      	add	r2, pc, #4	; (adr r2, 8016c14 <xTaskGenericNotifyFromISR+0x80>)
 8016c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016c12:	bf00      	nop
 8016c14:	08016c7f 	.word	0x08016c7f
 8016c18:	08016c29 	.word	0x08016c29
 8016c1c:	08016c37 	.word	0x08016c37
 8016c20:	08016c43 	.word	0x08016c43
 8016c24:	08016c4b 	.word	0x08016c4b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8016c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8016c2c:	68bb      	ldr	r3, [r7, #8]
 8016c2e:	431a      	orrs	r2, r3
 8016c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c32:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8016c34:	e026      	b.n	8016c84 <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8016c36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8016c3a:	1c5a      	adds	r2, r3, #1
 8016c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c3e:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8016c40:	e020      	b.n	8016c84 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8016c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c44:	68ba      	ldr	r2, [r7, #8]
 8016c46:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 8016c48:	e01c      	b.n	8016c84 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8016c4a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8016c4e:	2b02      	cmp	r3, #2
 8016c50:	d003      	beq.n	8016c5a <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8016c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c54:	68ba      	ldr	r2, [r7, #8]
 8016c56:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8016c58:	e014      	b.n	8016c84 <xTaskGenericNotifyFromISR+0xf0>
						xReturn = pdFAIL;
 8016c5a:	2300      	movs	r3, #0
 8016c5c:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 8016c5e:	e011      	b.n	8016c84 <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8016c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8016c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016c68:	d00b      	beq.n	8016c82 <xTaskGenericNotifyFromISR+0xee>
	__asm volatile
 8016c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c6e:	f383 8811 	msr	BASEPRI, r3
 8016c72:	f3bf 8f6f 	isb	sy
 8016c76:	f3bf 8f4f 	dsb	sy
 8016c7a:	61bb      	str	r3, [r7, #24]
 8016c7c:	e7fe      	b.n	8016c7c <xTaskGenericNotifyFromISR+0xe8>
					break;
 8016c7e:	bf00      	nop
 8016c80:	e000      	b.n	8016c84 <xTaskGenericNotifyFromISR+0xf0>
					break;
 8016c82:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8016c84:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8016c88:	2b01      	cmp	r3, #1
 8016c8a:	d144      	bne.n	8016d16 <xTaskGenericNotifyFromISR+0x182>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8016c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8016c90:	2b00      	cmp	r3, #0
 8016c92:	d009      	beq.n	8016ca8 <xTaskGenericNotifyFromISR+0x114>
 8016c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c98:	f383 8811 	msr	BASEPRI, r3
 8016c9c:	f3bf 8f6f 	isb	sy
 8016ca0:	f3bf 8f4f 	dsb	sy
 8016ca4:	617b      	str	r3, [r7, #20]
 8016ca6:	e7fe      	b.n	8016ca6 <xTaskGenericNotifyFromISR+0x112>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016ca8:	4b20      	ldr	r3, [pc, #128]	; (8016d2c <xTaskGenericNotifyFromISR+0x198>)
 8016caa:	681b      	ldr	r3, [r3, #0]
 8016cac:	2b00      	cmp	r3, #0
 8016cae:	d11c      	bne.n	8016cea <xTaskGenericNotifyFromISR+0x156>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cb2:	3304      	adds	r3, #4
 8016cb4:	4618      	mov	r0, r3
 8016cb6:	f7fd fdaf 	bl	8014818 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8016cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016cbe:	2201      	movs	r2, #1
 8016cc0:	409a      	lsls	r2, r3
 8016cc2:	4b1b      	ldr	r3, [pc, #108]	; (8016d30 <xTaskGenericNotifyFromISR+0x19c>)
 8016cc4:	681b      	ldr	r3, [r3, #0]
 8016cc6:	4313      	orrs	r3, r2
 8016cc8:	4a19      	ldr	r2, [pc, #100]	; (8016d30 <xTaskGenericNotifyFromISR+0x19c>)
 8016cca:	6013      	str	r3, [r2, #0]
 8016ccc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016cd0:	4613      	mov	r3, r2
 8016cd2:	009b      	lsls	r3, r3, #2
 8016cd4:	4413      	add	r3, r2
 8016cd6:	009b      	lsls	r3, r3, #2
 8016cd8:	4a16      	ldr	r2, [pc, #88]	; (8016d34 <xTaskGenericNotifyFromISR+0x1a0>)
 8016cda:	441a      	add	r2, r3
 8016cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cde:	3304      	adds	r3, #4
 8016ce0:	4619      	mov	r1, r3
 8016ce2:	4610      	mov	r0, r2
 8016ce4:	f7fd fd3b 	bl	801475e <vListInsertEnd>
 8016ce8:	e005      	b.n	8016cf6 <xTaskGenericNotifyFromISR+0x162>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8016cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cec:	3318      	adds	r3, #24
 8016cee:	4619      	mov	r1, r3
 8016cf0:	4811      	ldr	r0, [pc, #68]	; (8016d38 <xTaskGenericNotifyFromISR+0x1a4>)
 8016cf2:	f7fd fd34 	bl	801475e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8016cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016cf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8016cfa:	4b10      	ldr	r3, [pc, #64]	; (8016d3c <xTaskGenericNotifyFromISR+0x1a8>)
 8016cfc:	681b      	ldr	r3, [r3, #0]
 8016cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016d00:	429a      	cmp	r2, r3
 8016d02:	d908      	bls.n	8016d16 <xTaskGenericNotifyFromISR+0x182>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8016d04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016d06:	2b00      	cmp	r3, #0
 8016d08:	d002      	beq.n	8016d10 <xTaskGenericNotifyFromISR+0x17c>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8016d0a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016d0c:	2201      	movs	r2, #1
 8016d0e:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8016d10:	4b0b      	ldr	r3, [pc, #44]	; (8016d40 <xTaskGenericNotifyFromISR+0x1ac>)
 8016d12:	2201      	movs	r2, #1
 8016d14:	601a      	str	r2, [r3, #0]
 8016d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d18:	613b      	str	r3, [r7, #16]
	__asm volatile
 8016d1a:	693b      	ldr	r3, [r7, #16]
 8016d1c:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8016d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 8016d22:	4618      	mov	r0, r3
 8016d24:	3738      	adds	r7, #56	; 0x38
 8016d26:	46bd      	mov	sp, r7
 8016d28:	bd80      	pop	{r7, pc}
 8016d2a:	bf00      	nop
 8016d2c:	20000aac 	.word	0x20000aac
 8016d30:	20000a8c 	.word	0x20000a8c
 8016d34:	20000988 	.word	0x20000988
 8016d38:	20000a44 	.word	0x20000a44
 8016d3c:	20000984 	.word	0x20000984
 8016d40:	20000a98 	.word	0x20000a98

08016d44 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8016d44:	b580      	push	{r7, lr}
 8016d46:	b084      	sub	sp, #16
 8016d48:	af00      	add	r7, sp, #0
 8016d4a:	6078      	str	r0, [r7, #4]
 8016d4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016d4e:	4b29      	ldr	r3, [pc, #164]	; (8016df4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8016d50:	681b      	ldr	r3, [r3, #0]
 8016d52:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016d54:	4b28      	ldr	r3, [pc, #160]	; (8016df8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d56:	681b      	ldr	r3, [r3, #0]
 8016d58:	3304      	adds	r3, #4
 8016d5a:	4618      	mov	r0, r3
 8016d5c:	f7fd fd5c 	bl	8014818 <uxListRemove>
 8016d60:	4603      	mov	r3, r0
 8016d62:	2b00      	cmp	r3, #0
 8016d64:	d10b      	bne.n	8016d7e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8016d66:	4b24      	ldr	r3, [pc, #144]	; (8016df8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d68:	681b      	ldr	r3, [r3, #0]
 8016d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016d6c:	2201      	movs	r2, #1
 8016d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8016d72:	43da      	mvns	r2, r3
 8016d74:	4b21      	ldr	r3, [pc, #132]	; (8016dfc <prvAddCurrentTaskToDelayedList+0xb8>)
 8016d76:	681b      	ldr	r3, [r3, #0]
 8016d78:	4013      	ands	r3, r2
 8016d7a:	4a20      	ldr	r2, [pc, #128]	; (8016dfc <prvAddCurrentTaskToDelayedList+0xb8>)
 8016d7c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016d7e:	687b      	ldr	r3, [r7, #4]
 8016d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d84:	d10a      	bne.n	8016d9c <prvAddCurrentTaskToDelayedList+0x58>
 8016d86:	683b      	ldr	r3, [r7, #0]
 8016d88:	2b00      	cmp	r3, #0
 8016d8a:	d007      	beq.n	8016d9c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016d8c:	4b1a      	ldr	r3, [pc, #104]	; (8016df8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d8e:	681b      	ldr	r3, [r3, #0]
 8016d90:	3304      	adds	r3, #4
 8016d92:	4619      	mov	r1, r3
 8016d94:	481a      	ldr	r0, [pc, #104]	; (8016e00 <prvAddCurrentTaskToDelayedList+0xbc>)
 8016d96:	f7fd fce2 	bl	801475e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016d9a:	e026      	b.n	8016dea <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016d9c:	68fa      	ldr	r2, [r7, #12]
 8016d9e:	687b      	ldr	r3, [r7, #4]
 8016da0:	4413      	add	r3, r2
 8016da2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016da4:	4b14      	ldr	r3, [pc, #80]	; (8016df8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016da6:	681b      	ldr	r3, [r3, #0]
 8016da8:	68ba      	ldr	r2, [r7, #8]
 8016daa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016dac:	68ba      	ldr	r2, [r7, #8]
 8016dae:	68fb      	ldr	r3, [r7, #12]
 8016db0:	429a      	cmp	r2, r3
 8016db2:	d209      	bcs.n	8016dc8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016db4:	4b13      	ldr	r3, [pc, #76]	; (8016e04 <prvAddCurrentTaskToDelayedList+0xc0>)
 8016db6:	681a      	ldr	r2, [r3, #0]
 8016db8:	4b0f      	ldr	r3, [pc, #60]	; (8016df8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016dba:	681b      	ldr	r3, [r3, #0]
 8016dbc:	3304      	adds	r3, #4
 8016dbe:	4619      	mov	r1, r3
 8016dc0:	4610      	mov	r0, r2
 8016dc2:	f7fd fcf0 	bl	80147a6 <vListInsert>
}
 8016dc6:	e010      	b.n	8016dea <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016dc8:	4b0f      	ldr	r3, [pc, #60]	; (8016e08 <prvAddCurrentTaskToDelayedList+0xc4>)
 8016dca:	681a      	ldr	r2, [r3, #0]
 8016dcc:	4b0a      	ldr	r3, [pc, #40]	; (8016df8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8016dce:	681b      	ldr	r3, [r3, #0]
 8016dd0:	3304      	adds	r3, #4
 8016dd2:	4619      	mov	r1, r3
 8016dd4:	4610      	mov	r0, r2
 8016dd6:	f7fd fce6 	bl	80147a6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016dda:	4b0c      	ldr	r3, [pc, #48]	; (8016e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8016ddc:	681b      	ldr	r3, [r3, #0]
 8016dde:	68ba      	ldr	r2, [r7, #8]
 8016de0:	429a      	cmp	r2, r3
 8016de2:	d202      	bcs.n	8016dea <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8016de4:	4a09      	ldr	r2, [pc, #36]	; (8016e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8016de6:	68bb      	ldr	r3, [r7, #8]
 8016de8:	6013      	str	r3, [r2, #0]
}
 8016dea:	bf00      	nop
 8016dec:	3710      	adds	r7, #16
 8016dee:	46bd      	mov	sp, r7
 8016df0:	bd80      	pop	{r7, pc}
 8016df2:	bf00      	nop
 8016df4:	20000a88 	.word	0x20000a88
 8016df8:	20000984 	.word	0x20000984
 8016dfc:	20000a8c 	.word	0x20000a8c
 8016e00:	20000a70 	.word	0x20000a70
 8016e04:	20000a40 	.word	0x20000a40
 8016e08:	20000a3c 	.word	0x20000a3c
 8016e0c:	20000aa4 	.word	0x20000aa4

08016e10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016e10:	b480      	push	{r7}
 8016e12:	b085      	sub	sp, #20
 8016e14:	af00      	add	r7, sp, #0
 8016e16:	60f8      	str	r0, [r7, #12]
 8016e18:	60b9      	str	r1, [r7, #8]
 8016e1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016e1c:	68fb      	ldr	r3, [r7, #12]
 8016e1e:	3b04      	subs	r3, #4
 8016e20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016e22:	68fb      	ldr	r3, [r7, #12]
 8016e24:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8016e28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016e2a:	68fb      	ldr	r3, [r7, #12]
 8016e2c:	3b04      	subs	r3, #4
 8016e2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016e30:	68bb      	ldr	r3, [r7, #8]
 8016e32:	f023 0201 	bic.w	r2, r3, #1
 8016e36:	68fb      	ldr	r3, [r7, #12]
 8016e38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016e3a:	68fb      	ldr	r3, [r7, #12]
 8016e3c:	3b04      	subs	r3, #4
 8016e3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016e40:	4a0c      	ldr	r2, [pc, #48]	; (8016e74 <pxPortInitialiseStack+0x64>)
 8016e42:	68fb      	ldr	r3, [r7, #12]
 8016e44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016e46:	68fb      	ldr	r3, [r7, #12]
 8016e48:	3b14      	subs	r3, #20
 8016e4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016e4c:	687a      	ldr	r2, [r7, #4]
 8016e4e:	68fb      	ldr	r3, [r7, #12]
 8016e50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016e52:	68fb      	ldr	r3, [r7, #12]
 8016e54:	3b04      	subs	r3, #4
 8016e56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016e58:	68fb      	ldr	r3, [r7, #12]
 8016e5a:	f06f 0202 	mvn.w	r2, #2
 8016e5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016e60:	68fb      	ldr	r3, [r7, #12]
 8016e62:	3b20      	subs	r3, #32
 8016e64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016e66:	68fb      	ldr	r3, [r7, #12]
}
 8016e68:	4618      	mov	r0, r3
 8016e6a:	3714      	adds	r7, #20
 8016e6c:	46bd      	mov	sp, r7
 8016e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e72:	4770      	bx	lr
 8016e74:	08016e79 	.word	0x08016e79

08016e78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016e78:	b480      	push	{r7}
 8016e7a:	b085      	sub	sp, #20
 8016e7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016e7e:	2300      	movs	r3, #0
 8016e80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016e82:	4b11      	ldr	r3, [pc, #68]	; (8016ec8 <prvTaskExitError+0x50>)
 8016e84:	681b      	ldr	r3, [r3, #0]
 8016e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016e8a:	d009      	beq.n	8016ea0 <prvTaskExitError+0x28>
	__asm volatile
 8016e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e90:	f383 8811 	msr	BASEPRI, r3
 8016e94:	f3bf 8f6f 	isb	sy
 8016e98:	f3bf 8f4f 	dsb	sy
 8016e9c:	60fb      	str	r3, [r7, #12]
 8016e9e:	e7fe      	b.n	8016e9e <prvTaskExitError+0x26>
 8016ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016ea4:	f383 8811 	msr	BASEPRI, r3
 8016ea8:	f3bf 8f6f 	isb	sy
 8016eac:	f3bf 8f4f 	dsb	sy
 8016eb0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016eb2:	bf00      	nop
 8016eb4:	687b      	ldr	r3, [r7, #4]
 8016eb6:	2b00      	cmp	r3, #0
 8016eb8:	d0fc      	beq.n	8016eb4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016eba:	bf00      	nop
 8016ebc:	3714      	adds	r7, #20
 8016ebe:	46bd      	mov	sp, r7
 8016ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ec4:	4770      	bx	lr
 8016ec6:	bf00      	nop
 8016ec8:	20000138 	.word	0x20000138
 8016ecc:	00000000 	.word	0x00000000

08016ed0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016ed0:	4b07      	ldr	r3, [pc, #28]	; (8016ef0 <pxCurrentTCBConst2>)
 8016ed2:	6819      	ldr	r1, [r3, #0]
 8016ed4:	6808      	ldr	r0, [r1, #0]
 8016ed6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016eda:	f380 8809 	msr	PSP, r0
 8016ede:	f3bf 8f6f 	isb	sy
 8016ee2:	f04f 0000 	mov.w	r0, #0
 8016ee6:	f380 8811 	msr	BASEPRI, r0
 8016eea:	4770      	bx	lr
 8016eec:	f3af 8000 	nop.w

08016ef0 <pxCurrentTCBConst2>:
 8016ef0:	20000984 	.word	0x20000984
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016ef4:	bf00      	nop
 8016ef6:	bf00      	nop

08016ef8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016ef8:	4808      	ldr	r0, [pc, #32]	; (8016f1c <prvPortStartFirstTask+0x24>)
 8016efa:	6800      	ldr	r0, [r0, #0]
 8016efc:	6800      	ldr	r0, [r0, #0]
 8016efe:	f380 8808 	msr	MSP, r0
 8016f02:	f04f 0000 	mov.w	r0, #0
 8016f06:	f380 8814 	msr	CONTROL, r0
 8016f0a:	b662      	cpsie	i
 8016f0c:	b661      	cpsie	f
 8016f0e:	f3bf 8f4f 	dsb	sy
 8016f12:	f3bf 8f6f 	isb	sy
 8016f16:	df00      	svc	0
 8016f18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8016f1a:	bf00      	nop
 8016f1c:	e000ed08 	.word	0xe000ed08

08016f20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016f20:	b580      	push	{r7, lr}
 8016f22:	b086      	sub	sp, #24
 8016f24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8016f26:	4b44      	ldr	r3, [pc, #272]	; (8017038 <xPortStartScheduler+0x118>)
 8016f28:	681b      	ldr	r3, [r3, #0]
 8016f2a:	4a44      	ldr	r2, [pc, #272]	; (801703c <xPortStartScheduler+0x11c>)
 8016f2c:	4293      	cmp	r3, r2
 8016f2e:	d109      	bne.n	8016f44 <xPortStartScheduler+0x24>
 8016f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016f34:	f383 8811 	msr	BASEPRI, r3
 8016f38:	f3bf 8f6f 	isb	sy
 8016f3c:	f3bf 8f4f 	dsb	sy
 8016f40:	613b      	str	r3, [r7, #16]
 8016f42:	e7fe      	b.n	8016f42 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8016f44:	4b3c      	ldr	r3, [pc, #240]	; (8017038 <xPortStartScheduler+0x118>)
 8016f46:	681b      	ldr	r3, [r3, #0]
 8016f48:	4a3d      	ldr	r2, [pc, #244]	; (8017040 <xPortStartScheduler+0x120>)
 8016f4a:	4293      	cmp	r3, r2
 8016f4c:	d109      	bne.n	8016f62 <xPortStartScheduler+0x42>
 8016f4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016f52:	f383 8811 	msr	BASEPRI, r3
 8016f56:	f3bf 8f6f 	isb	sy
 8016f5a:	f3bf 8f4f 	dsb	sy
 8016f5e:	60fb      	str	r3, [r7, #12]
 8016f60:	e7fe      	b.n	8016f60 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016f62:	4b38      	ldr	r3, [pc, #224]	; (8017044 <xPortStartScheduler+0x124>)
 8016f64:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8016f66:	697b      	ldr	r3, [r7, #20]
 8016f68:	781b      	ldrb	r3, [r3, #0]
 8016f6a:	b2db      	uxtb	r3, r3
 8016f6c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016f6e:	697b      	ldr	r3, [r7, #20]
 8016f70:	22ff      	movs	r2, #255	; 0xff
 8016f72:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016f74:	697b      	ldr	r3, [r7, #20]
 8016f76:	781b      	ldrb	r3, [r3, #0]
 8016f78:	b2db      	uxtb	r3, r3
 8016f7a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016f7c:	78fb      	ldrb	r3, [r7, #3]
 8016f7e:	b2db      	uxtb	r3, r3
 8016f80:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8016f84:	b2da      	uxtb	r2, r3
 8016f86:	4b30      	ldr	r3, [pc, #192]	; (8017048 <xPortStartScheduler+0x128>)
 8016f88:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016f8a:	4b30      	ldr	r3, [pc, #192]	; (801704c <xPortStartScheduler+0x12c>)
 8016f8c:	2207      	movs	r2, #7
 8016f8e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016f90:	e009      	b.n	8016fa6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8016f92:	4b2e      	ldr	r3, [pc, #184]	; (801704c <xPortStartScheduler+0x12c>)
 8016f94:	681b      	ldr	r3, [r3, #0]
 8016f96:	3b01      	subs	r3, #1
 8016f98:	4a2c      	ldr	r2, [pc, #176]	; (801704c <xPortStartScheduler+0x12c>)
 8016f9a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016f9c:	78fb      	ldrb	r3, [r7, #3]
 8016f9e:	b2db      	uxtb	r3, r3
 8016fa0:	005b      	lsls	r3, r3, #1
 8016fa2:	b2db      	uxtb	r3, r3
 8016fa4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016fa6:	78fb      	ldrb	r3, [r7, #3]
 8016fa8:	b2db      	uxtb	r3, r3
 8016faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8016fae:	2b80      	cmp	r3, #128	; 0x80
 8016fb0:	d0ef      	beq.n	8016f92 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016fb2:	4b26      	ldr	r3, [pc, #152]	; (801704c <xPortStartScheduler+0x12c>)
 8016fb4:	681b      	ldr	r3, [r3, #0]
 8016fb6:	f1c3 0307 	rsb	r3, r3, #7
 8016fba:	2b04      	cmp	r3, #4
 8016fbc:	d009      	beq.n	8016fd2 <xPortStartScheduler+0xb2>
 8016fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016fc2:	f383 8811 	msr	BASEPRI, r3
 8016fc6:	f3bf 8f6f 	isb	sy
 8016fca:	f3bf 8f4f 	dsb	sy
 8016fce:	60bb      	str	r3, [r7, #8]
 8016fd0:	e7fe      	b.n	8016fd0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016fd2:	4b1e      	ldr	r3, [pc, #120]	; (801704c <xPortStartScheduler+0x12c>)
 8016fd4:	681b      	ldr	r3, [r3, #0]
 8016fd6:	021b      	lsls	r3, r3, #8
 8016fd8:	4a1c      	ldr	r2, [pc, #112]	; (801704c <xPortStartScheduler+0x12c>)
 8016fda:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016fdc:	4b1b      	ldr	r3, [pc, #108]	; (801704c <xPortStartScheduler+0x12c>)
 8016fde:	681b      	ldr	r3, [r3, #0]
 8016fe0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8016fe4:	4a19      	ldr	r2, [pc, #100]	; (801704c <xPortStartScheduler+0x12c>)
 8016fe6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016fe8:	687b      	ldr	r3, [r7, #4]
 8016fea:	b2da      	uxtb	r2, r3
 8016fec:	697b      	ldr	r3, [r7, #20]
 8016fee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016ff0:	4b17      	ldr	r3, [pc, #92]	; (8017050 <xPortStartScheduler+0x130>)
 8016ff2:	681b      	ldr	r3, [r3, #0]
 8016ff4:	4a16      	ldr	r2, [pc, #88]	; (8017050 <xPortStartScheduler+0x130>)
 8016ff6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8016ffa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016ffc:	4b14      	ldr	r3, [pc, #80]	; (8017050 <xPortStartScheduler+0x130>)
 8016ffe:	681b      	ldr	r3, [r3, #0]
 8017000:	4a13      	ldr	r2, [pc, #76]	; (8017050 <xPortStartScheduler+0x130>)
 8017002:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8017006:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017008:	f000 f8d6 	bl	80171b8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 801700c:	4b11      	ldr	r3, [pc, #68]	; (8017054 <xPortStartScheduler+0x134>)
 801700e:	2200      	movs	r2, #0
 8017010:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8017012:	f000 f8f5 	bl	8017200 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017016:	4b10      	ldr	r3, [pc, #64]	; (8017058 <xPortStartScheduler+0x138>)
 8017018:	681b      	ldr	r3, [r3, #0]
 801701a:	4a0f      	ldr	r2, [pc, #60]	; (8017058 <xPortStartScheduler+0x138>)
 801701c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8017020:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8017022:	f7ff ff69 	bl	8016ef8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017026:	f7ff f8a7 	bl	8016178 <vTaskSwitchContext>
	prvTaskExitError();
 801702a:	f7ff ff25 	bl	8016e78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801702e:	2300      	movs	r3, #0
}
 8017030:	4618      	mov	r0, r3
 8017032:	3718      	adds	r7, #24
 8017034:	46bd      	mov	sp, r7
 8017036:	bd80      	pop	{r7, pc}
 8017038:	e000ed00 	.word	0xe000ed00
 801703c:	410fc271 	.word	0x410fc271
 8017040:	410fc270 	.word	0x410fc270
 8017044:	e000e400 	.word	0xe000e400
 8017048:	20000ab0 	.word	0x20000ab0
 801704c:	20000ab4 	.word	0x20000ab4
 8017050:	e000ed20 	.word	0xe000ed20
 8017054:	20000138 	.word	0x20000138
 8017058:	e000ef34 	.word	0xe000ef34

0801705c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801705c:	b480      	push	{r7}
 801705e:	b083      	sub	sp, #12
 8017060:	af00      	add	r7, sp, #0
 8017062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017066:	f383 8811 	msr	BASEPRI, r3
 801706a:	f3bf 8f6f 	isb	sy
 801706e:	f3bf 8f4f 	dsb	sy
 8017072:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8017074:	4b0e      	ldr	r3, [pc, #56]	; (80170b0 <vPortEnterCritical+0x54>)
 8017076:	681b      	ldr	r3, [r3, #0]
 8017078:	3301      	adds	r3, #1
 801707a:	4a0d      	ldr	r2, [pc, #52]	; (80170b0 <vPortEnterCritical+0x54>)
 801707c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801707e:	4b0c      	ldr	r3, [pc, #48]	; (80170b0 <vPortEnterCritical+0x54>)
 8017080:	681b      	ldr	r3, [r3, #0]
 8017082:	2b01      	cmp	r3, #1
 8017084:	d10e      	bne.n	80170a4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8017086:	4b0b      	ldr	r3, [pc, #44]	; (80170b4 <vPortEnterCritical+0x58>)
 8017088:	681b      	ldr	r3, [r3, #0]
 801708a:	b2db      	uxtb	r3, r3
 801708c:	2b00      	cmp	r3, #0
 801708e:	d009      	beq.n	80170a4 <vPortEnterCritical+0x48>
 8017090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017094:	f383 8811 	msr	BASEPRI, r3
 8017098:	f3bf 8f6f 	isb	sy
 801709c:	f3bf 8f4f 	dsb	sy
 80170a0:	603b      	str	r3, [r7, #0]
 80170a2:	e7fe      	b.n	80170a2 <vPortEnterCritical+0x46>
	}
}
 80170a4:	bf00      	nop
 80170a6:	370c      	adds	r7, #12
 80170a8:	46bd      	mov	sp, r7
 80170aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170ae:	4770      	bx	lr
 80170b0:	20000138 	.word	0x20000138
 80170b4:	e000ed04 	.word	0xe000ed04

080170b8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80170b8:	b480      	push	{r7}
 80170ba:	b083      	sub	sp, #12
 80170bc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80170be:	4b11      	ldr	r3, [pc, #68]	; (8017104 <vPortExitCritical+0x4c>)
 80170c0:	681b      	ldr	r3, [r3, #0]
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d109      	bne.n	80170da <vPortExitCritical+0x22>
 80170c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80170ca:	f383 8811 	msr	BASEPRI, r3
 80170ce:	f3bf 8f6f 	isb	sy
 80170d2:	f3bf 8f4f 	dsb	sy
 80170d6:	607b      	str	r3, [r7, #4]
 80170d8:	e7fe      	b.n	80170d8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80170da:	4b0a      	ldr	r3, [pc, #40]	; (8017104 <vPortExitCritical+0x4c>)
 80170dc:	681b      	ldr	r3, [r3, #0]
 80170de:	3b01      	subs	r3, #1
 80170e0:	4a08      	ldr	r2, [pc, #32]	; (8017104 <vPortExitCritical+0x4c>)
 80170e2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80170e4:	4b07      	ldr	r3, [pc, #28]	; (8017104 <vPortExitCritical+0x4c>)
 80170e6:	681b      	ldr	r3, [r3, #0]
 80170e8:	2b00      	cmp	r3, #0
 80170ea:	d104      	bne.n	80170f6 <vPortExitCritical+0x3e>
 80170ec:	2300      	movs	r3, #0
 80170ee:	603b      	str	r3, [r7, #0]
	__asm volatile
 80170f0:	683b      	ldr	r3, [r7, #0]
 80170f2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80170f6:	bf00      	nop
 80170f8:	370c      	adds	r7, #12
 80170fa:	46bd      	mov	sp, r7
 80170fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017100:	4770      	bx	lr
 8017102:	bf00      	nop
 8017104:	20000138 	.word	0x20000138
	...

08017110 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017110:	f3ef 8009 	mrs	r0, PSP
 8017114:	f3bf 8f6f 	isb	sy
 8017118:	4b15      	ldr	r3, [pc, #84]	; (8017170 <pxCurrentTCBConst>)
 801711a:	681a      	ldr	r2, [r3, #0]
 801711c:	f01e 0f10 	tst.w	lr, #16
 8017120:	bf08      	it	eq
 8017122:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017126:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801712a:	6010      	str	r0, [r2, #0]
 801712c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017130:	f04f 0050 	mov.w	r0, #80	; 0x50
 8017134:	f380 8811 	msr	BASEPRI, r0
 8017138:	f3bf 8f4f 	dsb	sy
 801713c:	f3bf 8f6f 	isb	sy
 8017140:	f7ff f81a 	bl	8016178 <vTaskSwitchContext>
 8017144:	f04f 0000 	mov.w	r0, #0
 8017148:	f380 8811 	msr	BASEPRI, r0
 801714c:	bc09      	pop	{r0, r3}
 801714e:	6819      	ldr	r1, [r3, #0]
 8017150:	6808      	ldr	r0, [r1, #0]
 8017152:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017156:	f01e 0f10 	tst.w	lr, #16
 801715a:	bf08      	it	eq
 801715c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017160:	f380 8809 	msr	PSP, r0
 8017164:	f3bf 8f6f 	isb	sy
 8017168:	4770      	bx	lr
 801716a:	bf00      	nop
 801716c:	f3af 8000 	nop.w

08017170 <pxCurrentTCBConst>:
 8017170:	20000984 	.word	0x20000984
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8017174:	bf00      	nop
 8017176:	bf00      	nop

08017178 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8017178:	b580      	push	{r7, lr}
 801717a:	b082      	sub	sp, #8
 801717c:	af00      	add	r7, sp, #0
	__asm volatile
 801717e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017182:	f383 8811 	msr	BASEPRI, r3
 8017186:	f3bf 8f6f 	isb	sy
 801718a:	f3bf 8f4f 	dsb	sy
 801718e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8017190:	f7fe ff3a 	bl	8016008 <xTaskIncrementTick>
 8017194:	4603      	mov	r3, r0
 8017196:	2b00      	cmp	r3, #0
 8017198:	d003      	beq.n	80171a2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801719a:	4b06      	ldr	r3, [pc, #24]	; (80171b4 <SysTick_Handler+0x3c>)
 801719c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80171a0:	601a      	str	r2, [r3, #0]
 80171a2:	2300      	movs	r3, #0
 80171a4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80171a6:	683b      	ldr	r3, [r7, #0]
 80171a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80171ac:	bf00      	nop
 80171ae:	3708      	adds	r7, #8
 80171b0:	46bd      	mov	sp, r7
 80171b2:	bd80      	pop	{r7, pc}
 80171b4:	e000ed04 	.word	0xe000ed04

080171b8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80171b8:	b480      	push	{r7}
 80171ba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80171bc:	4b0b      	ldr	r3, [pc, #44]	; (80171ec <vPortSetupTimerInterrupt+0x34>)
 80171be:	2200      	movs	r2, #0
 80171c0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80171c2:	4b0b      	ldr	r3, [pc, #44]	; (80171f0 <vPortSetupTimerInterrupt+0x38>)
 80171c4:	2200      	movs	r2, #0
 80171c6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80171c8:	4b0a      	ldr	r3, [pc, #40]	; (80171f4 <vPortSetupTimerInterrupt+0x3c>)
 80171ca:	681b      	ldr	r3, [r3, #0]
 80171cc:	4a0a      	ldr	r2, [pc, #40]	; (80171f8 <vPortSetupTimerInterrupt+0x40>)
 80171ce:	fba2 2303 	umull	r2, r3, r2, r3
 80171d2:	099b      	lsrs	r3, r3, #6
 80171d4:	4a09      	ldr	r2, [pc, #36]	; (80171fc <vPortSetupTimerInterrupt+0x44>)
 80171d6:	3b01      	subs	r3, #1
 80171d8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80171da:	4b04      	ldr	r3, [pc, #16]	; (80171ec <vPortSetupTimerInterrupt+0x34>)
 80171dc:	2207      	movs	r2, #7
 80171de:	601a      	str	r2, [r3, #0]
}
 80171e0:	bf00      	nop
 80171e2:	46bd      	mov	sp, r7
 80171e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171e8:	4770      	bx	lr
 80171ea:	bf00      	nop
 80171ec:	e000e010 	.word	0xe000e010
 80171f0:	e000e018 	.word	0xe000e018
 80171f4:	20000004 	.word	0x20000004
 80171f8:	10624dd3 	.word	0x10624dd3
 80171fc:	e000e014 	.word	0xe000e014

08017200 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017200:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8017210 <vPortEnableVFP+0x10>
 8017204:	6801      	ldr	r1, [r0, #0]
 8017206:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801720a:	6001      	str	r1, [r0, #0]
 801720c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 801720e:	bf00      	nop
 8017210:	e000ed88 	.word	0xe000ed88

08017214 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8017214:	b480      	push	{r7}
 8017216:	b085      	sub	sp, #20
 8017218:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801721a:	f3ef 8305 	mrs	r3, IPSR
 801721e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017220:	68fb      	ldr	r3, [r7, #12]
 8017222:	2b0f      	cmp	r3, #15
 8017224:	d913      	bls.n	801724e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8017226:	4a16      	ldr	r2, [pc, #88]	; (8017280 <vPortValidateInterruptPriority+0x6c>)
 8017228:	68fb      	ldr	r3, [r7, #12]
 801722a:	4413      	add	r3, r2
 801722c:	781b      	ldrb	r3, [r3, #0]
 801722e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017230:	4b14      	ldr	r3, [pc, #80]	; (8017284 <vPortValidateInterruptPriority+0x70>)
 8017232:	781b      	ldrb	r3, [r3, #0]
 8017234:	7afa      	ldrb	r2, [r7, #11]
 8017236:	429a      	cmp	r2, r3
 8017238:	d209      	bcs.n	801724e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 801723a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801723e:	f383 8811 	msr	BASEPRI, r3
 8017242:	f3bf 8f6f 	isb	sy
 8017246:	f3bf 8f4f 	dsb	sy
 801724a:	607b      	str	r3, [r7, #4]
 801724c:	e7fe      	b.n	801724c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801724e:	4b0e      	ldr	r3, [pc, #56]	; (8017288 <vPortValidateInterruptPriority+0x74>)
 8017250:	681b      	ldr	r3, [r3, #0]
 8017252:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8017256:	4b0d      	ldr	r3, [pc, #52]	; (801728c <vPortValidateInterruptPriority+0x78>)
 8017258:	681b      	ldr	r3, [r3, #0]
 801725a:	429a      	cmp	r2, r3
 801725c:	d909      	bls.n	8017272 <vPortValidateInterruptPriority+0x5e>
 801725e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017262:	f383 8811 	msr	BASEPRI, r3
 8017266:	f3bf 8f6f 	isb	sy
 801726a:	f3bf 8f4f 	dsb	sy
 801726e:	603b      	str	r3, [r7, #0]
 8017270:	e7fe      	b.n	8017270 <vPortValidateInterruptPriority+0x5c>
	}
 8017272:	bf00      	nop
 8017274:	3714      	adds	r7, #20
 8017276:	46bd      	mov	sp, r7
 8017278:	f85d 7b04 	ldr.w	r7, [sp], #4
 801727c:	4770      	bx	lr
 801727e:	bf00      	nop
 8017280:	e000e3f0 	.word	0xe000e3f0
 8017284:	20000ab0 	.word	0x20000ab0
 8017288:	e000ed0c 	.word	0xe000ed0c
 801728c:	20000ab4 	.word	0x20000ab4

08017290 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8017290:	b580      	push	{r7, lr}
 8017292:	b08a      	sub	sp, #40	; 0x28
 8017294:	af00      	add	r7, sp, #0
 8017296:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8017298:	2300      	movs	r3, #0
 801729a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 801729c:	f7fe fe0a 	bl	8015eb4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80172a0:	4b57      	ldr	r3, [pc, #348]	; (8017400 <pvPortMalloc+0x170>)
 80172a2:	681b      	ldr	r3, [r3, #0]
 80172a4:	2b00      	cmp	r3, #0
 80172a6:	d101      	bne.n	80172ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80172a8:	f000 f90c 	bl	80174c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80172ac:	4b55      	ldr	r3, [pc, #340]	; (8017404 <pvPortMalloc+0x174>)
 80172ae:	681a      	ldr	r2, [r3, #0]
 80172b0:	687b      	ldr	r3, [r7, #4]
 80172b2:	4013      	ands	r3, r2
 80172b4:	2b00      	cmp	r3, #0
 80172b6:	f040 808c 	bne.w	80173d2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80172ba:	687b      	ldr	r3, [r7, #4]
 80172bc:	2b00      	cmp	r3, #0
 80172be:	d01c      	beq.n	80172fa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80172c0:	2208      	movs	r2, #8
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	4413      	add	r3, r2
 80172c6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80172c8:	687b      	ldr	r3, [r7, #4]
 80172ca:	f003 0307 	and.w	r3, r3, #7
 80172ce:	2b00      	cmp	r3, #0
 80172d0:	d013      	beq.n	80172fa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80172d2:	687b      	ldr	r3, [r7, #4]
 80172d4:	f023 0307 	bic.w	r3, r3, #7
 80172d8:	3308      	adds	r3, #8
 80172da:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	f003 0307 	and.w	r3, r3, #7
 80172e2:	2b00      	cmp	r3, #0
 80172e4:	d009      	beq.n	80172fa <pvPortMalloc+0x6a>
 80172e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80172ea:	f383 8811 	msr	BASEPRI, r3
 80172ee:	f3bf 8f6f 	isb	sy
 80172f2:	f3bf 8f4f 	dsb	sy
 80172f6:	617b      	str	r3, [r7, #20]
 80172f8:	e7fe      	b.n	80172f8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80172fa:	687b      	ldr	r3, [r7, #4]
 80172fc:	2b00      	cmp	r3, #0
 80172fe:	d068      	beq.n	80173d2 <pvPortMalloc+0x142>
 8017300:	4b41      	ldr	r3, [pc, #260]	; (8017408 <pvPortMalloc+0x178>)
 8017302:	681b      	ldr	r3, [r3, #0]
 8017304:	687a      	ldr	r2, [r7, #4]
 8017306:	429a      	cmp	r2, r3
 8017308:	d863      	bhi.n	80173d2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801730a:	4b40      	ldr	r3, [pc, #256]	; (801740c <pvPortMalloc+0x17c>)
 801730c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801730e:	4b3f      	ldr	r3, [pc, #252]	; (801740c <pvPortMalloc+0x17c>)
 8017310:	681b      	ldr	r3, [r3, #0]
 8017312:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017314:	e004      	b.n	8017320 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8017316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017318:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801731a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801731c:	681b      	ldr	r3, [r3, #0]
 801731e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017322:	685b      	ldr	r3, [r3, #4]
 8017324:	687a      	ldr	r2, [r7, #4]
 8017326:	429a      	cmp	r2, r3
 8017328:	d903      	bls.n	8017332 <pvPortMalloc+0xa2>
 801732a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801732c:	681b      	ldr	r3, [r3, #0]
 801732e:	2b00      	cmp	r3, #0
 8017330:	d1f1      	bne.n	8017316 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8017332:	4b33      	ldr	r3, [pc, #204]	; (8017400 <pvPortMalloc+0x170>)
 8017334:	681b      	ldr	r3, [r3, #0]
 8017336:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017338:	429a      	cmp	r2, r3
 801733a:	d04a      	beq.n	80173d2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801733c:	6a3b      	ldr	r3, [r7, #32]
 801733e:	681b      	ldr	r3, [r3, #0]
 8017340:	2208      	movs	r2, #8
 8017342:	4413      	add	r3, r2
 8017344:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8017346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017348:	681a      	ldr	r2, [r3, #0]
 801734a:	6a3b      	ldr	r3, [r7, #32]
 801734c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801734e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017350:	685a      	ldr	r2, [r3, #4]
 8017352:	687b      	ldr	r3, [r7, #4]
 8017354:	1ad2      	subs	r2, r2, r3
 8017356:	2308      	movs	r3, #8
 8017358:	005b      	lsls	r3, r3, #1
 801735a:	429a      	cmp	r2, r3
 801735c:	d91e      	bls.n	801739c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801735e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017360:	687b      	ldr	r3, [r7, #4]
 8017362:	4413      	add	r3, r2
 8017364:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017366:	69bb      	ldr	r3, [r7, #24]
 8017368:	f003 0307 	and.w	r3, r3, #7
 801736c:	2b00      	cmp	r3, #0
 801736e:	d009      	beq.n	8017384 <pvPortMalloc+0xf4>
 8017370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017374:	f383 8811 	msr	BASEPRI, r3
 8017378:	f3bf 8f6f 	isb	sy
 801737c:	f3bf 8f4f 	dsb	sy
 8017380:	613b      	str	r3, [r7, #16]
 8017382:	e7fe      	b.n	8017382 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8017384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017386:	685a      	ldr	r2, [r3, #4]
 8017388:	687b      	ldr	r3, [r7, #4]
 801738a:	1ad2      	subs	r2, r2, r3
 801738c:	69bb      	ldr	r3, [r7, #24]
 801738e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8017390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017392:	687a      	ldr	r2, [r7, #4]
 8017394:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8017396:	69b8      	ldr	r0, [r7, #24]
 8017398:	f000 f8f6 	bl	8017588 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 801739c:	4b1a      	ldr	r3, [pc, #104]	; (8017408 <pvPortMalloc+0x178>)
 801739e:	681a      	ldr	r2, [r3, #0]
 80173a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173a2:	685b      	ldr	r3, [r3, #4]
 80173a4:	1ad3      	subs	r3, r2, r3
 80173a6:	4a18      	ldr	r2, [pc, #96]	; (8017408 <pvPortMalloc+0x178>)
 80173a8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80173aa:	4b17      	ldr	r3, [pc, #92]	; (8017408 <pvPortMalloc+0x178>)
 80173ac:	681a      	ldr	r2, [r3, #0]
 80173ae:	4b18      	ldr	r3, [pc, #96]	; (8017410 <pvPortMalloc+0x180>)
 80173b0:	681b      	ldr	r3, [r3, #0]
 80173b2:	429a      	cmp	r2, r3
 80173b4:	d203      	bcs.n	80173be <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80173b6:	4b14      	ldr	r3, [pc, #80]	; (8017408 <pvPortMalloc+0x178>)
 80173b8:	681b      	ldr	r3, [r3, #0]
 80173ba:	4a15      	ldr	r2, [pc, #84]	; (8017410 <pvPortMalloc+0x180>)
 80173bc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80173be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173c0:	685a      	ldr	r2, [r3, #4]
 80173c2:	4b10      	ldr	r3, [pc, #64]	; (8017404 <pvPortMalloc+0x174>)
 80173c4:	681b      	ldr	r3, [r3, #0]
 80173c6:	431a      	orrs	r2, r3
 80173c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173ca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80173cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173ce:	2200      	movs	r2, #0
 80173d0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80173d2:	f7fe fd7d 	bl	8015ed0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80173d6:	69fb      	ldr	r3, [r7, #28]
 80173d8:	f003 0307 	and.w	r3, r3, #7
 80173dc:	2b00      	cmp	r3, #0
 80173de:	d009      	beq.n	80173f4 <pvPortMalloc+0x164>
 80173e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80173e4:	f383 8811 	msr	BASEPRI, r3
 80173e8:	f3bf 8f6f 	isb	sy
 80173ec:	f3bf 8f4f 	dsb	sy
 80173f0:	60fb      	str	r3, [r7, #12]
 80173f2:	e7fe      	b.n	80173f2 <pvPortMalloc+0x162>
	return pvReturn;
 80173f4:	69fb      	ldr	r3, [r7, #28]
}
 80173f6:	4618      	mov	r0, r3
 80173f8:	3728      	adds	r7, #40	; 0x28
 80173fa:	46bd      	mov	sp, r7
 80173fc:	bd80      	pop	{r7, pc}
 80173fe:	bf00      	nop
 8017400:	20008ac0 	.word	0x20008ac0
 8017404:	20008acc 	.word	0x20008acc
 8017408:	20008ac4 	.word	0x20008ac4
 801740c:	20008ab8 	.word	0x20008ab8
 8017410:	20008ac8 	.word	0x20008ac8

08017414 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8017414:	b580      	push	{r7, lr}
 8017416:	b086      	sub	sp, #24
 8017418:	af00      	add	r7, sp, #0
 801741a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 801741c:	687b      	ldr	r3, [r7, #4]
 801741e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8017420:	687b      	ldr	r3, [r7, #4]
 8017422:	2b00      	cmp	r3, #0
 8017424:	d046      	beq.n	80174b4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8017426:	2308      	movs	r3, #8
 8017428:	425b      	negs	r3, r3
 801742a:	697a      	ldr	r2, [r7, #20]
 801742c:	4413      	add	r3, r2
 801742e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8017430:	697b      	ldr	r3, [r7, #20]
 8017432:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8017434:	693b      	ldr	r3, [r7, #16]
 8017436:	685a      	ldr	r2, [r3, #4]
 8017438:	4b20      	ldr	r3, [pc, #128]	; (80174bc <vPortFree+0xa8>)
 801743a:	681b      	ldr	r3, [r3, #0]
 801743c:	4013      	ands	r3, r2
 801743e:	2b00      	cmp	r3, #0
 8017440:	d109      	bne.n	8017456 <vPortFree+0x42>
 8017442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017446:	f383 8811 	msr	BASEPRI, r3
 801744a:	f3bf 8f6f 	isb	sy
 801744e:	f3bf 8f4f 	dsb	sy
 8017452:	60fb      	str	r3, [r7, #12]
 8017454:	e7fe      	b.n	8017454 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8017456:	693b      	ldr	r3, [r7, #16]
 8017458:	681b      	ldr	r3, [r3, #0]
 801745a:	2b00      	cmp	r3, #0
 801745c:	d009      	beq.n	8017472 <vPortFree+0x5e>
 801745e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017462:	f383 8811 	msr	BASEPRI, r3
 8017466:	f3bf 8f6f 	isb	sy
 801746a:	f3bf 8f4f 	dsb	sy
 801746e:	60bb      	str	r3, [r7, #8]
 8017470:	e7fe      	b.n	8017470 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8017472:	693b      	ldr	r3, [r7, #16]
 8017474:	685a      	ldr	r2, [r3, #4]
 8017476:	4b11      	ldr	r3, [pc, #68]	; (80174bc <vPortFree+0xa8>)
 8017478:	681b      	ldr	r3, [r3, #0]
 801747a:	4013      	ands	r3, r2
 801747c:	2b00      	cmp	r3, #0
 801747e:	d019      	beq.n	80174b4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8017480:	693b      	ldr	r3, [r7, #16]
 8017482:	681b      	ldr	r3, [r3, #0]
 8017484:	2b00      	cmp	r3, #0
 8017486:	d115      	bne.n	80174b4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8017488:	693b      	ldr	r3, [r7, #16]
 801748a:	685a      	ldr	r2, [r3, #4]
 801748c:	4b0b      	ldr	r3, [pc, #44]	; (80174bc <vPortFree+0xa8>)
 801748e:	681b      	ldr	r3, [r3, #0]
 8017490:	43db      	mvns	r3, r3
 8017492:	401a      	ands	r2, r3
 8017494:	693b      	ldr	r3, [r7, #16]
 8017496:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8017498:	f7fe fd0c 	bl	8015eb4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801749c:	693b      	ldr	r3, [r7, #16]
 801749e:	685a      	ldr	r2, [r3, #4]
 80174a0:	4b07      	ldr	r3, [pc, #28]	; (80174c0 <vPortFree+0xac>)
 80174a2:	681b      	ldr	r3, [r3, #0]
 80174a4:	4413      	add	r3, r2
 80174a6:	4a06      	ldr	r2, [pc, #24]	; (80174c0 <vPortFree+0xac>)
 80174a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80174aa:	6938      	ldr	r0, [r7, #16]
 80174ac:	f000 f86c 	bl	8017588 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80174b0:	f7fe fd0e 	bl	8015ed0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80174b4:	bf00      	nop
 80174b6:	3718      	adds	r7, #24
 80174b8:	46bd      	mov	sp, r7
 80174ba:	bd80      	pop	{r7, pc}
 80174bc:	20008acc 	.word	0x20008acc
 80174c0:	20008ac4 	.word	0x20008ac4

080174c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80174c4:	b480      	push	{r7}
 80174c6:	b085      	sub	sp, #20
 80174c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80174ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80174ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80174d0:	4b27      	ldr	r3, [pc, #156]	; (8017570 <prvHeapInit+0xac>)
 80174d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80174d4:	68fb      	ldr	r3, [r7, #12]
 80174d6:	f003 0307 	and.w	r3, r3, #7
 80174da:	2b00      	cmp	r3, #0
 80174dc:	d00c      	beq.n	80174f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80174de:	68fb      	ldr	r3, [r7, #12]
 80174e0:	3307      	adds	r3, #7
 80174e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80174e4:	68fb      	ldr	r3, [r7, #12]
 80174e6:	f023 0307 	bic.w	r3, r3, #7
 80174ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80174ec:	68ba      	ldr	r2, [r7, #8]
 80174ee:	68fb      	ldr	r3, [r7, #12]
 80174f0:	1ad3      	subs	r3, r2, r3
 80174f2:	4a1f      	ldr	r2, [pc, #124]	; (8017570 <prvHeapInit+0xac>)
 80174f4:	4413      	add	r3, r2
 80174f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80174f8:	68fb      	ldr	r3, [r7, #12]
 80174fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80174fc:	4a1d      	ldr	r2, [pc, #116]	; (8017574 <prvHeapInit+0xb0>)
 80174fe:	687b      	ldr	r3, [r7, #4]
 8017500:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8017502:	4b1c      	ldr	r3, [pc, #112]	; (8017574 <prvHeapInit+0xb0>)
 8017504:	2200      	movs	r2, #0
 8017506:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8017508:	687b      	ldr	r3, [r7, #4]
 801750a:	68ba      	ldr	r2, [r7, #8]
 801750c:	4413      	add	r3, r2
 801750e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017510:	2208      	movs	r2, #8
 8017512:	68fb      	ldr	r3, [r7, #12]
 8017514:	1a9b      	subs	r3, r3, r2
 8017516:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017518:	68fb      	ldr	r3, [r7, #12]
 801751a:	f023 0307 	bic.w	r3, r3, #7
 801751e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017520:	68fb      	ldr	r3, [r7, #12]
 8017522:	4a15      	ldr	r2, [pc, #84]	; (8017578 <prvHeapInit+0xb4>)
 8017524:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8017526:	4b14      	ldr	r3, [pc, #80]	; (8017578 <prvHeapInit+0xb4>)
 8017528:	681b      	ldr	r3, [r3, #0]
 801752a:	2200      	movs	r2, #0
 801752c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801752e:	4b12      	ldr	r3, [pc, #72]	; (8017578 <prvHeapInit+0xb4>)
 8017530:	681b      	ldr	r3, [r3, #0]
 8017532:	2200      	movs	r2, #0
 8017534:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8017536:	687b      	ldr	r3, [r7, #4]
 8017538:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801753a:	683b      	ldr	r3, [r7, #0]
 801753c:	68fa      	ldr	r2, [r7, #12]
 801753e:	1ad2      	subs	r2, r2, r3
 8017540:	683b      	ldr	r3, [r7, #0]
 8017542:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8017544:	4b0c      	ldr	r3, [pc, #48]	; (8017578 <prvHeapInit+0xb4>)
 8017546:	681a      	ldr	r2, [r3, #0]
 8017548:	683b      	ldr	r3, [r7, #0]
 801754a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801754c:	683b      	ldr	r3, [r7, #0]
 801754e:	685b      	ldr	r3, [r3, #4]
 8017550:	4a0a      	ldr	r2, [pc, #40]	; (801757c <prvHeapInit+0xb8>)
 8017552:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017554:	683b      	ldr	r3, [r7, #0]
 8017556:	685b      	ldr	r3, [r3, #4]
 8017558:	4a09      	ldr	r2, [pc, #36]	; (8017580 <prvHeapInit+0xbc>)
 801755a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801755c:	4b09      	ldr	r3, [pc, #36]	; (8017584 <prvHeapInit+0xc0>)
 801755e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8017562:	601a      	str	r2, [r3, #0]
}
 8017564:	bf00      	nop
 8017566:	3714      	adds	r7, #20
 8017568:	46bd      	mov	sp, r7
 801756a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801756e:	4770      	bx	lr
 8017570:	20000ab8 	.word	0x20000ab8
 8017574:	20008ab8 	.word	0x20008ab8
 8017578:	20008ac0 	.word	0x20008ac0
 801757c:	20008ac8 	.word	0x20008ac8
 8017580:	20008ac4 	.word	0x20008ac4
 8017584:	20008acc 	.word	0x20008acc

08017588 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017588:	b480      	push	{r7}
 801758a:	b085      	sub	sp, #20
 801758c:	af00      	add	r7, sp, #0
 801758e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017590:	4b28      	ldr	r3, [pc, #160]	; (8017634 <prvInsertBlockIntoFreeList+0xac>)
 8017592:	60fb      	str	r3, [r7, #12]
 8017594:	e002      	b.n	801759c <prvInsertBlockIntoFreeList+0x14>
 8017596:	68fb      	ldr	r3, [r7, #12]
 8017598:	681b      	ldr	r3, [r3, #0]
 801759a:	60fb      	str	r3, [r7, #12]
 801759c:	68fb      	ldr	r3, [r7, #12]
 801759e:	681b      	ldr	r3, [r3, #0]
 80175a0:	687a      	ldr	r2, [r7, #4]
 80175a2:	429a      	cmp	r2, r3
 80175a4:	d8f7      	bhi.n	8017596 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80175a6:	68fb      	ldr	r3, [r7, #12]
 80175a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80175aa:	68fb      	ldr	r3, [r7, #12]
 80175ac:	685b      	ldr	r3, [r3, #4]
 80175ae:	68ba      	ldr	r2, [r7, #8]
 80175b0:	4413      	add	r3, r2
 80175b2:	687a      	ldr	r2, [r7, #4]
 80175b4:	429a      	cmp	r2, r3
 80175b6:	d108      	bne.n	80175ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80175b8:	68fb      	ldr	r3, [r7, #12]
 80175ba:	685a      	ldr	r2, [r3, #4]
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	685b      	ldr	r3, [r3, #4]
 80175c0:	441a      	add	r2, r3
 80175c2:	68fb      	ldr	r3, [r7, #12]
 80175c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80175c6:	68fb      	ldr	r3, [r7, #12]
 80175c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80175ca:	687b      	ldr	r3, [r7, #4]
 80175cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80175ce:	687b      	ldr	r3, [r7, #4]
 80175d0:	685b      	ldr	r3, [r3, #4]
 80175d2:	68ba      	ldr	r2, [r7, #8]
 80175d4:	441a      	add	r2, r3
 80175d6:	68fb      	ldr	r3, [r7, #12]
 80175d8:	681b      	ldr	r3, [r3, #0]
 80175da:	429a      	cmp	r2, r3
 80175dc:	d118      	bne.n	8017610 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80175de:	68fb      	ldr	r3, [r7, #12]
 80175e0:	681a      	ldr	r2, [r3, #0]
 80175e2:	4b15      	ldr	r3, [pc, #84]	; (8017638 <prvInsertBlockIntoFreeList+0xb0>)
 80175e4:	681b      	ldr	r3, [r3, #0]
 80175e6:	429a      	cmp	r2, r3
 80175e8:	d00d      	beq.n	8017606 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80175ea:	687b      	ldr	r3, [r7, #4]
 80175ec:	685a      	ldr	r2, [r3, #4]
 80175ee:	68fb      	ldr	r3, [r7, #12]
 80175f0:	681b      	ldr	r3, [r3, #0]
 80175f2:	685b      	ldr	r3, [r3, #4]
 80175f4:	441a      	add	r2, r3
 80175f6:	687b      	ldr	r3, [r7, #4]
 80175f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80175fa:	68fb      	ldr	r3, [r7, #12]
 80175fc:	681b      	ldr	r3, [r3, #0]
 80175fe:	681a      	ldr	r2, [r3, #0]
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	601a      	str	r2, [r3, #0]
 8017604:	e008      	b.n	8017618 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8017606:	4b0c      	ldr	r3, [pc, #48]	; (8017638 <prvInsertBlockIntoFreeList+0xb0>)
 8017608:	681a      	ldr	r2, [r3, #0]
 801760a:	687b      	ldr	r3, [r7, #4]
 801760c:	601a      	str	r2, [r3, #0]
 801760e:	e003      	b.n	8017618 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017610:	68fb      	ldr	r3, [r7, #12]
 8017612:	681a      	ldr	r2, [r3, #0]
 8017614:	687b      	ldr	r3, [r7, #4]
 8017616:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017618:	68fa      	ldr	r2, [r7, #12]
 801761a:	687b      	ldr	r3, [r7, #4]
 801761c:	429a      	cmp	r2, r3
 801761e:	d002      	beq.n	8017626 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017620:	68fb      	ldr	r3, [r7, #12]
 8017622:	687a      	ldr	r2, [r7, #4]
 8017624:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017626:	bf00      	nop
 8017628:	3714      	adds	r7, #20
 801762a:	46bd      	mov	sp, r7
 801762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017630:	4770      	bx	lr
 8017632:	bf00      	nop
 8017634:	20008ab8 	.word	0x20008ab8
 8017638:	20008ac0 	.word	0x20008ac0

0801763c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801763c:	b580      	push	{r7, lr}
 801763e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8017640:	2200      	movs	r2, #0
 8017642:	4912      	ldr	r1, [pc, #72]	; (801768c <MX_USB_DEVICE_Init+0x50>)
 8017644:	4812      	ldr	r0, [pc, #72]	; (8017690 <MX_USB_DEVICE_Init+0x54>)
 8017646:	f7f7 ffa7 	bl	800f598 <USBD_Init>
 801764a:	4603      	mov	r3, r0
 801764c:	2b00      	cmp	r3, #0
 801764e:	d001      	beq.n	8017654 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017650:	f7eb faf0 	bl	8002c34 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 8017654:	490f      	ldr	r1, [pc, #60]	; (8017694 <MX_USB_DEVICE_Init+0x58>)
 8017656:	480e      	ldr	r0, [pc, #56]	; (8017690 <MX_USB_DEVICE_Init+0x54>)
 8017658:	f7f7 ffe6 	bl	800f628 <USBD_RegisterClass>
 801765c:	4603      	mov	r3, r0
 801765e:	2b00      	cmp	r3, #0
 8017660:	d001      	beq.n	8017666 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017662:	f7eb fae7 	bl	8002c34 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8017666:	490c      	ldr	r1, [pc, #48]	; (8017698 <MX_USB_DEVICE_Init+0x5c>)
 8017668:	4809      	ldr	r0, [pc, #36]	; (8017690 <MX_USB_DEVICE_Init+0x54>)
 801766a:	f7f6 fe9f 	bl	800e3ac <USBD_MSC_RegisterStorage>
 801766e:	4603      	mov	r3, r0
 8017670:	2b00      	cmp	r3, #0
 8017672:	d001      	beq.n	8017678 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017674:	f7eb fade 	bl	8002c34 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017678:	4805      	ldr	r0, [pc, #20]	; (8017690 <MX_USB_DEVICE_Init+0x54>)
 801767a:	f7f7 ffef 	bl	800f65c <USBD_Start>
 801767e:	4603      	mov	r3, r0
 8017680:	2b00      	cmp	r3, #0
 8017682:	d001      	beq.n	8017688 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017684:	f7eb fad6 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017688:	bf00      	nop
 801768a:	bd80      	pop	{r7, pc}
 801768c:	2000013c 	.word	0x2000013c
 8017690:	2000ab48 	.word	0x2000ab48
 8017694:	20000094 	.word	0x20000094
 8017698:	2000018c 	.word	0x2000018c

0801769c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801769c:	b480      	push	{r7}
 801769e:	b083      	sub	sp, #12
 80176a0:	af00      	add	r7, sp, #0
 80176a2:	4603      	mov	r3, r0
 80176a4:	6039      	str	r1, [r7, #0]
 80176a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80176a8:	683b      	ldr	r3, [r7, #0]
 80176aa:	2212      	movs	r2, #18
 80176ac:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80176ae:	4b03      	ldr	r3, [pc, #12]	; (80176bc <USBD_FS_DeviceDescriptor+0x20>)
}
 80176b0:	4618      	mov	r0, r3
 80176b2:	370c      	adds	r7, #12
 80176b4:	46bd      	mov	sp, r7
 80176b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176ba:	4770      	bx	lr
 80176bc:	20000158 	.word	0x20000158

080176c0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80176c0:	b480      	push	{r7}
 80176c2:	b083      	sub	sp, #12
 80176c4:	af00      	add	r7, sp, #0
 80176c6:	4603      	mov	r3, r0
 80176c8:	6039      	str	r1, [r7, #0]
 80176ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80176cc:	683b      	ldr	r3, [r7, #0]
 80176ce:	2204      	movs	r2, #4
 80176d0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80176d2:	4b03      	ldr	r3, [pc, #12]	; (80176e0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80176d4:	4618      	mov	r0, r3
 80176d6:	370c      	adds	r7, #12
 80176d8:	46bd      	mov	sp, r7
 80176da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176de:	4770      	bx	lr
 80176e0:	2000016c 	.word	0x2000016c

080176e4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80176e4:	b580      	push	{r7, lr}
 80176e6:	b082      	sub	sp, #8
 80176e8:	af00      	add	r7, sp, #0
 80176ea:	4603      	mov	r3, r0
 80176ec:	6039      	str	r1, [r7, #0]
 80176ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80176f0:	79fb      	ldrb	r3, [r7, #7]
 80176f2:	2b00      	cmp	r3, #0
 80176f4:	d105      	bne.n	8017702 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80176f6:	683a      	ldr	r2, [r7, #0]
 80176f8:	4907      	ldr	r1, [pc, #28]	; (8017718 <USBD_FS_ProductStrDescriptor+0x34>)
 80176fa:	4808      	ldr	r0, [pc, #32]	; (801771c <USBD_FS_ProductStrDescriptor+0x38>)
 80176fc:	f7f8 ff5a 	bl	80105b4 <USBD_GetString>
 8017700:	e004      	b.n	801770c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017702:	683a      	ldr	r2, [r7, #0]
 8017704:	4904      	ldr	r1, [pc, #16]	; (8017718 <USBD_FS_ProductStrDescriptor+0x34>)
 8017706:	4805      	ldr	r0, [pc, #20]	; (801771c <USBD_FS_ProductStrDescriptor+0x38>)
 8017708:	f7f8 ff54 	bl	80105b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 801770c:	4b02      	ldr	r3, [pc, #8]	; (8017718 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801770e:	4618      	mov	r0, r3
 8017710:	3708      	adds	r7, #8
 8017712:	46bd      	mov	sp, r7
 8017714:	bd80      	pop	{r7, pc}
 8017716:	bf00      	nop
 8017718:	2000fb90 	.word	0x2000fb90
 801771c:	080196d0 	.word	0x080196d0

08017720 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017720:	b580      	push	{r7, lr}
 8017722:	b082      	sub	sp, #8
 8017724:	af00      	add	r7, sp, #0
 8017726:	4603      	mov	r3, r0
 8017728:	6039      	str	r1, [r7, #0]
 801772a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801772c:	683a      	ldr	r2, [r7, #0]
 801772e:	4904      	ldr	r1, [pc, #16]	; (8017740 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8017730:	4804      	ldr	r0, [pc, #16]	; (8017744 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8017732:	f7f8 ff3f 	bl	80105b4 <USBD_GetString>
  return USBD_StrDesc;
 8017736:	4b02      	ldr	r3, [pc, #8]	; (8017740 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8017738:	4618      	mov	r0, r3
 801773a:	3708      	adds	r7, #8
 801773c:	46bd      	mov	sp, r7
 801773e:	bd80      	pop	{r7, pc}
 8017740:	2000fb90 	.word	0x2000fb90
 8017744:	080196e4 	.word	0x080196e4

08017748 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017748:	b580      	push	{r7, lr}
 801774a:	b082      	sub	sp, #8
 801774c:	af00      	add	r7, sp, #0
 801774e:	4603      	mov	r3, r0
 8017750:	6039      	str	r1, [r7, #0]
 8017752:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017754:	683b      	ldr	r3, [r7, #0]
 8017756:	221a      	movs	r2, #26
 8017758:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801775a:	f000 f843 	bl	80177e4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801775e:	4b02      	ldr	r3, [pc, #8]	; (8017768 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8017760:	4618      	mov	r0, r3
 8017762:	3708      	adds	r7, #8
 8017764:	46bd      	mov	sp, r7
 8017766:	bd80      	pop	{r7, pc}
 8017768:	20000170 	.word	0x20000170

0801776c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801776c:	b580      	push	{r7, lr}
 801776e:	b082      	sub	sp, #8
 8017770:	af00      	add	r7, sp, #0
 8017772:	4603      	mov	r3, r0
 8017774:	6039      	str	r1, [r7, #0]
 8017776:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017778:	79fb      	ldrb	r3, [r7, #7]
 801777a:	2b00      	cmp	r3, #0
 801777c:	d105      	bne.n	801778a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801777e:	683a      	ldr	r2, [r7, #0]
 8017780:	4907      	ldr	r1, [pc, #28]	; (80177a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8017782:	4808      	ldr	r0, [pc, #32]	; (80177a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017784:	f7f8 ff16 	bl	80105b4 <USBD_GetString>
 8017788:	e004      	b.n	8017794 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801778a:	683a      	ldr	r2, [r7, #0]
 801778c:	4904      	ldr	r1, [pc, #16]	; (80177a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 801778e:	4805      	ldr	r0, [pc, #20]	; (80177a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017790:	f7f8 ff10 	bl	80105b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017794:	4b02      	ldr	r3, [pc, #8]	; (80177a0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8017796:	4618      	mov	r0, r3
 8017798:	3708      	adds	r7, #8
 801779a:	46bd      	mov	sp, r7
 801779c:	bd80      	pop	{r7, pc}
 801779e:	bf00      	nop
 80177a0:	2000fb90 	.word	0x2000fb90
 80177a4:	080196f8 	.word	0x080196f8

080177a8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80177a8:	b580      	push	{r7, lr}
 80177aa:	b082      	sub	sp, #8
 80177ac:	af00      	add	r7, sp, #0
 80177ae:	4603      	mov	r3, r0
 80177b0:	6039      	str	r1, [r7, #0]
 80177b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80177b4:	79fb      	ldrb	r3, [r7, #7]
 80177b6:	2b00      	cmp	r3, #0
 80177b8:	d105      	bne.n	80177c6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80177ba:	683a      	ldr	r2, [r7, #0]
 80177bc:	4907      	ldr	r1, [pc, #28]	; (80177dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80177be:	4808      	ldr	r0, [pc, #32]	; (80177e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80177c0:	f7f8 fef8 	bl	80105b4 <USBD_GetString>
 80177c4:	e004      	b.n	80177d0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80177c6:	683a      	ldr	r2, [r7, #0]
 80177c8:	4904      	ldr	r1, [pc, #16]	; (80177dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80177ca:	4805      	ldr	r0, [pc, #20]	; (80177e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80177cc:	f7f8 fef2 	bl	80105b4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80177d0:	4b02      	ldr	r3, [pc, #8]	; (80177dc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80177d2:	4618      	mov	r0, r3
 80177d4:	3708      	adds	r7, #8
 80177d6:	46bd      	mov	sp, r7
 80177d8:	bd80      	pop	{r7, pc}
 80177da:	bf00      	nop
 80177dc:	2000fb90 	.word	0x2000fb90
 80177e0:	08019704 	.word	0x08019704

080177e4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80177e4:	b580      	push	{r7, lr}
 80177e6:	b084      	sub	sp, #16
 80177e8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80177ea:	4b0f      	ldr	r3, [pc, #60]	; (8017828 <Get_SerialNum+0x44>)
 80177ec:	681b      	ldr	r3, [r3, #0]
 80177ee:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80177f0:	4b0e      	ldr	r3, [pc, #56]	; (801782c <Get_SerialNum+0x48>)
 80177f2:	681b      	ldr	r3, [r3, #0]
 80177f4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80177f6:	4b0e      	ldr	r3, [pc, #56]	; (8017830 <Get_SerialNum+0x4c>)
 80177f8:	681b      	ldr	r3, [r3, #0]
 80177fa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80177fc:	68fa      	ldr	r2, [r7, #12]
 80177fe:	687b      	ldr	r3, [r7, #4]
 8017800:	4413      	add	r3, r2
 8017802:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017804:	68fb      	ldr	r3, [r7, #12]
 8017806:	2b00      	cmp	r3, #0
 8017808:	d009      	beq.n	801781e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801780a:	2208      	movs	r2, #8
 801780c:	4909      	ldr	r1, [pc, #36]	; (8017834 <Get_SerialNum+0x50>)
 801780e:	68f8      	ldr	r0, [r7, #12]
 8017810:	f000 f814 	bl	801783c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017814:	2204      	movs	r2, #4
 8017816:	4908      	ldr	r1, [pc, #32]	; (8017838 <Get_SerialNum+0x54>)
 8017818:	68b8      	ldr	r0, [r7, #8]
 801781a:	f000 f80f 	bl	801783c <IntToUnicode>
  }
}
 801781e:	bf00      	nop
 8017820:	3710      	adds	r7, #16
 8017822:	46bd      	mov	sp, r7
 8017824:	bd80      	pop	{r7, pc}
 8017826:	bf00      	nop
 8017828:	1fff7590 	.word	0x1fff7590
 801782c:	1fff7594 	.word	0x1fff7594
 8017830:	1fff7598 	.word	0x1fff7598
 8017834:	20000172 	.word	0x20000172
 8017838:	20000182 	.word	0x20000182

0801783c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801783c:	b480      	push	{r7}
 801783e:	b087      	sub	sp, #28
 8017840:	af00      	add	r7, sp, #0
 8017842:	60f8      	str	r0, [r7, #12]
 8017844:	60b9      	str	r1, [r7, #8]
 8017846:	4613      	mov	r3, r2
 8017848:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801784a:	2300      	movs	r3, #0
 801784c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801784e:	2300      	movs	r3, #0
 8017850:	75fb      	strb	r3, [r7, #23]
 8017852:	e027      	b.n	80178a4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017854:	68fb      	ldr	r3, [r7, #12]
 8017856:	0f1b      	lsrs	r3, r3, #28
 8017858:	2b09      	cmp	r3, #9
 801785a:	d80b      	bhi.n	8017874 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801785c:	68fb      	ldr	r3, [r7, #12]
 801785e:	0f1b      	lsrs	r3, r3, #28
 8017860:	b2da      	uxtb	r2, r3
 8017862:	7dfb      	ldrb	r3, [r7, #23]
 8017864:	005b      	lsls	r3, r3, #1
 8017866:	4619      	mov	r1, r3
 8017868:	68bb      	ldr	r3, [r7, #8]
 801786a:	440b      	add	r3, r1
 801786c:	3230      	adds	r2, #48	; 0x30
 801786e:	b2d2      	uxtb	r2, r2
 8017870:	701a      	strb	r2, [r3, #0]
 8017872:	e00a      	b.n	801788a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017874:	68fb      	ldr	r3, [r7, #12]
 8017876:	0f1b      	lsrs	r3, r3, #28
 8017878:	b2da      	uxtb	r2, r3
 801787a:	7dfb      	ldrb	r3, [r7, #23]
 801787c:	005b      	lsls	r3, r3, #1
 801787e:	4619      	mov	r1, r3
 8017880:	68bb      	ldr	r3, [r7, #8]
 8017882:	440b      	add	r3, r1
 8017884:	3237      	adds	r2, #55	; 0x37
 8017886:	b2d2      	uxtb	r2, r2
 8017888:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801788a:	68fb      	ldr	r3, [r7, #12]
 801788c:	011b      	lsls	r3, r3, #4
 801788e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017890:	7dfb      	ldrb	r3, [r7, #23]
 8017892:	005b      	lsls	r3, r3, #1
 8017894:	3301      	adds	r3, #1
 8017896:	68ba      	ldr	r2, [r7, #8]
 8017898:	4413      	add	r3, r2
 801789a:	2200      	movs	r2, #0
 801789c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801789e:	7dfb      	ldrb	r3, [r7, #23]
 80178a0:	3301      	adds	r3, #1
 80178a2:	75fb      	strb	r3, [r7, #23]
 80178a4:	7dfa      	ldrb	r2, [r7, #23]
 80178a6:	79fb      	ldrb	r3, [r7, #7]
 80178a8:	429a      	cmp	r2, r3
 80178aa:	d3d3      	bcc.n	8017854 <IntToUnicode+0x18>
  }
}
 80178ac:	bf00      	nop
 80178ae:	371c      	adds	r7, #28
 80178b0:	46bd      	mov	sp, r7
 80178b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178b6:	4770      	bx	lr

080178b8 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 80178b8:	b580      	push	{r7, lr}
 80178ba:	b082      	sub	sp, #8
 80178bc:	af00      	add	r7, sp, #0
 80178be:	4603      	mov	r3, r0
 80178c0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
	if (BSP_QSPI_GetStatus() != QSPI_OK)
 80178c2:	f7ed fb55 	bl	8004f70 <BSP_QSPI_GetStatus>
 80178c6:	4603      	mov	r3, r0
 80178c8:	2b00      	cmp	r3, #0
 80178ca:	d009      	beq.n	80178e0 <STORAGE_Init_FS+0x28>
	{
		HAL_QSPI_Init(&QSPIHandle);
 80178cc:	4807      	ldr	r0, [pc, #28]	; (80178ec <STORAGE_Init_FS+0x34>)
 80178ce:	f7f0 fd29 	bl	8008324 <HAL_QSPI_Init>

		if (BSP_QSPI_Init() != QSPI_OK)
 80178d2:	f7ed f9f9 	bl	8004cc8 <BSP_QSPI_Init>
 80178d6:	4603      	mov	r3, r0
 80178d8:	2b00      	cmp	r3, #0
 80178da:	d001      	beq.n	80178e0 <STORAGE_Init_FS+0x28>
		{
			return (USBD_FAIL);
 80178dc:	2302      	movs	r3, #2
 80178de:	e000      	b.n	80178e2 <STORAGE_Init_FS+0x2a>
		}
	}
	return (USBD_OK);
 80178e0:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 80178e2:	4618      	mov	r0, r3
 80178e4:	3708      	adds	r7, #8
 80178e6:	46bd      	mov	sp, r7
 80178e8:	bd80      	pop	{r7, pc}
 80178ea:	bf00      	nop
 80178ec:	2000ea9c 	.word	0x2000ea9c

080178f0 <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 80178f0:	b580      	push	{r7, lr}
 80178f2:	b08a      	sub	sp, #40	; 0x28
 80178f4:	af00      	add	r7, sp, #0
 80178f6:	4603      	mov	r3, r0
 80178f8:	60b9      	str	r1, [r7, #8]
 80178fa:	607a      	str	r2, [r7, #4]
 80178fc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
	//  *block_num  = STORAGE_BLK_NBR;
	//  *block_size = STORAGE_BLK_SIZ;
	QSPI_Info info;

	BSP_QSPI_GetInfo(&info);
 80178fe:	f107 0314 	add.w	r3, r7, #20
 8017902:	4618      	mov	r0, r3
 8017904:	f7ed fb82 	bl	800500c <BSP_QSPI_GetInfo>
	*block_num = (info.FlashSize)/STORAGE_BLK_SIZ_USER;
 8017908:	697b      	ldr	r3, [r7, #20]
 801790a:	0b1a      	lsrs	r2, r3, #12
 801790c:	68bb      	ldr	r3, [r7, #8]
 801790e:	601a      	str	r2, [r3, #0]
	*block_size = STORAGE_BLK_SIZ_USER;
 8017910:	687b      	ldr	r3, [r7, #4]
 8017912:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8017916:	801a      	strh	r2, [r3, #0]
	return (USBD_OK);
 8017918:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801791a:	4618      	mov	r0, r3
 801791c:	3728      	adds	r7, #40	; 0x28
 801791e:	46bd      	mov	sp, r7
 8017920:	bd80      	pop	{r7, pc}

08017922 <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 8017922:	b580      	push	{r7, lr}
 8017924:	b084      	sub	sp, #16
 8017926:	af00      	add	r7, sp, #0
 8017928:	4603      	mov	r3, r0
 801792a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
	uint8_t status = QSPI_ERROR;
 801792c:	2301      	movs	r3, #1
 801792e:	73bb      	strb	r3, [r7, #14]
	int8_t ret = USBD_FAIL;
 8017930:	2302      	movs	r3, #2
 8017932:	73fb      	strb	r3, [r7, #15]

	status = BSP_QSPI_GetStatus();
 8017934:	f7ed fb1c 	bl	8004f70 <BSP_QSPI_GetStatus>
 8017938:	4603      	mov	r3, r0
 801793a:	73bb      	strb	r3, [r7, #14]

	switch(status)
 801793c:	7bbb      	ldrb	r3, [r7, #14]
 801793e:	2b01      	cmp	r3, #1
 8017940:	d009      	beq.n	8017956 <STORAGE_IsReady_FS+0x34>
 8017942:	2b02      	cmp	r3, #2
 8017944:	d004      	beq.n	8017950 <STORAGE_IsReady_FS+0x2e>
 8017946:	2b00      	cmp	r3, #0
 8017948:	d108      	bne.n	801795c <STORAGE_IsReady_FS+0x3a>
	{
	case QSPI_OK:
		ret = USBD_OK;
 801794a:	2300      	movs	r3, #0
 801794c:	73fb      	strb	r3, [r7, #15]
		break;
 801794e:	e008      	b.n	8017962 <STORAGE_IsReady_FS+0x40>
	case QSPI_BUSY:
		ret = USBD_BUSY;
 8017950:	2301      	movs	r3, #1
 8017952:	73fb      	strb	r3, [r7, #15]
		break;
 8017954:	e005      	b.n	8017962 <STORAGE_IsReady_FS+0x40>
	case QSPI_ERROR:
		ret = USBD_FAIL;
 8017956:	2302      	movs	r3, #2
 8017958:	73fb      	strb	r3, [r7, #15]
		break;
 801795a:	e002      	b.n	8017962 <STORAGE_IsReady_FS+0x40>
	default:
		ret = USBD_FAIL;
 801795c:	2302      	movs	r3, #2
 801795e:	73fb      	strb	r3, [r7, #15]
		break;
 8017960:	bf00      	nop
	}

	return ret;
 8017962:	f997 300f 	ldrsb.w	r3, [r7, #15]
	//  return (USBD_OK);
  /* USER CODE END 4 */
}
 8017966:	4618      	mov	r0, r3
 8017968:	3710      	adds	r7, #16
 801796a:	46bd      	mov	sp, r7
 801796c:	bd80      	pop	{r7, pc}

0801796e <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 801796e:	b480      	push	{r7}
 8017970:	b083      	sub	sp, #12
 8017972:	af00      	add	r7, sp, #0
 8017974:	4603      	mov	r3, r0
 8017976:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 8017978:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801797a:	4618      	mov	r0, r3
 801797c:	370c      	adds	r7, #12
 801797e:	46bd      	mov	sp, r7
 8017980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017984:	4770      	bx	lr
	...

08017988 <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8017988:	b580      	push	{r7, lr}
 801798a:	b088      	sub	sp, #32
 801798c:	af00      	add	r7, sp, #0
 801798e:	60b9      	str	r1, [r7, #8]
 8017990:	607a      	str	r2, [r7, #4]
 8017992:	461a      	mov	r2, r3
 8017994:	4603      	mov	r3, r0
 8017996:	73fb      	strb	r3, [r7, #15]
 8017998:	4613      	mov	r3, r2
 801799a:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
	uint32_t erasedSector = 1;
 801799c:	2301      	movs	r3, #1
 801799e:	61fb      	str	r3, [r7, #28]
	BSP_QSPI_Read(QSPI_ReadBuffer, blk_addr * STORAGE_BLK_SIZ_USER, blk_len * STORAGE_BLK_SIZ_USER);
 80179a0:	687b      	ldr	r3, [r7, #4]
 80179a2:	0319      	lsls	r1, r3, #12
 80179a4:	89bb      	ldrh	r3, [r7, #12]
 80179a6:	031b      	lsls	r3, r3, #12
 80179a8:	461a      	mov	r2, r3
 80179aa:	4820      	ldr	r0, [pc, #128]	; (8017a2c <STORAGE_Read_FS+0xa4>)
 80179ac:	f7ed f9dc 	bl	8004d68 <BSP_QSPI_Read>

	for (uint32_t i = 0; i < STORAGE_BLK_SIZ_USER; i++)
 80179b0:	2300      	movs	r3, #0
 80179b2:	61bb      	str	r3, [r7, #24]
 80179b4:	e00b      	b.n	80179ce <STORAGE_Read_FS+0x46>
	{
		if (QSPI_ReadBuffer[i] != 0xFF)
 80179b6:	4a1d      	ldr	r2, [pc, #116]	; (8017a2c <STORAGE_Read_FS+0xa4>)
 80179b8:	69bb      	ldr	r3, [r7, #24]
 80179ba:	4413      	add	r3, r2
 80179bc:	781b      	ldrb	r3, [r3, #0]
 80179be:	2bff      	cmp	r3, #255	; 0xff
 80179c0:	d002      	beq.n	80179c8 <STORAGE_Read_FS+0x40>
		{
			erasedSector = 0;
 80179c2:	2300      	movs	r3, #0
 80179c4:	61fb      	str	r3, [r7, #28]
			break;
 80179c6:	e006      	b.n	80179d6 <STORAGE_Read_FS+0x4e>
	for (uint32_t i = 0; i < STORAGE_BLK_SIZ_USER; i++)
 80179c8:	69bb      	ldr	r3, [r7, #24]
 80179ca:	3301      	adds	r3, #1
 80179cc:	61bb      	str	r3, [r7, #24]
 80179ce:	69bb      	ldr	r3, [r7, #24]
 80179d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80179d4:	d3ef      	bcc.n	80179b6 <STORAGE_Read_FS+0x2e>
		}
	}
	if (erasedSector == 1)
 80179d6:	69fb      	ldr	r3, [r7, #28]
 80179d8:	2b01      	cmp	r3, #1
 80179da:	d10f      	bne.n	80179fc <STORAGE_Read_FS+0x74>
	{
		for (uint32_t i = 0; i < STORAGE_BLK_SIZ_USER; i++)
 80179dc:	2300      	movs	r3, #0
 80179de:	617b      	str	r3, [r7, #20]
 80179e0:	e007      	b.n	80179f2 <STORAGE_Read_FS+0x6a>
		{
			buf[i] = 0x00;
 80179e2:	68ba      	ldr	r2, [r7, #8]
 80179e4:	697b      	ldr	r3, [r7, #20]
 80179e6:	4413      	add	r3, r2
 80179e8:	2200      	movs	r2, #0
 80179ea:	701a      	strb	r2, [r3, #0]
		for (uint32_t i = 0; i < STORAGE_BLK_SIZ_USER; i++)
 80179ec:	697b      	ldr	r3, [r7, #20]
 80179ee:	3301      	adds	r3, #1
 80179f0:	617b      	str	r3, [r7, #20]
 80179f2:	697b      	ldr	r3, [r7, #20]
 80179f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80179f8:	d3f3      	bcc.n	80179e2 <STORAGE_Read_FS+0x5a>
 80179fa:	e011      	b.n	8017a20 <STORAGE_Read_FS+0x98>
		}
	}
	else {
		for (uint32_t i = 0; i < STORAGE_BLK_SIZ_USER; i++)
 80179fc:	2300      	movs	r3, #0
 80179fe:	613b      	str	r3, [r7, #16]
 8017a00:	e00a      	b.n	8017a18 <STORAGE_Read_FS+0x90>
		{
			buf[i] = QSPI_ReadBuffer[i];
 8017a02:	68ba      	ldr	r2, [r7, #8]
 8017a04:	693b      	ldr	r3, [r7, #16]
 8017a06:	4413      	add	r3, r2
 8017a08:	4908      	ldr	r1, [pc, #32]	; (8017a2c <STORAGE_Read_FS+0xa4>)
 8017a0a:	693a      	ldr	r2, [r7, #16]
 8017a0c:	440a      	add	r2, r1
 8017a0e:	7812      	ldrb	r2, [r2, #0]
 8017a10:	701a      	strb	r2, [r3, #0]
		for (uint32_t i = 0; i < STORAGE_BLK_SIZ_USER; i++)
 8017a12:	693b      	ldr	r3, [r7, #16]
 8017a14:	3301      	adds	r3, #1
 8017a16:	613b      	str	r3, [r7, #16]
 8017a18:	693b      	ldr	r3, [r7, #16]
 8017a1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8017a1e:	d3f0      	bcc.n	8017a02 <STORAGE_Read_FS+0x7a>
		}
	}
	return (USBD_OK);
 8017a20:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017a22:	4618      	mov	r0, r3
 8017a24:	3720      	adds	r7, #32
 8017a26:	46bd      	mov	sp, r7
 8017a28:	bd80      	pop	{r7, pc}
 8017a2a:	bf00      	nop
 8017a2c:	20008ad0 	.word	0x20008ad0

08017a30 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8017a30:	b580      	push	{r7, lr}
 8017a32:	b088      	sub	sp, #32
 8017a34:	af00      	add	r7, sp, #0
 8017a36:	60b9      	str	r1, [r7, #8]
 8017a38:	607a      	str	r2, [r7, #4]
 8017a3a:	461a      	mov	r2, r3
 8017a3c:	4603      	mov	r3, r0
 8017a3e:	73fb      	strb	r3, [r7, #15]
 8017a40:	4613      	mov	r3, r2
 8017a42:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
	uint32_t needErase = 0;
 8017a44:	2300      	movs	r3, #0
 8017a46:	61fb      	str	r3, [r7, #28]
	uint32_t eraseOperation = 1;
 8017a48:	2301      	movs	r3, #1
 8017a4a:	61bb      	str	r3, [r7, #24]
	BSP_QSPI_Read(QSPI_ReadBuffer, blk_addr * STORAGE_BLK_SIZ_USER, STORAGE_BLK_SIZ_USER);
 8017a4c:	687b      	ldr	r3, [r7, #4]
 8017a4e:	031b      	lsls	r3, r3, #12
 8017a50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8017a54:	4619      	mov	r1, r3
 8017a56:	4835      	ldr	r0, [pc, #212]	; (8017b2c <STORAGE_Write_FS+0xfc>)
 8017a58:	f7ed f986 	bl	8004d68 <BSP_QSPI_Read>
	for (uint32_t i = 0; i < STORAGE_BLK_SIZ_USER; i++)
 8017a5c:	2300      	movs	r3, #0
 8017a5e:	617b      	str	r3, [r7, #20]
 8017a60:	e00b      	b.n	8017a7a <STORAGE_Write_FS+0x4a>
	{
		if (buf[i] != 0x00)
 8017a62:	68ba      	ldr	r2, [r7, #8]
 8017a64:	697b      	ldr	r3, [r7, #20]
 8017a66:	4413      	add	r3, r2
 8017a68:	781b      	ldrb	r3, [r3, #0]
 8017a6a:	2b00      	cmp	r3, #0
 8017a6c:	d002      	beq.n	8017a74 <STORAGE_Write_FS+0x44>
		{
			eraseOperation = 0;
 8017a6e:	2300      	movs	r3, #0
 8017a70:	61bb      	str	r3, [r7, #24]
			break;
 8017a72:	e006      	b.n	8017a82 <STORAGE_Write_FS+0x52>
	for (uint32_t i = 0; i < STORAGE_BLK_SIZ_USER; i++)
 8017a74:	697b      	ldr	r3, [r7, #20]
 8017a76:	3301      	adds	r3, #1
 8017a78:	617b      	str	r3, [r7, #20]
 8017a7a:	697b      	ldr	r3, [r7, #20]
 8017a7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8017a80:	d3ef      	bcc.n	8017a62 <STORAGE_Write_FS+0x32>
		}
	}
	for (uint32_t i = 0; i < STORAGE_BLK_SIZ_USER; i++)
 8017a82:	2300      	movs	r3, #0
 8017a84:	613b      	str	r3, [r7, #16]
 8017a86:	e00b      	b.n	8017aa0 <STORAGE_Write_FS+0x70>
	{
		if (QSPI_ReadBuffer[i] != 0xFF)
 8017a88:	4a28      	ldr	r2, [pc, #160]	; (8017b2c <STORAGE_Write_FS+0xfc>)
 8017a8a:	693b      	ldr	r3, [r7, #16]
 8017a8c:	4413      	add	r3, r2
 8017a8e:	781b      	ldrb	r3, [r3, #0]
 8017a90:	2bff      	cmp	r3, #255	; 0xff
 8017a92:	d002      	beq.n	8017a9a <STORAGE_Write_FS+0x6a>
		{
			needErase = 1;
 8017a94:	2301      	movs	r3, #1
 8017a96:	61fb      	str	r3, [r7, #28]
			break;
 8017a98:	e006      	b.n	8017aa8 <STORAGE_Write_FS+0x78>
	for (uint32_t i = 0; i < STORAGE_BLK_SIZ_USER; i++)
 8017a9a:	693b      	ldr	r3, [r7, #16]
 8017a9c:	3301      	adds	r3, #1
 8017a9e:	613b      	str	r3, [r7, #16]
 8017aa0:	693b      	ldr	r3, [r7, #16]
 8017aa2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8017aa6:	d3ef      	bcc.n	8017a88 <STORAGE_Write_FS+0x58>
		}
	}
	if (eraseOperation == 1)
 8017aa8:	69bb      	ldr	r3, [r7, #24]
 8017aaa:	2b01      	cmp	r3, #1
 8017aac:	d10e      	bne.n	8017acc <STORAGE_Write_FS+0x9c>
	{
		if (needErase == 1)
 8017aae:	69fb      	ldr	r3, [r7, #28]
 8017ab0:	2b01      	cmp	r3, #1
 8017ab2:	d136      	bne.n	8017b22 <STORAGE_Write_FS+0xf2>
		{
			BSP_LED_On(LED_RED);
 8017ab4:	2000      	movs	r0, #0
 8017ab6:	f7eb ff57 	bl	8003968 <BSP_LED_On>
			BSP_QSPI_Erase_Block(blk_addr * STORAGE_BLK_SIZ_USER);
 8017aba:	687b      	ldr	r3, [r7, #4]
 8017abc:	031b      	lsls	r3, r3, #12
 8017abe:	4618      	mov	r0, r3
 8017ac0:	f7ed fa12 	bl	8004ee8 <BSP_QSPI_Erase_Block>
			BSP_LED_Off(LED_RED);
 8017ac4:	2000      	movs	r0, #0
 8017ac6:	f7eb ff69 	bl	800399c <BSP_LED_Off>
 8017aca:	e02a      	b.n	8017b22 <STORAGE_Write_FS+0xf2>
		}
	}
	else {
		if (needErase == 1)
 8017acc:	69fb      	ldr	r3, [r7, #28]
 8017ace:	2b01      	cmp	r3, #1
 8017ad0:	d119      	bne.n	8017b06 <STORAGE_Write_FS+0xd6>
		{
			BSP_LED_On(LED_RED);
 8017ad2:	2000      	movs	r0, #0
 8017ad4:	f7eb ff48 	bl	8003968 <BSP_LED_On>
			BSP_QSPI_Erase_Block(blk_addr * STORAGE_BLK_SIZ_USER);
 8017ad8:	687b      	ldr	r3, [r7, #4]
 8017ada:	031b      	lsls	r3, r3, #12
 8017adc:	4618      	mov	r0, r3
 8017ade:	f7ed fa03 	bl	8004ee8 <BSP_QSPI_Erase_Block>
			BSP_LED_Off(LED_RED);
 8017ae2:	2000      	movs	r0, #0
 8017ae4:	f7eb ff5a 	bl	800399c <BSP_LED_Off>

			BSP_LED_On(LED_GREEN);
 8017ae8:	2001      	movs	r0, #1
 8017aea:	f7eb ff3d 	bl	8003968 <BSP_LED_On>
			BSP_QSPI_Write(buf, blk_addr * STORAGE_BLK_SIZ_USER, STORAGE_BLK_SIZ_USER);
 8017aee:	687b      	ldr	r3, [r7, #4]
 8017af0:	031b      	lsls	r3, r3, #12
 8017af2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8017af6:	4619      	mov	r1, r3
 8017af8:	68b8      	ldr	r0, [r7, #8]
 8017afa:	f7ed f977 	bl	8004dec <BSP_QSPI_Write>
			BSP_LED_Off(LED_GREEN);
 8017afe:	2001      	movs	r0, #1
 8017b00:	f7eb ff4c 	bl	800399c <BSP_LED_Off>
 8017b04:	e00d      	b.n	8017b22 <STORAGE_Write_FS+0xf2>
		}
		else {
			BSP_LED_On(LED_GREEN);
 8017b06:	2001      	movs	r0, #1
 8017b08:	f7eb ff2e 	bl	8003968 <BSP_LED_On>
			BSP_QSPI_Write(buf, blk_addr * STORAGE_BLK_SIZ_USER, STORAGE_BLK_SIZ_USER);
 8017b0c:	687b      	ldr	r3, [r7, #4]
 8017b0e:	031b      	lsls	r3, r3, #12
 8017b10:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8017b14:	4619      	mov	r1, r3
 8017b16:	68b8      	ldr	r0, [r7, #8]
 8017b18:	f7ed f968 	bl	8004dec <BSP_QSPI_Write>
			BSP_LED_Off(LED_GREEN);
 8017b1c:	2001      	movs	r0, #1
 8017b1e:	f7eb ff3d 	bl	800399c <BSP_LED_Off>
		}
	}
	return (USBD_OK);
 8017b22:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 8017b24:	4618      	mov	r0, r3
 8017b26:	3720      	adds	r7, #32
 8017b28:	46bd      	mov	sp, r7
 8017b2a:	bd80      	pop	{r7, pc}
 8017b2c:	20008ad0 	.word	0x20008ad0

08017b30 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 8017b30:	b480      	push	{r7}
 8017b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 8017b34:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8017b36:	4618      	mov	r0, r3
 8017b38:	46bd      	mov	sp, r7
 8017b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b3e:	4770      	bx	lr

08017b40 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8017b40:	b580      	push	{r7, lr}
 8017b42:	b08a      	sub	sp, #40	; 0x28
 8017b44:	af00      	add	r7, sp, #0
 8017b46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017b48:	f107 0314 	add.w	r3, r7, #20
 8017b4c:	2200      	movs	r2, #0
 8017b4e:	601a      	str	r2, [r3, #0]
 8017b50:	605a      	str	r2, [r3, #4]
 8017b52:	609a      	str	r2, [r3, #8]
 8017b54:	60da      	str	r2, [r3, #12]
 8017b56:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8017b58:	687b      	ldr	r3, [r7, #4]
 8017b5a:	681b      	ldr	r3, [r3, #0]
 8017b5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8017b60:	d14e      	bne.n	8017c00 <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017b62:	4b29      	ldr	r3, [pc, #164]	; (8017c08 <HAL_PCD_MspInit+0xc8>)
 8017b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017b66:	4a28      	ldr	r2, [pc, #160]	; (8017c08 <HAL_PCD_MspInit+0xc8>)
 8017b68:	f043 0301 	orr.w	r3, r3, #1
 8017b6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8017b6e:	4b26      	ldr	r3, [pc, #152]	; (8017c08 <HAL_PCD_MspInit+0xc8>)
 8017b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017b72:	f003 0301 	and.w	r3, r3, #1
 8017b76:	613b      	str	r3, [r7, #16]
 8017b78:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8017b7a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8017b7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017b80:	2302      	movs	r3, #2
 8017b82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017b84:	2300      	movs	r3, #0
 8017b86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017b88:	2303      	movs	r3, #3
 8017b8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8017b8c:	230a      	movs	r3, #10
 8017b8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017b90:	f107 0314 	add.w	r3, r7, #20
 8017b94:	4619      	mov	r1, r3
 8017b96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8017b9a:	f7ed ff83 	bl	8005aa4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017b9e:	4b1a      	ldr	r3, [pc, #104]	; (8017c08 <HAL_PCD_MspInit+0xc8>)
 8017ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017ba2:	4a19      	ldr	r2, [pc, #100]	; (8017c08 <HAL_PCD_MspInit+0xc8>)
 8017ba4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8017ba8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8017baa:	4b17      	ldr	r3, [pc, #92]	; (8017c08 <HAL_PCD_MspInit+0xc8>)
 8017bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017bae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8017bb2:	60fb      	str	r3, [r7, #12]
 8017bb4:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8017bb6:	4b14      	ldr	r3, [pc, #80]	; (8017c08 <HAL_PCD_MspInit+0xc8>)
 8017bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8017bba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8017bbe:	2b00      	cmp	r3, #0
 8017bc0:	d114      	bne.n	8017bec <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8017bc2:	4b11      	ldr	r3, [pc, #68]	; (8017c08 <HAL_PCD_MspInit+0xc8>)
 8017bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8017bc6:	4a10      	ldr	r2, [pc, #64]	; (8017c08 <HAL_PCD_MspInit+0xc8>)
 8017bc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8017bcc:	6593      	str	r3, [r2, #88]	; 0x58
 8017bce:	4b0e      	ldr	r3, [pc, #56]	; (8017c08 <HAL_PCD_MspInit+0xc8>)
 8017bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8017bd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8017bd6:	60bb      	str	r3, [r7, #8]
 8017bd8:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8017bda:	f7f0 fb73 	bl	80082c4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8017bde:	4b0a      	ldr	r3, [pc, #40]	; (8017c08 <HAL_PCD_MspInit+0xc8>)
 8017be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8017be2:	4a09      	ldr	r2, [pc, #36]	; (8017c08 <HAL_PCD_MspInit+0xc8>)
 8017be4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8017be8:	6593      	str	r3, [r2, #88]	; 0x58
 8017bea:	e001      	b.n	8017bf0 <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8017bec:	f7f0 fb6a 	bl	80082c4 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8017bf0:	2200      	movs	r2, #0
 8017bf2:	2105      	movs	r1, #5
 8017bf4:	2043      	movs	r0, #67	; 0x43
 8017bf6:	f7ed fce7 	bl	80055c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8017bfa:	2043      	movs	r0, #67	; 0x43
 8017bfc:	f7ed fd00 	bl	8005600 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8017c00:	bf00      	nop
 8017c02:	3728      	adds	r7, #40	; 0x28
 8017c04:	46bd      	mov	sp, r7
 8017c06:	bd80      	pop	{r7, pc}
 8017c08:	40021000 	.word	0x40021000

08017c0c <HAL_PCD_MspDeInit>:

void HAL_PCD_MspDeInit(PCD_HandleTypeDef* pcdHandle)
{
 8017c0c:	b580      	push	{r7, lr}
 8017c0e:	b084      	sub	sp, #16
 8017c10:	af00      	add	r7, sp, #0
 8017c12:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB_OTG_FS)
 8017c14:	687b      	ldr	r3, [r7, #4]
 8017c16:	681b      	ldr	r3, [r3, #0]
 8017c18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8017c1c:	d12b      	bne.n	8017c76 <HAL_PCD_MspDeInit+0x6a>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */

  /* USER CODE END USB_OTG_FS_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 8017c1e:	4b18      	ldr	r3, [pc, #96]	; (8017c80 <HAL_PCD_MspDeInit+0x74>)
 8017c20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8017c22:	4a17      	ldr	r2, [pc, #92]	; (8017c80 <HAL_PCD_MspDeInit+0x74>)
 8017c24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017c28:	64d3      	str	r3, [r2, #76]	; 0x4c
  
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 8017c2a:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8017c2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8017c32:	f7ee f8df 	bl	8005df4 <HAL_GPIO_DeInit>

    /* Disable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8017c36:	4b12      	ldr	r3, [pc, #72]	; (8017c80 <HAL_PCD_MspDeInit+0x74>)
 8017c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8017c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8017c3e:	2b00      	cmp	r3, #0
 8017c40:	d114      	bne.n	8017c6c <HAL_PCD_MspDeInit+0x60>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8017c42:	4b0f      	ldr	r3, [pc, #60]	; (8017c80 <HAL_PCD_MspDeInit+0x74>)
 8017c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8017c46:	4a0e      	ldr	r2, [pc, #56]	; (8017c80 <HAL_PCD_MspDeInit+0x74>)
 8017c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8017c4c:	6593      	str	r3, [r2, #88]	; 0x58
 8017c4e:	4b0c      	ldr	r3, [pc, #48]	; (8017c80 <HAL_PCD_MspDeInit+0x74>)
 8017c50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8017c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8017c56:	60fb      	str	r3, [r7, #12]
 8017c58:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_DisableVddUSB();
 8017c5a:	f7f0 fb43 	bl	80082e4 <HAL_PWREx_DisableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8017c5e:	4b08      	ldr	r3, [pc, #32]	; (8017c80 <HAL_PCD_MspDeInit+0x74>)
 8017c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8017c62:	4a07      	ldr	r2, [pc, #28]	; (8017c80 <HAL_PCD_MspDeInit+0x74>)
 8017c64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8017c68:	6593      	str	r3, [r2, #88]	; 0x58
 8017c6a:	e001      	b.n	8017c70 <HAL_PCD_MspDeInit+0x64>
    }
    else
    {
      HAL_PWREx_DisableVddUSB();
 8017c6c:	f7f0 fb3a 	bl	80082e4 <HAL_PWREx_DisableVddUSB>
    }

    /* Peripheral interrupt Deinit*/
    HAL_NVIC_DisableIRQ(OTG_FS_IRQn);
 8017c70:	2043      	movs	r0, #67	; 0x43
 8017c72:	f7ed fcd3 	bl	800561c <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */

  /* USER CODE END USB_OTG_FS_MspDeInit 1 */
  }
}
 8017c76:	bf00      	nop
 8017c78:	3710      	adds	r7, #16
 8017c7a:	46bd      	mov	sp, r7
 8017c7c:	bd80      	pop	{r7, pc}
 8017c7e:	bf00      	nop
 8017c80:	40021000 	.word	0x40021000

08017c84 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c84:	b580      	push	{r7, lr}
 8017c86:	b082      	sub	sp, #8
 8017c88:	af00      	add	r7, sp, #0
 8017c8a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017c8c:	687b      	ldr	r3, [r7, #4]
 8017c8e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8017c92:	687b      	ldr	r3, [r7, #4]
 8017c94:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8017c98:	4619      	mov	r1, r3
 8017c9a:	4610      	mov	r0, r2
 8017c9c:	f7f7 fd27 	bl	800f6ee <USBD_LL_SetupStage>
}
 8017ca0:	bf00      	nop
 8017ca2:	3708      	adds	r7, #8
 8017ca4:	46bd      	mov	sp, r7
 8017ca6:	bd80      	pop	{r7, pc}

08017ca8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017ca8:	b580      	push	{r7, lr}
 8017caa:	b082      	sub	sp, #8
 8017cac:	af00      	add	r7, sp, #0
 8017cae:	6078      	str	r0, [r7, #4]
 8017cb0:	460b      	mov	r3, r1
 8017cb2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017cb4:	687b      	ldr	r3, [r7, #4]
 8017cb6:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8017cba:	78fa      	ldrb	r2, [r7, #3]
 8017cbc:	6879      	ldr	r1, [r7, #4]
 8017cbe:	4613      	mov	r3, r2
 8017cc0:	00db      	lsls	r3, r3, #3
 8017cc2:	1a9b      	subs	r3, r3, r2
 8017cc4:	009b      	lsls	r3, r3, #2
 8017cc6:	440b      	add	r3, r1
 8017cc8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8017ccc:	681a      	ldr	r2, [r3, #0]
 8017cce:	78fb      	ldrb	r3, [r7, #3]
 8017cd0:	4619      	mov	r1, r3
 8017cd2:	f7f7 fd57 	bl	800f784 <USBD_LL_DataOutStage>
}
 8017cd6:	bf00      	nop
 8017cd8:	3708      	adds	r7, #8
 8017cda:	46bd      	mov	sp, r7
 8017cdc:	bd80      	pop	{r7, pc}

08017cde <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017cde:	b580      	push	{r7, lr}
 8017ce0:	b082      	sub	sp, #8
 8017ce2:	af00      	add	r7, sp, #0
 8017ce4:	6078      	str	r0, [r7, #4]
 8017ce6:	460b      	mov	r3, r1
 8017ce8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8017cea:	687b      	ldr	r3, [r7, #4]
 8017cec:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8017cf0:	78fa      	ldrb	r2, [r7, #3]
 8017cf2:	6879      	ldr	r1, [r7, #4]
 8017cf4:	4613      	mov	r3, r2
 8017cf6:	00db      	lsls	r3, r3, #3
 8017cf8:	1a9b      	subs	r3, r3, r2
 8017cfa:	009b      	lsls	r3, r3, #2
 8017cfc:	440b      	add	r3, r1
 8017cfe:	3348      	adds	r3, #72	; 0x48
 8017d00:	681a      	ldr	r2, [r3, #0]
 8017d02:	78fb      	ldrb	r3, [r7, #3]
 8017d04:	4619      	mov	r1, r3
 8017d06:	f7f7 fdae 	bl	800f866 <USBD_LL_DataInStage>
}
 8017d0a:	bf00      	nop
 8017d0c:	3708      	adds	r7, #8
 8017d0e:	46bd      	mov	sp, r7
 8017d10:	bd80      	pop	{r7, pc}

08017d12 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d12:	b580      	push	{r7, lr}
 8017d14:	b082      	sub	sp, #8
 8017d16:	af00      	add	r7, sp, #0
 8017d18:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017d1a:	687b      	ldr	r3, [r7, #4]
 8017d1c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8017d20:	4618      	mov	r0, r3
 8017d22:	f7f7 fec1 	bl	800faa8 <USBD_LL_SOF>
}
 8017d26:	bf00      	nop
 8017d28:	3708      	adds	r7, #8
 8017d2a:	46bd      	mov	sp, r7
 8017d2c:	bd80      	pop	{r7, pc}

08017d2e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8017d2e:	b580      	push	{r7, lr}
 8017d30:	b084      	sub	sp, #16
 8017d32:	af00      	add	r7, sp, #0
 8017d34:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017d36:	2301      	movs	r3, #1
 8017d38:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8017d3a:	687b      	ldr	r3, [r7, #4]
 8017d3c:	68db      	ldr	r3, [r3, #12]
 8017d3e:	2b02      	cmp	r3, #2
 8017d40:	d001      	beq.n	8017d46 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8017d42:	f7ea ff77 	bl	8002c34 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017d46:	687b      	ldr	r3, [r7, #4]
 8017d48:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8017d4c:	7bfa      	ldrb	r2, [r7, #15]
 8017d4e:	4611      	mov	r1, r2
 8017d50:	4618      	mov	r0, r3
 8017d52:	f7f7 fe6e 	bl	800fa32 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017d56:	687b      	ldr	r3, [r7, #4]
 8017d58:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8017d5c:	4618      	mov	r0, r3
 8017d5e:	f7f7 fe27 	bl	800f9b0 <USBD_LL_Reset>
}
 8017d62:	bf00      	nop
 8017d64:	3710      	adds	r7, #16
 8017d66:	46bd      	mov	sp, r7
 8017d68:	bd80      	pop	{r7, pc}
	...

08017d6c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d6c:	b580      	push	{r7, lr}
 8017d6e:	b082      	sub	sp, #8
 8017d70:	af00      	add	r7, sp, #0
 8017d72:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	681b      	ldr	r3, [r3, #0]
 8017d78:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8017d7c:	681b      	ldr	r3, [r3, #0]
 8017d7e:	687a      	ldr	r2, [r7, #4]
 8017d80:	6812      	ldr	r2, [r2, #0]
 8017d82:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8017d86:	f043 0301 	orr.w	r3, r3, #1
 8017d8a:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017d8c:	687b      	ldr	r3, [r7, #4]
 8017d8e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8017d92:	4618      	mov	r0, r3
 8017d94:	f7f7 fe5d 	bl	800fa52 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017d98:	687b      	ldr	r3, [r7, #4]
 8017d9a:	6a1b      	ldr	r3, [r3, #32]
 8017d9c:	2b00      	cmp	r3, #0
 8017d9e:	d005      	beq.n	8017dac <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017da0:	4b04      	ldr	r3, [pc, #16]	; (8017db4 <HAL_PCD_SuspendCallback+0x48>)
 8017da2:	691b      	ldr	r3, [r3, #16]
 8017da4:	4a03      	ldr	r2, [pc, #12]	; (8017db4 <HAL_PCD_SuspendCallback+0x48>)
 8017da6:	f043 0306 	orr.w	r3, r3, #6
 8017daa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8017dac:	bf00      	nop
 8017dae:	3708      	adds	r7, #8
 8017db0:	46bd      	mov	sp, r7
 8017db2:	bd80      	pop	{r7, pc}
 8017db4:	e000ed00 	.word	0xe000ed00

08017db8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017db8:	b580      	push	{r7, lr}
 8017dba:	b082      	sub	sp, #8
 8017dbc:	af00      	add	r7, sp, #0
 8017dbe:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8017dc0:	687b      	ldr	r3, [r7, #4]
 8017dc2:	681b      	ldr	r3, [r3, #0]
 8017dc4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8017dc8:	681b      	ldr	r3, [r3, #0]
 8017dca:	687a      	ldr	r2, [r7, #4]
 8017dcc:	6812      	ldr	r2, [r2, #0]
 8017dce:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8017dd2:	f023 0301 	bic.w	r3, r3, #1
 8017dd6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8017dd8:	687b      	ldr	r3, [r7, #4]
 8017dda:	6a1b      	ldr	r3, [r3, #32]
 8017ddc:	2b00      	cmp	r3, #0
 8017dde:	d007      	beq.n	8017df0 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017de0:	4b08      	ldr	r3, [pc, #32]	; (8017e04 <HAL_PCD_ResumeCallback+0x4c>)
 8017de2:	691b      	ldr	r3, [r3, #16]
 8017de4:	4a07      	ldr	r2, [pc, #28]	; (8017e04 <HAL_PCD_ResumeCallback+0x4c>)
 8017de6:	f023 0306 	bic.w	r3, r3, #6
 8017dea:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8017dec:	f000 fb46 	bl	801847c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017df0:	687b      	ldr	r3, [r7, #4]
 8017df2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8017df6:	4618      	mov	r0, r3
 8017df8:	f7f7 fe40 	bl	800fa7c <USBD_LL_Resume>
}
 8017dfc:	bf00      	nop
 8017dfe:	3708      	adds	r7, #8
 8017e00:	46bd      	mov	sp, r7
 8017e02:	bd80      	pop	{r7, pc}
 8017e04:	e000ed00 	.word	0xe000ed00

08017e08 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017e08:	b580      	push	{r7, lr}
 8017e0a:	b082      	sub	sp, #8
 8017e0c:	af00      	add	r7, sp, #0
 8017e0e:	6078      	str	r0, [r7, #4]
 8017e10:	460b      	mov	r3, r1
 8017e12:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017e14:	687b      	ldr	r3, [r7, #4]
 8017e16:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8017e1a:	78fa      	ldrb	r2, [r7, #3]
 8017e1c:	4611      	mov	r1, r2
 8017e1e:	4618      	mov	r0, r3
 8017e20:	f7f7 fe69 	bl	800faf6 <USBD_LL_IsoOUTIncomplete>
}
 8017e24:	bf00      	nop
 8017e26:	3708      	adds	r7, #8
 8017e28:	46bd      	mov	sp, r7
 8017e2a:	bd80      	pop	{r7, pc}

08017e2c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017e2c:	b580      	push	{r7, lr}
 8017e2e:	b082      	sub	sp, #8
 8017e30:	af00      	add	r7, sp, #0
 8017e32:	6078      	str	r0, [r7, #4]
 8017e34:	460b      	mov	r3, r1
 8017e36:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017e38:	687b      	ldr	r3, [r7, #4]
 8017e3a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8017e3e:	78fa      	ldrb	r2, [r7, #3]
 8017e40:	4611      	mov	r1, r2
 8017e42:	4618      	mov	r0, r3
 8017e44:	f7f7 fe4a 	bl	800fadc <USBD_LL_IsoINIncomplete>
}
 8017e48:	bf00      	nop
 8017e4a:	3708      	adds	r7, #8
 8017e4c:	46bd      	mov	sp, r7
 8017e4e:	bd80      	pop	{r7, pc}

08017e50 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017e50:	b580      	push	{r7, lr}
 8017e52:	b082      	sub	sp, #8
 8017e54:	af00      	add	r7, sp, #0
 8017e56:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8017e58:	687b      	ldr	r3, [r7, #4]
 8017e5a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8017e5e:	4618      	mov	r0, r3
 8017e60:	f7f7 fe56 	bl	800fb10 <USBD_LL_DevConnected>
}
 8017e64:	bf00      	nop
 8017e66:	3708      	adds	r7, #8
 8017e68:	46bd      	mov	sp, r7
 8017e6a:	bd80      	pop	{r7, pc}

08017e6c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017e6c:	b580      	push	{r7, lr}
 8017e6e:	b082      	sub	sp, #8
 8017e70:	af00      	add	r7, sp, #0
 8017e72:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8017e74:	687b      	ldr	r3, [r7, #4]
 8017e76:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8017e7a:	4618      	mov	r0, r3
 8017e7c:	f7f7 fe53 	bl	800fb26 <USBD_LL_DevDisconnected>
}
 8017e80:	bf00      	nop
 8017e82:	3708      	adds	r7, #8
 8017e84:	46bd      	mov	sp, r7
 8017e86:	bd80      	pop	{r7, pc}

08017e88 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017e88:	b580      	push	{r7, lr}
 8017e8a:	b082      	sub	sp, #8
 8017e8c:	af00      	add	r7, sp, #0
 8017e8e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8017e90:	687b      	ldr	r3, [r7, #4]
 8017e92:	781b      	ldrb	r3, [r3, #0]
 8017e94:	2b00      	cmp	r3, #0
 8017e96:	d13c      	bne.n	8017f12 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8017e98:	4a20      	ldr	r2, [pc, #128]	; (8017f1c <USBD_LL_Init+0x94>)
 8017e9a:	687b      	ldr	r3, [r7, #4]
 8017e9c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8017ea0:	687b      	ldr	r3, [r7, #4]
 8017ea2:	4a1e      	ldr	r2, [pc, #120]	; (8017f1c <USBD_LL_Init+0x94>)
 8017ea4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8017ea8:	4b1c      	ldr	r3, [pc, #112]	; (8017f1c <USBD_LL_Init+0x94>)
 8017eaa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8017eae:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8017eb0:	4b1a      	ldr	r3, [pc, #104]	; (8017f1c <USBD_LL_Init+0x94>)
 8017eb2:	2206      	movs	r2, #6
 8017eb4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8017eb6:	4b19      	ldr	r3, [pc, #100]	; (8017f1c <USBD_LL_Init+0x94>)
 8017eb8:	2202      	movs	r2, #2
 8017eba:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017ebc:	4b17      	ldr	r3, [pc, #92]	; (8017f1c <USBD_LL_Init+0x94>)
 8017ebe:	2202      	movs	r2, #2
 8017ec0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017ec2:	4b16      	ldr	r3, [pc, #88]	; (8017f1c <USBD_LL_Init+0x94>)
 8017ec4:	2200      	movs	r2, #0
 8017ec6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8017ec8:	4b14      	ldr	r3, [pc, #80]	; (8017f1c <USBD_LL_Init+0x94>)
 8017eca:	2200      	movs	r2, #0
 8017ecc:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8017ece:	4b13      	ldr	r3, [pc, #76]	; (8017f1c <USBD_LL_Init+0x94>)
 8017ed0:	2200      	movs	r2, #0
 8017ed2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8017ed4:	4b11      	ldr	r3, [pc, #68]	; (8017f1c <USBD_LL_Init+0x94>)
 8017ed6:	2200      	movs	r2, #0
 8017ed8:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8017eda:	4b10      	ldr	r3, [pc, #64]	; (8017f1c <USBD_LL_Init+0x94>)
 8017edc:	2200      	movs	r2, #0
 8017ede:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8017ee0:	4b0e      	ldr	r3, [pc, #56]	; (8017f1c <USBD_LL_Init+0x94>)
 8017ee2:	2200      	movs	r2, #0
 8017ee4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8017ee6:	480d      	ldr	r0, [pc, #52]	; (8017f1c <USBD_LL_Init+0x94>)
 8017ee8:	f7ef f853 	bl	8006f92 <HAL_PCD_Init>
 8017eec:	4603      	mov	r3, r0
 8017eee:	2b00      	cmp	r3, #0
 8017ef0:	d001      	beq.n	8017ef6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8017ef2:	f7ea fe9f 	bl	8002c34 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8017ef6:	2180      	movs	r1, #128	; 0x80
 8017ef8:	4808      	ldr	r0, [pc, #32]	; (8017f1c <USBD_LL_Init+0x94>)
 8017efa:	f7f0 f92e 	bl	800815a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8017efe:	2240      	movs	r2, #64	; 0x40
 8017f00:	2100      	movs	r1, #0
 8017f02:	4806      	ldr	r0, [pc, #24]	; (8017f1c <USBD_LL_Init+0x94>)
 8017f04:	f7f0 f8e2 	bl	80080cc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8017f08:	2280      	movs	r2, #128	; 0x80
 8017f0a:	2101      	movs	r1, #1
 8017f0c:	4803      	ldr	r0, [pc, #12]	; (8017f1c <USBD_LL_Init+0x94>)
 8017f0e:	f7f0 f8dd 	bl	80080cc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8017f12:	2300      	movs	r3, #0
}
 8017f14:	4618      	mov	r0, r3
 8017f16:	3708      	adds	r7, #8
 8017f18:	46bd      	mov	sp, r7
 8017f1a:	bd80      	pop	{r7, pc}
 8017f1c:	2000fd90 	.word	0x2000fd90

08017f20 <USBD_LL_DeInit>:
  * @brief  De-Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_DeInit(USBD_HandleTypeDef *pdev)
{
 8017f20:	b580      	push	{r7, lr}
 8017f22:	b084      	sub	sp, #16
 8017f24:	af00      	add	r7, sp, #0
 8017f26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f28:	2300      	movs	r3, #0
 8017f2a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f2c:	2300      	movs	r3, #0
 8017f2e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_DeInit(pdev->pData);
 8017f30:	687b      	ldr	r3, [r7, #4]
 8017f32:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8017f36:	4618      	mov	r0, r3
 8017f38:	f7ef f94f 	bl	80071da <HAL_PCD_DeInit>
 8017f3c:	4603      	mov	r3, r0
 8017f3e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8017f40:	7bbb      	ldrb	r3, [r7, #14]
 8017f42:	2b03      	cmp	r3, #3
 8017f44:	d816      	bhi.n	8017f74 <USBD_LL_DeInit+0x54>
 8017f46:	a201      	add	r2, pc, #4	; (adr r2, 8017f4c <USBD_LL_DeInit+0x2c>)
 8017f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017f4c:	08017f5d 	.word	0x08017f5d
 8017f50:	08017f63 	.word	0x08017f63
 8017f54:	08017f69 	.word	0x08017f69
 8017f58:	08017f6f 	.word	0x08017f6f
    case HAL_OK :
      usb_status = USBD_OK;
 8017f5c:	2300      	movs	r3, #0
 8017f5e:	73fb      	strb	r3, [r7, #15]
    break;
 8017f60:	e00b      	b.n	8017f7a <USBD_LL_DeInit+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017f62:	2302      	movs	r3, #2
 8017f64:	73fb      	strb	r3, [r7, #15]
    break;
 8017f66:	e008      	b.n	8017f7a <USBD_LL_DeInit+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017f68:	2301      	movs	r3, #1
 8017f6a:	73fb      	strb	r3, [r7, #15]
    break;
 8017f6c:	e005      	b.n	8017f7a <USBD_LL_DeInit+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017f6e:	2302      	movs	r3, #2
 8017f70:	73fb      	strb	r3, [r7, #15]
    break;
 8017f72:	e002      	b.n	8017f7a <USBD_LL_DeInit+0x5a>
    default :
      usb_status = USBD_FAIL;
 8017f74:	2302      	movs	r3, #2
 8017f76:	73fb      	strb	r3, [r7, #15]
    break;
 8017f78:	bf00      	nop
  }
  return usb_status; 
 8017f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8017f7c:	4618      	mov	r0, r3
 8017f7e:	3710      	adds	r7, #16
 8017f80:	46bd      	mov	sp, r7
 8017f82:	bd80      	pop	{r7, pc}

08017f84 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017f84:	b580      	push	{r7, lr}
 8017f86:	b084      	sub	sp, #16
 8017f88:	af00      	add	r7, sp, #0
 8017f8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f8c:	2300      	movs	r3, #0
 8017f8e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f90:	2300      	movs	r3, #0
 8017f92:	73fb      	strb	r3, [r7, #15]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8017f94:	687b      	ldr	r3, [r7, #4]
 8017f96:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8017f9a:	4618      	mov	r0, r3
 8017f9c:	f7ef f939 	bl	8007212 <HAL_PCD_Start>
 8017fa0:	4603      	mov	r3, r0
 8017fa2:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8017fa4:	7bbb      	ldrb	r3, [r7, #14]
 8017fa6:	2b03      	cmp	r3, #3
 8017fa8:	d816      	bhi.n	8017fd8 <USBD_LL_Start+0x54>
 8017faa:	a201      	add	r2, pc, #4	; (adr r2, 8017fb0 <USBD_LL_Start+0x2c>)
 8017fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017fb0:	08017fc1 	.word	0x08017fc1
 8017fb4:	08017fc7 	.word	0x08017fc7
 8017fb8:	08017fcd 	.word	0x08017fcd
 8017fbc:	08017fd3 	.word	0x08017fd3
    case HAL_OK :
      usb_status = USBD_OK;
 8017fc0:	2300      	movs	r3, #0
 8017fc2:	73fb      	strb	r3, [r7, #15]
    break;
 8017fc4:	e00b      	b.n	8017fde <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017fc6:	2302      	movs	r3, #2
 8017fc8:	73fb      	strb	r3, [r7, #15]
    break;
 8017fca:	e008      	b.n	8017fde <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017fcc:	2301      	movs	r3, #1
 8017fce:	73fb      	strb	r3, [r7, #15]
    break;
 8017fd0:	e005      	b.n	8017fde <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017fd2:	2302      	movs	r3, #2
 8017fd4:	73fb      	strb	r3, [r7, #15]
    break;
 8017fd6:	e002      	b.n	8017fde <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8017fd8:	2302      	movs	r3, #2
 8017fda:	73fb      	strb	r3, [r7, #15]
    break;
 8017fdc:	bf00      	nop
  }
  return usb_status;
 8017fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8017fe0:	4618      	mov	r0, r3
 8017fe2:	3710      	adds	r7, #16
 8017fe4:	46bd      	mov	sp, r7
 8017fe6:	bd80      	pop	{r7, pc}

08017fe8 <USBD_LL_Stop>:
  * @brief  Stops the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 8017fe8:	b580      	push	{r7, lr}
 8017fea:	b084      	sub	sp, #16
 8017fec:	af00      	add	r7, sp, #0
 8017fee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ff0:	2300      	movs	r3, #0
 8017ff2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017ff4:	2300      	movs	r3, #0
 8017ff6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Stop(pdev->pData);
 8017ff8:	687b      	ldr	r3, [r7, #4]
 8017ffa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8017ffe:	4618      	mov	r0, r3
 8018000:	f7ef f936 	bl	8007270 <HAL_PCD_Stop>
 8018004:	4603      	mov	r3, r0
 8018006:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018008:	7bbb      	ldrb	r3, [r7, #14]
 801800a:	2b03      	cmp	r3, #3
 801800c:	d816      	bhi.n	801803c <USBD_LL_Stop+0x54>
 801800e:	a201      	add	r2, pc, #4	; (adr r2, 8018014 <USBD_LL_Stop+0x2c>)
 8018010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018014:	08018025 	.word	0x08018025
 8018018:	0801802b 	.word	0x0801802b
 801801c:	08018031 	.word	0x08018031
 8018020:	08018037 	.word	0x08018037
    case HAL_OK :
      usb_status = USBD_OK;
 8018024:	2300      	movs	r3, #0
 8018026:	73fb      	strb	r3, [r7, #15]
    break;
 8018028:	e00b      	b.n	8018042 <USBD_LL_Stop+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801802a:	2302      	movs	r3, #2
 801802c:	73fb      	strb	r3, [r7, #15]
    break;
 801802e:	e008      	b.n	8018042 <USBD_LL_Stop+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018030:	2301      	movs	r3, #1
 8018032:	73fb      	strb	r3, [r7, #15]
    break;
 8018034:	e005      	b.n	8018042 <USBD_LL_Stop+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018036:	2302      	movs	r3, #2
 8018038:	73fb      	strb	r3, [r7, #15]
    break;
 801803a:	e002      	b.n	8018042 <USBD_LL_Stop+0x5a>
    default :
      usb_status = USBD_FAIL;
 801803c:	2302      	movs	r3, #2
 801803e:	73fb      	strb	r3, [r7, #15]
    break;
 8018040:	bf00      	nop
  }
  return usb_status;
 8018042:	7bfb      	ldrb	r3, [r7, #15]
}
 8018044:	4618      	mov	r0, r3
 8018046:	3710      	adds	r7, #16
 8018048:	46bd      	mov	sp, r7
 801804a:	bd80      	pop	{r7, pc}

0801804c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801804c:	b580      	push	{r7, lr}
 801804e:	b084      	sub	sp, #16
 8018050:	af00      	add	r7, sp, #0
 8018052:	6078      	str	r0, [r7, #4]
 8018054:	4608      	mov	r0, r1
 8018056:	4611      	mov	r1, r2
 8018058:	461a      	mov	r2, r3
 801805a:	4603      	mov	r3, r0
 801805c:	70fb      	strb	r3, [r7, #3]
 801805e:	460b      	mov	r3, r1
 8018060:	70bb      	strb	r3, [r7, #2]
 8018062:	4613      	mov	r3, r2
 8018064:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018066:	2300      	movs	r3, #0
 8018068:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801806a:	2300      	movs	r3, #0
 801806c:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801806e:	687b      	ldr	r3, [r7, #4]
 8018070:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8018074:	78bb      	ldrb	r3, [r7, #2]
 8018076:	883a      	ldrh	r2, [r7, #0]
 8018078:	78f9      	ldrb	r1, [r7, #3]
 801807a:	f7ef fcf2 	bl	8007a62 <HAL_PCD_EP_Open>
 801807e:	4603      	mov	r3, r0
 8018080:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8018082:	7bbb      	ldrb	r3, [r7, #14]
 8018084:	2b03      	cmp	r3, #3
 8018086:	d817      	bhi.n	80180b8 <USBD_LL_OpenEP+0x6c>
 8018088:	a201      	add	r2, pc, #4	; (adr r2, 8018090 <USBD_LL_OpenEP+0x44>)
 801808a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801808e:	bf00      	nop
 8018090:	080180a1 	.word	0x080180a1
 8018094:	080180a7 	.word	0x080180a7
 8018098:	080180ad 	.word	0x080180ad
 801809c:	080180b3 	.word	0x080180b3
    case HAL_OK :
      usb_status = USBD_OK;
 80180a0:	2300      	movs	r3, #0
 80180a2:	73fb      	strb	r3, [r7, #15]
    break;
 80180a4:	e00b      	b.n	80180be <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80180a6:	2302      	movs	r3, #2
 80180a8:	73fb      	strb	r3, [r7, #15]
    break;
 80180aa:	e008      	b.n	80180be <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80180ac:	2301      	movs	r3, #1
 80180ae:	73fb      	strb	r3, [r7, #15]
    break;
 80180b0:	e005      	b.n	80180be <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80180b2:	2302      	movs	r3, #2
 80180b4:	73fb      	strb	r3, [r7, #15]
    break;
 80180b6:	e002      	b.n	80180be <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 80180b8:	2302      	movs	r3, #2
 80180ba:	73fb      	strb	r3, [r7, #15]
    break;
 80180bc:	bf00      	nop
  }
  return usb_status;
 80180be:	7bfb      	ldrb	r3, [r7, #15]
}
 80180c0:	4618      	mov	r0, r3
 80180c2:	3710      	adds	r7, #16
 80180c4:	46bd      	mov	sp, r7
 80180c6:	bd80      	pop	{r7, pc}

080180c8 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80180c8:	b580      	push	{r7, lr}
 80180ca:	b084      	sub	sp, #16
 80180cc:	af00      	add	r7, sp, #0
 80180ce:	6078      	str	r0, [r7, #4]
 80180d0:	460b      	mov	r3, r1
 80180d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80180d4:	2300      	movs	r3, #0
 80180d6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80180d8:	2300      	movs	r3, #0
 80180da:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80180dc:	687b      	ldr	r3, [r7, #4]
 80180de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80180e2:	78fa      	ldrb	r2, [r7, #3]
 80180e4:	4611      	mov	r1, r2
 80180e6:	4618      	mov	r0, r3
 80180e8:	f7ef fd23 	bl	8007b32 <HAL_PCD_EP_Close>
 80180ec:	4603      	mov	r3, r0
 80180ee:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 80180f0:	7bbb      	ldrb	r3, [r7, #14]
 80180f2:	2b03      	cmp	r3, #3
 80180f4:	d816      	bhi.n	8018124 <USBD_LL_CloseEP+0x5c>
 80180f6:	a201      	add	r2, pc, #4	; (adr r2, 80180fc <USBD_LL_CloseEP+0x34>)
 80180f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80180fc:	0801810d 	.word	0x0801810d
 8018100:	08018113 	.word	0x08018113
 8018104:	08018119 	.word	0x08018119
 8018108:	0801811f 	.word	0x0801811f
    case HAL_OK :
      usb_status = USBD_OK;
 801810c:	2300      	movs	r3, #0
 801810e:	73fb      	strb	r3, [r7, #15]
    break;
 8018110:	e00b      	b.n	801812a <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018112:	2302      	movs	r3, #2
 8018114:	73fb      	strb	r3, [r7, #15]
    break;
 8018116:	e008      	b.n	801812a <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018118:	2301      	movs	r3, #1
 801811a:	73fb      	strb	r3, [r7, #15]
    break;
 801811c:	e005      	b.n	801812a <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801811e:	2302      	movs	r3, #2
 8018120:	73fb      	strb	r3, [r7, #15]
    break;
 8018122:	e002      	b.n	801812a <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8018124:	2302      	movs	r3, #2
 8018126:	73fb      	strb	r3, [r7, #15]
    break;
 8018128:	bf00      	nop
  }
  return usb_status;  
 801812a:	7bfb      	ldrb	r3, [r7, #15]
}
 801812c:	4618      	mov	r0, r3
 801812e:	3710      	adds	r7, #16
 8018130:	46bd      	mov	sp, r7
 8018132:	bd80      	pop	{r7, pc}

08018134 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018134:	b580      	push	{r7, lr}
 8018136:	b084      	sub	sp, #16
 8018138:	af00      	add	r7, sp, #0
 801813a:	6078      	str	r0, [r7, #4]
 801813c:	460b      	mov	r3, r1
 801813e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018140:	2300      	movs	r3, #0
 8018142:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018144:	2300      	movs	r3, #0
 8018146:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8018148:	687b      	ldr	r3, [r7, #4]
 801814a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801814e:	78fa      	ldrb	r2, [r7, #3]
 8018150:	4611      	mov	r1, r2
 8018152:	4618      	mov	r0, r3
 8018154:	f7ef fe82 	bl	8007e5c <HAL_PCD_EP_Flush>
 8018158:	4603      	mov	r3, r0
 801815a:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 801815c:	7bbb      	ldrb	r3, [r7, #14]
 801815e:	2b03      	cmp	r3, #3
 8018160:	d816      	bhi.n	8018190 <USBD_LL_FlushEP+0x5c>
 8018162:	a201      	add	r2, pc, #4	; (adr r2, 8018168 <USBD_LL_FlushEP+0x34>)
 8018164:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018168:	08018179 	.word	0x08018179
 801816c:	0801817f 	.word	0x0801817f
 8018170:	08018185 	.word	0x08018185
 8018174:	0801818b 	.word	0x0801818b
    case HAL_OK :
      usb_status = USBD_OK;
 8018178:	2300      	movs	r3, #0
 801817a:	73fb      	strb	r3, [r7, #15]
    break;
 801817c:	e00b      	b.n	8018196 <USBD_LL_FlushEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801817e:	2302      	movs	r3, #2
 8018180:	73fb      	strb	r3, [r7, #15]
    break;
 8018182:	e008      	b.n	8018196 <USBD_LL_FlushEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018184:	2301      	movs	r3, #1
 8018186:	73fb      	strb	r3, [r7, #15]
    break;
 8018188:	e005      	b.n	8018196 <USBD_LL_FlushEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801818a:	2302      	movs	r3, #2
 801818c:	73fb      	strb	r3, [r7, #15]
    break;
 801818e:	e002      	b.n	8018196 <USBD_LL_FlushEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8018190:	2302      	movs	r3, #2
 8018192:	73fb      	strb	r3, [r7, #15]
    break;
 8018194:	bf00      	nop
  }
  return usb_status;  
 8018196:	7bfb      	ldrb	r3, [r7, #15]
}
 8018198:	4618      	mov	r0, r3
 801819a:	3710      	adds	r7, #16
 801819c:	46bd      	mov	sp, r7
 801819e:	bd80      	pop	{r7, pc}

080181a0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80181a0:	b580      	push	{r7, lr}
 80181a2:	b084      	sub	sp, #16
 80181a4:	af00      	add	r7, sp, #0
 80181a6:	6078      	str	r0, [r7, #4]
 80181a8:	460b      	mov	r3, r1
 80181aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80181ac:	2300      	movs	r3, #0
 80181ae:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80181b0:	2300      	movs	r3, #0
 80181b2:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80181b4:	687b      	ldr	r3, [r7, #4]
 80181b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80181ba:	78fa      	ldrb	r2, [r7, #3]
 80181bc:	4611      	mov	r1, r2
 80181be:	4618      	mov	r0, r3
 80181c0:	f7ef fd94 	bl	8007cec <HAL_PCD_EP_SetStall>
 80181c4:	4603      	mov	r3, r0
 80181c6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80181c8:	7bbb      	ldrb	r3, [r7, #14]
 80181ca:	2b03      	cmp	r3, #3
 80181cc:	d816      	bhi.n	80181fc <USBD_LL_StallEP+0x5c>
 80181ce:	a201      	add	r2, pc, #4	; (adr r2, 80181d4 <USBD_LL_StallEP+0x34>)
 80181d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80181d4:	080181e5 	.word	0x080181e5
 80181d8:	080181eb 	.word	0x080181eb
 80181dc:	080181f1 	.word	0x080181f1
 80181e0:	080181f7 	.word	0x080181f7
    case HAL_OK :
      usb_status = USBD_OK;
 80181e4:	2300      	movs	r3, #0
 80181e6:	73fb      	strb	r3, [r7, #15]
    break;
 80181e8:	e00b      	b.n	8018202 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80181ea:	2302      	movs	r3, #2
 80181ec:	73fb      	strb	r3, [r7, #15]
    break;
 80181ee:	e008      	b.n	8018202 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80181f0:	2301      	movs	r3, #1
 80181f2:	73fb      	strb	r3, [r7, #15]
    break;
 80181f4:	e005      	b.n	8018202 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80181f6:	2302      	movs	r3, #2
 80181f8:	73fb      	strb	r3, [r7, #15]
    break;
 80181fa:	e002      	b.n	8018202 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80181fc:	2302      	movs	r3, #2
 80181fe:	73fb      	strb	r3, [r7, #15]
    break;
 8018200:	bf00      	nop
  }
  return usb_status;  
 8018202:	7bfb      	ldrb	r3, [r7, #15]
}
 8018204:	4618      	mov	r0, r3
 8018206:	3710      	adds	r7, #16
 8018208:	46bd      	mov	sp, r7
 801820a:	bd80      	pop	{r7, pc}

0801820c <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801820c:	b580      	push	{r7, lr}
 801820e:	b084      	sub	sp, #16
 8018210:	af00      	add	r7, sp, #0
 8018212:	6078      	str	r0, [r7, #4]
 8018214:	460b      	mov	r3, r1
 8018216:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018218:	2300      	movs	r3, #0
 801821a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801821c:	2300      	movs	r3, #0
 801821e:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8018220:	687b      	ldr	r3, [r7, #4]
 8018222:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8018226:	78fa      	ldrb	r2, [r7, #3]
 8018228:	4611      	mov	r1, r2
 801822a:	4618      	mov	r0, r3
 801822c:	f7ef fdc0 	bl	8007db0 <HAL_PCD_EP_ClrStall>
 8018230:	4603      	mov	r3, r0
 8018232:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8018234:	7bbb      	ldrb	r3, [r7, #14]
 8018236:	2b03      	cmp	r3, #3
 8018238:	d816      	bhi.n	8018268 <USBD_LL_ClearStallEP+0x5c>
 801823a:	a201      	add	r2, pc, #4	; (adr r2, 8018240 <USBD_LL_ClearStallEP+0x34>)
 801823c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018240:	08018251 	.word	0x08018251
 8018244:	08018257 	.word	0x08018257
 8018248:	0801825d 	.word	0x0801825d
 801824c:	08018263 	.word	0x08018263
    case HAL_OK :
      usb_status = USBD_OK;
 8018250:	2300      	movs	r3, #0
 8018252:	73fb      	strb	r3, [r7, #15]
    break;
 8018254:	e00b      	b.n	801826e <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018256:	2302      	movs	r3, #2
 8018258:	73fb      	strb	r3, [r7, #15]
    break;
 801825a:	e008      	b.n	801826e <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801825c:	2301      	movs	r3, #1
 801825e:	73fb      	strb	r3, [r7, #15]
    break;
 8018260:	e005      	b.n	801826e <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018262:	2302      	movs	r3, #2
 8018264:	73fb      	strb	r3, [r7, #15]
    break;
 8018266:	e002      	b.n	801826e <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8018268:	2302      	movs	r3, #2
 801826a:	73fb      	strb	r3, [r7, #15]
    break;
 801826c:	bf00      	nop
  }
  return usb_status; 
 801826e:	7bfb      	ldrb	r3, [r7, #15]
}
 8018270:	4618      	mov	r0, r3
 8018272:	3710      	adds	r7, #16
 8018274:	46bd      	mov	sp, r7
 8018276:	bd80      	pop	{r7, pc}

08018278 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018278:	b480      	push	{r7}
 801827a:	b085      	sub	sp, #20
 801827c:	af00      	add	r7, sp, #0
 801827e:	6078      	str	r0, [r7, #4]
 8018280:	460b      	mov	r3, r1
 8018282:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8018284:	687b      	ldr	r3, [r7, #4]
 8018286:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801828a:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 801828c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018290:	2b00      	cmp	r3, #0
 8018292:	da0b      	bge.n	80182ac <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8018294:	78fb      	ldrb	r3, [r7, #3]
 8018296:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801829a:	68f9      	ldr	r1, [r7, #12]
 801829c:	4613      	mov	r3, r2
 801829e:	00db      	lsls	r3, r3, #3
 80182a0:	1a9b      	subs	r3, r3, r2
 80182a2:	009b      	lsls	r3, r3, #2
 80182a4:	440b      	add	r3, r1
 80182a6:	333e      	adds	r3, #62	; 0x3e
 80182a8:	781b      	ldrb	r3, [r3, #0]
 80182aa:	e00b      	b.n	80182c4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80182ac:	78fb      	ldrb	r3, [r7, #3]
 80182ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80182b2:	68f9      	ldr	r1, [r7, #12]
 80182b4:	4613      	mov	r3, r2
 80182b6:	00db      	lsls	r3, r3, #3
 80182b8:	1a9b      	subs	r3, r3, r2
 80182ba:	009b      	lsls	r3, r3, #2
 80182bc:	440b      	add	r3, r1
 80182be:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80182c2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80182c4:	4618      	mov	r0, r3
 80182c6:	3714      	adds	r7, #20
 80182c8:	46bd      	mov	sp, r7
 80182ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182ce:	4770      	bx	lr

080182d0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80182d0:	b580      	push	{r7, lr}
 80182d2:	b084      	sub	sp, #16
 80182d4:	af00      	add	r7, sp, #0
 80182d6:	6078      	str	r0, [r7, #4]
 80182d8:	460b      	mov	r3, r1
 80182da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80182dc:	2300      	movs	r3, #0
 80182de:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80182e0:	2300      	movs	r3, #0
 80182e2:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80182e4:	687b      	ldr	r3, [r7, #4]
 80182e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80182ea:	78fa      	ldrb	r2, [r7, #3]
 80182ec:	4611      	mov	r1, r2
 80182ee:	4618      	mov	r0, r3
 80182f0:	f7ef fb92 	bl	8007a18 <HAL_PCD_SetAddress>
 80182f4:	4603      	mov	r3, r0
 80182f6:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 80182f8:	7bbb      	ldrb	r3, [r7, #14]
 80182fa:	2b03      	cmp	r3, #3
 80182fc:	d816      	bhi.n	801832c <USBD_LL_SetUSBAddress+0x5c>
 80182fe:	a201      	add	r2, pc, #4	; (adr r2, 8018304 <USBD_LL_SetUSBAddress+0x34>)
 8018300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018304:	08018315 	.word	0x08018315
 8018308:	0801831b 	.word	0x0801831b
 801830c:	08018321 	.word	0x08018321
 8018310:	08018327 	.word	0x08018327
    case HAL_OK :
      usb_status = USBD_OK;
 8018314:	2300      	movs	r3, #0
 8018316:	73fb      	strb	r3, [r7, #15]
    break;
 8018318:	e00b      	b.n	8018332 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801831a:	2302      	movs	r3, #2
 801831c:	73fb      	strb	r3, [r7, #15]
    break;
 801831e:	e008      	b.n	8018332 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018320:	2301      	movs	r3, #1
 8018322:	73fb      	strb	r3, [r7, #15]
    break;
 8018324:	e005      	b.n	8018332 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018326:	2302      	movs	r3, #2
 8018328:	73fb      	strb	r3, [r7, #15]
    break;
 801832a:	e002      	b.n	8018332 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 801832c:	2302      	movs	r3, #2
 801832e:	73fb      	strb	r3, [r7, #15]
    break;
 8018330:	bf00      	nop
  }
  return usb_status;  
 8018332:	7bfb      	ldrb	r3, [r7, #15]
}
 8018334:	4618      	mov	r0, r3
 8018336:	3710      	adds	r7, #16
 8018338:	46bd      	mov	sp, r7
 801833a:	bd80      	pop	{r7, pc}

0801833c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 801833c:	b580      	push	{r7, lr}
 801833e:	b086      	sub	sp, #24
 8018340:	af00      	add	r7, sp, #0
 8018342:	60f8      	str	r0, [r7, #12]
 8018344:	607a      	str	r2, [r7, #4]
 8018346:	461a      	mov	r2, r3
 8018348:	460b      	mov	r3, r1
 801834a:	72fb      	strb	r3, [r7, #11]
 801834c:	4613      	mov	r3, r2
 801834e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018350:	2300      	movs	r3, #0
 8018352:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018354:	2300      	movs	r3, #0
 8018356:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8018358:	68fb      	ldr	r3, [r7, #12]
 801835a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 801835e:	893b      	ldrh	r3, [r7, #8]
 8018360:	7af9      	ldrb	r1, [r7, #11]
 8018362:	687a      	ldr	r2, [r7, #4]
 8018364:	f7ef fc85 	bl	8007c72 <HAL_PCD_EP_Transmit>
 8018368:	4603      	mov	r3, r0
 801836a:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 801836c:	7dbb      	ldrb	r3, [r7, #22]
 801836e:	2b03      	cmp	r3, #3
 8018370:	d816      	bhi.n	80183a0 <USBD_LL_Transmit+0x64>
 8018372:	a201      	add	r2, pc, #4	; (adr r2, 8018378 <USBD_LL_Transmit+0x3c>)
 8018374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018378:	08018389 	.word	0x08018389
 801837c:	0801838f 	.word	0x0801838f
 8018380:	08018395 	.word	0x08018395
 8018384:	0801839b 	.word	0x0801839b
    case HAL_OK :
      usb_status = USBD_OK;
 8018388:	2300      	movs	r3, #0
 801838a:	75fb      	strb	r3, [r7, #23]
    break;
 801838c:	e00b      	b.n	80183a6 <USBD_LL_Transmit+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801838e:	2302      	movs	r3, #2
 8018390:	75fb      	strb	r3, [r7, #23]
    break;
 8018392:	e008      	b.n	80183a6 <USBD_LL_Transmit+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018394:	2301      	movs	r3, #1
 8018396:	75fb      	strb	r3, [r7, #23]
    break;
 8018398:	e005      	b.n	80183a6 <USBD_LL_Transmit+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801839a:	2302      	movs	r3, #2
 801839c:	75fb      	strb	r3, [r7, #23]
    break;
 801839e:	e002      	b.n	80183a6 <USBD_LL_Transmit+0x6a>
    default :
      usb_status = USBD_FAIL;
 80183a0:	2302      	movs	r3, #2
 80183a2:	75fb      	strb	r3, [r7, #23]
    break;
 80183a4:	bf00      	nop
  }
  return usb_status;    
 80183a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80183a8:	4618      	mov	r0, r3
 80183aa:	3718      	adds	r7, #24
 80183ac:	46bd      	mov	sp, r7
 80183ae:	bd80      	pop	{r7, pc}

080183b0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80183b0:	b580      	push	{r7, lr}
 80183b2:	b086      	sub	sp, #24
 80183b4:	af00      	add	r7, sp, #0
 80183b6:	60f8      	str	r0, [r7, #12]
 80183b8:	607a      	str	r2, [r7, #4]
 80183ba:	461a      	mov	r2, r3
 80183bc:	460b      	mov	r3, r1
 80183be:	72fb      	strb	r3, [r7, #11]
 80183c0:	4613      	mov	r3, r2
 80183c2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80183c4:	2300      	movs	r3, #0
 80183c6:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80183c8:	2300      	movs	r3, #0
 80183ca:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80183cc:	68fb      	ldr	r3, [r7, #12]
 80183ce:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80183d2:	893b      	ldrh	r3, [r7, #8]
 80183d4:	7af9      	ldrb	r1, [r7, #11]
 80183d6:	687a      	ldr	r2, [r7, #4]
 80183d8:	f7ef fbf5 	bl	8007bc6 <HAL_PCD_EP_Receive>
 80183dc:	4603      	mov	r3, r0
 80183de:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 80183e0:	7dbb      	ldrb	r3, [r7, #22]
 80183e2:	2b03      	cmp	r3, #3
 80183e4:	d816      	bhi.n	8018414 <USBD_LL_PrepareReceive+0x64>
 80183e6:	a201      	add	r2, pc, #4	; (adr r2, 80183ec <USBD_LL_PrepareReceive+0x3c>)
 80183e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80183ec:	080183fd 	.word	0x080183fd
 80183f0:	08018403 	.word	0x08018403
 80183f4:	08018409 	.word	0x08018409
 80183f8:	0801840f 	.word	0x0801840f
    case HAL_OK :
      usb_status = USBD_OK;
 80183fc:	2300      	movs	r3, #0
 80183fe:	75fb      	strb	r3, [r7, #23]
    break;
 8018400:	e00b      	b.n	801841a <USBD_LL_PrepareReceive+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018402:	2302      	movs	r3, #2
 8018404:	75fb      	strb	r3, [r7, #23]
    break;
 8018406:	e008      	b.n	801841a <USBD_LL_PrepareReceive+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018408:	2301      	movs	r3, #1
 801840a:	75fb      	strb	r3, [r7, #23]
    break;
 801840c:	e005      	b.n	801841a <USBD_LL_PrepareReceive+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801840e:	2302      	movs	r3, #2
 8018410:	75fb      	strb	r3, [r7, #23]
    break;
 8018412:	e002      	b.n	801841a <USBD_LL_PrepareReceive+0x6a>
    default :
      usb_status = USBD_FAIL;
 8018414:	2302      	movs	r3, #2
 8018416:	75fb      	strb	r3, [r7, #23]
    break;
 8018418:	bf00      	nop
  }
  return usb_status; 
 801841a:	7dfb      	ldrb	r3, [r7, #23]
}
 801841c:	4618      	mov	r0, r3
 801841e:	3718      	adds	r7, #24
 8018420:	46bd      	mov	sp, r7
 8018422:	bd80      	pop	{r7, pc}

08018424 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018424:	b580      	push	{r7, lr}
 8018426:	b082      	sub	sp, #8
 8018428:	af00      	add	r7, sp, #0
 801842a:	6078      	str	r0, [r7, #4]
 801842c:	460b      	mov	r3, r1
 801842e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018430:	687b      	ldr	r3, [r7, #4]
 8018432:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8018436:	78fa      	ldrb	r2, [r7, #3]
 8018438:	4611      	mov	r1, r2
 801843a:	4618      	mov	r0, r3
 801843c:	f7ef fc01 	bl	8007c42 <HAL_PCD_EP_GetRxCount>
 8018440:	4603      	mov	r3, r0
}
 8018442:	4618      	mov	r0, r3
 8018444:	3708      	adds	r7, #8
 8018446:	46bd      	mov	sp, r7
 8018448:	bd80      	pop	{r7, pc}
	...

0801844c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801844c:	b480      	push	{r7}
 801844e:	b083      	sub	sp, #12
 8018450:	af00      	add	r7, sp, #0
 8018452:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018454:	4b03      	ldr	r3, [pc, #12]	; (8018464 <USBD_static_malloc+0x18>)
}
 8018456:	4618      	mov	r0, r3
 8018458:	370c      	adds	r7, #12
 801845a:	46bd      	mov	sp, r7
 801845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018460:	4770      	bx	lr
 8018462:	bf00      	nop
 8018464:	20009ad0 	.word	0x20009ad0

08018468 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018468:	b480      	push	{r7}
 801846a:	b083      	sub	sp, #12
 801846c:	af00      	add	r7, sp, #0
 801846e:	6078      	str	r0, [r7, #4]

}
 8018470:	bf00      	nop
 8018472:	370c      	adds	r7, #12
 8018474:	46bd      	mov	sp, r7
 8018476:	f85d 7b04 	ldr.w	r7, [sp], #4
 801847a:	4770      	bx	lr

0801847c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801847c:	b580      	push	{r7, lr}
 801847e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8018480:	f7e9 fc7a 	bl	8001d78 <SystemClock_Config>
}
 8018484:	bf00      	nop
 8018486:	bd80      	pop	{r7, pc}

08018488 <__errno>:
 8018488:	4b01      	ldr	r3, [pc, #4]	; (8018490 <__errno+0x8>)
 801848a:	6818      	ldr	r0, [r3, #0]
 801848c:	4770      	bx	lr
 801848e:	bf00      	nop
 8018490:	200001ac 	.word	0x200001ac

08018494 <__libc_init_array>:
 8018494:	b570      	push	{r4, r5, r6, lr}
 8018496:	4e0d      	ldr	r6, [pc, #52]	; (80184cc <__libc_init_array+0x38>)
 8018498:	4c0d      	ldr	r4, [pc, #52]	; (80184d0 <__libc_init_array+0x3c>)
 801849a:	1ba4      	subs	r4, r4, r6
 801849c:	10a4      	asrs	r4, r4, #2
 801849e:	2500      	movs	r5, #0
 80184a0:	42a5      	cmp	r5, r4
 80184a2:	d109      	bne.n	80184b8 <__libc_init_array+0x24>
 80184a4:	4e0b      	ldr	r6, [pc, #44]	; (80184d4 <__libc_init_array+0x40>)
 80184a6:	4c0c      	ldr	r4, [pc, #48]	; (80184d8 <__libc_init_array+0x44>)
 80184a8:	f001 f810 	bl	80194cc <_init>
 80184ac:	1ba4      	subs	r4, r4, r6
 80184ae:	10a4      	asrs	r4, r4, #2
 80184b0:	2500      	movs	r5, #0
 80184b2:	42a5      	cmp	r5, r4
 80184b4:	d105      	bne.n	80184c2 <__libc_init_array+0x2e>
 80184b6:	bd70      	pop	{r4, r5, r6, pc}
 80184b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80184bc:	4798      	blx	r3
 80184be:	3501      	adds	r5, #1
 80184c0:	e7ee      	b.n	80184a0 <__libc_init_array+0xc>
 80184c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80184c6:	4798      	blx	r3
 80184c8:	3501      	adds	r5, #1
 80184ca:	e7f2      	b.n	80184b2 <__libc_init_array+0x1e>
 80184cc:	0801c144 	.word	0x0801c144
 80184d0:	0801c144 	.word	0x0801c144
 80184d4:	0801c144 	.word	0x0801c144
 80184d8:	0801c148 	.word	0x0801c148

080184dc <memcpy>:
 80184dc:	b510      	push	{r4, lr}
 80184de:	1e43      	subs	r3, r0, #1
 80184e0:	440a      	add	r2, r1
 80184e2:	4291      	cmp	r1, r2
 80184e4:	d100      	bne.n	80184e8 <memcpy+0xc>
 80184e6:	bd10      	pop	{r4, pc}
 80184e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80184ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80184f0:	e7f7      	b.n	80184e2 <memcpy+0x6>

080184f2 <memmove>:
 80184f2:	4288      	cmp	r0, r1
 80184f4:	b510      	push	{r4, lr}
 80184f6:	eb01 0302 	add.w	r3, r1, r2
 80184fa:	d807      	bhi.n	801850c <memmove+0x1a>
 80184fc:	1e42      	subs	r2, r0, #1
 80184fe:	4299      	cmp	r1, r3
 8018500:	d00a      	beq.n	8018518 <memmove+0x26>
 8018502:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018506:	f802 4f01 	strb.w	r4, [r2, #1]!
 801850a:	e7f8      	b.n	80184fe <memmove+0xc>
 801850c:	4283      	cmp	r3, r0
 801850e:	d9f5      	bls.n	80184fc <memmove+0xa>
 8018510:	1881      	adds	r1, r0, r2
 8018512:	1ad2      	subs	r2, r2, r3
 8018514:	42d3      	cmn	r3, r2
 8018516:	d100      	bne.n	801851a <memmove+0x28>
 8018518:	bd10      	pop	{r4, pc}
 801851a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801851e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8018522:	e7f7      	b.n	8018514 <memmove+0x22>

08018524 <memset>:
 8018524:	4402      	add	r2, r0
 8018526:	4603      	mov	r3, r0
 8018528:	4293      	cmp	r3, r2
 801852a:	d100      	bne.n	801852e <memset+0xa>
 801852c:	4770      	bx	lr
 801852e:	f803 1b01 	strb.w	r1, [r3], #1
 8018532:	e7f9      	b.n	8018528 <memset+0x4>

08018534 <_puts_r>:
 8018534:	b570      	push	{r4, r5, r6, lr}
 8018536:	460e      	mov	r6, r1
 8018538:	4605      	mov	r5, r0
 801853a:	b118      	cbz	r0, 8018544 <_puts_r+0x10>
 801853c:	6983      	ldr	r3, [r0, #24]
 801853e:	b90b      	cbnz	r3, 8018544 <_puts_r+0x10>
 8018540:	f000 fa60 	bl	8018a04 <__sinit>
 8018544:	69ab      	ldr	r3, [r5, #24]
 8018546:	68ac      	ldr	r4, [r5, #8]
 8018548:	b913      	cbnz	r3, 8018550 <_puts_r+0x1c>
 801854a:	4628      	mov	r0, r5
 801854c:	f000 fa5a 	bl	8018a04 <__sinit>
 8018550:	4b23      	ldr	r3, [pc, #140]	; (80185e0 <_puts_r+0xac>)
 8018552:	429c      	cmp	r4, r3
 8018554:	d117      	bne.n	8018586 <_puts_r+0x52>
 8018556:	686c      	ldr	r4, [r5, #4]
 8018558:	89a3      	ldrh	r3, [r4, #12]
 801855a:	071b      	lsls	r3, r3, #28
 801855c:	d51d      	bpl.n	801859a <_puts_r+0x66>
 801855e:	6923      	ldr	r3, [r4, #16]
 8018560:	b1db      	cbz	r3, 801859a <_puts_r+0x66>
 8018562:	3e01      	subs	r6, #1
 8018564:	68a3      	ldr	r3, [r4, #8]
 8018566:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801856a:	3b01      	subs	r3, #1
 801856c:	60a3      	str	r3, [r4, #8]
 801856e:	b9e9      	cbnz	r1, 80185ac <_puts_r+0x78>
 8018570:	2b00      	cmp	r3, #0
 8018572:	da2e      	bge.n	80185d2 <_puts_r+0x9e>
 8018574:	4622      	mov	r2, r4
 8018576:	210a      	movs	r1, #10
 8018578:	4628      	mov	r0, r5
 801857a:	f000 f893 	bl	80186a4 <__swbuf_r>
 801857e:	3001      	adds	r0, #1
 8018580:	d011      	beq.n	80185a6 <_puts_r+0x72>
 8018582:	200a      	movs	r0, #10
 8018584:	e011      	b.n	80185aa <_puts_r+0x76>
 8018586:	4b17      	ldr	r3, [pc, #92]	; (80185e4 <_puts_r+0xb0>)
 8018588:	429c      	cmp	r4, r3
 801858a:	d101      	bne.n	8018590 <_puts_r+0x5c>
 801858c:	68ac      	ldr	r4, [r5, #8]
 801858e:	e7e3      	b.n	8018558 <_puts_r+0x24>
 8018590:	4b15      	ldr	r3, [pc, #84]	; (80185e8 <_puts_r+0xb4>)
 8018592:	429c      	cmp	r4, r3
 8018594:	bf08      	it	eq
 8018596:	68ec      	ldreq	r4, [r5, #12]
 8018598:	e7de      	b.n	8018558 <_puts_r+0x24>
 801859a:	4621      	mov	r1, r4
 801859c:	4628      	mov	r0, r5
 801859e:	f000 f8d3 	bl	8018748 <__swsetup_r>
 80185a2:	2800      	cmp	r0, #0
 80185a4:	d0dd      	beq.n	8018562 <_puts_r+0x2e>
 80185a6:	f04f 30ff 	mov.w	r0, #4294967295
 80185aa:	bd70      	pop	{r4, r5, r6, pc}
 80185ac:	2b00      	cmp	r3, #0
 80185ae:	da04      	bge.n	80185ba <_puts_r+0x86>
 80185b0:	69a2      	ldr	r2, [r4, #24]
 80185b2:	429a      	cmp	r2, r3
 80185b4:	dc06      	bgt.n	80185c4 <_puts_r+0x90>
 80185b6:	290a      	cmp	r1, #10
 80185b8:	d004      	beq.n	80185c4 <_puts_r+0x90>
 80185ba:	6823      	ldr	r3, [r4, #0]
 80185bc:	1c5a      	adds	r2, r3, #1
 80185be:	6022      	str	r2, [r4, #0]
 80185c0:	7019      	strb	r1, [r3, #0]
 80185c2:	e7cf      	b.n	8018564 <_puts_r+0x30>
 80185c4:	4622      	mov	r2, r4
 80185c6:	4628      	mov	r0, r5
 80185c8:	f000 f86c 	bl	80186a4 <__swbuf_r>
 80185cc:	3001      	adds	r0, #1
 80185ce:	d1c9      	bne.n	8018564 <_puts_r+0x30>
 80185d0:	e7e9      	b.n	80185a6 <_puts_r+0x72>
 80185d2:	6823      	ldr	r3, [r4, #0]
 80185d4:	200a      	movs	r0, #10
 80185d6:	1c5a      	adds	r2, r3, #1
 80185d8:	6022      	str	r2, [r4, #0]
 80185da:	7018      	strb	r0, [r3, #0]
 80185dc:	e7e5      	b.n	80185aa <_puts_r+0x76>
 80185de:	bf00      	nop
 80185e0:	0801c0c8 	.word	0x0801c0c8
 80185e4:	0801c0e8 	.word	0x0801c0e8
 80185e8:	0801c0a8 	.word	0x0801c0a8

080185ec <puts>:
 80185ec:	4b02      	ldr	r3, [pc, #8]	; (80185f8 <puts+0xc>)
 80185ee:	4601      	mov	r1, r0
 80185f0:	6818      	ldr	r0, [r3, #0]
 80185f2:	f7ff bf9f 	b.w	8018534 <_puts_r>
 80185f6:	bf00      	nop
 80185f8:	200001ac 	.word	0x200001ac

080185fc <rand>:
 80185fc:	b538      	push	{r3, r4, r5, lr}
 80185fe:	4b13      	ldr	r3, [pc, #76]	; (801864c <rand+0x50>)
 8018600:	681c      	ldr	r4, [r3, #0]
 8018602:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8018604:	b97b      	cbnz	r3, 8018626 <rand+0x2a>
 8018606:	2018      	movs	r0, #24
 8018608:	f000 faea 	bl	8018be0 <malloc>
 801860c:	4a10      	ldr	r2, [pc, #64]	; (8018650 <rand+0x54>)
 801860e:	4b11      	ldr	r3, [pc, #68]	; (8018654 <rand+0x58>)
 8018610:	63a0      	str	r0, [r4, #56]	; 0x38
 8018612:	e9c0 2300 	strd	r2, r3, [r0]
 8018616:	4b10      	ldr	r3, [pc, #64]	; (8018658 <rand+0x5c>)
 8018618:	6083      	str	r3, [r0, #8]
 801861a:	230b      	movs	r3, #11
 801861c:	8183      	strh	r3, [r0, #12]
 801861e:	2201      	movs	r2, #1
 8018620:	2300      	movs	r3, #0
 8018622:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8018626:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8018628:	480c      	ldr	r0, [pc, #48]	; (801865c <rand+0x60>)
 801862a:	690a      	ldr	r2, [r1, #16]
 801862c:	694b      	ldr	r3, [r1, #20]
 801862e:	4c0c      	ldr	r4, [pc, #48]	; (8018660 <rand+0x64>)
 8018630:	4350      	muls	r0, r2
 8018632:	fb04 0003 	mla	r0, r4, r3, r0
 8018636:	fba2 2304 	umull	r2, r3, r2, r4
 801863a:	4403      	add	r3, r0
 801863c:	1c54      	adds	r4, r2, #1
 801863e:	f143 0500 	adc.w	r5, r3, #0
 8018642:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8018646:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 801864a:	bd38      	pop	{r3, r4, r5, pc}
 801864c:	200001ac 	.word	0x200001ac
 8018650:	abcd330e 	.word	0xabcd330e
 8018654:	e66d1234 	.word	0xe66d1234
 8018658:	0005deec 	.word	0x0005deec
 801865c:	5851f42d 	.word	0x5851f42d
 8018660:	4c957f2d 	.word	0x4c957f2d

08018664 <siprintf>:
 8018664:	b40e      	push	{r1, r2, r3}
 8018666:	b500      	push	{lr}
 8018668:	b09c      	sub	sp, #112	; 0x70
 801866a:	ab1d      	add	r3, sp, #116	; 0x74
 801866c:	9002      	str	r0, [sp, #8]
 801866e:	9006      	str	r0, [sp, #24]
 8018670:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8018674:	4809      	ldr	r0, [pc, #36]	; (801869c <siprintf+0x38>)
 8018676:	9107      	str	r1, [sp, #28]
 8018678:	9104      	str	r1, [sp, #16]
 801867a:	4909      	ldr	r1, [pc, #36]	; (80186a0 <siprintf+0x3c>)
 801867c:	f853 2b04 	ldr.w	r2, [r3], #4
 8018680:	9105      	str	r1, [sp, #20]
 8018682:	6800      	ldr	r0, [r0, #0]
 8018684:	9301      	str	r3, [sp, #4]
 8018686:	a902      	add	r1, sp, #8
 8018688:	f000 fbb4 	bl	8018df4 <_svfiprintf_r>
 801868c:	9b02      	ldr	r3, [sp, #8]
 801868e:	2200      	movs	r2, #0
 8018690:	701a      	strb	r2, [r3, #0]
 8018692:	b01c      	add	sp, #112	; 0x70
 8018694:	f85d eb04 	ldr.w	lr, [sp], #4
 8018698:	b003      	add	sp, #12
 801869a:	4770      	bx	lr
 801869c:	200001ac 	.word	0x200001ac
 80186a0:	ffff0208 	.word	0xffff0208

080186a4 <__swbuf_r>:
 80186a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80186a6:	460e      	mov	r6, r1
 80186a8:	4614      	mov	r4, r2
 80186aa:	4605      	mov	r5, r0
 80186ac:	b118      	cbz	r0, 80186b6 <__swbuf_r+0x12>
 80186ae:	6983      	ldr	r3, [r0, #24]
 80186b0:	b90b      	cbnz	r3, 80186b6 <__swbuf_r+0x12>
 80186b2:	f000 f9a7 	bl	8018a04 <__sinit>
 80186b6:	4b21      	ldr	r3, [pc, #132]	; (801873c <__swbuf_r+0x98>)
 80186b8:	429c      	cmp	r4, r3
 80186ba:	d12a      	bne.n	8018712 <__swbuf_r+0x6e>
 80186bc:	686c      	ldr	r4, [r5, #4]
 80186be:	69a3      	ldr	r3, [r4, #24]
 80186c0:	60a3      	str	r3, [r4, #8]
 80186c2:	89a3      	ldrh	r3, [r4, #12]
 80186c4:	071a      	lsls	r2, r3, #28
 80186c6:	d52e      	bpl.n	8018726 <__swbuf_r+0x82>
 80186c8:	6923      	ldr	r3, [r4, #16]
 80186ca:	b363      	cbz	r3, 8018726 <__swbuf_r+0x82>
 80186cc:	6923      	ldr	r3, [r4, #16]
 80186ce:	6820      	ldr	r0, [r4, #0]
 80186d0:	1ac0      	subs	r0, r0, r3
 80186d2:	6963      	ldr	r3, [r4, #20]
 80186d4:	b2f6      	uxtb	r6, r6
 80186d6:	4283      	cmp	r3, r0
 80186d8:	4637      	mov	r7, r6
 80186da:	dc04      	bgt.n	80186e6 <__swbuf_r+0x42>
 80186dc:	4621      	mov	r1, r4
 80186de:	4628      	mov	r0, r5
 80186e0:	f000 f926 	bl	8018930 <_fflush_r>
 80186e4:	bb28      	cbnz	r0, 8018732 <__swbuf_r+0x8e>
 80186e6:	68a3      	ldr	r3, [r4, #8]
 80186e8:	3b01      	subs	r3, #1
 80186ea:	60a3      	str	r3, [r4, #8]
 80186ec:	6823      	ldr	r3, [r4, #0]
 80186ee:	1c5a      	adds	r2, r3, #1
 80186f0:	6022      	str	r2, [r4, #0]
 80186f2:	701e      	strb	r6, [r3, #0]
 80186f4:	6963      	ldr	r3, [r4, #20]
 80186f6:	3001      	adds	r0, #1
 80186f8:	4283      	cmp	r3, r0
 80186fa:	d004      	beq.n	8018706 <__swbuf_r+0x62>
 80186fc:	89a3      	ldrh	r3, [r4, #12]
 80186fe:	07db      	lsls	r3, r3, #31
 8018700:	d519      	bpl.n	8018736 <__swbuf_r+0x92>
 8018702:	2e0a      	cmp	r6, #10
 8018704:	d117      	bne.n	8018736 <__swbuf_r+0x92>
 8018706:	4621      	mov	r1, r4
 8018708:	4628      	mov	r0, r5
 801870a:	f000 f911 	bl	8018930 <_fflush_r>
 801870e:	b190      	cbz	r0, 8018736 <__swbuf_r+0x92>
 8018710:	e00f      	b.n	8018732 <__swbuf_r+0x8e>
 8018712:	4b0b      	ldr	r3, [pc, #44]	; (8018740 <__swbuf_r+0x9c>)
 8018714:	429c      	cmp	r4, r3
 8018716:	d101      	bne.n	801871c <__swbuf_r+0x78>
 8018718:	68ac      	ldr	r4, [r5, #8]
 801871a:	e7d0      	b.n	80186be <__swbuf_r+0x1a>
 801871c:	4b09      	ldr	r3, [pc, #36]	; (8018744 <__swbuf_r+0xa0>)
 801871e:	429c      	cmp	r4, r3
 8018720:	bf08      	it	eq
 8018722:	68ec      	ldreq	r4, [r5, #12]
 8018724:	e7cb      	b.n	80186be <__swbuf_r+0x1a>
 8018726:	4621      	mov	r1, r4
 8018728:	4628      	mov	r0, r5
 801872a:	f000 f80d 	bl	8018748 <__swsetup_r>
 801872e:	2800      	cmp	r0, #0
 8018730:	d0cc      	beq.n	80186cc <__swbuf_r+0x28>
 8018732:	f04f 37ff 	mov.w	r7, #4294967295
 8018736:	4638      	mov	r0, r7
 8018738:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801873a:	bf00      	nop
 801873c:	0801c0c8 	.word	0x0801c0c8
 8018740:	0801c0e8 	.word	0x0801c0e8
 8018744:	0801c0a8 	.word	0x0801c0a8

08018748 <__swsetup_r>:
 8018748:	4b32      	ldr	r3, [pc, #200]	; (8018814 <__swsetup_r+0xcc>)
 801874a:	b570      	push	{r4, r5, r6, lr}
 801874c:	681d      	ldr	r5, [r3, #0]
 801874e:	4606      	mov	r6, r0
 8018750:	460c      	mov	r4, r1
 8018752:	b125      	cbz	r5, 801875e <__swsetup_r+0x16>
 8018754:	69ab      	ldr	r3, [r5, #24]
 8018756:	b913      	cbnz	r3, 801875e <__swsetup_r+0x16>
 8018758:	4628      	mov	r0, r5
 801875a:	f000 f953 	bl	8018a04 <__sinit>
 801875e:	4b2e      	ldr	r3, [pc, #184]	; (8018818 <__swsetup_r+0xd0>)
 8018760:	429c      	cmp	r4, r3
 8018762:	d10f      	bne.n	8018784 <__swsetup_r+0x3c>
 8018764:	686c      	ldr	r4, [r5, #4]
 8018766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801876a:	b29a      	uxth	r2, r3
 801876c:	0715      	lsls	r5, r2, #28
 801876e:	d42c      	bmi.n	80187ca <__swsetup_r+0x82>
 8018770:	06d0      	lsls	r0, r2, #27
 8018772:	d411      	bmi.n	8018798 <__swsetup_r+0x50>
 8018774:	2209      	movs	r2, #9
 8018776:	6032      	str	r2, [r6, #0]
 8018778:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801877c:	81a3      	strh	r3, [r4, #12]
 801877e:	f04f 30ff 	mov.w	r0, #4294967295
 8018782:	e03e      	b.n	8018802 <__swsetup_r+0xba>
 8018784:	4b25      	ldr	r3, [pc, #148]	; (801881c <__swsetup_r+0xd4>)
 8018786:	429c      	cmp	r4, r3
 8018788:	d101      	bne.n	801878e <__swsetup_r+0x46>
 801878a:	68ac      	ldr	r4, [r5, #8]
 801878c:	e7eb      	b.n	8018766 <__swsetup_r+0x1e>
 801878e:	4b24      	ldr	r3, [pc, #144]	; (8018820 <__swsetup_r+0xd8>)
 8018790:	429c      	cmp	r4, r3
 8018792:	bf08      	it	eq
 8018794:	68ec      	ldreq	r4, [r5, #12]
 8018796:	e7e6      	b.n	8018766 <__swsetup_r+0x1e>
 8018798:	0751      	lsls	r1, r2, #29
 801879a:	d512      	bpl.n	80187c2 <__swsetup_r+0x7a>
 801879c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801879e:	b141      	cbz	r1, 80187b2 <__swsetup_r+0x6a>
 80187a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80187a4:	4299      	cmp	r1, r3
 80187a6:	d002      	beq.n	80187ae <__swsetup_r+0x66>
 80187a8:	4630      	mov	r0, r6
 80187aa:	f000 fa21 	bl	8018bf0 <_free_r>
 80187ae:	2300      	movs	r3, #0
 80187b0:	6363      	str	r3, [r4, #52]	; 0x34
 80187b2:	89a3      	ldrh	r3, [r4, #12]
 80187b4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80187b8:	81a3      	strh	r3, [r4, #12]
 80187ba:	2300      	movs	r3, #0
 80187bc:	6063      	str	r3, [r4, #4]
 80187be:	6923      	ldr	r3, [r4, #16]
 80187c0:	6023      	str	r3, [r4, #0]
 80187c2:	89a3      	ldrh	r3, [r4, #12]
 80187c4:	f043 0308 	orr.w	r3, r3, #8
 80187c8:	81a3      	strh	r3, [r4, #12]
 80187ca:	6923      	ldr	r3, [r4, #16]
 80187cc:	b94b      	cbnz	r3, 80187e2 <__swsetup_r+0x9a>
 80187ce:	89a3      	ldrh	r3, [r4, #12]
 80187d0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80187d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80187d8:	d003      	beq.n	80187e2 <__swsetup_r+0x9a>
 80187da:	4621      	mov	r1, r4
 80187dc:	4630      	mov	r0, r6
 80187de:	f000 f9bf 	bl	8018b60 <__smakebuf_r>
 80187e2:	89a2      	ldrh	r2, [r4, #12]
 80187e4:	f012 0301 	ands.w	r3, r2, #1
 80187e8:	d00c      	beq.n	8018804 <__swsetup_r+0xbc>
 80187ea:	2300      	movs	r3, #0
 80187ec:	60a3      	str	r3, [r4, #8]
 80187ee:	6963      	ldr	r3, [r4, #20]
 80187f0:	425b      	negs	r3, r3
 80187f2:	61a3      	str	r3, [r4, #24]
 80187f4:	6923      	ldr	r3, [r4, #16]
 80187f6:	b953      	cbnz	r3, 801880e <__swsetup_r+0xc6>
 80187f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80187fc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8018800:	d1ba      	bne.n	8018778 <__swsetup_r+0x30>
 8018802:	bd70      	pop	{r4, r5, r6, pc}
 8018804:	0792      	lsls	r2, r2, #30
 8018806:	bf58      	it	pl
 8018808:	6963      	ldrpl	r3, [r4, #20]
 801880a:	60a3      	str	r3, [r4, #8]
 801880c:	e7f2      	b.n	80187f4 <__swsetup_r+0xac>
 801880e:	2000      	movs	r0, #0
 8018810:	e7f7      	b.n	8018802 <__swsetup_r+0xba>
 8018812:	bf00      	nop
 8018814:	200001ac 	.word	0x200001ac
 8018818:	0801c0c8 	.word	0x0801c0c8
 801881c:	0801c0e8 	.word	0x0801c0e8
 8018820:	0801c0a8 	.word	0x0801c0a8

08018824 <__sflush_r>:
 8018824:	898a      	ldrh	r2, [r1, #12]
 8018826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801882a:	4605      	mov	r5, r0
 801882c:	0710      	lsls	r0, r2, #28
 801882e:	460c      	mov	r4, r1
 8018830:	d458      	bmi.n	80188e4 <__sflush_r+0xc0>
 8018832:	684b      	ldr	r3, [r1, #4]
 8018834:	2b00      	cmp	r3, #0
 8018836:	dc05      	bgt.n	8018844 <__sflush_r+0x20>
 8018838:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801883a:	2b00      	cmp	r3, #0
 801883c:	dc02      	bgt.n	8018844 <__sflush_r+0x20>
 801883e:	2000      	movs	r0, #0
 8018840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018844:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018846:	2e00      	cmp	r6, #0
 8018848:	d0f9      	beq.n	801883e <__sflush_r+0x1a>
 801884a:	2300      	movs	r3, #0
 801884c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8018850:	682f      	ldr	r7, [r5, #0]
 8018852:	6a21      	ldr	r1, [r4, #32]
 8018854:	602b      	str	r3, [r5, #0]
 8018856:	d032      	beq.n	80188be <__sflush_r+0x9a>
 8018858:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801885a:	89a3      	ldrh	r3, [r4, #12]
 801885c:	075a      	lsls	r2, r3, #29
 801885e:	d505      	bpl.n	801886c <__sflush_r+0x48>
 8018860:	6863      	ldr	r3, [r4, #4]
 8018862:	1ac0      	subs	r0, r0, r3
 8018864:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8018866:	b10b      	cbz	r3, 801886c <__sflush_r+0x48>
 8018868:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801886a:	1ac0      	subs	r0, r0, r3
 801886c:	2300      	movs	r3, #0
 801886e:	4602      	mov	r2, r0
 8018870:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018872:	6a21      	ldr	r1, [r4, #32]
 8018874:	4628      	mov	r0, r5
 8018876:	47b0      	blx	r6
 8018878:	1c43      	adds	r3, r0, #1
 801887a:	89a3      	ldrh	r3, [r4, #12]
 801887c:	d106      	bne.n	801888c <__sflush_r+0x68>
 801887e:	6829      	ldr	r1, [r5, #0]
 8018880:	291d      	cmp	r1, #29
 8018882:	d848      	bhi.n	8018916 <__sflush_r+0xf2>
 8018884:	4a29      	ldr	r2, [pc, #164]	; (801892c <__sflush_r+0x108>)
 8018886:	40ca      	lsrs	r2, r1
 8018888:	07d6      	lsls	r6, r2, #31
 801888a:	d544      	bpl.n	8018916 <__sflush_r+0xf2>
 801888c:	2200      	movs	r2, #0
 801888e:	6062      	str	r2, [r4, #4]
 8018890:	04d9      	lsls	r1, r3, #19
 8018892:	6922      	ldr	r2, [r4, #16]
 8018894:	6022      	str	r2, [r4, #0]
 8018896:	d504      	bpl.n	80188a2 <__sflush_r+0x7e>
 8018898:	1c42      	adds	r2, r0, #1
 801889a:	d101      	bne.n	80188a0 <__sflush_r+0x7c>
 801889c:	682b      	ldr	r3, [r5, #0]
 801889e:	b903      	cbnz	r3, 80188a2 <__sflush_r+0x7e>
 80188a0:	6560      	str	r0, [r4, #84]	; 0x54
 80188a2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80188a4:	602f      	str	r7, [r5, #0]
 80188a6:	2900      	cmp	r1, #0
 80188a8:	d0c9      	beq.n	801883e <__sflush_r+0x1a>
 80188aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80188ae:	4299      	cmp	r1, r3
 80188b0:	d002      	beq.n	80188b8 <__sflush_r+0x94>
 80188b2:	4628      	mov	r0, r5
 80188b4:	f000 f99c 	bl	8018bf0 <_free_r>
 80188b8:	2000      	movs	r0, #0
 80188ba:	6360      	str	r0, [r4, #52]	; 0x34
 80188bc:	e7c0      	b.n	8018840 <__sflush_r+0x1c>
 80188be:	2301      	movs	r3, #1
 80188c0:	4628      	mov	r0, r5
 80188c2:	47b0      	blx	r6
 80188c4:	1c41      	adds	r1, r0, #1
 80188c6:	d1c8      	bne.n	801885a <__sflush_r+0x36>
 80188c8:	682b      	ldr	r3, [r5, #0]
 80188ca:	2b00      	cmp	r3, #0
 80188cc:	d0c5      	beq.n	801885a <__sflush_r+0x36>
 80188ce:	2b1d      	cmp	r3, #29
 80188d0:	d001      	beq.n	80188d6 <__sflush_r+0xb2>
 80188d2:	2b16      	cmp	r3, #22
 80188d4:	d101      	bne.n	80188da <__sflush_r+0xb6>
 80188d6:	602f      	str	r7, [r5, #0]
 80188d8:	e7b1      	b.n	801883e <__sflush_r+0x1a>
 80188da:	89a3      	ldrh	r3, [r4, #12]
 80188dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80188e0:	81a3      	strh	r3, [r4, #12]
 80188e2:	e7ad      	b.n	8018840 <__sflush_r+0x1c>
 80188e4:	690f      	ldr	r7, [r1, #16]
 80188e6:	2f00      	cmp	r7, #0
 80188e8:	d0a9      	beq.n	801883e <__sflush_r+0x1a>
 80188ea:	0793      	lsls	r3, r2, #30
 80188ec:	680e      	ldr	r6, [r1, #0]
 80188ee:	bf08      	it	eq
 80188f0:	694b      	ldreq	r3, [r1, #20]
 80188f2:	600f      	str	r7, [r1, #0]
 80188f4:	bf18      	it	ne
 80188f6:	2300      	movne	r3, #0
 80188f8:	eba6 0807 	sub.w	r8, r6, r7
 80188fc:	608b      	str	r3, [r1, #8]
 80188fe:	f1b8 0f00 	cmp.w	r8, #0
 8018902:	dd9c      	ble.n	801883e <__sflush_r+0x1a>
 8018904:	4643      	mov	r3, r8
 8018906:	463a      	mov	r2, r7
 8018908:	6a21      	ldr	r1, [r4, #32]
 801890a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801890c:	4628      	mov	r0, r5
 801890e:	47b0      	blx	r6
 8018910:	2800      	cmp	r0, #0
 8018912:	dc06      	bgt.n	8018922 <__sflush_r+0xfe>
 8018914:	89a3      	ldrh	r3, [r4, #12]
 8018916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801891a:	81a3      	strh	r3, [r4, #12]
 801891c:	f04f 30ff 	mov.w	r0, #4294967295
 8018920:	e78e      	b.n	8018840 <__sflush_r+0x1c>
 8018922:	4407      	add	r7, r0
 8018924:	eba8 0800 	sub.w	r8, r8, r0
 8018928:	e7e9      	b.n	80188fe <__sflush_r+0xda>
 801892a:	bf00      	nop
 801892c:	20400001 	.word	0x20400001

08018930 <_fflush_r>:
 8018930:	b538      	push	{r3, r4, r5, lr}
 8018932:	690b      	ldr	r3, [r1, #16]
 8018934:	4605      	mov	r5, r0
 8018936:	460c      	mov	r4, r1
 8018938:	b1db      	cbz	r3, 8018972 <_fflush_r+0x42>
 801893a:	b118      	cbz	r0, 8018944 <_fflush_r+0x14>
 801893c:	6983      	ldr	r3, [r0, #24]
 801893e:	b90b      	cbnz	r3, 8018944 <_fflush_r+0x14>
 8018940:	f000 f860 	bl	8018a04 <__sinit>
 8018944:	4b0c      	ldr	r3, [pc, #48]	; (8018978 <_fflush_r+0x48>)
 8018946:	429c      	cmp	r4, r3
 8018948:	d109      	bne.n	801895e <_fflush_r+0x2e>
 801894a:	686c      	ldr	r4, [r5, #4]
 801894c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018950:	b17b      	cbz	r3, 8018972 <_fflush_r+0x42>
 8018952:	4621      	mov	r1, r4
 8018954:	4628      	mov	r0, r5
 8018956:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801895a:	f7ff bf63 	b.w	8018824 <__sflush_r>
 801895e:	4b07      	ldr	r3, [pc, #28]	; (801897c <_fflush_r+0x4c>)
 8018960:	429c      	cmp	r4, r3
 8018962:	d101      	bne.n	8018968 <_fflush_r+0x38>
 8018964:	68ac      	ldr	r4, [r5, #8]
 8018966:	e7f1      	b.n	801894c <_fflush_r+0x1c>
 8018968:	4b05      	ldr	r3, [pc, #20]	; (8018980 <_fflush_r+0x50>)
 801896a:	429c      	cmp	r4, r3
 801896c:	bf08      	it	eq
 801896e:	68ec      	ldreq	r4, [r5, #12]
 8018970:	e7ec      	b.n	801894c <_fflush_r+0x1c>
 8018972:	2000      	movs	r0, #0
 8018974:	bd38      	pop	{r3, r4, r5, pc}
 8018976:	bf00      	nop
 8018978:	0801c0c8 	.word	0x0801c0c8
 801897c:	0801c0e8 	.word	0x0801c0e8
 8018980:	0801c0a8 	.word	0x0801c0a8

08018984 <std>:
 8018984:	2300      	movs	r3, #0
 8018986:	b510      	push	{r4, lr}
 8018988:	4604      	mov	r4, r0
 801898a:	e9c0 3300 	strd	r3, r3, [r0]
 801898e:	6083      	str	r3, [r0, #8]
 8018990:	8181      	strh	r1, [r0, #12]
 8018992:	6643      	str	r3, [r0, #100]	; 0x64
 8018994:	81c2      	strh	r2, [r0, #14]
 8018996:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801899a:	6183      	str	r3, [r0, #24]
 801899c:	4619      	mov	r1, r3
 801899e:	2208      	movs	r2, #8
 80189a0:	305c      	adds	r0, #92	; 0x5c
 80189a2:	f7ff fdbf 	bl	8018524 <memset>
 80189a6:	4b05      	ldr	r3, [pc, #20]	; (80189bc <std+0x38>)
 80189a8:	6263      	str	r3, [r4, #36]	; 0x24
 80189aa:	4b05      	ldr	r3, [pc, #20]	; (80189c0 <std+0x3c>)
 80189ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80189ae:	4b05      	ldr	r3, [pc, #20]	; (80189c4 <std+0x40>)
 80189b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80189b2:	4b05      	ldr	r3, [pc, #20]	; (80189c8 <std+0x44>)
 80189b4:	6224      	str	r4, [r4, #32]
 80189b6:	6323      	str	r3, [r4, #48]	; 0x30
 80189b8:	bd10      	pop	{r4, pc}
 80189ba:	bf00      	nop
 80189bc:	08019315 	.word	0x08019315
 80189c0:	08019337 	.word	0x08019337
 80189c4:	0801936f 	.word	0x0801936f
 80189c8:	08019393 	.word	0x08019393

080189cc <_cleanup_r>:
 80189cc:	4901      	ldr	r1, [pc, #4]	; (80189d4 <_cleanup_r+0x8>)
 80189ce:	f000 b885 	b.w	8018adc <_fwalk_reent>
 80189d2:	bf00      	nop
 80189d4:	08018931 	.word	0x08018931

080189d8 <__sfmoreglue>:
 80189d8:	b570      	push	{r4, r5, r6, lr}
 80189da:	1e4a      	subs	r2, r1, #1
 80189dc:	2568      	movs	r5, #104	; 0x68
 80189de:	4355      	muls	r5, r2
 80189e0:	460e      	mov	r6, r1
 80189e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80189e6:	f000 f951 	bl	8018c8c <_malloc_r>
 80189ea:	4604      	mov	r4, r0
 80189ec:	b140      	cbz	r0, 8018a00 <__sfmoreglue+0x28>
 80189ee:	2100      	movs	r1, #0
 80189f0:	e9c0 1600 	strd	r1, r6, [r0]
 80189f4:	300c      	adds	r0, #12
 80189f6:	60a0      	str	r0, [r4, #8]
 80189f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80189fc:	f7ff fd92 	bl	8018524 <memset>
 8018a00:	4620      	mov	r0, r4
 8018a02:	bd70      	pop	{r4, r5, r6, pc}

08018a04 <__sinit>:
 8018a04:	6983      	ldr	r3, [r0, #24]
 8018a06:	b510      	push	{r4, lr}
 8018a08:	4604      	mov	r4, r0
 8018a0a:	bb33      	cbnz	r3, 8018a5a <__sinit+0x56>
 8018a0c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8018a10:	6503      	str	r3, [r0, #80]	; 0x50
 8018a12:	4b12      	ldr	r3, [pc, #72]	; (8018a5c <__sinit+0x58>)
 8018a14:	4a12      	ldr	r2, [pc, #72]	; (8018a60 <__sinit+0x5c>)
 8018a16:	681b      	ldr	r3, [r3, #0]
 8018a18:	6282      	str	r2, [r0, #40]	; 0x28
 8018a1a:	4298      	cmp	r0, r3
 8018a1c:	bf04      	itt	eq
 8018a1e:	2301      	moveq	r3, #1
 8018a20:	6183      	streq	r3, [r0, #24]
 8018a22:	f000 f81f 	bl	8018a64 <__sfp>
 8018a26:	6060      	str	r0, [r4, #4]
 8018a28:	4620      	mov	r0, r4
 8018a2a:	f000 f81b 	bl	8018a64 <__sfp>
 8018a2e:	60a0      	str	r0, [r4, #8]
 8018a30:	4620      	mov	r0, r4
 8018a32:	f000 f817 	bl	8018a64 <__sfp>
 8018a36:	2200      	movs	r2, #0
 8018a38:	60e0      	str	r0, [r4, #12]
 8018a3a:	2104      	movs	r1, #4
 8018a3c:	6860      	ldr	r0, [r4, #4]
 8018a3e:	f7ff ffa1 	bl	8018984 <std>
 8018a42:	2201      	movs	r2, #1
 8018a44:	2109      	movs	r1, #9
 8018a46:	68a0      	ldr	r0, [r4, #8]
 8018a48:	f7ff ff9c 	bl	8018984 <std>
 8018a4c:	2202      	movs	r2, #2
 8018a4e:	2112      	movs	r1, #18
 8018a50:	68e0      	ldr	r0, [r4, #12]
 8018a52:	f7ff ff97 	bl	8018984 <std>
 8018a56:	2301      	movs	r3, #1
 8018a58:	61a3      	str	r3, [r4, #24]
 8018a5a:	bd10      	pop	{r4, pc}
 8018a5c:	0801c0a4 	.word	0x0801c0a4
 8018a60:	080189cd 	.word	0x080189cd

08018a64 <__sfp>:
 8018a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018a66:	4b1b      	ldr	r3, [pc, #108]	; (8018ad4 <__sfp+0x70>)
 8018a68:	681e      	ldr	r6, [r3, #0]
 8018a6a:	69b3      	ldr	r3, [r6, #24]
 8018a6c:	4607      	mov	r7, r0
 8018a6e:	b913      	cbnz	r3, 8018a76 <__sfp+0x12>
 8018a70:	4630      	mov	r0, r6
 8018a72:	f7ff ffc7 	bl	8018a04 <__sinit>
 8018a76:	3648      	adds	r6, #72	; 0x48
 8018a78:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8018a7c:	3b01      	subs	r3, #1
 8018a7e:	d503      	bpl.n	8018a88 <__sfp+0x24>
 8018a80:	6833      	ldr	r3, [r6, #0]
 8018a82:	b133      	cbz	r3, 8018a92 <__sfp+0x2e>
 8018a84:	6836      	ldr	r6, [r6, #0]
 8018a86:	e7f7      	b.n	8018a78 <__sfp+0x14>
 8018a88:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8018a8c:	b16d      	cbz	r5, 8018aaa <__sfp+0x46>
 8018a8e:	3468      	adds	r4, #104	; 0x68
 8018a90:	e7f4      	b.n	8018a7c <__sfp+0x18>
 8018a92:	2104      	movs	r1, #4
 8018a94:	4638      	mov	r0, r7
 8018a96:	f7ff ff9f 	bl	80189d8 <__sfmoreglue>
 8018a9a:	6030      	str	r0, [r6, #0]
 8018a9c:	2800      	cmp	r0, #0
 8018a9e:	d1f1      	bne.n	8018a84 <__sfp+0x20>
 8018aa0:	230c      	movs	r3, #12
 8018aa2:	603b      	str	r3, [r7, #0]
 8018aa4:	4604      	mov	r4, r0
 8018aa6:	4620      	mov	r0, r4
 8018aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018aaa:	4b0b      	ldr	r3, [pc, #44]	; (8018ad8 <__sfp+0x74>)
 8018aac:	6665      	str	r5, [r4, #100]	; 0x64
 8018aae:	e9c4 5500 	strd	r5, r5, [r4]
 8018ab2:	60a5      	str	r5, [r4, #8]
 8018ab4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8018ab8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8018abc:	2208      	movs	r2, #8
 8018abe:	4629      	mov	r1, r5
 8018ac0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8018ac4:	f7ff fd2e 	bl	8018524 <memset>
 8018ac8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8018acc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8018ad0:	e7e9      	b.n	8018aa6 <__sfp+0x42>
 8018ad2:	bf00      	nop
 8018ad4:	0801c0a4 	.word	0x0801c0a4
 8018ad8:	ffff0001 	.word	0xffff0001

08018adc <_fwalk_reent>:
 8018adc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018ae0:	4680      	mov	r8, r0
 8018ae2:	4689      	mov	r9, r1
 8018ae4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8018ae8:	2600      	movs	r6, #0
 8018aea:	b914      	cbnz	r4, 8018af2 <_fwalk_reent+0x16>
 8018aec:	4630      	mov	r0, r6
 8018aee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018af2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8018af6:	3f01      	subs	r7, #1
 8018af8:	d501      	bpl.n	8018afe <_fwalk_reent+0x22>
 8018afa:	6824      	ldr	r4, [r4, #0]
 8018afc:	e7f5      	b.n	8018aea <_fwalk_reent+0xe>
 8018afe:	89ab      	ldrh	r3, [r5, #12]
 8018b00:	2b01      	cmp	r3, #1
 8018b02:	d907      	bls.n	8018b14 <_fwalk_reent+0x38>
 8018b04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018b08:	3301      	adds	r3, #1
 8018b0a:	d003      	beq.n	8018b14 <_fwalk_reent+0x38>
 8018b0c:	4629      	mov	r1, r5
 8018b0e:	4640      	mov	r0, r8
 8018b10:	47c8      	blx	r9
 8018b12:	4306      	orrs	r6, r0
 8018b14:	3568      	adds	r5, #104	; 0x68
 8018b16:	e7ee      	b.n	8018af6 <_fwalk_reent+0x1a>

08018b18 <__swhatbuf_r>:
 8018b18:	b570      	push	{r4, r5, r6, lr}
 8018b1a:	460e      	mov	r6, r1
 8018b1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018b20:	2900      	cmp	r1, #0
 8018b22:	b096      	sub	sp, #88	; 0x58
 8018b24:	4614      	mov	r4, r2
 8018b26:	461d      	mov	r5, r3
 8018b28:	da07      	bge.n	8018b3a <__swhatbuf_r+0x22>
 8018b2a:	2300      	movs	r3, #0
 8018b2c:	602b      	str	r3, [r5, #0]
 8018b2e:	89b3      	ldrh	r3, [r6, #12]
 8018b30:	061a      	lsls	r2, r3, #24
 8018b32:	d410      	bmi.n	8018b56 <__swhatbuf_r+0x3e>
 8018b34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018b38:	e00e      	b.n	8018b58 <__swhatbuf_r+0x40>
 8018b3a:	466a      	mov	r2, sp
 8018b3c:	f000 fc50 	bl	80193e0 <_fstat_r>
 8018b40:	2800      	cmp	r0, #0
 8018b42:	dbf2      	blt.n	8018b2a <__swhatbuf_r+0x12>
 8018b44:	9a01      	ldr	r2, [sp, #4]
 8018b46:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8018b4a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8018b4e:	425a      	negs	r2, r3
 8018b50:	415a      	adcs	r2, r3
 8018b52:	602a      	str	r2, [r5, #0]
 8018b54:	e7ee      	b.n	8018b34 <__swhatbuf_r+0x1c>
 8018b56:	2340      	movs	r3, #64	; 0x40
 8018b58:	2000      	movs	r0, #0
 8018b5a:	6023      	str	r3, [r4, #0]
 8018b5c:	b016      	add	sp, #88	; 0x58
 8018b5e:	bd70      	pop	{r4, r5, r6, pc}

08018b60 <__smakebuf_r>:
 8018b60:	898b      	ldrh	r3, [r1, #12]
 8018b62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8018b64:	079d      	lsls	r5, r3, #30
 8018b66:	4606      	mov	r6, r0
 8018b68:	460c      	mov	r4, r1
 8018b6a:	d507      	bpl.n	8018b7c <__smakebuf_r+0x1c>
 8018b6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8018b70:	6023      	str	r3, [r4, #0]
 8018b72:	6123      	str	r3, [r4, #16]
 8018b74:	2301      	movs	r3, #1
 8018b76:	6163      	str	r3, [r4, #20]
 8018b78:	b002      	add	sp, #8
 8018b7a:	bd70      	pop	{r4, r5, r6, pc}
 8018b7c:	ab01      	add	r3, sp, #4
 8018b7e:	466a      	mov	r2, sp
 8018b80:	f7ff ffca 	bl	8018b18 <__swhatbuf_r>
 8018b84:	9900      	ldr	r1, [sp, #0]
 8018b86:	4605      	mov	r5, r0
 8018b88:	4630      	mov	r0, r6
 8018b8a:	f000 f87f 	bl	8018c8c <_malloc_r>
 8018b8e:	b948      	cbnz	r0, 8018ba4 <__smakebuf_r+0x44>
 8018b90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018b94:	059a      	lsls	r2, r3, #22
 8018b96:	d4ef      	bmi.n	8018b78 <__smakebuf_r+0x18>
 8018b98:	f023 0303 	bic.w	r3, r3, #3
 8018b9c:	f043 0302 	orr.w	r3, r3, #2
 8018ba0:	81a3      	strh	r3, [r4, #12]
 8018ba2:	e7e3      	b.n	8018b6c <__smakebuf_r+0xc>
 8018ba4:	4b0d      	ldr	r3, [pc, #52]	; (8018bdc <__smakebuf_r+0x7c>)
 8018ba6:	62b3      	str	r3, [r6, #40]	; 0x28
 8018ba8:	89a3      	ldrh	r3, [r4, #12]
 8018baa:	6020      	str	r0, [r4, #0]
 8018bac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018bb0:	81a3      	strh	r3, [r4, #12]
 8018bb2:	9b00      	ldr	r3, [sp, #0]
 8018bb4:	6163      	str	r3, [r4, #20]
 8018bb6:	9b01      	ldr	r3, [sp, #4]
 8018bb8:	6120      	str	r0, [r4, #16]
 8018bba:	b15b      	cbz	r3, 8018bd4 <__smakebuf_r+0x74>
 8018bbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018bc0:	4630      	mov	r0, r6
 8018bc2:	f000 fc1f 	bl	8019404 <_isatty_r>
 8018bc6:	b128      	cbz	r0, 8018bd4 <__smakebuf_r+0x74>
 8018bc8:	89a3      	ldrh	r3, [r4, #12]
 8018bca:	f023 0303 	bic.w	r3, r3, #3
 8018bce:	f043 0301 	orr.w	r3, r3, #1
 8018bd2:	81a3      	strh	r3, [r4, #12]
 8018bd4:	89a3      	ldrh	r3, [r4, #12]
 8018bd6:	431d      	orrs	r5, r3
 8018bd8:	81a5      	strh	r5, [r4, #12]
 8018bda:	e7cd      	b.n	8018b78 <__smakebuf_r+0x18>
 8018bdc:	080189cd 	.word	0x080189cd

08018be0 <malloc>:
 8018be0:	4b02      	ldr	r3, [pc, #8]	; (8018bec <malloc+0xc>)
 8018be2:	4601      	mov	r1, r0
 8018be4:	6818      	ldr	r0, [r3, #0]
 8018be6:	f000 b851 	b.w	8018c8c <_malloc_r>
 8018bea:	bf00      	nop
 8018bec:	200001ac 	.word	0x200001ac

08018bf0 <_free_r>:
 8018bf0:	b538      	push	{r3, r4, r5, lr}
 8018bf2:	4605      	mov	r5, r0
 8018bf4:	2900      	cmp	r1, #0
 8018bf6:	d045      	beq.n	8018c84 <_free_r+0x94>
 8018bf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018bfc:	1f0c      	subs	r4, r1, #4
 8018bfe:	2b00      	cmp	r3, #0
 8018c00:	bfb8      	it	lt
 8018c02:	18e4      	addlt	r4, r4, r3
 8018c04:	f000 fc20 	bl	8019448 <__malloc_lock>
 8018c08:	4a1f      	ldr	r2, [pc, #124]	; (8018c88 <_free_r+0x98>)
 8018c0a:	6813      	ldr	r3, [r2, #0]
 8018c0c:	4610      	mov	r0, r2
 8018c0e:	b933      	cbnz	r3, 8018c1e <_free_r+0x2e>
 8018c10:	6063      	str	r3, [r4, #4]
 8018c12:	6014      	str	r4, [r2, #0]
 8018c14:	4628      	mov	r0, r5
 8018c16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018c1a:	f000 bc16 	b.w	801944a <__malloc_unlock>
 8018c1e:	42a3      	cmp	r3, r4
 8018c20:	d90c      	bls.n	8018c3c <_free_r+0x4c>
 8018c22:	6821      	ldr	r1, [r4, #0]
 8018c24:	1862      	adds	r2, r4, r1
 8018c26:	4293      	cmp	r3, r2
 8018c28:	bf04      	itt	eq
 8018c2a:	681a      	ldreq	r2, [r3, #0]
 8018c2c:	685b      	ldreq	r3, [r3, #4]
 8018c2e:	6063      	str	r3, [r4, #4]
 8018c30:	bf04      	itt	eq
 8018c32:	1852      	addeq	r2, r2, r1
 8018c34:	6022      	streq	r2, [r4, #0]
 8018c36:	6004      	str	r4, [r0, #0]
 8018c38:	e7ec      	b.n	8018c14 <_free_r+0x24>
 8018c3a:	4613      	mov	r3, r2
 8018c3c:	685a      	ldr	r2, [r3, #4]
 8018c3e:	b10a      	cbz	r2, 8018c44 <_free_r+0x54>
 8018c40:	42a2      	cmp	r2, r4
 8018c42:	d9fa      	bls.n	8018c3a <_free_r+0x4a>
 8018c44:	6819      	ldr	r1, [r3, #0]
 8018c46:	1858      	adds	r0, r3, r1
 8018c48:	42a0      	cmp	r0, r4
 8018c4a:	d10b      	bne.n	8018c64 <_free_r+0x74>
 8018c4c:	6820      	ldr	r0, [r4, #0]
 8018c4e:	4401      	add	r1, r0
 8018c50:	1858      	adds	r0, r3, r1
 8018c52:	4282      	cmp	r2, r0
 8018c54:	6019      	str	r1, [r3, #0]
 8018c56:	d1dd      	bne.n	8018c14 <_free_r+0x24>
 8018c58:	6810      	ldr	r0, [r2, #0]
 8018c5a:	6852      	ldr	r2, [r2, #4]
 8018c5c:	605a      	str	r2, [r3, #4]
 8018c5e:	4401      	add	r1, r0
 8018c60:	6019      	str	r1, [r3, #0]
 8018c62:	e7d7      	b.n	8018c14 <_free_r+0x24>
 8018c64:	d902      	bls.n	8018c6c <_free_r+0x7c>
 8018c66:	230c      	movs	r3, #12
 8018c68:	602b      	str	r3, [r5, #0]
 8018c6a:	e7d3      	b.n	8018c14 <_free_r+0x24>
 8018c6c:	6820      	ldr	r0, [r4, #0]
 8018c6e:	1821      	adds	r1, r4, r0
 8018c70:	428a      	cmp	r2, r1
 8018c72:	bf04      	itt	eq
 8018c74:	6811      	ldreq	r1, [r2, #0]
 8018c76:	6852      	ldreq	r2, [r2, #4]
 8018c78:	6062      	str	r2, [r4, #4]
 8018c7a:	bf04      	itt	eq
 8018c7c:	1809      	addeq	r1, r1, r0
 8018c7e:	6021      	streq	r1, [r4, #0]
 8018c80:	605c      	str	r4, [r3, #4]
 8018c82:	e7c7      	b.n	8018c14 <_free_r+0x24>
 8018c84:	bd38      	pop	{r3, r4, r5, pc}
 8018c86:	bf00      	nop
 8018c88:	2000ab40 	.word	0x2000ab40

08018c8c <_malloc_r>:
 8018c8c:	b570      	push	{r4, r5, r6, lr}
 8018c8e:	1ccd      	adds	r5, r1, #3
 8018c90:	f025 0503 	bic.w	r5, r5, #3
 8018c94:	3508      	adds	r5, #8
 8018c96:	2d0c      	cmp	r5, #12
 8018c98:	bf38      	it	cc
 8018c9a:	250c      	movcc	r5, #12
 8018c9c:	2d00      	cmp	r5, #0
 8018c9e:	4606      	mov	r6, r0
 8018ca0:	db01      	blt.n	8018ca6 <_malloc_r+0x1a>
 8018ca2:	42a9      	cmp	r1, r5
 8018ca4:	d903      	bls.n	8018cae <_malloc_r+0x22>
 8018ca6:	230c      	movs	r3, #12
 8018ca8:	6033      	str	r3, [r6, #0]
 8018caa:	2000      	movs	r0, #0
 8018cac:	bd70      	pop	{r4, r5, r6, pc}
 8018cae:	f000 fbcb 	bl	8019448 <__malloc_lock>
 8018cb2:	4a21      	ldr	r2, [pc, #132]	; (8018d38 <_malloc_r+0xac>)
 8018cb4:	6814      	ldr	r4, [r2, #0]
 8018cb6:	4621      	mov	r1, r4
 8018cb8:	b991      	cbnz	r1, 8018ce0 <_malloc_r+0x54>
 8018cba:	4c20      	ldr	r4, [pc, #128]	; (8018d3c <_malloc_r+0xb0>)
 8018cbc:	6823      	ldr	r3, [r4, #0]
 8018cbe:	b91b      	cbnz	r3, 8018cc8 <_malloc_r+0x3c>
 8018cc0:	4630      	mov	r0, r6
 8018cc2:	f000 fb17 	bl	80192f4 <_sbrk_r>
 8018cc6:	6020      	str	r0, [r4, #0]
 8018cc8:	4629      	mov	r1, r5
 8018cca:	4630      	mov	r0, r6
 8018ccc:	f000 fb12 	bl	80192f4 <_sbrk_r>
 8018cd0:	1c43      	adds	r3, r0, #1
 8018cd2:	d124      	bne.n	8018d1e <_malloc_r+0x92>
 8018cd4:	230c      	movs	r3, #12
 8018cd6:	6033      	str	r3, [r6, #0]
 8018cd8:	4630      	mov	r0, r6
 8018cda:	f000 fbb6 	bl	801944a <__malloc_unlock>
 8018cde:	e7e4      	b.n	8018caa <_malloc_r+0x1e>
 8018ce0:	680b      	ldr	r3, [r1, #0]
 8018ce2:	1b5b      	subs	r3, r3, r5
 8018ce4:	d418      	bmi.n	8018d18 <_malloc_r+0x8c>
 8018ce6:	2b0b      	cmp	r3, #11
 8018ce8:	d90f      	bls.n	8018d0a <_malloc_r+0x7e>
 8018cea:	600b      	str	r3, [r1, #0]
 8018cec:	50cd      	str	r5, [r1, r3]
 8018cee:	18cc      	adds	r4, r1, r3
 8018cf0:	4630      	mov	r0, r6
 8018cf2:	f000 fbaa 	bl	801944a <__malloc_unlock>
 8018cf6:	f104 000b 	add.w	r0, r4, #11
 8018cfa:	1d23      	adds	r3, r4, #4
 8018cfc:	f020 0007 	bic.w	r0, r0, #7
 8018d00:	1ac3      	subs	r3, r0, r3
 8018d02:	d0d3      	beq.n	8018cac <_malloc_r+0x20>
 8018d04:	425a      	negs	r2, r3
 8018d06:	50e2      	str	r2, [r4, r3]
 8018d08:	e7d0      	b.n	8018cac <_malloc_r+0x20>
 8018d0a:	428c      	cmp	r4, r1
 8018d0c:	684b      	ldr	r3, [r1, #4]
 8018d0e:	bf16      	itet	ne
 8018d10:	6063      	strne	r3, [r4, #4]
 8018d12:	6013      	streq	r3, [r2, #0]
 8018d14:	460c      	movne	r4, r1
 8018d16:	e7eb      	b.n	8018cf0 <_malloc_r+0x64>
 8018d18:	460c      	mov	r4, r1
 8018d1a:	6849      	ldr	r1, [r1, #4]
 8018d1c:	e7cc      	b.n	8018cb8 <_malloc_r+0x2c>
 8018d1e:	1cc4      	adds	r4, r0, #3
 8018d20:	f024 0403 	bic.w	r4, r4, #3
 8018d24:	42a0      	cmp	r0, r4
 8018d26:	d005      	beq.n	8018d34 <_malloc_r+0xa8>
 8018d28:	1a21      	subs	r1, r4, r0
 8018d2a:	4630      	mov	r0, r6
 8018d2c:	f000 fae2 	bl	80192f4 <_sbrk_r>
 8018d30:	3001      	adds	r0, #1
 8018d32:	d0cf      	beq.n	8018cd4 <_malloc_r+0x48>
 8018d34:	6025      	str	r5, [r4, #0]
 8018d36:	e7db      	b.n	8018cf0 <_malloc_r+0x64>
 8018d38:	2000ab40 	.word	0x2000ab40
 8018d3c:	2000ab44 	.word	0x2000ab44

08018d40 <__ssputs_r>:
 8018d40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018d44:	688e      	ldr	r6, [r1, #8]
 8018d46:	429e      	cmp	r6, r3
 8018d48:	4682      	mov	sl, r0
 8018d4a:	460c      	mov	r4, r1
 8018d4c:	4690      	mov	r8, r2
 8018d4e:	4699      	mov	r9, r3
 8018d50:	d837      	bhi.n	8018dc2 <__ssputs_r+0x82>
 8018d52:	898a      	ldrh	r2, [r1, #12]
 8018d54:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8018d58:	d031      	beq.n	8018dbe <__ssputs_r+0x7e>
 8018d5a:	6825      	ldr	r5, [r4, #0]
 8018d5c:	6909      	ldr	r1, [r1, #16]
 8018d5e:	1a6f      	subs	r7, r5, r1
 8018d60:	6965      	ldr	r5, [r4, #20]
 8018d62:	2302      	movs	r3, #2
 8018d64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018d68:	fb95 f5f3 	sdiv	r5, r5, r3
 8018d6c:	f109 0301 	add.w	r3, r9, #1
 8018d70:	443b      	add	r3, r7
 8018d72:	429d      	cmp	r5, r3
 8018d74:	bf38      	it	cc
 8018d76:	461d      	movcc	r5, r3
 8018d78:	0553      	lsls	r3, r2, #21
 8018d7a:	d530      	bpl.n	8018dde <__ssputs_r+0x9e>
 8018d7c:	4629      	mov	r1, r5
 8018d7e:	f7ff ff85 	bl	8018c8c <_malloc_r>
 8018d82:	4606      	mov	r6, r0
 8018d84:	b950      	cbnz	r0, 8018d9c <__ssputs_r+0x5c>
 8018d86:	230c      	movs	r3, #12
 8018d88:	f8ca 3000 	str.w	r3, [sl]
 8018d8c:	89a3      	ldrh	r3, [r4, #12]
 8018d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018d92:	81a3      	strh	r3, [r4, #12]
 8018d94:	f04f 30ff 	mov.w	r0, #4294967295
 8018d98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018d9c:	463a      	mov	r2, r7
 8018d9e:	6921      	ldr	r1, [r4, #16]
 8018da0:	f7ff fb9c 	bl	80184dc <memcpy>
 8018da4:	89a3      	ldrh	r3, [r4, #12]
 8018da6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8018daa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018dae:	81a3      	strh	r3, [r4, #12]
 8018db0:	6126      	str	r6, [r4, #16]
 8018db2:	6165      	str	r5, [r4, #20]
 8018db4:	443e      	add	r6, r7
 8018db6:	1bed      	subs	r5, r5, r7
 8018db8:	6026      	str	r6, [r4, #0]
 8018dba:	60a5      	str	r5, [r4, #8]
 8018dbc:	464e      	mov	r6, r9
 8018dbe:	454e      	cmp	r6, r9
 8018dc0:	d900      	bls.n	8018dc4 <__ssputs_r+0x84>
 8018dc2:	464e      	mov	r6, r9
 8018dc4:	4632      	mov	r2, r6
 8018dc6:	4641      	mov	r1, r8
 8018dc8:	6820      	ldr	r0, [r4, #0]
 8018dca:	f7ff fb92 	bl	80184f2 <memmove>
 8018dce:	68a3      	ldr	r3, [r4, #8]
 8018dd0:	1b9b      	subs	r3, r3, r6
 8018dd2:	60a3      	str	r3, [r4, #8]
 8018dd4:	6823      	ldr	r3, [r4, #0]
 8018dd6:	441e      	add	r6, r3
 8018dd8:	6026      	str	r6, [r4, #0]
 8018dda:	2000      	movs	r0, #0
 8018ddc:	e7dc      	b.n	8018d98 <__ssputs_r+0x58>
 8018dde:	462a      	mov	r2, r5
 8018de0:	f000 fb34 	bl	801944c <_realloc_r>
 8018de4:	4606      	mov	r6, r0
 8018de6:	2800      	cmp	r0, #0
 8018de8:	d1e2      	bne.n	8018db0 <__ssputs_r+0x70>
 8018dea:	6921      	ldr	r1, [r4, #16]
 8018dec:	4650      	mov	r0, sl
 8018dee:	f7ff feff 	bl	8018bf0 <_free_r>
 8018df2:	e7c8      	b.n	8018d86 <__ssputs_r+0x46>

08018df4 <_svfiprintf_r>:
 8018df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018df8:	461d      	mov	r5, r3
 8018dfa:	898b      	ldrh	r3, [r1, #12]
 8018dfc:	061f      	lsls	r7, r3, #24
 8018dfe:	b09d      	sub	sp, #116	; 0x74
 8018e00:	4680      	mov	r8, r0
 8018e02:	460c      	mov	r4, r1
 8018e04:	4616      	mov	r6, r2
 8018e06:	d50f      	bpl.n	8018e28 <_svfiprintf_r+0x34>
 8018e08:	690b      	ldr	r3, [r1, #16]
 8018e0a:	b96b      	cbnz	r3, 8018e28 <_svfiprintf_r+0x34>
 8018e0c:	2140      	movs	r1, #64	; 0x40
 8018e0e:	f7ff ff3d 	bl	8018c8c <_malloc_r>
 8018e12:	6020      	str	r0, [r4, #0]
 8018e14:	6120      	str	r0, [r4, #16]
 8018e16:	b928      	cbnz	r0, 8018e24 <_svfiprintf_r+0x30>
 8018e18:	230c      	movs	r3, #12
 8018e1a:	f8c8 3000 	str.w	r3, [r8]
 8018e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8018e22:	e0c8      	b.n	8018fb6 <_svfiprintf_r+0x1c2>
 8018e24:	2340      	movs	r3, #64	; 0x40
 8018e26:	6163      	str	r3, [r4, #20]
 8018e28:	2300      	movs	r3, #0
 8018e2a:	9309      	str	r3, [sp, #36]	; 0x24
 8018e2c:	2320      	movs	r3, #32
 8018e2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8018e32:	2330      	movs	r3, #48	; 0x30
 8018e34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018e38:	9503      	str	r5, [sp, #12]
 8018e3a:	f04f 0b01 	mov.w	fp, #1
 8018e3e:	4637      	mov	r7, r6
 8018e40:	463d      	mov	r5, r7
 8018e42:	f815 3b01 	ldrb.w	r3, [r5], #1
 8018e46:	b10b      	cbz	r3, 8018e4c <_svfiprintf_r+0x58>
 8018e48:	2b25      	cmp	r3, #37	; 0x25
 8018e4a:	d13e      	bne.n	8018eca <_svfiprintf_r+0xd6>
 8018e4c:	ebb7 0a06 	subs.w	sl, r7, r6
 8018e50:	d00b      	beq.n	8018e6a <_svfiprintf_r+0x76>
 8018e52:	4653      	mov	r3, sl
 8018e54:	4632      	mov	r2, r6
 8018e56:	4621      	mov	r1, r4
 8018e58:	4640      	mov	r0, r8
 8018e5a:	f7ff ff71 	bl	8018d40 <__ssputs_r>
 8018e5e:	3001      	adds	r0, #1
 8018e60:	f000 80a4 	beq.w	8018fac <_svfiprintf_r+0x1b8>
 8018e64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018e66:	4453      	add	r3, sl
 8018e68:	9309      	str	r3, [sp, #36]	; 0x24
 8018e6a:	783b      	ldrb	r3, [r7, #0]
 8018e6c:	2b00      	cmp	r3, #0
 8018e6e:	f000 809d 	beq.w	8018fac <_svfiprintf_r+0x1b8>
 8018e72:	2300      	movs	r3, #0
 8018e74:	f04f 32ff 	mov.w	r2, #4294967295
 8018e78:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018e7c:	9304      	str	r3, [sp, #16]
 8018e7e:	9307      	str	r3, [sp, #28]
 8018e80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8018e84:	931a      	str	r3, [sp, #104]	; 0x68
 8018e86:	462f      	mov	r7, r5
 8018e88:	2205      	movs	r2, #5
 8018e8a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8018e8e:	4850      	ldr	r0, [pc, #320]	; (8018fd0 <_svfiprintf_r+0x1dc>)
 8018e90:	f7e7 f99e 	bl	80001d0 <memchr>
 8018e94:	9b04      	ldr	r3, [sp, #16]
 8018e96:	b9d0      	cbnz	r0, 8018ece <_svfiprintf_r+0xda>
 8018e98:	06d9      	lsls	r1, r3, #27
 8018e9a:	bf44      	itt	mi
 8018e9c:	2220      	movmi	r2, #32
 8018e9e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018ea2:	071a      	lsls	r2, r3, #28
 8018ea4:	bf44      	itt	mi
 8018ea6:	222b      	movmi	r2, #43	; 0x2b
 8018ea8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8018eac:	782a      	ldrb	r2, [r5, #0]
 8018eae:	2a2a      	cmp	r2, #42	; 0x2a
 8018eb0:	d015      	beq.n	8018ede <_svfiprintf_r+0xea>
 8018eb2:	9a07      	ldr	r2, [sp, #28]
 8018eb4:	462f      	mov	r7, r5
 8018eb6:	2000      	movs	r0, #0
 8018eb8:	250a      	movs	r5, #10
 8018eba:	4639      	mov	r1, r7
 8018ebc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018ec0:	3b30      	subs	r3, #48	; 0x30
 8018ec2:	2b09      	cmp	r3, #9
 8018ec4:	d94d      	bls.n	8018f62 <_svfiprintf_r+0x16e>
 8018ec6:	b1b8      	cbz	r0, 8018ef8 <_svfiprintf_r+0x104>
 8018ec8:	e00f      	b.n	8018eea <_svfiprintf_r+0xf6>
 8018eca:	462f      	mov	r7, r5
 8018ecc:	e7b8      	b.n	8018e40 <_svfiprintf_r+0x4c>
 8018ece:	4a40      	ldr	r2, [pc, #256]	; (8018fd0 <_svfiprintf_r+0x1dc>)
 8018ed0:	1a80      	subs	r0, r0, r2
 8018ed2:	fa0b f000 	lsl.w	r0, fp, r0
 8018ed6:	4318      	orrs	r0, r3
 8018ed8:	9004      	str	r0, [sp, #16]
 8018eda:	463d      	mov	r5, r7
 8018edc:	e7d3      	b.n	8018e86 <_svfiprintf_r+0x92>
 8018ede:	9a03      	ldr	r2, [sp, #12]
 8018ee0:	1d11      	adds	r1, r2, #4
 8018ee2:	6812      	ldr	r2, [r2, #0]
 8018ee4:	9103      	str	r1, [sp, #12]
 8018ee6:	2a00      	cmp	r2, #0
 8018ee8:	db01      	blt.n	8018eee <_svfiprintf_r+0xfa>
 8018eea:	9207      	str	r2, [sp, #28]
 8018eec:	e004      	b.n	8018ef8 <_svfiprintf_r+0x104>
 8018eee:	4252      	negs	r2, r2
 8018ef0:	f043 0302 	orr.w	r3, r3, #2
 8018ef4:	9207      	str	r2, [sp, #28]
 8018ef6:	9304      	str	r3, [sp, #16]
 8018ef8:	783b      	ldrb	r3, [r7, #0]
 8018efa:	2b2e      	cmp	r3, #46	; 0x2e
 8018efc:	d10c      	bne.n	8018f18 <_svfiprintf_r+0x124>
 8018efe:	787b      	ldrb	r3, [r7, #1]
 8018f00:	2b2a      	cmp	r3, #42	; 0x2a
 8018f02:	d133      	bne.n	8018f6c <_svfiprintf_r+0x178>
 8018f04:	9b03      	ldr	r3, [sp, #12]
 8018f06:	1d1a      	adds	r2, r3, #4
 8018f08:	681b      	ldr	r3, [r3, #0]
 8018f0a:	9203      	str	r2, [sp, #12]
 8018f0c:	2b00      	cmp	r3, #0
 8018f0e:	bfb8      	it	lt
 8018f10:	f04f 33ff 	movlt.w	r3, #4294967295
 8018f14:	3702      	adds	r7, #2
 8018f16:	9305      	str	r3, [sp, #20]
 8018f18:	4d2e      	ldr	r5, [pc, #184]	; (8018fd4 <_svfiprintf_r+0x1e0>)
 8018f1a:	7839      	ldrb	r1, [r7, #0]
 8018f1c:	2203      	movs	r2, #3
 8018f1e:	4628      	mov	r0, r5
 8018f20:	f7e7 f956 	bl	80001d0 <memchr>
 8018f24:	b138      	cbz	r0, 8018f36 <_svfiprintf_r+0x142>
 8018f26:	2340      	movs	r3, #64	; 0x40
 8018f28:	1b40      	subs	r0, r0, r5
 8018f2a:	fa03 f000 	lsl.w	r0, r3, r0
 8018f2e:	9b04      	ldr	r3, [sp, #16]
 8018f30:	4303      	orrs	r3, r0
 8018f32:	3701      	adds	r7, #1
 8018f34:	9304      	str	r3, [sp, #16]
 8018f36:	7839      	ldrb	r1, [r7, #0]
 8018f38:	4827      	ldr	r0, [pc, #156]	; (8018fd8 <_svfiprintf_r+0x1e4>)
 8018f3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8018f3e:	2206      	movs	r2, #6
 8018f40:	1c7e      	adds	r6, r7, #1
 8018f42:	f7e7 f945 	bl	80001d0 <memchr>
 8018f46:	2800      	cmp	r0, #0
 8018f48:	d038      	beq.n	8018fbc <_svfiprintf_r+0x1c8>
 8018f4a:	4b24      	ldr	r3, [pc, #144]	; (8018fdc <_svfiprintf_r+0x1e8>)
 8018f4c:	bb13      	cbnz	r3, 8018f94 <_svfiprintf_r+0x1a0>
 8018f4e:	9b03      	ldr	r3, [sp, #12]
 8018f50:	3307      	adds	r3, #7
 8018f52:	f023 0307 	bic.w	r3, r3, #7
 8018f56:	3308      	adds	r3, #8
 8018f58:	9303      	str	r3, [sp, #12]
 8018f5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018f5c:	444b      	add	r3, r9
 8018f5e:	9309      	str	r3, [sp, #36]	; 0x24
 8018f60:	e76d      	b.n	8018e3e <_svfiprintf_r+0x4a>
 8018f62:	fb05 3202 	mla	r2, r5, r2, r3
 8018f66:	2001      	movs	r0, #1
 8018f68:	460f      	mov	r7, r1
 8018f6a:	e7a6      	b.n	8018eba <_svfiprintf_r+0xc6>
 8018f6c:	2300      	movs	r3, #0
 8018f6e:	3701      	adds	r7, #1
 8018f70:	9305      	str	r3, [sp, #20]
 8018f72:	4619      	mov	r1, r3
 8018f74:	250a      	movs	r5, #10
 8018f76:	4638      	mov	r0, r7
 8018f78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018f7c:	3a30      	subs	r2, #48	; 0x30
 8018f7e:	2a09      	cmp	r2, #9
 8018f80:	d903      	bls.n	8018f8a <_svfiprintf_r+0x196>
 8018f82:	2b00      	cmp	r3, #0
 8018f84:	d0c8      	beq.n	8018f18 <_svfiprintf_r+0x124>
 8018f86:	9105      	str	r1, [sp, #20]
 8018f88:	e7c6      	b.n	8018f18 <_svfiprintf_r+0x124>
 8018f8a:	fb05 2101 	mla	r1, r5, r1, r2
 8018f8e:	2301      	movs	r3, #1
 8018f90:	4607      	mov	r7, r0
 8018f92:	e7f0      	b.n	8018f76 <_svfiprintf_r+0x182>
 8018f94:	ab03      	add	r3, sp, #12
 8018f96:	9300      	str	r3, [sp, #0]
 8018f98:	4622      	mov	r2, r4
 8018f9a:	4b11      	ldr	r3, [pc, #68]	; (8018fe0 <_svfiprintf_r+0x1ec>)
 8018f9c:	a904      	add	r1, sp, #16
 8018f9e:	4640      	mov	r0, r8
 8018fa0:	f3af 8000 	nop.w
 8018fa4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8018fa8:	4681      	mov	r9, r0
 8018faa:	d1d6      	bne.n	8018f5a <_svfiprintf_r+0x166>
 8018fac:	89a3      	ldrh	r3, [r4, #12]
 8018fae:	065b      	lsls	r3, r3, #25
 8018fb0:	f53f af35 	bmi.w	8018e1e <_svfiprintf_r+0x2a>
 8018fb4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018fb6:	b01d      	add	sp, #116	; 0x74
 8018fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018fbc:	ab03      	add	r3, sp, #12
 8018fbe:	9300      	str	r3, [sp, #0]
 8018fc0:	4622      	mov	r2, r4
 8018fc2:	4b07      	ldr	r3, [pc, #28]	; (8018fe0 <_svfiprintf_r+0x1ec>)
 8018fc4:	a904      	add	r1, sp, #16
 8018fc6:	4640      	mov	r0, r8
 8018fc8:	f000 f882 	bl	80190d0 <_printf_i>
 8018fcc:	e7ea      	b.n	8018fa4 <_svfiprintf_r+0x1b0>
 8018fce:	bf00      	nop
 8018fd0:	0801c108 	.word	0x0801c108
 8018fd4:	0801c10e 	.word	0x0801c10e
 8018fd8:	0801c112 	.word	0x0801c112
 8018fdc:	00000000 	.word	0x00000000
 8018fe0:	08018d41 	.word	0x08018d41

08018fe4 <_printf_common>:
 8018fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018fe8:	4691      	mov	r9, r2
 8018fea:	461f      	mov	r7, r3
 8018fec:	688a      	ldr	r2, [r1, #8]
 8018fee:	690b      	ldr	r3, [r1, #16]
 8018ff0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8018ff4:	4293      	cmp	r3, r2
 8018ff6:	bfb8      	it	lt
 8018ff8:	4613      	movlt	r3, r2
 8018ffa:	f8c9 3000 	str.w	r3, [r9]
 8018ffe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8019002:	4606      	mov	r6, r0
 8019004:	460c      	mov	r4, r1
 8019006:	b112      	cbz	r2, 801900e <_printf_common+0x2a>
 8019008:	3301      	adds	r3, #1
 801900a:	f8c9 3000 	str.w	r3, [r9]
 801900e:	6823      	ldr	r3, [r4, #0]
 8019010:	0699      	lsls	r1, r3, #26
 8019012:	bf42      	ittt	mi
 8019014:	f8d9 3000 	ldrmi.w	r3, [r9]
 8019018:	3302      	addmi	r3, #2
 801901a:	f8c9 3000 	strmi.w	r3, [r9]
 801901e:	6825      	ldr	r5, [r4, #0]
 8019020:	f015 0506 	ands.w	r5, r5, #6
 8019024:	d107      	bne.n	8019036 <_printf_common+0x52>
 8019026:	f104 0a19 	add.w	sl, r4, #25
 801902a:	68e3      	ldr	r3, [r4, #12]
 801902c:	f8d9 2000 	ldr.w	r2, [r9]
 8019030:	1a9b      	subs	r3, r3, r2
 8019032:	42ab      	cmp	r3, r5
 8019034:	dc28      	bgt.n	8019088 <_printf_common+0xa4>
 8019036:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801903a:	6822      	ldr	r2, [r4, #0]
 801903c:	3300      	adds	r3, #0
 801903e:	bf18      	it	ne
 8019040:	2301      	movne	r3, #1
 8019042:	0692      	lsls	r2, r2, #26
 8019044:	d42d      	bmi.n	80190a2 <_printf_common+0xbe>
 8019046:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801904a:	4639      	mov	r1, r7
 801904c:	4630      	mov	r0, r6
 801904e:	47c0      	blx	r8
 8019050:	3001      	adds	r0, #1
 8019052:	d020      	beq.n	8019096 <_printf_common+0xb2>
 8019054:	6823      	ldr	r3, [r4, #0]
 8019056:	68e5      	ldr	r5, [r4, #12]
 8019058:	f8d9 2000 	ldr.w	r2, [r9]
 801905c:	f003 0306 	and.w	r3, r3, #6
 8019060:	2b04      	cmp	r3, #4
 8019062:	bf08      	it	eq
 8019064:	1aad      	subeq	r5, r5, r2
 8019066:	68a3      	ldr	r3, [r4, #8]
 8019068:	6922      	ldr	r2, [r4, #16]
 801906a:	bf0c      	ite	eq
 801906c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019070:	2500      	movne	r5, #0
 8019072:	4293      	cmp	r3, r2
 8019074:	bfc4      	itt	gt
 8019076:	1a9b      	subgt	r3, r3, r2
 8019078:	18ed      	addgt	r5, r5, r3
 801907a:	f04f 0900 	mov.w	r9, #0
 801907e:	341a      	adds	r4, #26
 8019080:	454d      	cmp	r5, r9
 8019082:	d11a      	bne.n	80190ba <_printf_common+0xd6>
 8019084:	2000      	movs	r0, #0
 8019086:	e008      	b.n	801909a <_printf_common+0xb6>
 8019088:	2301      	movs	r3, #1
 801908a:	4652      	mov	r2, sl
 801908c:	4639      	mov	r1, r7
 801908e:	4630      	mov	r0, r6
 8019090:	47c0      	blx	r8
 8019092:	3001      	adds	r0, #1
 8019094:	d103      	bne.n	801909e <_printf_common+0xba>
 8019096:	f04f 30ff 	mov.w	r0, #4294967295
 801909a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801909e:	3501      	adds	r5, #1
 80190a0:	e7c3      	b.n	801902a <_printf_common+0x46>
 80190a2:	18e1      	adds	r1, r4, r3
 80190a4:	1c5a      	adds	r2, r3, #1
 80190a6:	2030      	movs	r0, #48	; 0x30
 80190a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80190ac:	4422      	add	r2, r4
 80190ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80190b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80190b6:	3302      	adds	r3, #2
 80190b8:	e7c5      	b.n	8019046 <_printf_common+0x62>
 80190ba:	2301      	movs	r3, #1
 80190bc:	4622      	mov	r2, r4
 80190be:	4639      	mov	r1, r7
 80190c0:	4630      	mov	r0, r6
 80190c2:	47c0      	blx	r8
 80190c4:	3001      	adds	r0, #1
 80190c6:	d0e6      	beq.n	8019096 <_printf_common+0xb2>
 80190c8:	f109 0901 	add.w	r9, r9, #1
 80190cc:	e7d8      	b.n	8019080 <_printf_common+0x9c>
	...

080190d0 <_printf_i>:
 80190d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80190d4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80190d8:	460c      	mov	r4, r1
 80190da:	7e09      	ldrb	r1, [r1, #24]
 80190dc:	b085      	sub	sp, #20
 80190de:	296e      	cmp	r1, #110	; 0x6e
 80190e0:	4617      	mov	r7, r2
 80190e2:	4606      	mov	r6, r0
 80190e4:	4698      	mov	r8, r3
 80190e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80190e8:	f000 80b3 	beq.w	8019252 <_printf_i+0x182>
 80190ec:	d822      	bhi.n	8019134 <_printf_i+0x64>
 80190ee:	2963      	cmp	r1, #99	; 0x63
 80190f0:	d036      	beq.n	8019160 <_printf_i+0x90>
 80190f2:	d80a      	bhi.n	801910a <_printf_i+0x3a>
 80190f4:	2900      	cmp	r1, #0
 80190f6:	f000 80b9 	beq.w	801926c <_printf_i+0x19c>
 80190fa:	2958      	cmp	r1, #88	; 0x58
 80190fc:	f000 8083 	beq.w	8019206 <_printf_i+0x136>
 8019100:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8019104:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8019108:	e032      	b.n	8019170 <_printf_i+0xa0>
 801910a:	2964      	cmp	r1, #100	; 0x64
 801910c:	d001      	beq.n	8019112 <_printf_i+0x42>
 801910e:	2969      	cmp	r1, #105	; 0x69
 8019110:	d1f6      	bne.n	8019100 <_printf_i+0x30>
 8019112:	6820      	ldr	r0, [r4, #0]
 8019114:	6813      	ldr	r3, [r2, #0]
 8019116:	0605      	lsls	r5, r0, #24
 8019118:	f103 0104 	add.w	r1, r3, #4
 801911c:	d52a      	bpl.n	8019174 <_printf_i+0xa4>
 801911e:	681b      	ldr	r3, [r3, #0]
 8019120:	6011      	str	r1, [r2, #0]
 8019122:	2b00      	cmp	r3, #0
 8019124:	da03      	bge.n	801912e <_printf_i+0x5e>
 8019126:	222d      	movs	r2, #45	; 0x2d
 8019128:	425b      	negs	r3, r3
 801912a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801912e:	486f      	ldr	r0, [pc, #444]	; (80192ec <_printf_i+0x21c>)
 8019130:	220a      	movs	r2, #10
 8019132:	e039      	b.n	80191a8 <_printf_i+0xd8>
 8019134:	2973      	cmp	r1, #115	; 0x73
 8019136:	f000 809d 	beq.w	8019274 <_printf_i+0x1a4>
 801913a:	d808      	bhi.n	801914e <_printf_i+0x7e>
 801913c:	296f      	cmp	r1, #111	; 0x6f
 801913e:	d020      	beq.n	8019182 <_printf_i+0xb2>
 8019140:	2970      	cmp	r1, #112	; 0x70
 8019142:	d1dd      	bne.n	8019100 <_printf_i+0x30>
 8019144:	6823      	ldr	r3, [r4, #0]
 8019146:	f043 0320 	orr.w	r3, r3, #32
 801914a:	6023      	str	r3, [r4, #0]
 801914c:	e003      	b.n	8019156 <_printf_i+0x86>
 801914e:	2975      	cmp	r1, #117	; 0x75
 8019150:	d017      	beq.n	8019182 <_printf_i+0xb2>
 8019152:	2978      	cmp	r1, #120	; 0x78
 8019154:	d1d4      	bne.n	8019100 <_printf_i+0x30>
 8019156:	2378      	movs	r3, #120	; 0x78
 8019158:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801915c:	4864      	ldr	r0, [pc, #400]	; (80192f0 <_printf_i+0x220>)
 801915e:	e055      	b.n	801920c <_printf_i+0x13c>
 8019160:	6813      	ldr	r3, [r2, #0]
 8019162:	1d19      	adds	r1, r3, #4
 8019164:	681b      	ldr	r3, [r3, #0]
 8019166:	6011      	str	r1, [r2, #0]
 8019168:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801916c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8019170:	2301      	movs	r3, #1
 8019172:	e08c      	b.n	801928e <_printf_i+0x1be>
 8019174:	681b      	ldr	r3, [r3, #0]
 8019176:	6011      	str	r1, [r2, #0]
 8019178:	f010 0f40 	tst.w	r0, #64	; 0x40
 801917c:	bf18      	it	ne
 801917e:	b21b      	sxthne	r3, r3
 8019180:	e7cf      	b.n	8019122 <_printf_i+0x52>
 8019182:	6813      	ldr	r3, [r2, #0]
 8019184:	6825      	ldr	r5, [r4, #0]
 8019186:	1d18      	adds	r0, r3, #4
 8019188:	6010      	str	r0, [r2, #0]
 801918a:	0628      	lsls	r0, r5, #24
 801918c:	d501      	bpl.n	8019192 <_printf_i+0xc2>
 801918e:	681b      	ldr	r3, [r3, #0]
 8019190:	e002      	b.n	8019198 <_printf_i+0xc8>
 8019192:	0668      	lsls	r0, r5, #25
 8019194:	d5fb      	bpl.n	801918e <_printf_i+0xbe>
 8019196:	881b      	ldrh	r3, [r3, #0]
 8019198:	4854      	ldr	r0, [pc, #336]	; (80192ec <_printf_i+0x21c>)
 801919a:	296f      	cmp	r1, #111	; 0x6f
 801919c:	bf14      	ite	ne
 801919e:	220a      	movne	r2, #10
 80191a0:	2208      	moveq	r2, #8
 80191a2:	2100      	movs	r1, #0
 80191a4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80191a8:	6865      	ldr	r5, [r4, #4]
 80191aa:	60a5      	str	r5, [r4, #8]
 80191ac:	2d00      	cmp	r5, #0
 80191ae:	f2c0 8095 	blt.w	80192dc <_printf_i+0x20c>
 80191b2:	6821      	ldr	r1, [r4, #0]
 80191b4:	f021 0104 	bic.w	r1, r1, #4
 80191b8:	6021      	str	r1, [r4, #0]
 80191ba:	2b00      	cmp	r3, #0
 80191bc:	d13d      	bne.n	801923a <_printf_i+0x16a>
 80191be:	2d00      	cmp	r5, #0
 80191c0:	f040 808e 	bne.w	80192e0 <_printf_i+0x210>
 80191c4:	4665      	mov	r5, ip
 80191c6:	2a08      	cmp	r2, #8
 80191c8:	d10b      	bne.n	80191e2 <_printf_i+0x112>
 80191ca:	6823      	ldr	r3, [r4, #0]
 80191cc:	07db      	lsls	r3, r3, #31
 80191ce:	d508      	bpl.n	80191e2 <_printf_i+0x112>
 80191d0:	6923      	ldr	r3, [r4, #16]
 80191d2:	6862      	ldr	r2, [r4, #4]
 80191d4:	429a      	cmp	r2, r3
 80191d6:	bfde      	ittt	le
 80191d8:	2330      	movle	r3, #48	; 0x30
 80191da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80191de:	f105 35ff 	addle.w	r5, r5, #4294967295
 80191e2:	ebac 0305 	sub.w	r3, ip, r5
 80191e6:	6123      	str	r3, [r4, #16]
 80191e8:	f8cd 8000 	str.w	r8, [sp]
 80191ec:	463b      	mov	r3, r7
 80191ee:	aa03      	add	r2, sp, #12
 80191f0:	4621      	mov	r1, r4
 80191f2:	4630      	mov	r0, r6
 80191f4:	f7ff fef6 	bl	8018fe4 <_printf_common>
 80191f8:	3001      	adds	r0, #1
 80191fa:	d14d      	bne.n	8019298 <_printf_i+0x1c8>
 80191fc:	f04f 30ff 	mov.w	r0, #4294967295
 8019200:	b005      	add	sp, #20
 8019202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019206:	4839      	ldr	r0, [pc, #228]	; (80192ec <_printf_i+0x21c>)
 8019208:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801920c:	6813      	ldr	r3, [r2, #0]
 801920e:	6821      	ldr	r1, [r4, #0]
 8019210:	1d1d      	adds	r5, r3, #4
 8019212:	681b      	ldr	r3, [r3, #0]
 8019214:	6015      	str	r5, [r2, #0]
 8019216:	060a      	lsls	r2, r1, #24
 8019218:	d50b      	bpl.n	8019232 <_printf_i+0x162>
 801921a:	07ca      	lsls	r2, r1, #31
 801921c:	bf44      	itt	mi
 801921e:	f041 0120 	orrmi.w	r1, r1, #32
 8019222:	6021      	strmi	r1, [r4, #0]
 8019224:	b91b      	cbnz	r3, 801922e <_printf_i+0x15e>
 8019226:	6822      	ldr	r2, [r4, #0]
 8019228:	f022 0220 	bic.w	r2, r2, #32
 801922c:	6022      	str	r2, [r4, #0]
 801922e:	2210      	movs	r2, #16
 8019230:	e7b7      	b.n	80191a2 <_printf_i+0xd2>
 8019232:	064d      	lsls	r5, r1, #25
 8019234:	bf48      	it	mi
 8019236:	b29b      	uxthmi	r3, r3
 8019238:	e7ef      	b.n	801921a <_printf_i+0x14a>
 801923a:	4665      	mov	r5, ip
 801923c:	fbb3 f1f2 	udiv	r1, r3, r2
 8019240:	fb02 3311 	mls	r3, r2, r1, r3
 8019244:	5cc3      	ldrb	r3, [r0, r3]
 8019246:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801924a:	460b      	mov	r3, r1
 801924c:	2900      	cmp	r1, #0
 801924e:	d1f5      	bne.n	801923c <_printf_i+0x16c>
 8019250:	e7b9      	b.n	80191c6 <_printf_i+0xf6>
 8019252:	6813      	ldr	r3, [r2, #0]
 8019254:	6825      	ldr	r5, [r4, #0]
 8019256:	6961      	ldr	r1, [r4, #20]
 8019258:	1d18      	adds	r0, r3, #4
 801925a:	6010      	str	r0, [r2, #0]
 801925c:	0628      	lsls	r0, r5, #24
 801925e:	681b      	ldr	r3, [r3, #0]
 8019260:	d501      	bpl.n	8019266 <_printf_i+0x196>
 8019262:	6019      	str	r1, [r3, #0]
 8019264:	e002      	b.n	801926c <_printf_i+0x19c>
 8019266:	066a      	lsls	r2, r5, #25
 8019268:	d5fb      	bpl.n	8019262 <_printf_i+0x192>
 801926a:	8019      	strh	r1, [r3, #0]
 801926c:	2300      	movs	r3, #0
 801926e:	6123      	str	r3, [r4, #16]
 8019270:	4665      	mov	r5, ip
 8019272:	e7b9      	b.n	80191e8 <_printf_i+0x118>
 8019274:	6813      	ldr	r3, [r2, #0]
 8019276:	1d19      	adds	r1, r3, #4
 8019278:	6011      	str	r1, [r2, #0]
 801927a:	681d      	ldr	r5, [r3, #0]
 801927c:	6862      	ldr	r2, [r4, #4]
 801927e:	2100      	movs	r1, #0
 8019280:	4628      	mov	r0, r5
 8019282:	f7e6 ffa5 	bl	80001d0 <memchr>
 8019286:	b108      	cbz	r0, 801928c <_printf_i+0x1bc>
 8019288:	1b40      	subs	r0, r0, r5
 801928a:	6060      	str	r0, [r4, #4]
 801928c:	6863      	ldr	r3, [r4, #4]
 801928e:	6123      	str	r3, [r4, #16]
 8019290:	2300      	movs	r3, #0
 8019292:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8019296:	e7a7      	b.n	80191e8 <_printf_i+0x118>
 8019298:	6923      	ldr	r3, [r4, #16]
 801929a:	462a      	mov	r2, r5
 801929c:	4639      	mov	r1, r7
 801929e:	4630      	mov	r0, r6
 80192a0:	47c0      	blx	r8
 80192a2:	3001      	adds	r0, #1
 80192a4:	d0aa      	beq.n	80191fc <_printf_i+0x12c>
 80192a6:	6823      	ldr	r3, [r4, #0]
 80192a8:	079b      	lsls	r3, r3, #30
 80192aa:	d413      	bmi.n	80192d4 <_printf_i+0x204>
 80192ac:	68e0      	ldr	r0, [r4, #12]
 80192ae:	9b03      	ldr	r3, [sp, #12]
 80192b0:	4298      	cmp	r0, r3
 80192b2:	bfb8      	it	lt
 80192b4:	4618      	movlt	r0, r3
 80192b6:	e7a3      	b.n	8019200 <_printf_i+0x130>
 80192b8:	2301      	movs	r3, #1
 80192ba:	464a      	mov	r2, r9
 80192bc:	4639      	mov	r1, r7
 80192be:	4630      	mov	r0, r6
 80192c0:	47c0      	blx	r8
 80192c2:	3001      	adds	r0, #1
 80192c4:	d09a      	beq.n	80191fc <_printf_i+0x12c>
 80192c6:	3501      	adds	r5, #1
 80192c8:	68e3      	ldr	r3, [r4, #12]
 80192ca:	9a03      	ldr	r2, [sp, #12]
 80192cc:	1a9b      	subs	r3, r3, r2
 80192ce:	42ab      	cmp	r3, r5
 80192d0:	dcf2      	bgt.n	80192b8 <_printf_i+0x1e8>
 80192d2:	e7eb      	b.n	80192ac <_printf_i+0x1dc>
 80192d4:	2500      	movs	r5, #0
 80192d6:	f104 0919 	add.w	r9, r4, #25
 80192da:	e7f5      	b.n	80192c8 <_printf_i+0x1f8>
 80192dc:	2b00      	cmp	r3, #0
 80192de:	d1ac      	bne.n	801923a <_printf_i+0x16a>
 80192e0:	7803      	ldrb	r3, [r0, #0]
 80192e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80192e6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80192ea:	e76c      	b.n	80191c6 <_printf_i+0xf6>
 80192ec:	0801c119 	.word	0x0801c119
 80192f0:	0801c12a 	.word	0x0801c12a

080192f4 <_sbrk_r>:
 80192f4:	b538      	push	{r3, r4, r5, lr}
 80192f6:	4c06      	ldr	r4, [pc, #24]	; (8019310 <_sbrk_r+0x1c>)
 80192f8:	2300      	movs	r3, #0
 80192fa:	4605      	mov	r5, r0
 80192fc:	4608      	mov	r0, r1
 80192fe:	6023      	str	r3, [r4, #0]
 8019300:	f7ea f838 	bl	8003374 <_sbrk>
 8019304:	1c43      	adds	r3, r0, #1
 8019306:	d102      	bne.n	801930e <_sbrk_r+0x1a>
 8019308:	6823      	ldr	r3, [r4, #0]
 801930a:	b103      	cbz	r3, 801930e <_sbrk_r+0x1a>
 801930c:	602b      	str	r3, [r5, #0]
 801930e:	bd38      	pop	{r3, r4, r5, pc}
 8019310:	20010198 	.word	0x20010198

08019314 <__sread>:
 8019314:	b510      	push	{r4, lr}
 8019316:	460c      	mov	r4, r1
 8019318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801931c:	f000 f8bc 	bl	8019498 <_read_r>
 8019320:	2800      	cmp	r0, #0
 8019322:	bfab      	itete	ge
 8019324:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8019326:	89a3      	ldrhlt	r3, [r4, #12]
 8019328:	181b      	addge	r3, r3, r0
 801932a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801932e:	bfac      	ite	ge
 8019330:	6563      	strge	r3, [r4, #84]	; 0x54
 8019332:	81a3      	strhlt	r3, [r4, #12]
 8019334:	bd10      	pop	{r4, pc}

08019336 <__swrite>:
 8019336:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801933a:	461f      	mov	r7, r3
 801933c:	898b      	ldrh	r3, [r1, #12]
 801933e:	05db      	lsls	r3, r3, #23
 8019340:	4605      	mov	r5, r0
 8019342:	460c      	mov	r4, r1
 8019344:	4616      	mov	r6, r2
 8019346:	d505      	bpl.n	8019354 <__swrite+0x1e>
 8019348:	2302      	movs	r3, #2
 801934a:	2200      	movs	r2, #0
 801934c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019350:	f000 f868 	bl	8019424 <_lseek_r>
 8019354:	89a3      	ldrh	r3, [r4, #12]
 8019356:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801935a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801935e:	81a3      	strh	r3, [r4, #12]
 8019360:	4632      	mov	r2, r6
 8019362:	463b      	mov	r3, r7
 8019364:	4628      	mov	r0, r5
 8019366:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801936a:	f000 b817 	b.w	801939c <_write_r>

0801936e <__sseek>:
 801936e:	b510      	push	{r4, lr}
 8019370:	460c      	mov	r4, r1
 8019372:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019376:	f000 f855 	bl	8019424 <_lseek_r>
 801937a:	1c43      	adds	r3, r0, #1
 801937c:	89a3      	ldrh	r3, [r4, #12]
 801937e:	bf15      	itete	ne
 8019380:	6560      	strne	r0, [r4, #84]	; 0x54
 8019382:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019386:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801938a:	81a3      	strheq	r3, [r4, #12]
 801938c:	bf18      	it	ne
 801938e:	81a3      	strhne	r3, [r4, #12]
 8019390:	bd10      	pop	{r4, pc}

08019392 <__sclose>:
 8019392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019396:	f000 b813 	b.w	80193c0 <_close_r>
	...

0801939c <_write_r>:
 801939c:	b538      	push	{r3, r4, r5, lr}
 801939e:	4c07      	ldr	r4, [pc, #28]	; (80193bc <_write_r+0x20>)
 80193a0:	4605      	mov	r5, r0
 80193a2:	4608      	mov	r0, r1
 80193a4:	4611      	mov	r1, r2
 80193a6:	2200      	movs	r2, #0
 80193a8:	6022      	str	r2, [r4, #0]
 80193aa:	461a      	mov	r2, r3
 80193ac:	f7e9 ff91 	bl	80032d2 <_write>
 80193b0:	1c43      	adds	r3, r0, #1
 80193b2:	d102      	bne.n	80193ba <_write_r+0x1e>
 80193b4:	6823      	ldr	r3, [r4, #0]
 80193b6:	b103      	cbz	r3, 80193ba <_write_r+0x1e>
 80193b8:	602b      	str	r3, [r5, #0]
 80193ba:	bd38      	pop	{r3, r4, r5, pc}
 80193bc:	20010198 	.word	0x20010198

080193c0 <_close_r>:
 80193c0:	b538      	push	{r3, r4, r5, lr}
 80193c2:	4c06      	ldr	r4, [pc, #24]	; (80193dc <_close_r+0x1c>)
 80193c4:	2300      	movs	r3, #0
 80193c6:	4605      	mov	r5, r0
 80193c8:	4608      	mov	r0, r1
 80193ca:	6023      	str	r3, [r4, #0]
 80193cc:	f7e9 ff9d 	bl	800330a <_close>
 80193d0:	1c43      	adds	r3, r0, #1
 80193d2:	d102      	bne.n	80193da <_close_r+0x1a>
 80193d4:	6823      	ldr	r3, [r4, #0]
 80193d6:	b103      	cbz	r3, 80193da <_close_r+0x1a>
 80193d8:	602b      	str	r3, [r5, #0]
 80193da:	bd38      	pop	{r3, r4, r5, pc}
 80193dc:	20010198 	.word	0x20010198

080193e0 <_fstat_r>:
 80193e0:	b538      	push	{r3, r4, r5, lr}
 80193e2:	4c07      	ldr	r4, [pc, #28]	; (8019400 <_fstat_r+0x20>)
 80193e4:	2300      	movs	r3, #0
 80193e6:	4605      	mov	r5, r0
 80193e8:	4608      	mov	r0, r1
 80193ea:	4611      	mov	r1, r2
 80193ec:	6023      	str	r3, [r4, #0]
 80193ee:	f7e9 ff98 	bl	8003322 <_fstat>
 80193f2:	1c43      	adds	r3, r0, #1
 80193f4:	d102      	bne.n	80193fc <_fstat_r+0x1c>
 80193f6:	6823      	ldr	r3, [r4, #0]
 80193f8:	b103      	cbz	r3, 80193fc <_fstat_r+0x1c>
 80193fa:	602b      	str	r3, [r5, #0]
 80193fc:	bd38      	pop	{r3, r4, r5, pc}
 80193fe:	bf00      	nop
 8019400:	20010198 	.word	0x20010198

08019404 <_isatty_r>:
 8019404:	b538      	push	{r3, r4, r5, lr}
 8019406:	4c06      	ldr	r4, [pc, #24]	; (8019420 <_isatty_r+0x1c>)
 8019408:	2300      	movs	r3, #0
 801940a:	4605      	mov	r5, r0
 801940c:	4608      	mov	r0, r1
 801940e:	6023      	str	r3, [r4, #0]
 8019410:	f7e9 ff97 	bl	8003342 <_isatty>
 8019414:	1c43      	adds	r3, r0, #1
 8019416:	d102      	bne.n	801941e <_isatty_r+0x1a>
 8019418:	6823      	ldr	r3, [r4, #0]
 801941a:	b103      	cbz	r3, 801941e <_isatty_r+0x1a>
 801941c:	602b      	str	r3, [r5, #0]
 801941e:	bd38      	pop	{r3, r4, r5, pc}
 8019420:	20010198 	.word	0x20010198

08019424 <_lseek_r>:
 8019424:	b538      	push	{r3, r4, r5, lr}
 8019426:	4c07      	ldr	r4, [pc, #28]	; (8019444 <_lseek_r+0x20>)
 8019428:	4605      	mov	r5, r0
 801942a:	4608      	mov	r0, r1
 801942c:	4611      	mov	r1, r2
 801942e:	2200      	movs	r2, #0
 8019430:	6022      	str	r2, [r4, #0]
 8019432:	461a      	mov	r2, r3
 8019434:	f7e9 ff90 	bl	8003358 <_lseek>
 8019438:	1c43      	adds	r3, r0, #1
 801943a:	d102      	bne.n	8019442 <_lseek_r+0x1e>
 801943c:	6823      	ldr	r3, [r4, #0]
 801943e:	b103      	cbz	r3, 8019442 <_lseek_r+0x1e>
 8019440:	602b      	str	r3, [r5, #0]
 8019442:	bd38      	pop	{r3, r4, r5, pc}
 8019444:	20010198 	.word	0x20010198

08019448 <__malloc_lock>:
 8019448:	4770      	bx	lr

0801944a <__malloc_unlock>:
 801944a:	4770      	bx	lr

0801944c <_realloc_r>:
 801944c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801944e:	4607      	mov	r7, r0
 8019450:	4614      	mov	r4, r2
 8019452:	460e      	mov	r6, r1
 8019454:	b921      	cbnz	r1, 8019460 <_realloc_r+0x14>
 8019456:	4611      	mov	r1, r2
 8019458:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801945c:	f7ff bc16 	b.w	8018c8c <_malloc_r>
 8019460:	b922      	cbnz	r2, 801946c <_realloc_r+0x20>
 8019462:	f7ff fbc5 	bl	8018bf0 <_free_r>
 8019466:	4625      	mov	r5, r4
 8019468:	4628      	mov	r0, r5
 801946a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801946c:	f000 f826 	bl	80194bc <_malloc_usable_size_r>
 8019470:	42a0      	cmp	r0, r4
 8019472:	d20f      	bcs.n	8019494 <_realloc_r+0x48>
 8019474:	4621      	mov	r1, r4
 8019476:	4638      	mov	r0, r7
 8019478:	f7ff fc08 	bl	8018c8c <_malloc_r>
 801947c:	4605      	mov	r5, r0
 801947e:	2800      	cmp	r0, #0
 8019480:	d0f2      	beq.n	8019468 <_realloc_r+0x1c>
 8019482:	4631      	mov	r1, r6
 8019484:	4622      	mov	r2, r4
 8019486:	f7ff f829 	bl	80184dc <memcpy>
 801948a:	4631      	mov	r1, r6
 801948c:	4638      	mov	r0, r7
 801948e:	f7ff fbaf 	bl	8018bf0 <_free_r>
 8019492:	e7e9      	b.n	8019468 <_realloc_r+0x1c>
 8019494:	4635      	mov	r5, r6
 8019496:	e7e7      	b.n	8019468 <_realloc_r+0x1c>

08019498 <_read_r>:
 8019498:	b538      	push	{r3, r4, r5, lr}
 801949a:	4c07      	ldr	r4, [pc, #28]	; (80194b8 <_read_r+0x20>)
 801949c:	4605      	mov	r5, r0
 801949e:	4608      	mov	r0, r1
 80194a0:	4611      	mov	r1, r2
 80194a2:	2200      	movs	r2, #0
 80194a4:	6022      	str	r2, [r4, #0]
 80194a6:	461a      	mov	r2, r3
 80194a8:	f7e9 fef6 	bl	8003298 <_read>
 80194ac:	1c43      	adds	r3, r0, #1
 80194ae:	d102      	bne.n	80194b6 <_read_r+0x1e>
 80194b0:	6823      	ldr	r3, [r4, #0]
 80194b2:	b103      	cbz	r3, 80194b6 <_read_r+0x1e>
 80194b4:	602b      	str	r3, [r5, #0]
 80194b6:	bd38      	pop	{r3, r4, r5, pc}
 80194b8:	20010198 	.word	0x20010198

080194bc <_malloc_usable_size_r>:
 80194bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80194c0:	1f18      	subs	r0, r3, #4
 80194c2:	2b00      	cmp	r3, #0
 80194c4:	bfbc      	itt	lt
 80194c6:	580b      	ldrlt	r3, [r1, r0]
 80194c8:	18c0      	addlt	r0, r0, r3
 80194ca:	4770      	bx	lr

080194cc <_init>:
 80194cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80194ce:	bf00      	nop
 80194d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80194d2:	bc08      	pop	{r3}
 80194d4:	469e      	mov	lr, r3
 80194d6:	4770      	bx	lr

080194d8 <_fini>:
 80194d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80194da:	bf00      	nop
 80194dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80194de:	bc08      	pop	{r3}
 80194e0:	469e      	mov	lr, r3
 80194e2:	4770      	bx	lr
