// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cin_load_fifo_write_HH_
#define _cin_load_fifo_write_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "top_kernel_mul_32bkb.h"

namespace ap_rtl {

struct cin_load_fifo_write : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > cin_burst_buf_V_address0;
    sc_out< sc_logic > cin_burst_buf_V_ce0;
    sc_in< sc_lv<512> > cin_burst_buf_V_q0;
    sc_out< sc_lv<256> > fifo_cin_V_V_din;
    sc_in< sc_logic > fifo_cin_V_V_full_n;
    sc_out< sc_logic > fifo_cin_V_V_write;
    sc_in< sc_lv<32> > LAYER_IN_NUM_T;
    sc_in< sc_lv<32> > LAYER_IN_H_T;
    sc_in< sc_lv<32> > LAYER_IN_W_T;
    sc_in< sc_lv<32> > FILTER_S;


    // Module declarations
    cin_load_fifo_write(sc_module_name name);
    SC_HAS_PROCESS(cin_load_fifo_write);

    ~cin_load_fifo_write();

    sc_trace_file* mVcdFile;

    top_kernel_mul_32bkb<1,7,32,32,32>* top_kernel_mul_32bkb_U38;
    top_kernel_mul_32bkb<1,7,32,32,32>* top_kernel_mul_32bkb_U39;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > fifo_cin_V_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > done_reg_152;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter19_reg;
    sc_signal< sc_lv<32> > ii_reg_116;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter2_reg;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter20;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter3_reg;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter4_reg;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter5_reg;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter6_reg;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter7_reg;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter8_reg;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter9_reg;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter10_reg;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter11_reg;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter12_reg;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter13_reg;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter14_reg;
    sc_signal< sc_lv<32> > ii_reg_116_pp0_iter15_reg;
    sc_signal< sc_lv<32> > hh_reg_128;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<32> > ww_reg_140;
    sc_signal< sc_lv<32> > ww_reg_140_pp0_iter1_reg;
    sc_signal< sc_lv<32> > ww_reg_140_pp0_iter2_reg;
    sc_signal< sc_lv<32> > ww_reg_140_pp0_iter3_reg;
    sc_signal< sc_lv<32> > ww_reg_140_pp0_iter4_reg;
    sc_signal< sc_lv<32> > ww_reg_140_pp0_iter5_reg;
    sc_signal< sc_lv<32> > ww_reg_140_pp0_iter6_reg;
    sc_signal< sc_lv<32> > ww_reg_140_pp0_iter7_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter1_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter2_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter3_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter4_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter5_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter6_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter7_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter8_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter9_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter10_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter11_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter12_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter13_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter14_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter15_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter16_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter17_reg;
    sc_signal< sc_lv<1> > done_reg_152_pp0_iter18_reg;
    sc_signal< sc_lv<32> > tmp16_fu_174_p2;
    sc_signal< sc_lv<32> > tmp16_reg_353;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > tmp_s_fu_180_p2;
    sc_signal< sc_lv<32> > tmp_s_reg_364;
    sc_signal< sc_lv<32> > tmp_364_fu_185_p2;
    sc_signal< sc_lv<32> > tmp_364_reg_370;
    sc_signal< sc_lv<32> > tmp_fu_200_p1;
    sc_signal< sc_lv<32> > tmp_reg_375;
    sc_signal< sc_lv<1> > tmp_371_fu_210_p2;
    sc_signal< sc_lv<1> > tmp_371_reg_380;
    sc_signal< sc_lv<1> > ap_phi_mux_done_phi_fu_156_p4;
    sc_signal< sc_lv<32> > hh_5_fu_215_p2;
    sc_signal< sc_lv<32> > hh_5_reg_387;
    sc_signal< sc_lv<32> > ww_1_fu_221_p3;
    sc_signal< sc_lv<32> > ww_1_reg_393;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > ii_3_fu_270_p3;
    sc_signal< sc_lv<32> > ii_3_reg_398;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<32> > hh_2_fu_284_p3;
    sc_signal< sc_lv<1> > done_3_fu_291_p2;
    sc_signal< sc_lv<32> > grp_fu_229_p2;
    sc_signal< sc_lv<32> > tmp_366_reg_413;
    sc_signal< sc_lv<32> > tmp_367_fu_297_p2;
    sc_signal< sc_lv<32> > tmp_367_reg_418;
    sc_signal< sc_lv<32> > grp_fu_302_p2;
    sc_signal< sc_lv<32> > tmp_368_reg_423;
    sc_signal< sc_lv<28> > bus_cin_idx_reg_428;
    sc_signal< sc_lv<1> > tmp_565_reg_433;
    sc_signal< sc_lv<1> > tmp_565_reg_433_pp0_iter17_reg;
    sc_signal< sc_lv<1> > tmp_565_reg_433_pp0_iter18_reg;
    sc_signal< sc_lv<1> > tmp_565_reg_433_pp0_iter19_reg;
    sc_signal< sc_lv<512> > bus_cin_data_V_reg_442;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_lv<32> > ap_phi_mux_ii_phi_fu_120_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_hh_phi_fu_132_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_ww_phi_fu_144_p4;
    sc_signal< sc_lv<256> > ap_phi_mux_tmp_V_phi_fu_167_p4;
    sc_signal< sc_lv<256> > ap_phi_reg_pp0_iter20_tmp_V_reg_164;
    sc_signal< sc_lv<256> > fifo_cin_data_V_1_fu_339_p1;
    sc_signal< sc_lv<64> > tmp_370_fu_335_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > tmp_365_fu_190_p1;
    sc_signal< sc_lv<29> > tmp_365_fu_190_p4;
    sc_signal< sc_lv<32> > ww_2_fu_204_p2;
    sc_signal< sc_lv<32> > ii_4_fu_238_p2;
    sc_signal< sc_lv<1> > tmp_373_fu_244_p2;
    sc_signal< sc_lv<1> > tmp_372_fu_234_p2;
    sc_signal< sc_lv<1> > sel_tmp_fu_257_p2;
    sc_signal< sc_lv<32> > p_s_fu_249_p3;
    sc_signal< sc_lv<32> > sel_tmp1_fu_262_p3;
    sc_signal< sc_lv<32> > sel_tmp5_fu_277_p3;
    sc_signal< sc_lv<32> > tmp_564_fu_306_p2;
    sc_signal< sc_lv<32> > local_cin_idx_fu_312_p2;
    sc_signal< sc_logic > grp_fu_229_ce;
    sc_signal< sc_logic > grp_fu_302_ce;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_50;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state24;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_1FF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state24();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter7();
    void thread_ap_block_state11_pp0_stage0_iter8();
    void thread_ap_block_state12_pp0_stage0_iter9();
    void thread_ap_block_state13_pp0_stage0_iter10();
    void thread_ap_block_state14_pp0_stage0_iter11();
    void thread_ap_block_state15_pp0_stage0_iter12();
    void thread_ap_block_state16_pp0_stage0_iter13();
    void thread_ap_block_state17_pp0_stage0_iter14();
    void thread_ap_block_state18_pp0_stage0_iter15();
    void thread_ap_block_state19_pp0_stage0_iter16();
    void thread_ap_block_state20_pp0_stage0_iter17();
    void thread_ap_block_state21_pp0_stage0_iter18();
    void thread_ap_block_state22_pp0_stage0_iter19();
    void thread_ap_block_state23_pp0_stage0_iter20();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_block_state9_pp0_stage0_iter6();
    void thread_ap_condition_50();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_done_phi_fu_156_p4();
    void thread_ap_phi_mux_hh_phi_fu_132_p4();
    void thread_ap_phi_mux_ii_phi_fu_120_p4();
    void thread_ap_phi_mux_tmp_V_phi_fu_167_p4();
    void thread_ap_phi_mux_ww_phi_fu_144_p4();
    void thread_ap_phi_reg_pp0_iter20_tmp_V_reg_164();
    void thread_ap_ready();
    void thread_cin_burst_buf_V_address0();
    void thread_cin_burst_buf_V_ce0();
    void thread_done_3_fu_291_p2();
    void thread_fifo_cin_V_V_blk_n();
    void thread_fifo_cin_V_V_din();
    void thread_fifo_cin_V_V_write();
    void thread_fifo_cin_data_V_1_fu_339_p1();
    void thread_grp_fu_229_ce();
    void thread_grp_fu_302_ce();
    void thread_hh_2_fu_284_p3();
    void thread_hh_5_fu_215_p2();
    void thread_ii_3_fu_270_p3();
    void thread_ii_4_fu_238_p2();
    void thread_local_cin_idx_fu_312_p2();
    void thread_p_s_fu_249_p3();
    void thread_sel_tmp1_fu_262_p3();
    void thread_sel_tmp5_fu_277_p3();
    void thread_sel_tmp_fu_257_p2();
    void thread_tmp16_fu_174_p2();
    void thread_tmp_364_fu_185_p2();
    void thread_tmp_365_fu_190_p1();
    void thread_tmp_365_fu_190_p4();
    void thread_tmp_367_fu_297_p2();
    void thread_tmp_370_fu_335_p1();
    void thread_tmp_371_fu_210_p2();
    void thread_tmp_372_fu_234_p2();
    void thread_tmp_373_fu_244_p2();
    void thread_tmp_564_fu_306_p2();
    void thread_tmp_fu_200_p1();
    void thread_tmp_s_fu_180_p2();
    void thread_ww_1_fu_221_p3();
    void thread_ww_2_fu_204_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
