
---------- Begin Simulation Statistics ----------
final_tick                               166805840000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 386672                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661148                       # Number of bytes of host memory used
host_op_rate                                   387431                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   258.62                       # Real time elapsed on the host
host_tick_rate                              644990937                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.166806                       # Number of seconds simulated
sim_ticks                                166805840000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.668058                       # CPI: cycles per instruction
system.cpu.discardedOps                        191309                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33997038                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.599499                       # IPC: instructions per cycle
system.cpu.numCycles                        166805840                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       132808802                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       152554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        309317                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          262                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       909677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        17002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1819660                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          17008                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486591                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735745                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80989                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104680                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102574                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899937                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             702                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              413                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51133470                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51133470                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51134143                       # number of overall hits
system.cpu.dcache.overall_hits::total        51134143                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       925059                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         925059                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       932807                       # number of overall misses
system.cpu.dcache.overall_misses::total        932807                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  43073314000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43073314000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  43073314000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43073314000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52058529                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52058529                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52066950                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52066950                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017770                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017770                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017916                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017916                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46562.774915                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46562.774915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46176.019262                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46176.019262                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       862432                       # number of writebacks
system.cpu.dcache.writebacks::total            862432                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17463                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17463                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       907596                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       907596                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       909587                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       909587                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39306407000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39306407000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39580309000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39580309000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017434                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017434                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017470                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017470                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43308.263809                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43308.263809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43514.593986                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43514.593986                       # average overall mshr miss latency
system.cpu.dcache.replacements                 909458                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40586364                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40586364                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       522938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        522938                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19392655000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19392655000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41109302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41109302                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37084.042468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37084.042468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2317                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       520621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       520621                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18153131000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18153131000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34868.226599                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34868.226599                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10547106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10547106                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       402121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       402121                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23680659000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23680659000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58889.386528                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58889.386528                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15146                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15146                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       386975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       386975                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21153276000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21153276000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035343                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54663.159119                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54663.159119                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          673                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           673                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7748                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7748                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.920081                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.920081                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    273902000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    273902000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.236433                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.236433                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 137570.065294                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 137570.065294                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.292821                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52043805                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            909586                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.217025                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.292821                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994475                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994475                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209177690                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209177690                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689681                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43479379                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026515                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7055910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7055910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7055910                       # number of overall hits
system.cpu.icache.overall_hits::total         7055910                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          396                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            396                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          396                       # number of overall misses
system.cpu.icache.overall_misses::total           396                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38577000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38577000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38577000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38577000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7056306                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7056306                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7056306                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7056306                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97416.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97416.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97416.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97416.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          219                       # number of writebacks
system.cpu.icache.writebacks::total               219                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37785000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37785000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37785000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95416.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95416.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95416.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95416.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    219                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7055910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7055910                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          396                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           396                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38577000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38577000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7056306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7056306                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97416.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97416.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37785000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37785000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95416.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95416.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           163.154556                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7056306                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               396                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17818.954545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   163.154556                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.637322                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.637322                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7056702                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7056702                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 166805840000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               753039                       # number of demand (read+write) hits
system.l2.demand_hits::total                   753152                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 113                       # number of overall hits
system.l2.overall_hits::.cpu.data              753039                       # number of overall hits
system.l2.overall_hits::total                  753152                       # number of overall hits
system.l2.demand_misses::.cpu.inst                283                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             156548                       # number of demand (read+write) misses
system.l2.demand_misses::total                 156831                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               283                       # number of overall misses
system.l2.overall_misses::.cpu.data            156548                       # number of overall misses
system.l2.overall_misses::total                156831                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33781000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20431080000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20464861000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33781000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20431080000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20464861000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           909587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               909983                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          909587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              909983                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.714646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.172109                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.172345                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.714646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.172109                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.172345                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119367.491166                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 130510.003322                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130489.896768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119367.491166                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 130510.003322                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130489.896768                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              123362                       # number of writebacks
system.l2.writebacks::total                    123362                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        156543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            156826                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       156543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           156826                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17299734000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17327855000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17299734000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17327855000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.714646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.172103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.172339                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.714646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.172103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.172339                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99367.491166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 110511.067247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110490.958132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99367.491166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 110511.067247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110490.958132                       # average overall mshr miss latency
system.l2.replacements                         169080                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       862432                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           862432                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       862432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       862432                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          204                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              204                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          204                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          204                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          420                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           420                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            283518                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                283518                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          103457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              103457                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13982213000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13982213000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        386975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            386975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.267348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.267348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 135149.994684                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135149.994684                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       103457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         103457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11913073000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11913073000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.267348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.267348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 115149.994684                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115149.994684                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              283                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33781000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33781000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.714646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.714646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119367.491166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119367.491166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          283                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28121000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28121000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.714646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.714646                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99367.491166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99367.491166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        469521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            469521                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        53091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           53091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6448867000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6448867000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       522612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        522612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.101588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.101588                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 121468.177281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121468.177281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        53086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        53086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5386661000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5386661000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.101578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.101578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 101470.463022                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101470.463022                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4037.203692                       # Cycle average of tags in use
system.l2.tags.total_refs                     1818973                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    173176                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.503609                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      48.290150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        22.970733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3965.942809                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.011790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985645                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1003                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2228                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          721                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1992574                       # Number of tag accesses
system.l2.tags.data_accesses                  1992574                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    493069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    615334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012415950500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        26743                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        26743                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              907954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             466793                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156826                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123362                       # Number of write requests accepted
system.mem_ctrls.readBursts                    627304                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   493448                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10838                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   379                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.42                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                627304                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               493448                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  134256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  134865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  140414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   20357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   19764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   19142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  19189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  27398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  27387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  25556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  20042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        26743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.050742                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     63.482218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         26685     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           31      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           15      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            7      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         26743                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        26743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.436413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.283779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.410802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11586     43.32%     43.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              374      1.40%     44.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              524      1.96%     46.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              568      2.12%     48.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            11689     43.71%     92.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              241      0.90%     93.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               81      0.30%     93.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               78      0.29%     94.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             1509      5.64%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               45      0.17%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               38      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         26743                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  693632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                40147456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31580672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    240.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  166805735000                       # Total gap between requests
system.mem_ctrls.avgGap                     595335.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        72448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     39381376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     31554880                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 434325.320983965532                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 236091110.479105502367                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 189171314.385635405779                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1132                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       626172                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       493448                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     44930750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  32292945750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3976068792250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     39691.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     51572.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8057726.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        72448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     40075008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      40147456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        72448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        72448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     31580672                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     31580672                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          283                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       156543                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         156826                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       123362                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        123362                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       434325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    240249430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        240683755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       434325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       434325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    189325937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       189325937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    189325937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       434325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    240249430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       430009693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               616466                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              493045                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        37534                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        39641                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        35102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        37692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        40964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        37516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        43875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        43688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        40665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        37885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        40914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        32883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        35900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        40162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        37140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        34905                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        29703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        31497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        26988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        29756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        33694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        29908                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        36514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        36043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        33693                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        30749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        33858                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        24633                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        27790                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        32225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        28948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        27046                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             20779139000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3082330000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        32337876500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                33706.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           52456.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              514068                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             398279                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       197159                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   360.150498                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   300.130366                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   257.034000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7545      3.83%      3.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9219      4.68%      8.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       139020     70.51%     79.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1350      0.68%     79.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        14008      7.10%     86.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          491      0.25%     87.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2960      1.50%     88.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2053      1.04%     89.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20513     10.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       197159                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              39453824                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           31554880                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              236.525436                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              189.171314                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       729765120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       387875565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2256325680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1326417660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13167432720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  30879357270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  38049773280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86796947295                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   520.347173                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  98574520750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5569980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  62661339250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       677985840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       360342840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2145241560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1247277240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13167432720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  30788548860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38126243520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86513072580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.645346                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  98774507750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5569980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  62461352250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              53369                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       123362                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29129                       # Transaction distribution
system.membus.trans_dist::ReadExReq            103457                       # Transaction distribution
system.membus.trans_dist::ReadExResp           103457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53369                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       466143                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 466143                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     71728128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                71728128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156826                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156826    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              156826                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2283109000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2735692000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            523008                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       985794                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          219                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           92744                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           386975                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          386974                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       522612                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1011                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2728631                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2729642                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       157440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    453636608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              453794048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169080                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31580672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1079063                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.125559                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1061793     98.40%     98.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17264      1.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1079063                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 166805840000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8720868000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3564000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8186278995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
