
module alu (
    input logic [31:0] a, b,
    input alu_op_t op,
    output logic [31:0] result,
    output logic zero
);
    //Zero flag
    assign zero = (result == 32'd0);

    always_comb begin
        case (op)
            4'b0000: result = a + b;
            4'b0001: result = a - b;
            4'b0010: result = a & b;
            4'b0011: result = a | b;
            4'b0100: result = a ^ b;
            4'b0101: result = a << b[4:0];
            4'b0110: result = a >> b[4:0];
            4'b0111: result = $signed(a) >>> b[4:0];
            4'b1001: result = (a < b) ? 32'd1 : 32'd0;
            4'b1010: result = ($signed(a) < $signed(b)) ? 32'd1 : 32'd0;
            default: result = 32'd0;
        endcase
    end

endmodule: alu