#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec 23 14:25:32 2025
# Process ID: 28676
# Current directory: C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18332 C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.xpr
# Log file: C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/vivado.log
# Journal file: C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image\vivado.jou
# Running On: DESKTOP-U9UFEVV, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 4, Host memory: 17031 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/TKLL/HDL_image' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 1440.148 ; gain = 372.168
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
=== Applying: Rotate Clockwise (90 deg CW) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=25000 | Pixel [1,0] (in) -> [2,1] (out), value=02
time=35000 | Pixel [2,0] (in) -> [2,2] (out), value=03
time=45000 | Pixel [3,0] (in) -> [2,3] (out), value=04
time=55000 | Pixel [0,1] (in) -> [1,0] (out), value=05
time=65000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=75000 | Pixel [2,1] (in) -> [1,2] (out), value=07
time=85000 | Pixel [3,1] (in) -> [1,3] (out), value=08
time=95000 | Pixel [0,2] (in) -> [0,0] (out), value=09
time=105000 | Pixel [1,2] (in) -> [0,1] (out), value=0a
time=115000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
time=125000 | Pixel [3,2] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 09
Estimated mem_out_rotate[0][1] = 05
Estimated mem_out_rotate[0][2] = 01
Estimated mem_out_rotate[1][0] = 0a
Estimated mem_out_rotate[1][1] = 06
Estimated mem_out_rotate[1][2] = 02
Estimated mem_out_rotate[2][0] = 0b
Estimated mem_out_rotate[2][1] = 07
Estimated mem_out_rotate[2][2] = 03
Estimated mem_out_rotate[3][0] = 0c
Estimated mem_out_rotate[3][1] = 08
Estimated mem_out_rotate[3][2] = 04
$finish called at time : 155 ns : File "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1521.129 ; gain = 62.320
set_property -name {xsim.simulate.runtime} -value {10ms} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Error: Image size (45 x 20 = 900 pixels) exceeds MAX_LENGTH (100)!
$finish called at time : 0 fs : File "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1521.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Error: Image size (45 x 20 = 900 pixels) exceeds MAX_LENGTH (100)!
$finish called at time : 0 fs : File "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:4]
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/top_module_tb/cached" to the wave window because it has 80000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 10ms
Image size: 45x20
=== Input Image (mem_in) ===
00 00 00 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
05 05 06 06 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 0b 0b 0c xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
=== Applying: Rotate Clockwise (90 deg CW) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=00
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=00
time=25000 | Pixel [1,0] (in) -> [2,1] (out), value=00
time=35000 | Pixel [2,0] (in) -> [2,2] (out), value=00
time=45000 | Pixel [3,0] (in) -> [2,3] (out), value=00
time=55000 | Pixel [0,1] (in) -> [1,0] (out), value=05
time=65000 | Pixel [1,1] (in) -> [1,1] (out), value=05
time=75000 | Pixel [2,1] (in) -> [1,2] (out), value=06
time=85000 | Pixel [3,1] (in) -> [1,3] (out), value=06
time=95000 | Pixel [0,2] (in) -> [0,0] (out), value=0b
time=105000 | Pixel [1,2] (in) -> [0,1] (out), value=0b
time=115000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
time=125000 | Pixel [3,2] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
0b 05 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 05 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 06 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0c 06 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 0b
Estimated mem_out_rotate[0][1] = 05
Estimated mem_out_rotate[0][2] = 00
Estimated mem_out_rotate[0][3] = xx
Estimated mem_out_rotate[0][4] = xx
Estimated mem_out_rotate[0][5] = xx
Estimated mem_out_rotate[0][6] = xx
Estimated mem_out_rotate[0][7] = xx
Estimated mem_out_rotate[0][8] = xx
Estimated mem_out_rotate[0][9] = xx
Estimated mem_out_rotate[0][10] = xx
Estimated mem_out_rotate[0][11] = xx
Estimated mem_out_rotate[0][12] = xx
Estimated mem_out_rotate[0][13] = xx
Estimated mem_out_rotate[0][14] = xx
Estimated mem_out_rotate[0][15] = xx
Estimated mem_out_rotate[0][16] = xx
Estimated mem_out_rotate[0][17] = xx
Estimated mem_out_rotate[0][18] = xx
Estimated mem_out_rotate[0][19] = xx
Estimated mem_out_rotate[0][20] = xx
Estimated mem_out_rotate[0][21] = xx
Estimated mem_out_rotate[0][22] = xx
Estimated mem_out_rotate[0][23] = xx
Estimated mem_out_rotate[0][24] = xx
Estimated mem_out_rotate[0][25] = xx
Estimated mem_out_rotate[0][26] = xx
Estimated mem_out_rotate[0][27] = xx
Estimated mem_out_rotate[0][28] = xx
Estimated mem_out_rotate[0][29] = xx
Estimated mem_out_rotate[0][30] = xx
Estimated mem_out_rotate[0][31] = xx
Estimated mem_out_rotate[0][32] = xx
Estimated mem_out_rotate[0][33] = xx
Estimated mem_out_rotate[0][34] = xx
Estimated mem_out_rotate[0][35] = xx
Estimated mem_out_rotate[0][36] = xx
Estimated mem_out_rotate[0][37] = xx
Estimated mem_out_rotate[0][38] = xx
Estimated mem_out_rotate[0][39] = xx
Estimated mem_out_rotate[0][40] = xx
Estimated mem_out_rotate[0][41] = xx
Estimated mem_out_rotate[0][42] = xx
Estimated mem_out_rotate[0][43] = xx
Estimated mem_out_rotate[0][44] = xx
Estimated mem_out_rotate[1][0] = 0b
Estimated mem_out_rotate[1][1] = 05
Estimated mem_out_rotate[1][2] = 00
Estimated mem_out_rotate[1][3] = xx
Estimated mem_out_rotate[1][4] = xx
Estimated mem_out_rotate[1][5] = xx
Estimated mem_out_rotate[1][6] = xx
Estimated mem_out_rotate[1][7] = xx
Estimated mem_out_rotate[1][8] = xx
Estimated mem_out_rotate[1][9] = xx
Estimated mem_out_rotate[1][10] = xx
Estimated mem_out_rotate[1][11] = xx
Estimated mem_out_rotate[1][12] = xx
Estimated mem_out_rotate[1][13] = xx
Estimated mem_out_rotate[1][14] = xx
Estimated mem_out_rotate[1][15] = xx
Estimated mem_out_rotate[1][16] = xx
Estimated mem_out_rotate[1][17] = xx
Estimated mem_out_rotate[1][18] = xx
Estimated mem_out_rotate[1][19] = xx
Estimated mem_out_rotate[1][20] = xx
Estimated mem_out_rotate[1][21] = xx
Estimated mem_out_rotate[1][22] = xx
Estimated mem_out_rotate[1][23] = xx
Estimated mem_out_rotate[1][24] = xx
Estimated mem_out_rotate[1][25] = xx
Estimated mem_out_rotate[1][26] = xx
Estimated mem_out_rotate[1][27] = xx
Estimated mem_out_rotate[1][28] = xx
Estimated mem_out_rotate[1][29] = xx
Estimated mem_out_rotate[1][30] = xx
Estimated mem_out_rotate[1][31] = xx
Estimated mem_out_rotate[1][32] = xx
Estimated mem_out_rotate[1][33] = xx
Estimated mem_out_rotate[1][34] = xx
Estimated mem_out_rotate[1][35] = xx
Estimated mem_out_rotate[1][36] = xx
Estimated mem_out_rotate[1][37] = xx
Estimated mem_out_rotate[1][38] = xx
Estimated mem_out_rotate[1][39] = xx
Estimated mem_out_rotate[1][40] = xx
Estimated mem_out_rotate[1][41] = xx
Estimated mem_out_rotate[1][42] = xx
Estimated mem_out_rotate[1][43] = xx
Estimated mem_out_rotate[1][44] = xx
Estimated mem_out_rotate[2][0] = 0b
Estimated mem_out_rotate[2][1] = 06
Estimated mem_out_rotate[2][2] = 00
Estimated mem_out_rotate[2][3] = xx
Estimated mem_out_rotate[2][4] = xx
Estimated mem_out_rotate[2][5] = xx
Estimated mem_out_rotate[2][6] = xx
Estimated mem_out_rotate[2][7] = xx
Estimated mem_out_rotate[2][8] = xx
Estimated mem_out_rotate[2][9] = xx
Estimated mem_out_rotate[2][10] = xx
Estimated mem_out_rotate[2][11] = xx
Estimated mem_out_rotate[2][12] = xx
Estimated mem_out_rotate[2][13] = xx
Estimated mem_out_rotate[2][14] = xx
Estimated mem_out_rotate[2][15] = xx
Estimated mem_out_rotate[2][16] = xx
Estimated mem_out_rotate[2][17] = xx
Estimated mem_out_rotate[2][18] = xx
Estimated mem_out_rotate[2][19] = xx
Estimated mem_out_rotate[2][20] = xx
Estimated mem_out_rotate[2][21] = xx
Estimated mem_out_rotate[2][22] = xx
Estimated mem_out_rotate[2][23] = xx
Estimated mem_out_rotate[2][24] = xx
Estimated mem_out_rotate[2][25] = xx
Estimated mem_out_rotate[2][26] = xx
Estimated mem_out_rotate[2][27] = xx
Estimated mem_out_rotate[2][28] = xx
Estimated mem_out_rotate[2][29] = xx
Estimated mem_out_rotate[2][30] = xx
Estimated mem_out_rotate[2][31] = xx
Estimated mem_out_rotate[2][32] = xx
Estimated mem_out_rotate[2][33] = xx
Estimated mem_out_rotate[2][34] = xx
Estimated mem_out_rotate[2][35] = xx
Estimated mem_out_rotate[2][36] = xx
Estimated mem_out_rotate[2][37] = xx
Estimated mem_out_rotate[2][38] = xx
Estimated mem_out_rotate[2][39] = xx
Estimated mem_out_rotate[2][40] = xx
Estimated mem_out_rotate[2][41] = xx
Estimated mem_out_rotate[2][42] = xx
Estimated mem_out_rotate[2][43] = xx
Estimated mem_out_rotate[2][44] = xx
Estimated mem_out_rotate[3][0] = 0c
Estimated mem_out_rotate[3][1] = 06
Estimated mem_out_rotate[3][2] = 00
Estimated mem_out_rotate[3][3] = xx
Estimated mem_out_rotate[3][4] = xx
Estimated mem_out_rotate[3][5] = xx
Estimated mem_out_rotate[3][6] = xx
Estimated mem_out_rotate[3][7] = xx
Estimated mem_out_rotate[3][8] = xx
Estimated mem_out_rotate[3][9] = xx
Estimated mem_out_rotate[3][10] = xx
Estimated mem_out_rotate[3][11] = xx
Estimated mem_out_rotate[3][12] = xx
Estimated mem_out_rotate[3][13] = xx
Estimated mem_out_rotate[3][14] = xx
Estimated mem_out_rotate[3][15] = xx
Estimated mem_out_rotate[3][16] = xx
Estimated mem_out_rotate[3][17] = xx
Estimated mem_out_rotate[3][18] = xx
Estimated mem_out_rotate[3][19] = xx
Estimated mem_out_rotate[3][20] = xx
Estimated mem_out_rotate[3][21] = xx
Estimated mem_out_rotate[3][22] = xx
Estimated mem_out_rotate[3][23] = xx
Estimated mem_out_rotate[3][24] = xx
Estimated mem_out_rotate[3][25] = xx
Estimated mem_out_rotate[3][26] = xx
Estimated mem_out_rotate[3][27] = xx
Estimated mem_out_rotate[3][28] = xx
Estimated mem_out_rotate[3][29] = xx
Estimated mem_out_rotate[3][30] = xx
Estimated mem_out_rotate[3][31] = xx
Estimated mem_out_rotate[3][32] = xx
Estimated mem_out_rotate[3][33] = xx
Estimated mem_out_rotate[3][34] = xx
Estimated mem_out_rotate[3][35] = xx
Estimated mem_out_rotate[3][36] = xx
Estimated mem_out_rotate[3][37] = xx
Estimated mem_out_rotate[3][38] = xx
Estimated mem_out_rotate[3][39] = xx
Estimated mem_out_rotate[3][40] = xx
Estimated mem_out_rotate[3][41] = xx
Estimated mem_out_rotate[3][42] = xx
Estimated mem_out_rotate[3][43] = xx
Estimated mem_out_rotate[3][44] = xx
Estimated mem_out_rotate[4][0] = xx
Estimated mem_out_rotate[4][1] = xx
Estimated mem_out_rotate[4][2] = xx
Estimated mem_out_rotate[4][3] = xx
Estimated mem_out_rotate[4][4] = xx
Estimated mem_out_rotate[4][5] = xx
Estimated mem_out_rotate[4][6] = xx
Estimated mem_out_rotate[4][7] = xx
Estimated mem_out_rotate[4][8] = xx
Estimated mem_out_rotate[4][9] = xx
Estimated mem_out_rotate[4][10] = xx
Estimated mem_out_rotate[4][11] = xx
Estimated mem_out_rotate[4][12] = xx
Estimated mem_out_rotate[4][13] = xx
Estimated mem_out_rotate[4][14] = xx
Estimated mem_out_rotate[4][15] = xx
Estimated mem_out_rotate[4][16] = xx
Estimated mem_out_rotate[4][17] = xx
Estimated mem_out_rotate[4][18] = xx
Estimated mem_out_rotate[4][19] = xx
Estimated mem_out_rotate[4][20] = xx
Estimated mem_out_rotate[4][21] = xx
Estimated mem_out_rotate[4][22] = xx
Estimated mem_out_rotate[4][23] = xx
Estimated mem_out_rotate[4][24] = xx
Estimated mem_out_rotate[4][25] = xx
Estimated mem_out_rotate[4][26] = xx
Estimated mem_out_rotate[4][27] = xx
Estimated mem_out_rotate[4][28] = xx
Estimated mem_out_rotate[4][29] = xx
Estimated mem_out_rotate[4][30] = xx
Estimated mem_out_rotate[4][31] = xx
Estimated mem_out_rotate[4][32] = xx
Estimated mem_out_rotate[4][33] = xx
Estimated mem_out_rotate[4][34] = xx
Estimated mem_out_rotate[4][35] = xx
Estimated mem_out_rotate[4][36] = xx
Estimated mem_out_rotate[4][37] = xx
Estimated mem_out_rotate[4][38] = xx
Estimated mem_out_rotate[4][39] = xx
Estimated mem_out_rotate[4][40] = xx
Estimated mem_out_rotate[4][41] = xx
Estimated mem_out_rotate[4][42] = xx
Estimated mem_out_rotate[4][43] = xx
Estimated mem_out_rotate[4][44] = xx
Estimated mem_out_rotate[5][0] = xx
Estimated mem_out_rotate[5][1] = xx
Estimated mem_out_rotate[5][2] = xx
Estimated mem_out_rotate[5][3] = xx
Estimated mem_out_rotate[5][4] = xx
Estimated mem_out_rotate[5][5] = xx
Estimated mem_out_rotate[5][6] = xx
Estimated mem_out_rotate[5][7] = xx
Estimated mem_out_rotate[5][8] = xx
Estimated mem_out_rotate[5][9] = xx
Estimated mem_out_rotate[5][10] = xx
Estimated mem_out_rotate[5][11] = xx
Estimated mem_out_rotate[5][12] = xx
Estimated mem_out_rotate[5][13] = xx
Estimated mem_out_rotate[5][14] = xx
Estimated mem_out_rotate[5][15] = xx
Estimated mem_out_rotate[5][16] = xx
Estimated mem_out_rotate[5][17] = xx
Estimated mem_out_rotate[5][18] = xx
Estimated mem_out_rotate[5][19] = xx
Estimated mem_out_rotate[5][20] = xx
Estimated mem_out_rotate[5][21] = xx
Estimated mem_out_rotate[5][22] = xx
Estimated mem_out_rotate[5][23] = xx
Estimated mem_out_rotate[5][24] = xx
Estimated mem_out_rotate[5][25] = xx
Estimated mem_out_rotate[5][26] = xx
Estimated mem_out_rotate[5][27] = xx
Estimated mem_out_rotate[5][28] = xx
Estimated mem_out_rotate[5][29] = xx
Estimated mem_out_rotate[5][30] = xx
Estimated mem_out_rotate[5][31] = xx
Estimated mem_out_rotate[5][32] = xx
Estimated mem_out_rotate[5][33] = xx
Estimated mem_out_rotate[5][34] = xx
Estimated mem_out_rotate[5][35] = xx
Estimated mem_out_rotate[5][36] = xx
Estimated mem_out_rotate[5][37] = xx
Estimated mem_out_rotate[5][38] = xx
Estimated mem_out_rotate[5][39] = xx
Estimated mem_out_rotate[5][40] = xx
Estimated mem_out_rotate[5][41] = xx
Estimated mem_out_rotate[5][42] = xx
Estimated mem_out_rotate[5][43] = xx
Estimated mem_out_rotate[5][44] = xx
Estimated mem_out_rotate[6][0] = xx
Estimated mem_out_rotate[6][1] = xx
Estimated mem_out_rotate[6][2] = xx
Estimated mem_out_rotate[6][3] = xx
Estimated mem_out_rotate[6][4] = xx
Estimated mem_out_rotate[6][5] = xx
Estimated mem_out_rotate[6][6] = xx
Estimated mem_out_rotate[6][7] = xx
Estimated mem_out_rotate[6][8] = xx
Estimated mem_out_rotate[6][9] = xx
Estimated mem_out_rotate[6][10] = xx
Estimated mem_out_rotate[6][11] = xx
Estimated mem_out_rotate[6][12] = xx
Estimated mem_out_rotate[6][13] = xx
Estimated mem_out_rotate[6][14] = xx
Estimated mem_out_rotate[6][15] = xx
Estimated mem_out_rotate[6][16] = xx
Estimated mem_out_rotate[6][17] = xx
Estimated mem_out_rotate[6][18] = xx
Estimated mem_out_rotate[6][19] = xx
Estimated mem_out_rotate[6][20] = xx
Estimated mem_out_rotate[6][21] = xx
Estimated mem_out_rotate[6][22] = xx
Estimated mem_out_rotate[6][23] = xx
Estimated mem_out_rotate[6][24] = xx
Estimated mem_out_rotate[6][25] = xx
Estimated mem_out_rotate[6][26] = xx
Estimated mem_out_rotate[6][27] = xx
Estimated mem_out_rotate[6][28] = xx
Estimated mem_out_rotate[6][29] = xx
Estimated mem_out_rotate[6][30] = xx
Estimated mem_out_rotate[6][31] = xx
Estimated mem_out_rotate[6][32] = xx
Estimated mem_out_rotate[6][33] = xx
Estimated mem_out_rotate[6][34] = xx
Estimated mem_out_rotate[6][35] = xx
Estimated mem_out_rotate[6][36] = xx
Estimated mem_out_rotate[6][37] = xx
Estimated mem_out_rotate[6][38] = xx
Estimated mem_out_rotate[6][39] = xx
Estimated mem_out_rotate[6][40] = xx
Estimated mem_out_rotate[6][41] = xx
Estimated mem_out_rotate[6][42] = xx
Estimated mem_out_rotate[6][43] = xx
Estimated mem_out_rotate[6][44] = xx
Estimated mem_out_rotate[7][0] = xx
Estimated mem_out_rotate[7][1] = xx
Estimated mem_out_rotate[7][2] = xx
Estimated mem_out_rotate[7][3] = xx
Estimated mem_out_rotate[7][4] = xx
Estimated mem_out_rotate[7][5] = xx
Estimated mem_out_rotate[7][6] = xx
Estimated mem_out_rotate[7][7] = xx
Estimated mem_out_rotate[7][8] = xx
Estimated mem_out_rotate[7][9] = xx
Estimated mem_out_rotate[7][10] = xx
Estimated mem_out_rotate[7][11] = xx
Estimated mem_out_rotate[7][12] = xx
Estimated mem_out_rotate[7][13] = xx
Estimated mem_out_rotate[7][14] = xx
Estimated mem_out_rotate[7][15] = xx
Estimated mem_out_rotate[7][16] = xx
Estimated mem_out_rotate[7][17] = xx
Estimated mem_out_rotate[7][18] = xx
Estimated mem_out_rotate[7][19] = xx
Estimated mem_out_rotate[7][20] = xx
Estimated mem_out_rotate[7][21] = xx
Estimated mem_out_rotate[7][22] = xx
Estimated mem_out_rotate[7][23] = xx
Estimated mem_out_rotate[7][24] = xx
Estimated mem_out_rotate[7][25] = xx
Estimated mem_out_rotate[7][26] = xx
Estimated mem_out_rotate[7][27] = xx
Estimated mem_out_rotate[7][28] = xx
Estimated mem_out_rotate[7][29] = xx
Estimated mem_out_rotate[7][30] = xx
Estimated mem_out_rotate[7][31] = xx
Estimated mem_out_rotate[7][32] = xx
Estimated mem_out_rotate[7][33] = xx
Estimated mem_out_rotate[7][34] = xx
Estimated mem_out_rotate[7][35] = xx
Estimated mem_out_rotate[7][36] = xx
Estimated mem_out_rotate[7][37] = xx
Estimated mem_out_rotate[7][38] = xx
Estimated mem_out_rotate[7][39] = xx
Estimated mem_out_rotate[7][40] = xx
Estimated mem_out_rotate[7][41] = xx
Estimated mem_out_rotate[7][42] = xx
Estimated mem_out_rotate[7][43] = xx
Estimated mem_out_rotate[7][44] = xx
Estimated mem_out_rotate[8][0] = xx
Estimated mem_out_rotate[8][1] = xx
Estimated mem_out_rotate[8][2] = xx
Estimated mem_out_rotate[8][3] = xx
Estimated mem_out_rotate[8][4] = xx
Estimated mem_out_rotate[8][5] = xx
Estimated mem_out_rotate[8][6] = xx
Estimated mem_out_rotate[8][7] = xx
Estimated mem_out_rotate[8][8] = xx
Estimated mem_out_rotate[8][9] = xx
Estimated mem_out_rotate[8][10] = xx
Estimated mem_out_rotate[8][11] = xx
Estimated mem_out_rotate[8][12] = xx
Estimated mem_out_rotate[8][13] = xx
Estimated mem_out_rotate[8][14] = xx
Estimated mem_out_rotate[8][15] = xx
Estimated mem_out_rotate[8][16] = xx
Estimated mem_out_rotate[8][17] = xx
Estimated mem_out_rotate[8][18] = xx
Estimated mem_out_rotate[8][19] = xx
Estimated mem_out_rotate[8][20] = xx
Estimated mem_out_rotate[8][21] = xx
Estimated mem_out_rotate[8][22] = xx
Estimated mem_out_rotate[8][23] = xx
Estimated mem_out_rotate[8][24] = xx
Estimated mem_out_rotate[8][25] = xx
Estimated mem_out_rotate[8][26] = xx
Estimated mem_out_rotate[8][27] = xx
Estimated mem_out_rotate[8][28] = xx
Estimated mem_out_rotate[8][29] = xx
Estimated mem_out_rotate[8][30] = xx
Estimated mem_out_rotate[8][31] = xx
Estimated mem_out_rotate[8][32] = xx
Estimated mem_out_rotate[8][33] = xx
Estimated mem_out_rotate[8][34] = xx
Estimated mem_out_rotate[8][35] = xx
Estimated mem_out_rotate[8][36] = xx
Estimated mem_out_rotate[8][37] = xx
Estimated mem_out_rotate[8][38] = xx
Estimated mem_out_rotate[8][39] = xx
Estimated mem_out_rotate[8][40] = xx
Estimated mem_out_rotate[8][41] = xx
Estimated mem_out_rotate[8][42] = xx
Estimated mem_out_rotate[8][43] = xx
Estimated mem_out_rotate[8][44] = xx
Estimated mem_out_rotate[9][0] = xx
Estimated mem_out_rotate[9][1] = xx
Estimated mem_out_rotate[9][2] = xx
Estimated mem_out_rotate[9][3] = xx
Estimated mem_out_rotate[9][4] = xx
Estimated mem_out_rotate[9][5] = xx
Estimated mem_out_rotate[9][6] = xx
Estimated mem_out_rotate[9][7] = xx
Estimated mem_out_rotate[9][8] = xx
Estimated mem_out_rotate[9][9] = xx
Estimated mem_out_rotate[9][10] = xx
Estimated mem_out_rotate[9][11] = xx
Estimated mem_out_rotate[9][12] = xx
Estimated mem_out_rotate[9][13] = xx
Estimated mem_out_rotate[9][14] = xx
Estimated mem_out_rotate[9][15] = xx
Estimated mem_out_rotate[9][16] = xx
Estimated mem_out_rotate[9][17] = xx
Estimated mem_out_rotate[9][18] = xx
Estimated mem_out_rotate[9][19] = xx
Estimated mem_out_rotate[9][20] = xx
Estimated mem_out_rotate[9][21] = xx
Estimated mem_out_rotate[9][22] = xx
Estimated mem_out_rotate[9][23] = xx
Estimated mem_out_rotate[9][24] = xx
Estimated mem_out_rotate[9][25] = xx
Estimated mem_out_rotate[9][26] = xx
Estimated mem_out_rotate[9][27] = xx
Estimated mem_out_rotate[9][28] = xx
Estimated mem_out_rotate[9][29] = xx
Estimated mem_out_rotate[9][30] = xx
Estimated mem_out_rotate[9][31] = xx
Estimated mem_out_rotate[9][32] = xx
Estimated mem_out_rotate[9][33] = xx
Estimated mem_out_rotate[9][34] = xx
Estimated mem_out_rotate[9][35] = xx
Estimated mem_out_rotate[9][36] = xx
Estimated mem_out_rotate[9][37] = xx
Estimated mem_out_rotate[9][38] = xx
Estimated mem_out_rotate[9][39] = xx
Estimated mem_out_rotate[9][40] = xx
Estimated mem_out_rotate[9][41] = xx
Estimated mem_out_rotate[9][42] = xx
Estimated mem_out_rotate[9][43] = xx
Estimated mem_out_rotate[9][44] = xx
Estimated mem_out_rotate[10][0] = xx
Estimated mem_out_rotate[10][1] = xx
Estimated mem_out_rotate[10][2] = xx
Estimated mem_out_rotate[10][3] = xx
Estimated mem_out_rotate[10][4] = xx
Estimated mem_out_rotate[10][5] = xx
Estimated mem_out_rotate[10][6] = xx
Estimated mem_out_rotate[10][7] = xx
Estimated mem_out_rotate[10][8] = xx
Estimated mem_out_rotate[10][9] = xx
Estimated mem_out_rotate[10][10] = xx
Estimated mem_out_rotate[10][11] = xx
Estimated mem_out_rotate[10][12] = xx
Estimated mem_out_rotate[10][13] = xx
Estimated mem_out_rotate[10][14] = xx
Estimated mem_out_rotate[10][15] = xx
Estimated mem_out_rotate[10][16] = xx
Estimated mem_out_rotate[10][17] = xx
Estimated mem_out_rotate[10][18] = xx
Estimated mem_out_rotate[10][19] = xx
Estimated mem_out_rotate[10][20] = xx
Estimated mem_out_rotate[10][21] = xx
Estimated mem_out_rotate[10][22] = xx
Estimated mem_out_rotate[10][23] = xx
Estimated mem_out_rotate[10][24] = xx
Estimated mem_out_rotate[10][25] = xx
Estimated mem_out_rotate[10][26] = xx
Estimated mem_out_rotate[10][27] = xx
Estimated mem_out_rotate[10][28] = xx
Estimated mem_out_rotate[10][29] = xx
Estimated mem_out_rotate[10][30] = xx
Estimated mem_out_rotate[10][31] = xx
Estimated mem_out_rotate[10][32] = xx
Estimated mem_out_rotate[10][33] = xx
Estimated mem_out_rotate[10][34] = xx
Estimated mem_out_rotate[10][35] = xx
Estimated mem_out_rotate[10][36] = xx
Estimated mem_out_rotate[10][37] = xx
Estimated mem_out_rotate[10][38] = xx
Estimated mem_out_rotate[10][39] = xx
Estimated mem_out_rotate[10][40] = xx
Estimated mem_out_rotate[10][41] = xx
Estimated mem_out_rotate[10][42] = xx
Estimated mem_out_rotate[10][43] = xx
Estimated mem_out_rotate[10][44] = xx
Estimated mem_out_rotate[11][0] = xx
Estimated mem_out_rotate[11][1] = xx
Estimated mem_out_rotate[11][2] = xx
Estimated mem_out_rotate[11][3] = xx
Estimated mem_out_rotate[11][4] = xx
Estimated mem_out_rotate[11][5] = xx
Estimated mem_out_rotate[11][6] = xx
Estimated mem_out_rotate[11][7] = xx
Estimated mem_out_rotate[11][8] = xx
Estimated mem_out_rotate[11][9] = xx
Estimated mem_out_rotate[11][10] = xx
Estimated mem_out_rotate[11][11] = xx
Estimated mem_out_rotate[11][12] = xx
Estimated mem_out_rotate[11][13] = xx
Estimated mem_out_rotate[11][14] = xx
Estimated mem_out_rotate[11][15] = xx
Estimated mem_out_rotate[11][16] = xx
Estimated mem_out_rotate[11][17] = xx
Estimated mem_out_rotate[11][18] = xx
Estimated mem_out_rotate[11][19] = xx
Estimated mem_out_rotate[11][20] = xx
Estimated mem_out_rotate[11][21] = xx
Estimated mem_out_rotate[11][22] = xx
Estimated mem_out_rotate[11][23] = xx
Estimated mem_out_rotate[11][24] = xx
Estimated mem_out_rotate[11][25] = xx
Estimated mem_out_rotate[11][26] = xx
Estimated mem_out_rotate[11][27] = xx
Estimated mem_out_rotate[11][28] = xx
Estimated mem_out_rotate[11][29] = xx
Estimated mem_out_rotate[11][30] = xx
Estimated mem_out_rotate[11][31] = xx
Estimated mem_out_rotate[11][32] = xx
Estimated mem_out_rotate[11][33] = xx
Estimated mem_out_rotate[11][34] = xx
Estimated mem_out_rotate[11][35] = xx
Estimated mem_out_rotate[11][36] = xx
Estimated mem_out_rotate[11][37] = xx
Estimated mem_out_rotate[11][38] = xx
Estimated mem_out_rotate[11][39] = xx
Estimated mem_out_rotate[11][40] = xx
Estimated mem_out_rotate[11][41] = xx
Estimated mem_out_rotate[11][42] = xx
Estimated mem_out_rotate[11][43] = xx
Estimated mem_out_rotate[11][44] = xx
Estimated mem_out_rotate[12][0] = xx
Estimated mem_out_rotate[12][1] = xx
Estimated mem_out_rotate[12][2] = xx
Estimated mem_out_rotate[12][3] = xx
Estimated mem_out_rotate[12][4] = xx
Estimated mem_out_rotate[12][5] = xx
Estimated mem_out_rotate[12][6] = xx
Estimated mem_out_rotate[12][7] = xx
Estimated mem_out_rotate[12][8] = xx
Estimated mem_out_rotate[12][9] = xx
Estimated mem_out_rotate[12][10] = xx
Estimated mem_out_rotate[12][11] = xx
Estimated mem_out_rotate[12][12] = xx
Estimated mem_out_rotate[12][13] = xx
Estimated mem_out_rotate[12][14] = xx
Estimated mem_out_rotate[12][15] = xx
Estimated mem_out_rotate[12][16] = xx
Estimated mem_out_rotate[12][17] = xx
Estimated mem_out_rotate[12][18] = xx
Estimated mem_out_rotate[12][19] = xx
Estimated mem_out_rotate[12][20] = xx
Estimated mem_out_rotate[12][21] = xx
Estimated mem_out_rotate[12][22] = xx
Estimated mem_out_rotate[12][23] = xx
Estimated mem_out_rotate[12][24] = xx
Estimated mem_out_rotate[12][25] = xx
Estimated mem_out_rotate[12][26] = xx
Estimated mem_out_rotate[12][27] = xx
Estimated mem_out_rotate[12][28] = xx
Estimated mem_out_rotate[12][29] = xx
Estimated mem_out_rotate[12][30] = xx
Estimated mem_out_rotate[12][31] = xx
Estimated mem_out_rotate[12][32] = xx
Estimated mem_out_rotate[12][33] = xx
Estimated mem_out_rotate[12][34] = xx
Estimated mem_out_rotate[12][35] = xx
Estimated mem_out_rotate[12][36] = xx
Estimated mem_out_rotate[12][37] = xx
Estimated mem_out_rotate[12][38] = xx
Estimated mem_out_rotate[12][39] = xx
Estimated mem_out_rotate[12][40] = xx
Estimated mem_out_rotate[12][41] = xx
Estimated mem_out_rotate[12][42] = xx
Estimated mem_out_rotate[12][43] = xx
Estimated mem_out_rotate[12][44] = xx
Estimated mem_out_rotate[13][0] = xx
Estimated mem_out_rotate[13][1] = xx
Estimated mem_out_rotate[13][2] = xx
Estimated mem_out_rotate[13][3] = xx
Estimated mem_out_rotate[13][4] = xx
Estimated mem_out_rotate[13][5] = xx
Estimated mem_out_rotate[13][6] = xx
Estimated mem_out_rotate[13][7] = xx
Estimated mem_out_rotate[13][8] = xx
Estimated mem_out_rotate[13][9] = xx
Estimated mem_out_rotate[13][10] = xx
Estimated mem_out_rotate[13][11] = xx
Estimated mem_out_rotate[13][12] = xx
Estimated mem_out_rotate[13][13] = xx
Estimated mem_out_rotate[13][14] = xx
Estimated mem_out_rotate[13][15] = xx
Estimated mem_out_rotate[13][16] = xx
Estimated mem_out_rotate[13][17] = xx
Estimated mem_out_rotate[13][18] = xx
Estimated mem_out_rotate[13][19] = xx
Estimated mem_out_rotate[13][20] = xx
Estimated mem_out_rotate[13][21] = xx
Estimated mem_out_rotate[13][22] = xx
Estimated mem_out_rotate[13][23] = xx
Estimated mem_out_rotate[13][24] = xx
Estimated mem_out_rotate[13][25] = xx
Estimated mem_out_rotate[13][26] = xx
Estimated mem_out_rotate[13][27] = xx
Estimated mem_out_rotate[13][28] = xx
Estimated mem_out_rotate[13][29] = xx
Estimated mem_out_rotate[13][30] = xx
Estimated mem_out_rotate[13][31] = xx
Estimated mem_out_rotate[13][32] = xx
Estimated mem_out_rotate[13][33] = xx
Estimated mem_out_rotate[13][34] = xx
Estimated mem_out_rotate[13][35] = xx
Estimated mem_out_rotate[13][36] = xx
Estimated mem_out_rotate[13][37] = xx
Estimated mem_out_rotate[13][38] = xx
Estimated mem_out_rotate[13][39] = xx
Estimated mem_out_rotate[13][40] = xx
Estimated mem_out_rotate[13][41] = xx
Estimated mem_out_rotate[13][42] = xx
Estimated mem_out_rotate[13][43] = xx
Estimated mem_out_rotate[13][44] = xx
Estimated mem_out_rotate[14][0] = xx
Estimated mem_out_rotate[14][1] = xx
Estimated mem_out_rotate[14][2] = xx
Estimated mem_out_rotate[14][3] = xx
Estimated mem_out_rotate[14][4] = xx
Estimated mem_out_rotate[14][5] = xx
Estimated mem_out_rotate[14][6] = xx
Estimated mem_out_rotate[14][7] = xx
Estimated mem_out_rotate[14][8] = xx
Estimated mem_out_rotate[14][9] = xx
Estimated mem_out_rotate[14][10] = xx
Estimated mem_out_rotate[14][11] = xx
Estimated mem_out_rotate[14][12] = xx
Estimated mem_out_rotate[14][13] = xx
Estimated mem_out_rotate[14][14] = xx
Estimated mem_out_rotate[14][15] = xx
Estimated mem_out_rotate[14][16] = xx
Estimated mem_out_rotate[14][17] = xx
Estimated mem_out_rotate[14][18] = xx
Estimated mem_out_rotate[14][19] = xx
Estimated mem_out_rotate[14][20] = xx
Estimated mem_out_rotate[14][21] = xx
Estimated mem_out_rotate[14][22] = xx
Estimated mem_out_rotate[14][23] = xx
Estimated mem_out_rotate[14][24] = xx
Estimated mem_out_rotate[14][25] = xx
Estimated mem_out_rotate[14][26] = xx
Estimated mem_out_rotate[14][27] = xx
Estimated mem_out_rotate[14][28] = xx
Estimated mem_out_rotate[14][29] = xx
Estimated mem_out_rotate[14][30] = xx
Estimated mem_out_rotate[14][31] = xx
Estimated mem_out_rotate[14][32] = xx
Estimated mem_out_rotate[14][33] = xx
Estimated mem_out_rotate[14][34] = xx
Estimated mem_out_rotate[14][35] = xx
Estimated mem_out_rotate[14][36] = xx
Estimated mem_out_rotate[14][37] = xx
Estimated mem_out_rotate[14][38] = xx
Estimated mem_out_rotate[14][39] = xx
Estimated mem_out_rotate[14][40] = xx
Estimated mem_out_rotate[14][41] = xx
Estimated mem_out_rotate[14][42] = xx
Estimated mem_out_rotate[14][43] = xx
Estimated mem_out_rotate[14][44] = xx
Estimated mem_out_rotate[15][0] = xx
Estimated mem_out_rotate[15][1] = xx
Estimated mem_out_rotate[15][2] = xx
Estimated mem_out_rotate[15][3] = xx
Estimated mem_out_rotate[15][4] = xx
Estimated mem_out_rotate[15][5] = xx
Estimated mem_out_rotate[15][6] = xx
Estimated mem_out_rotate[15][7] = xx
Estimated mem_out_rotate[15][8] = xx
Estimated mem_out_rotate[15][9] = xx
Estimated mem_out_rotate[15][10] = xx
Estimated mem_out_rotate[15][11] = xx
Estimated mem_out_rotate[15][12] = xx
Estimated mem_out_rotate[15][13] = xx
Estimated mem_out_rotate[15][14] = xx
Estimated mem_out_rotate[15][15] = xx
Estimated mem_out_rotate[15][16] = xx
Estimated mem_out_rotate[15][17] = xx
Estimated mem_out_rotate[15][18] = xx
Estimated mem_out_rotate[15][19] = xx
Estimated mem_out_rotate[15][20] = xx
Estimated mem_out_rotate[15][21] = xx
Estimated mem_out_rotate[15][22] = xx
Estimated mem_out_rotate[15][23] = xx
Estimated mem_out_rotate[15][24] = xx
Estimated mem_out_rotate[15][25] = xx
Estimated mem_out_rotate[15][26] = xx
Estimated mem_out_rotate[15][27] = xx
Estimated mem_out_rotate[15][28] = xx
Estimated mem_out_rotate[15][29] = xx
Estimated mem_out_rotate[15][30] = xx
Estimated mem_out_rotate[15][31] = xx
Estimated mem_out_rotate[15][32] = xx
Estimated mem_out_rotate[15][33] = xx
Estimated mem_out_rotate[15][34] = xx
Estimated mem_out_rotate[15][35] = xx
Estimated mem_out_rotate[15][36] = xx
Estimated mem_out_rotate[15][37] = xx
Estimated mem_out_rotate[15][38] = xx
Estimated mem_out_rotate[15][39] = xx
Estimated mem_out_rotate[15][40] = xx
Estimated mem_out_rotate[15][41] = xx
Estimated mem_out_rotate[15][42] = xx
Estimated mem_out_rotate[15][43] = xx
Estimated mem_out_rotate[15][44] = xx
Estimated mem_out_rotate[16][0] = xx
Estimated mem_out_rotate[16][1] = xx
Estimated mem_out_rotate[16][2] = xx
Estimated mem_out_rotate[16][3] = xx
Estimated mem_out_rotate[16][4] = xx
Estimated mem_out_rotate[16][5] = xx
Estimated mem_out_rotate[16][6] = xx
Estimated mem_out_rotate[16][7] = xx
Estimated mem_out_rotate[16][8] = xx
Estimated mem_out_rotate[16][9] = xx
Estimated mem_out_rotate[16][10] = xx
Estimated mem_out_rotate[16][11] = xx
Estimated mem_out_rotate[16][12] = xx
Estimated mem_out_rotate[16][13] = xx
Estimated mem_out_rotate[16][14] = xx
Estimated mem_out_rotate[16][15] = xx
Estimated mem_out_rotate[16][16] = xx
Estimated mem_out_rotate[16][17] = xx
Estimated mem_out_rotate[16][18] = xx
Estimated mem_out_rotate[16][19] = xx
Estimated mem_out_rotate[16][20] = xx
Estimated mem_out_rotate[16][21] = xx
Estimated mem_out_rotate[16][22] = xx
Estimated mem_out_rotate[16][23] = xx
Estimated mem_out_rotate[16][24] = xx
Estimated mem_out_rotate[16][25] = xx
Estimated mem_out_rotate[16][26] = xx
Estimated mem_out_rotate[16][27] = xx
Estimated mem_out_rotate[16][28] = xx
Estimated mem_out_rotate[16][29] = xx
Estimated mem_out_rotate[16][30] = xx
Estimated mem_out_rotate[16][31] = xx
Estimated mem_out_rotate[16][32] = xx
Estimated mem_out_rotate[16][33] = xx
Estimated mem_out_rotate[16][34] = xx
Estimated mem_out_rotate[16][35] = xx
Estimated mem_out_rotate[16][36] = xx
Estimated mem_out_rotate[16][37] = xx
Estimated mem_out_rotate[16][38] = xx
Estimated mem_out_rotate[16][39] = xx
Estimated mem_out_rotate[16][40] = xx
Estimated mem_out_rotate[16][41] = xx
Estimated mem_out_rotate[16][42] = xx
Estimated mem_out_rotate[16][43] = xx
Estimated mem_out_rotate[16][44] = xx
Estimated mem_out_rotate[17][0] = xx
Estimated mem_out_rotate[17][1] = xx
Estimated mem_out_rotate[17][2] = xx
Estimated mem_out_rotate[17][3] = xx
Estimated mem_out_rotate[17][4] = xx
Estimated mem_out_rotate[17][5] = xx
Estimated mem_out_rotate[17][6] = xx
Estimated mem_out_rotate[17][7] = xx
Estimated mem_out_rotate[17][8] = xx
Estimated mem_out_rotate[17][9] = xx
Estimated mem_out_rotate[17][10] = xx
Estimated mem_out_rotate[17][11] = xx
Estimated mem_out_rotate[17][12] = xx
Estimated mem_out_rotate[17][13] = xx
Estimated mem_out_rotate[17][14] = xx
Estimated mem_out_rotate[17][15] = xx
Estimated mem_out_rotate[17][16] = xx
Estimated mem_out_rotate[17][17] = xx
Estimated mem_out_rotate[17][18] = xx
Estimated mem_out_rotate[17][19] = xx
Estimated mem_out_rotate[17][20] = xx
Estimated mem_out_rotate[17][21] = xx
Estimated mem_out_rotate[17][22] = xx
Estimated mem_out_rotate[17][23] = xx
Estimated mem_out_rotate[17][24] = xx
Estimated mem_out_rotate[17][25] = xx
Estimated mem_out_rotate[17][26] = xx
Estimated mem_out_rotate[17][27] = xx
Estimated mem_out_rotate[17][28] = xx
Estimated mem_out_rotate[17][29] = xx
Estimated mem_out_rotate[17][30] = xx
Estimated mem_out_rotate[17][31] = xx
Estimated mem_out_rotate[17][32] = xx
Estimated mem_out_rotate[17][33] = xx
Estimated mem_out_rotate[17][34] = xx
Estimated mem_out_rotate[17][35] = xx
Estimated mem_out_rotate[17][36] = xx
Estimated mem_out_rotate[17][37] = xx
Estimated mem_out_rotate[17][38] = xx
Estimated mem_out_rotate[17][39] = xx
Estimated mem_out_rotate[17][40] = xx
Estimated mem_out_rotate[17][41] = xx
Estimated mem_out_rotate[17][42] = xx
Estimated mem_out_rotate[17][43] = xx
Estimated mem_out_rotate[17][44] = xx
Estimated mem_out_rotate[18][0] = xx
Estimated mem_out_rotate[18][1] = xx
Estimated mem_out_rotate[18][2] = xx
Estimated mem_out_rotate[18][3] = xx
Estimated mem_out_rotate[18][4] = xx
Estimated mem_out_rotate[18][5] = xx
Estimated mem_out_rotate[18][6] = xx
Estimated mem_out_rotate[18][7] = xx
Estimated mem_out_rotate[18][8] = xx
Estimated mem_out_rotate[18][9] = xx
Estimated mem_out_rotate[18][10] = xx
Estimated mem_out_rotate[18][11] = xx
Estimated mem_out_rotate[18][12] = xx
Estimated mem_out_rotate[18][13] = xx
Estimated mem_out_rotate[18][14] = xx
Estimated mem_out_rotate[18][15] = xx
Estimated mem_out_rotate[18][16] = xx
Estimated mem_out_rotate[18][17] = xx
Estimated mem_out_rotate[18][18] = xx
Estimated mem_out_rotate[18][19] = xx
Estimated mem_out_rotate[18][20] = xx
Estimated mem_out_rotate[18][21] = xx
Estimated mem_out_rotate[18][22] = xx
Estimated mem_out_rotate[18][23] = xx
Estimated mem_out_rotate[18][24] = xx
Estimated mem_out_rotate[18][25] = xx
Estimated mem_out_rotate[18][26] = xx
Estimated mem_out_rotate[18][27] = xx
Estimated mem_out_rotate[18][28] = xx
Estimated mem_out_rotate[18][29] = xx
Estimated mem_out_rotate[18][30] = xx
Estimated mem_out_rotate[18][31] = xx
Estimated mem_out_rotate[18][32] = xx
Estimated mem_out_rotate[18][33] = xx
Estimated mem_out_rotate[18][34] = xx
Estimated mem_out_rotate[18][35] = xx
Estimated mem_out_rotate[18][36] = xx
Estimated mem_out_rotate[18][37] = xx
Estimated mem_out_rotate[18][38] = xx
Estimated mem_out_rotate[18][39] = xx
Estimated mem_out_rotate[18][40] = xx
Estimated mem_out_rotate[18][41] = xx
Estimated mem_out_rotate[18][42] = xx
Estimated mem_out_rotate[18][43] = xx
Estimated mem_out_rotate[18][44] = xx
Estimated mem_out_rotate[19][0] = xx
Estimated mem_out_rotate[19][1] = xx
Estimated mem_out_rotate[19][2] = xx
Estimated mem_out_rotate[19][3] = xx
Estimated mem_out_rotate[19][4] = xx
Estimated mem_out_rotate[19][5] = xx
Estimated mem_out_rotate[19][6] = xx
Estimated mem_out_rotate[19][7] = xx
Estimated mem_out_rotate[19][8] = xx
Estimated mem_out_rotate[19][9] = xx
Estimated mem_out_rotate[19][10] = xx
Estimated mem_out_rotate[19][11] = xx
Estimated mem_out_rotate[19][12] = xx
Estimated mem_out_rotate[19][13] = xx
Estimated mem_out_rotate[19][14] = xx
Estimated mem_out_rotate[19][15] = xx
Estimated mem_out_rotate[19][16] = xx
Estimated mem_out_rotate[19][17] = xx
Estimated mem_out_rotate[19][18] = xx
Estimated mem_out_rotate[19][19] = xx
Estimated mem_out_rotate[19][20] = xx
Estimated mem_out_rotate[19][21] = xx
Estimated mem_out_rotate[19][22] = xx
Estimated mem_out_rotate[19][23] = xx
Estimated mem_out_rotate[19][24] = xx
Estimated mem_out_rotate[19][25] = xx
Estimated mem_out_rotate[19][26] = xx
Estimated mem_out_rotate[19][27] = xx
Estimated mem_out_rotate[19][28] = xx
Estimated mem_out_rotate[19][29] = xx
Estimated mem_out_rotate[19][30] = xx
Estimated mem_out_rotate[19][31] = xx
Estimated mem_out_rotate[19][32] = xx
Estimated mem_out_rotate[19][33] = xx
Estimated mem_out_rotate[19][34] = xx
Estimated mem_out_rotate[19][35] = xx
Estimated mem_out_rotate[19][36] = xx
Estimated mem_out_rotate[19][37] = xx
Estimated mem_out_rotate[19][38] = xx
Estimated mem_out_rotate[19][39] = xx
Estimated mem_out_rotate[19][40] = xx
Estimated mem_out_rotate[19][41] = xx
Estimated mem_out_rotate[19][42] = xx
Estimated mem_out_rotate[19][43] = xx
Estimated mem_out_rotate[19][44] = xx
$finish called at time : 155 ns : File "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1521.129 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v:4]
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:4]
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/top_module_tb/cached" to the wave window because it has 80000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 10ms
Image size: 45x20
=== Input Image (mem_in) ===
00 00 00 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
05 05 06 06 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 0b 0b 0c xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
=== Applying: Rotate Clockwise (90 deg CW) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=00
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=00
time=25000 | Pixel [1,0] (in) -> [2,1] (out), value=00
time=35000 | Pixel [2,0] (in) -> [2,2] (out), value=00
time=45000 | Pixel [3,0] (in) -> [2,3] (out), value=00
time=55000 | Pixel [0,1] (in) -> [1,0] (out), value=05
time=65000 | Pixel [1,1] (in) -> [1,1] (out), value=05
time=75000 | Pixel [2,1] (in) -> [1,2] (out), value=06
time=85000 | Pixel [3,1] (in) -> [1,3] (out), value=06
time=95000 | Pixel [0,2] (in) -> [0,0] (out), value=0b
time=105000 | Pixel [1,2] (in) -> [0,1] (out), value=0b
time=115000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
time=125000 | Pixel [3,2] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
0b 05 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 05 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 06 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0c 06 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 0b
Estimated mem_out_rotate[0][1] = 05
Estimated mem_out_rotate[0][2] = 00
Estimated mem_out_rotate[0][3] = xx
Estimated mem_out_rotate[0][4] = xx
Estimated mem_out_rotate[0][5] = xx
Estimated mem_out_rotate[0][6] = xx
Estimated mem_out_rotate[0][7] = xx
Estimated mem_out_rotate[0][8] = xx
Estimated mem_out_rotate[0][9] = xx
Estimated mem_out_rotate[0][10] = xx
Estimated mem_out_rotate[0][11] = xx
Estimated mem_out_rotate[0][12] = xx
Estimated mem_out_rotate[0][13] = xx
Estimated mem_out_rotate[0][14] = xx
Estimated mem_out_rotate[0][15] = xx
Estimated mem_out_rotate[0][16] = xx
Estimated mem_out_rotate[0][17] = xx
Estimated mem_out_rotate[0][18] = xx
Estimated mem_out_rotate[0][19] = xx
Estimated mem_out_rotate[0][20] = xx
Estimated mem_out_rotate[0][21] = xx
Estimated mem_out_rotate[0][22] = xx
Estimated mem_out_rotate[0][23] = xx
Estimated mem_out_rotate[0][24] = xx
Estimated mem_out_rotate[0][25] = xx
Estimated mem_out_rotate[0][26] = xx
Estimated mem_out_rotate[0][27] = xx
Estimated mem_out_rotate[0][28] = xx
Estimated mem_out_rotate[0][29] = xx
Estimated mem_out_rotate[0][30] = xx
Estimated mem_out_rotate[0][31] = xx
Estimated mem_out_rotate[0][32] = xx
Estimated mem_out_rotate[0][33] = xx
Estimated mem_out_rotate[0][34] = xx
Estimated mem_out_rotate[0][35] = xx
Estimated mem_out_rotate[0][36] = xx
Estimated mem_out_rotate[0][37] = xx
Estimated mem_out_rotate[0][38] = xx
Estimated mem_out_rotate[0][39] = xx
Estimated mem_out_rotate[0][40] = xx
Estimated mem_out_rotate[0][41] = xx
Estimated mem_out_rotate[0][42] = xx
Estimated mem_out_rotate[0][43] = xx
Estimated mem_out_rotate[0][44] = xx
Estimated mem_out_rotate[1][0] = 0b
Estimated mem_out_rotate[1][1] = 05
Estimated mem_out_rotate[1][2] = 00
Estimated mem_out_rotate[1][3] = xx
Estimated mem_out_rotate[1][4] = xx
Estimated mem_out_rotate[1][5] = xx
Estimated mem_out_rotate[1][6] = xx
Estimated mem_out_rotate[1][7] = xx
Estimated mem_out_rotate[1][8] = xx
Estimated mem_out_rotate[1][9] = xx
Estimated mem_out_rotate[1][10] = xx
Estimated mem_out_rotate[1][11] = xx
Estimated mem_out_rotate[1][12] = xx
Estimated mem_out_rotate[1][13] = xx
Estimated mem_out_rotate[1][14] = xx
Estimated mem_out_rotate[1][15] = xx
Estimated mem_out_rotate[1][16] = xx
Estimated mem_out_rotate[1][17] = xx
Estimated mem_out_rotate[1][18] = xx
Estimated mem_out_rotate[1][19] = xx
Estimated mem_out_rotate[1][20] = xx
Estimated mem_out_rotate[1][21] = xx
Estimated mem_out_rotate[1][22] = xx
Estimated mem_out_rotate[1][23] = xx
Estimated mem_out_rotate[1][24] = xx
Estimated mem_out_rotate[1][25] = xx
Estimated mem_out_rotate[1][26] = xx
Estimated mem_out_rotate[1][27] = xx
Estimated mem_out_rotate[1][28] = xx
Estimated mem_out_rotate[1][29] = xx
Estimated mem_out_rotate[1][30] = xx
Estimated mem_out_rotate[1][31] = xx
Estimated mem_out_rotate[1][32] = xx
Estimated mem_out_rotate[1][33] = xx
Estimated mem_out_rotate[1][34] = xx
Estimated mem_out_rotate[1][35] = xx
Estimated mem_out_rotate[1][36] = xx
Estimated mem_out_rotate[1][37] = xx
Estimated mem_out_rotate[1][38] = xx
Estimated mem_out_rotate[1][39] = xx
Estimated mem_out_rotate[1][40] = xx
Estimated mem_out_rotate[1][41] = xx
Estimated mem_out_rotate[1][42] = xx
Estimated mem_out_rotate[1][43] = xx
Estimated mem_out_rotate[1][44] = xx
Estimated mem_out_rotate[2][0] = 0b
Estimated mem_out_rotate[2][1] = 06
Estimated mem_out_rotate[2][2] = 00
Estimated mem_out_rotate[2][3] = xx
Estimated mem_out_rotate[2][4] = xx
Estimated mem_out_rotate[2][5] = xx
Estimated mem_out_rotate[2][6] = xx
Estimated mem_out_rotate[2][7] = xx
Estimated mem_out_rotate[2][8] = xx
Estimated mem_out_rotate[2][9] = xx
Estimated mem_out_rotate[2][10] = xx
Estimated mem_out_rotate[2][11] = xx
Estimated mem_out_rotate[2][12] = xx
Estimated mem_out_rotate[2][13] = xx
Estimated mem_out_rotate[2][14] = xx
Estimated mem_out_rotate[2][15] = xx
Estimated mem_out_rotate[2][16] = xx
Estimated mem_out_rotate[2][17] = xx
Estimated mem_out_rotate[2][18] = xx
Estimated mem_out_rotate[2][19] = xx
Estimated mem_out_rotate[2][20] = xx
Estimated mem_out_rotate[2][21] = xx
Estimated mem_out_rotate[2][22] = xx
Estimated mem_out_rotate[2][23] = xx
Estimated mem_out_rotate[2][24] = xx
Estimated mem_out_rotate[2][25] = xx
Estimated mem_out_rotate[2][26] = xx
Estimated mem_out_rotate[2][27] = xx
Estimated mem_out_rotate[2][28] = xx
Estimated mem_out_rotate[2][29] = xx
Estimated mem_out_rotate[2][30] = xx
Estimated mem_out_rotate[2][31] = xx
Estimated mem_out_rotate[2][32] = xx
Estimated mem_out_rotate[2][33] = xx
Estimated mem_out_rotate[2][34] = xx
Estimated mem_out_rotate[2][35] = xx
Estimated mem_out_rotate[2][36] = xx
Estimated mem_out_rotate[2][37] = xx
Estimated mem_out_rotate[2][38] = xx
Estimated mem_out_rotate[2][39] = xx
Estimated mem_out_rotate[2][40] = xx
Estimated mem_out_rotate[2][41] = xx
Estimated mem_out_rotate[2][42] = xx
Estimated mem_out_rotate[2][43] = xx
Estimated mem_out_rotate[2][44] = xx
Estimated mem_out_rotate[3][0] = 0c
Estimated mem_out_rotate[3][1] = 06
Estimated mem_out_rotate[3][2] = 00
Estimated mem_out_rotate[3][3] = xx
Estimated mem_out_rotate[3][4] = xx
Estimated mem_out_rotate[3][5] = xx
Estimated mem_out_rotate[3][6] = xx
Estimated mem_out_rotate[3][7] = xx
Estimated mem_out_rotate[3][8] = xx
Estimated mem_out_rotate[3][9] = xx
Estimated mem_out_rotate[3][10] = xx
Estimated mem_out_rotate[3][11] = xx
Estimated mem_out_rotate[3][12] = xx
Estimated mem_out_rotate[3][13] = xx
Estimated mem_out_rotate[3][14] = xx
Estimated mem_out_rotate[3][15] = xx
Estimated mem_out_rotate[3][16] = xx
Estimated mem_out_rotate[3][17] = xx
Estimated mem_out_rotate[3][18] = xx
Estimated mem_out_rotate[3][19] = xx
Estimated mem_out_rotate[3][20] = xx
Estimated mem_out_rotate[3][21] = xx
Estimated mem_out_rotate[3][22] = xx
Estimated mem_out_rotate[3][23] = xx
Estimated mem_out_rotate[3][24] = xx
Estimated mem_out_rotate[3][25] = xx
Estimated mem_out_rotate[3][26] = xx
Estimated mem_out_rotate[3][27] = xx
Estimated mem_out_rotate[3][28] = xx
Estimated mem_out_rotate[3][29] = xx
Estimated mem_out_rotate[3][30] = xx
Estimated mem_out_rotate[3][31] = xx
Estimated mem_out_rotate[3][32] = xx
Estimated mem_out_rotate[3][33] = xx
Estimated mem_out_rotate[3][34] = xx
Estimated mem_out_rotate[3][35] = xx
Estimated mem_out_rotate[3][36] = xx
Estimated mem_out_rotate[3][37] = xx
Estimated mem_out_rotate[3][38] = xx
Estimated mem_out_rotate[3][39] = xx
Estimated mem_out_rotate[3][40] = xx
Estimated mem_out_rotate[3][41] = xx
Estimated mem_out_rotate[3][42] = xx
Estimated mem_out_rotate[3][43] = xx
Estimated mem_out_rotate[3][44] = xx
Estimated mem_out_rotate[4][0] = xx
Estimated mem_out_rotate[4][1] = xx
Estimated mem_out_rotate[4][2] = xx
Estimated mem_out_rotate[4][3] = xx
Estimated mem_out_rotate[4][4] = xx
Estimated mem_out_rotate[4][5] = xx
Estimated mem_out_rotate[4][6] = xx
Estimated mem_out_rotate[4][7] = xx
Estimated mem_out_rotate[4][8] = xx
Estimated mem_out_rotate[4][9] = xx
Estimated mem_out_rotate[4][10] = xx
Estimated mem_out_rotate[4][11] = xx
Estimated mem_out_rotate[4][12] = xx
Estimated mem_out_rotate[4][13] = xx
Estimated mem_out_rotate[4][14] = xx
Estimated mem_out_rotate[4][15] = xx
Estimated mem_out_rotate[4][16] = xx
Estimated mem_out_rotate[4][17] = xx
Estimated mem_out_rotate[4][18] = xx
Estimated mem_out_rotate[4][19] = xx
Estimated mem_out_rotate[4][20] = xx
Estimated mem_out_rotate[4][21] = xx
Estimated mem_out_rotate[4][22] = xx
Estimated mem_out_rotate[4][23] = xx
Estimated mem_out_rotate[4][24] = xx
Estimated mem_out_rotate[4][25] = xx
Estimated mem_out_rotate[4][26] = xx
Estimated mem_out_rotate[4][27] = xx
Estimated mem_out_rotate[4][28] = xx
Estimated mem_out_rotate[4][29] = xx
Estimated mem_out_rotate[4][30] = xx
Estimated mem_out_rotate[4][31] = xx
Estimated mem_out_rotate[4][32] = xx
Estimated mem_out_rotate[4][33] = xx
Estimated mem_out_rotate[4][34] = xx
Estimated mem_out_rotate[4][35] = xx
Estimated mem_out_rotate[4][36] = xx
Estimated mem_out_rotate[4][37] = xx
Estimated mem_out_rotate[4][38] = xx
Estimated mem_out_rotate[4][39] = xx
Estimated mem_out_rotate[4][40] = xx
Estimated mem_out_rotate[4][41] = xx
Estimated mem_out_rotate[4][42] = xx
Estimated mem_out_rotate[4][43] = xx
Estimated mem_out_rotate[4][44] = xx
Estimated mem_out_rotate[5][0] = xx
Estimated mem_out_rotate[5][1] = xx
Estimated mem_out_rotate[5][2] = xx
Estimated mem_out_rotate[5][3] = xx
Estimated mem_out_rotate[5][4] = xx
Estimated mem_out_rotate[5][5] = xx
Estimated mem_out_rotate[5][6] = xx
Estimated mem_out_rotate[5][7] = xx
Estimated mem_out_rotate[5][8] = xx
Estimated mem_out_rotate[5][9] = xx
Estimated mem_out_rotate[5][10] = xx
Estimated mem_out_rotate[5][11] = xx
Estimated mem_out_rotate[5][12] = xx
Estimated mem_out_rotate[5][13] = xx
Estimated mem_out_rotate[5][14] = xx
Estimated mem_out_rotate[5][15] = xx
Estimated mem_out_rotate[5][16] = xx
Estimated mem_out_rotate[5][17] = xx
Estimated mem_out_rotate[5][18] = xx
Estimated mem_out_rotate[5][19] = xx
Estimated mem_out_rotate[5][20] = xx
Estimated mem_out_rotate[5][21] = xx
Estimated mem_out_rotate[5][22] = xx
Estimated mem_out_rotate[5][23] = xx
Estimated mem_out_rotate[5][24] = xx
Estimated mem_out_rotate[5][25] = xx
Estimated mem_out_rotate[5][26] = xx
Estimated mem_out_rotate[5][27] = xx
Estimated mem_out_rotate[5][28] = xx
Estimated mem_out_rotate[5][29] = xx
Estimated mem_out_rotate[5][30] = xx
Estimated mem_out_rotate[5][31] = xx
Estimated mem_out_rotate[5][32] = xx
Estimated mem_out_rotate[5][33] = xx
Estimated mem_out_rotate[5][34] = xx
Estimated mem_out_rotate[5][35] = xx
Estimated mem_out_rotate[5][36] = xx
Estimated mem_out_rotate[5][37] = xx
Estimated mem_out_rotate[5][38] = xx
Estimated mem_out_rotate[5][39] = xx
Estimated mem_out_rotate[5][40] = xx
Estimated mem_out_rotate[5][41] = xx
Estimated mem_out_rotate[5][42] = xx
Estimated mem_out_rotate[5][43] = xx
Estimated mem_out_rotate[5][44] = xx
Estimated mem_out_rotate[6][0] = xx
Estimated mem_out_rotate[6][1] = xx
Estimated mem_out_rotate[6][2] = xx
Estimated mem_out_rotate[6][3] = xx
Estimated mem_out_rotate[6][4] = xx
Estimated mem_out_rotate[6][5] = xx
Estimated mem_out_rotate[6][6] = xx
Estimated mem_out_rotate[6][7] = xx
Estimated mem_out_rotate[6][8] = xx
Estimated mem_out_rotate[6][9] = xx
Estimated mem_out_rotate[6][10] = xx
Estimated mem_out_rotate[6][11] = xx
Estimated mem_out_rotate[6][12] = xx
Estimated mem_out_rotate[6][13] = xx
Estimated mem_out_rotate[6][14] = xx
Estimated mem_out_rotate[6][15] = xx
Estimated mem_out_rotate[6][16] = xx
Estimated mem_out_rotate[6][17] = xx
Estimated mem_out_rotate[6][18] = xx
Estimated mem_out_rotate[6][19] = xx
Estimated mem_out_rotate[6][20] = xx
Estimated mem_out_rotate[6][21] = xx
Estimated mem_out_rotate[6][22] = xx
Estimated mem_out_rotate[6][23] = xx
Estimated mem_out_rotate[6][24] = xx
Estimated mem_out_rotate[6][25] = xx
Estimated mem_out_rotate[6][26] = xx
Estimated mem_out_rotate[6][27] = xx
Estimated mem_out_rotate[6][28] = xx
Estimated mem_out_rotate[6][29] = xx
Estimated mem_out_rotate[6][30] = xx
Estimated mem_out_rotate[6][31] = xx
Estimated mem_out_rotate[6][32] = xx
Estimated mem_out_rotate[6][33] = xx
Estimated mem_out_rotate[6][34] = xx
Estimated mem_out_rotate[6][35] = xx
Estimated mem_out_rotate[6][36] = xx
Estimated mem_out_rotate[6][37] = xx
Estimated mem_out_rotate[6][38] = xx
Estimated mem_out_rotate[6][39] = xx
Estimated mem_out_rotate[6][40] = xx
Estimated mem_out_rotate[6][41] = xx
Estimated mem_out_rotate[6][42] = xx
Estimated mem_out_rotate[6][43] = xx
Estimated mem_out_rotate[6][44] = xx
Estimated mem_out_rotate[7][0] = xx
Estimated mem_out_rotate[7][1] = xx
Estimated mem_out_rotate[7][2] = xx
Estimated mem_out_rotate[7][3] = xx
Estimated mem_out_rotate[7][4] = xx
Estimated mem_out_rotate[7][5] = xx
Estimated mem_out_rotate[7][6] = xx
Estimated mem_out_rotate[7][7] = xx
Estimated mem_out_rotate[7][8] = xx
Estimated mem_out_rotate[7][9] = xx
Estimated mem_out_rotate[7][10] = xx
Estimated mem_out_rotate[7][11] = xx
Estimated mem_out_rotate[7][12] = xx
Estimated mem_out_rotate[7][13] = xx
Estimated mem_out_rotate[7][14] = xx
Estimated mem_out_rotate[7][15] = xx
Estimated mem_out_rotate[7][16] = xx
Estimated mem_out_rotate[7][17] = xx
Estimated mem_out_rotate[7][18] = xx
Estimated mem_out_rotate[7][19] = xx
Estimated mem_out_rotate[7][20] = xx
Estimated mem_out_rotate[7][21] = xx
Estimated mem_out_rotate[7][22] = xx
Estimated mem_out_rotate[7][23] = xx
Estimated mem_out_rotate[7][24] = xx
Estimated mem_out_rotate[7][25] = xx
Estimated mem_out_rotate[7][26] = xx
Estimated mem_out_rotate[7][27] = xx
Estimated mem_out_rotate[7][28] = xx
Estimated mem_out_rotate[7][29] = xx
Estimated mem_out_rotate[7][30] = xx
Estimated mem_out_rotate[7][31] = xx
Estimated mem_out_rotate[7][32] = xx
Estimated mem_out_rotate[7][33] = xx
Estimated mem_out_rotate[7][34] = xx
Estimated mem_out_rotate[7][35] = xx
Estimated mem_out_rotate[7][36] = xx
Estimated mem_out_rotate[7][37] = xx
Estimated mem_out_rotate[7][38] = xx
Estimated mem_out_rotate[7][39] = xx
Estimated mem_out_rotate[7][40] = xx
Estimated mem_out_rotate[7][41] = xx
Estimated mem_out_rotate[7][42] = xx
Estimated mem_out_rotate[7][43] = xx
Estimated mem_out_rotate[7][44] = xx
Estimated mem_out_rotate[8][0] = xx
Estimated mem_out_rotate[8][1] = xx
Estimated mem_out_rotate[8][2] = xx
Estimated mem_out_rotate[8][3] = xx
Estimated mem_out_rotate[8][4] = xx
Estimated mem_out_rotate[8][5] = xx
Estimated mem_out_rotate[8][6] = xx
Estimated mem_out_rotate[8][7] = xx
Estimated mem_out_rotate[8][8] = xx
Estimated mem_out_rotate[8][9] = xx
Estimated mem_out_rotate[8][10] = xx
Estimated mem_out_rotate[8][11] = xx
Estimated mem_out_rotate[8][12] = xx
Estimated mem_out_rotate[8][13] = xx
Estimated mem_out_rotate[8][14] = xx
Estimated mem_out_rotate[8][15] = xx
Estimated mem_out_rotate[8][16] = xx
Estimated mem_out_rotate[8][17] = xx
Estimated mem_out_rotate[8][18] = xx
Estimated mem_out_rotate[8][19] = xx
Estimated mem_out_rotate[8][20] = xx
Estimated mem_out_rotate[8][21] = xx
Estimated mem_out_rotate[8][22] = xx
Estimated mem_out_rotate[8][23] = xx
Estimated mem_out_rotate[8][24] = xx
Estimated mem_out_rotate[8][25] = xx
Estimated mem_out_rotate[8][26] = xx
Estimated mem_out_rotate[8][27] = xx
Estimated mem_out_rotate[8][28] = xx
Estimated mem_out_rotate[8][29] = xx
Estimated mem_out_rotate[8][30] = xx
Estimated mem_out_rotate[8][31] = xx
Estimated mem_out_rotate[8][32] = xx
Estimated mem_out_rotate[8][33] = xx
Estimated mem_out_rotate[8][34] = xx
Estimated mem_out_rotate[8][35] = xx
Estimated mem_out_rotate[8][36] = xx
Estimated mem_out_rotate[8][37] = xx
Estimated mem_out_rotate[8][38] = xx
Estimated mem_out_rotate[8][39] = xx
Estimated mem_out_rotate[8][40] = xx
Estimated mem_out_rotate[8][41] = xx
Estimated mem_out_rotate[8][42] = xx
Estimated mem_out_rotate[8][43] = xx
Estimated mem_out_rotate[8][44] = xx
Estimated mem_out_rotate[9][0] = xx
Estimated mem_out_rotate[9][1] = xx
Estimated mem_out_rotate[9][2] = xx
Estimated mem_out_rotate[9][3] = xx
Estimated mem_out_rotate[9][4] = xx
Estimated mem_out_rotate[9][5] = xx
Estimated mem_out_rotate[9][6] = xx
Estimated mem_out_rotate[9][7] = xx
Estimated mem_out_rotate[9][8] = xx
Estimated mem_out_rotate[9][9] = xx
Estimated mem_out_rotate[9][10] = xx
Estimated mem_out_rotate[9][11] = xx
Estimated mem_out_rotate[9][12] = xx
Estimated mem_out_rotate[9][13] = xx
Estimated mem_out_rotate[9][14] = xx
Estimated mem_out_rotate[9][15] = xx
Estimated mem_out_rotate[9][16] = xx
Estimated mem_out_rotate[9][17] = xx
Estimated mem_out_rotate[9][18] = xx
Estimated mem_out_rotate[9][19] = xx
Estimated mem_out_rotate[9][20] = xx
Estimated mem_out_rotate[9][21] = xx
Estimated mem_out_rotate[9][22] = xx
Estimated mem_out_rotate[9][23] = xx
Estimated mem_out_rotate[9][24] = xx
Estimated mem_out_rotate[9][25] = xx
Estimated mem_out_rotate[9][26] = xx
Estimated mem_out_rotate[9][27] = xx
Estimated mem_out_rotate[9][28] = xx
Estimated mem_out_rotate[9][29] = xx
Estimated mem_out_rotate[9][30] = xx
Estimated mem_out_rotate[9][31] = xx
Estimated mem_out_rotate[9][32] = xx
Estimated mem_out_rotate[9][33] = xx
Estimated mem_out_rotate[9][34] = xx
Estimated mem_out_rotate[9][35] = xx
Estimated mem_out_rotate[9][36] = xx
Estimated mem_out_rotate[9][37] = xx
Estimated mem_out_rotate[9][38] = xx
Estimated mem_out_rotate[9][39] = xx
Estimated mem_out_rotate[9][40] = xx
Estimated mem_out_rotate[9][41] = xx
Estimated mem_out_rotate[9][42] = xx
Estimated mem_out_rotate[9][43] = xx
Estimated mem_out_rotate[9][44] = xx
Estimated mem_out_rotate[10][0] = xx
Estimated mem_out_rotate[10][1] = xx
Estimated mem_out_rotate[10][2] = xx
Estimated mem_out_rotate[10][3] = xx
Estimated mem_out_rotate[10][4] = xx
Estimated mem_out_rotate[10][5] = xx
Estimated mem_out_rotate[10][6] = xx
Estimated mem_out_rotate[10][7] = xx
Estimated mem_out_rotate[10][8] = xx
Estimated mem_out_rotate[10][9] = xx
Estimated mem_out_rotate[10][10] = xx
Estimated mem_out_rotate[10][11] = xx
Estimated mem_out_rotate[10][12] = xx
Estimated mem_out_rotate[10][13] = xx
Estimated mem_out_rotate[10][14] = xx
Estimated mem_out_rotate[10][15] = xx
Estimated mem_out_rotate[10][16] = xx
Estimated mem_out_rotate[10][17] = xx
Estimated mem_out_rotate[10][18] = xx
Estimated mem_out_rotate[10][19] = xx
Estimated mem_out_rotate[10][20] = xx
Estimated mem_out_rotate[10][21] = xx
Estimated mem_out_rotate[10][22] = xx
Estimated mem_out_rotate[10][23] = xx
Estimated mem_out_rotate[10][24] = xx
Estimated mem_out_rotate[10][25] = xx
Estimated mem_out_rotate[10][26] = xx
Estimated mem_out_rotate[10][27] = xx
Estimated mem_out_rotate[10][28] = xx
Estimated mem_out_rotate[10][29] = xx
Estimated mem_out_rotate[10][30] = xx
Estimated mem_out_rotate[10][31] = xx
Estimated mem_out_rotate[10][32] = xx
Estimated mem_out_rotate[10][33] = xx
Estimated mem_out_rotate[10][34] = xx
Estimated mem_out_rotate[10][35] = xx
Estimated mem_out_rotate[10][36] = xx
Estimated mem_out_rotate[10][37] = xx
Estimated mem_out_rotate[10][38] = xx
Estimated mem_out_rotate[10][39] = xx
Estimated mem_out_rotate[10][40] = xx
Estimated mem_out_rotate[10][41] = xx
Estimated mem_out_rotate[10][42] = xx
Estimated mem_out_rotate[10][43] = xx
Estimated mem_out_rotate[10][44] = xx
Estimated mem_out_rotate[11][0] = xx
Estimated mem_out_rotate[11][1] = xx
Estimated mem_out_rotate[11][2] = xx
Estimated mem_out_rotate[11][3] = xx
Estimated mem_out_rotate[11][4] = xx
Estimated mem_out_rotate[11][5] = xx
Estimated mem_out_rotate[11][6] = xx
Estimated mem_out_rotate[11][7] = xx
Estimated mem_out_rotate[11][8] = xx
Estimated mem_out_rotate[11][9] = xx
Estimated mem_out_rotate[11][10] = xx
Estimated mem_out_rotate[11][11] = xx
Estimated mem_out_rotate[11][12] = xx
Estimated mem_out_rotate[11][13] = xx
Estimated mem_out_rotate[11][14] = xx
Estimated mem_out_rotate[11][15] = xx
Estimated mem_out_rotate[11][16] = xx
Estimated mem_out_rotate[11][17] = xx
Estimated mem_out_rotate[11][18] = xx
Estimated mem_out_rotate[11][19] = xx
Estimated mem_out_rotate[11][20] = xx
Estimated mem_out_rotate[11][21] = xx
Estimated mem_out_rotate[11][22] = xx
Estimated mem_out_rotate[11][23] = xx
Estimated mem_out_rotate[11][24] = xx
Estimated mem_out_rotate[11][25] = xx
Estimated mem_out_rotate[11][26] = xx
Estimated mem_out_rotate[11][27] = xx
Estimated mem_out_rotate[11][28] = xx
Estimated mem_out_rotate[11][29] = xx
Estimated mem_out_rotate[11][30] = xx
Estimated mem_out_rotate[11][31] = xx
Estimated mem_out_rotate[11][32] = xx
Estimated mem_out_rotate[11][33] = xx
Estimated mem_out_rotate[11][34] = xx
Estimated mem_out_rotate[11][35] = xx
Estimated mem_out_rotate[11][36] = xx
Estimated mem_out_rotate[11][37] = xx
Estimated mem_out_rotate[11][38] = xx
Estimated mem_out_rotate[11][39] = xx
Estimated mem_out_rotate[11][40] = xx
Estimated mem_out_rotate[11][41] = xx
Estimated mem_out_rotate[11][42] = xx
Estimated mem_out_rotate[11][43] = xx
Estimated mem_out_rotate[11][44] = xx
Estimated mem_out_rotate[12][0] = xx
Estimated mem_out_rotate[12][1] = xx
Estimated mem_out_rotate[12][2] = xx
Estimated mem_out_rotate[12][3] = xx
Estimated mem_out_rotate[12][4] = xx
Estimated mem_out_rotate[12][5] = xx
Estimated mem_out_rotate[12][6] = xx
Estimated mem_out_rotate[12][7] = xx
Estimated mem_out_rotate[12][8] = xx
Estimated mem_out_rotate[12][9] = xx
Estimated mem_out_rotate[12][10] = xx
Estimated mem_out_rotate[12][11] = xx
Estimated mem_out_rotate[12][12] = xx
Estimated mem_out_rotate[12][13] = xx
Estimated mem_out_rotate[12][14] = xx
Estimated mem_out_rotate[12][15] = xx
Estimated mem_out_rotate[12][16] = xx
Estimated mem_out_rotate[12][17] = xx
Estimated mem_out_rotate[12][18] = xx
Estimated mem_out_rotate[12][19] = xx
Estimated mem_out_rotate[12][20] = xx
Estimated mem_out_rotate[12][21] = xx
Estimated mem_out_rotate[12][22] = xx
Estimated mem_out_rotate[12][23] = xx
Estimated mem_out_rotate[12][24] = xx
Estimated mem_out_rotate[12][25] = xx
Estimated mem_out_rotate[12][26] = xx
Estimated mem_out_rotate[12][27] = xx
Estimated mem_out_rotate[12][28] = xx
Estimated mem_out_rotate[12][29] = xx
Estimated mem_out_rotate[12][30] = xx
Estimated mem_out_rotate[12][31] = xx
Estimated mem_out_rotate[12][32] = xx
Estimated mem_out_rotate[12][33] = xx
Estimated mem_out_rotate[12][34] = xx
Estimated mem_out_rotate[12][35] = xx
Estimated mem_out_rotate[12][36] = xx
Estimated mem_out_rotate[12][37] = xx
Estimated mem_out_rotate[12][38] = xx
Estimated mem_out_rotate[12][39] = xx
Estimated mem_out_rotate[12][40] = xx
Estimated mem_out_rotate[12][41] = xx
Estimated mem_out_rotate[12][42] = xx
Estimated mem_out_rotate[12][43] = xx
Estimated mem_out_rotate[12][44] = xx
Estimated mem_out_rotate[13][0] = xx
Estimated mem_out_rotate[13][1] = xx
Estimated mem_out_rotate[13][2] = xx
Estimated mem_out_rotate[13][3] = xx
Estimated mem_out_rotate[13][4] = xx
Estimated mem_out_rotate[13][5] = xx
Estimated mem_out_rotate[13][6] = xx
Estimated mem_out_rotate[13][7] = xx
Estimated mem_out_rotate[13][8] = xx
Estimated mem_out_rotate[13][9] = xx
Estimated mem_out_rotate[13][10] = xx
Estimated mem_out_rotate[13][11] = xx
Estimated mem_out_rotate[13][12] = xx
Estimated mem_out_rotate[13][13] = xx
Estimated mem_out_rotate[13][14] = xx
Estimated mem_out_rotate[13][15] = xx
Estimated mem_out_rotate[13][16] = xx
Estimated mem_out_rotate[13][17] = xx
Estimated mem_out_rotate[13][18] = xx
Estimated mem_out_rotate[13][19] = xx
Estimated mem_out_rotate[13][20] = xx
Estimated mem_out_rotate[13][21] = xx
Estimated mem_out_rotate[13][22] = xx
Estimated mem_out_rotate[13][23] = xx
Estimated mem_out_rotate[13][24] = xx
Estimated mem_out_rotate[13][25] = xx
Estimated mem_out_rotate[13][26] = xx
Estimated mem_out_rotate[13][27] = xx
Estimated mem_out_rotate[13][28] = xx
Estimated mem_out_rotate[13][29] = xx
Estimated mem_out_rotate[13][30] = xx
Estimated mem_out_rotate[13][31] = xx
Estimated mem_out_rotate[13][32] = xx
Estimated mem_out_rotate[13][33] = xx
Estimated mem_out_rotate[13][34] = xx
Estimated mem_out_rotate[13][35] = xx
Estimated mem_out_rotate[13][36] = xx
Estimated mem_out_rotate[13][37] = xx
Estimated mem_out_rotate[13][38] = xx
Estimated mem_out_rotate[13][39] = xx
Estimated mem_out_rotate[13][40] = xx
Estimated mem_out_rotate[13][41] = xx
Estimated mem_out_rotate[13][42] = xx
Estimated mem_out_rotate[13][43] = xx
Estimated mem_out_rotate[13][44] = xx
Estimated mem_out_rotate[14][0] = xx
Estimated mem_out_rotate[14][1] = xx
Estimated mem_out_rotate[14][2] = xx
Estimated mem_out_rotate[14][3] = xx
Estimated mem_out_rotate[14][4] = xx
Estimated mem_out_rotate[14][5] = xx
Estimated mem_out_rotate[14][6] = xx
Estimated mem_out_rotate[14][7] = xx
Estimated mem_out_rotate[14][8] = xx
Estimated mem_out_rotate[14][9] = xx
Estimated mem_out_rotate[14][10] = xx
Estimated mem_out_rotate[14][11] = xx
Estimated mem_out_rotate[14][12] = xx
Estimated mem_out_rotate[14][13] = xx
Estimated mem_out_rotate[14][14] = xx
Estimated mem_out_rotate[14][15] = xx
Estimated mem_out_rotate[14][16] = xx
Estimated mem_out_rotate[14][17] = xx
Estimated mem_out_rotate[14][18] = xx
Estimated mem_out_rotate[14][19] = xx
Estimated mem_out_rotate[14][20] = xx
Estimated mem_out_rotate[14][21] = xx
Estimated mem_out_rotate[14][22] = xx
Estimated mem_out_rotate[14][23] = xx
Estimated mem_out_rotate[14][24] = xx
Estimated mem_out_rotate[14][25] = xx
Estimated mem_out_rotate[14][26] = xx
Estimated mem_out_rotate[14][27] = xx
Estimated mem_out_rotate[14][28] = xx
Estimated mem_out_rotate[14][29] = xx
Estimated mem_out_rotate[14][30] = xx
Estimated mem_out_rotate[14][31] = xx
Estimated mem_out_rotate[14][32] = xx
Estimated mem_out_rotate[14][33] = xx
Estimated mem_out_rotate[14][34] = xx
Estimated mem_out_rotate[14][35] = xx
Estimated mem_out_rotate[14][36] = xx
Estimated mem_out_rotate[14][37] = xx
Estimated mem_out_rotate[14][38] = xx
Estimated mem_out_rotate[14][39] = xx
Estimated mem_out_rotate[14][40] = xx
Estimated mem_out_rotate[14][41] = xx
Estimated mem_out_rotate[14][42] = xx
Estimated mem_out_rotate[14][43] = xx
Estimated mem_out_rotate[14][44] = xx
Estimated mem_out_rotate[15][0] = xx
Estimated mem_out_rotate[15][1] = xx
Estimated mem_out_rotate[15][2] = xx
Estimated mem_out_rotate[15][3] = xx
Estimated mem_out_rotate[15][4] = xx
Estimated mem_out_rotate[15][5] = xx
Estimated mem_out_rotate[15][6] = xx
Estimated mem_out_rotate[15][7] = xx
Estimated mem_out_rotate[15][8] = xx
Estimated mem_out_rotate[15][9] = xx
Estimated mem_out_rotate[15][10] = xx
Estimated mem_out_rotate[15][11] = xx
Estimated mem_out_rotate[15][12] = xx
Estimated mem_out_rotate[15][13] = xx
Estimated mem_out_rotate[15][14] = xx
Estimated mem_out_rotate[15][15] = xx
Estimated mem_out_rotate[15][16] = xx
Estimated mem_out_rotate[15][17] = xx
Estimated mem_out_rotate[15][18] = xx
Estimated mem_out_rotate[15][19] = xx
Estimated mem_out_rotate[15][20] = xx
Estimated mem_out_rotate[15][21] = xx
Estimated mem_out_rotate[15][22] = xx
Estimated mem_out_rotate[15][23] = xx
Estimated mem_out_rotate[15][24] = xx
Estimated mem_out_rotate[15][25] = xx
Estimated mem_out_rotate[15][26] = xx
Estimated mem_out_rotate[15][27] = xx
Estimated mem_out_rotate[15][28] = xx
Estimated mem_out_rotate[15][29] = xx
Estimated mem_out_rotate[15][30] = xx
Estimated mem_out_rotate[15][31] = xx
Estimated mem_out_rotate[15][32] = xx
Estimated mem_out_rotate[15][33] = xx
Estimated mem_out_rotate[15][34] = xx
Estimated mem_out_rotate[15][35] = xx
Estimated mem_out_rotate[15][36] = xx
Estimated mem_out_rotate[15][37] = xx
Estimated mem_out_rotate[15][38] = xx
Estimated mem_out_rotate[15][39] = xx
Estimated mem_out_rotate[15][40] = xx
Estimated mem_out_rotate[15][41] = xx
Estimated mem_out_rotate[15][42] = xx
Estimated mem_out_rotate[15][43] = xx
Estimated mem_out_rotate[15][44] = xx
Estimated mem_out_rotate[16][0] = xx
Estimated mem_out_rotate[16][1] = xx
Estimated mem_out_rotate[16][2] = xx
Estimated mem_out_rotate[16][3] = xx
Estimated mem_out_rotate[16][4] = xx
Estimated mem_out_rotate[16][5] = xx
Estimated mem_out_rotate[16][6] = xx
Estimated mem_out_rotate[16][7] = xx
Estimated mem_out_rotate[16][8] = xx
Estimated mem_out_rotate[16][9] = xx
Estimated mem_out_rotate[16][10] = xx
Estimated mem_out_rotate[16][11] = xx
Estimated mem_out_rotate[16][12] = xx
Estimated mem_out_rotate[16][13] = xx
Estimated mem_out_rotate[16][14] = xx
Estimated mem_out_rotate[16][15] = xx
Estimated mem_out_rotate[16][16] = xx
Estimated mem_out_rotate[16][17] = xx
Estimated mem_out_rotate[16][18] = xx
Estimated mem_out_rotate[16][19] = xx
Estimated mem_out_rotate[16][20] = xx
Estimated mem_out_rotate[16][21] = xx
Estimated mem_out_rotate[16][22] = xx
Estimated mem_out_rotate[16][23] = xx
Estimated mem_out_rotate[16][24] = xx
Estimated mem_out_rotate[16][25] = xx
Estimated mem_out_rotate[16][26] = xx
Estimated mem_out_rotate[16][27] = xx
Estimated mem_out_rotate[16][28] = xx
Estimated mem_out_rotate[16][29] = xx
Estimated mem_out_rotate[16][30] = xx
Estimated mem_out_rotate[16][31] = xx
Estimated mem_out_rotate[16][32] = xx
Estimated mem_out_rotate[16][33] = xx
Estimated mem_out_rotate[16][34] = xx
Estimated mem_out_rotate[16][35] = xx
Estimated mem_out_rotate[16][36] = xx
Estimated mem_out_rotate[16][37] = xx
Estimated mem_out_rotate[16][38] = xx
Estimated mem_out_rotate[16][39] = xx
Estimated mem_out_rotate[16][40] = xx
Estimated mem_out_rotate[16][41] = xx
Estimated mem_out_rotate[16][42] = xx
Estimated mem_out_rotate[16][43] = xx
Estimated mem_out_rotate[16][44] = xx
Estimated mem_out_rotate[17][0] = xx
Estimated mem_out_rotate[17][1] = xx
Estimated mem_out_rotate[17][2] = xx
Estimated mem_out_rotate[17][3] = xx
Estimated mem_out_rotate[17][4] = xx
Estimated mem_out_rotate[17][5] = xx
Estimated mem_out_rotate[17][6] = xx
Estimated mem_out_rotate[17][7] = xx
Estimated mem_out_rotate[17][8] = xx
Estimated mem_out_rotate[17][9] = xx
Estimated mem_out_rotate[17][10] = xx
Estimated mem_out_rotate[17][11] = xx
Estimated mem_out_rotate[17][12] = xx
Estimated mem_out_rotate[17][13] = xx
Estimated mem_out_rotate[17][14] = xx
Estimated mem_out_rotate[17][15] = xx
Estimated mem_out_rotate[17][16] = xx
Estimated mem_out_rotate[17][17] = xx
Estimated mem_out_rotate[17][18] = xx
Estimated mem_out_rotate[17][19] = xx
Estimated mem_out_rotate[17][20] = xx
Estimated mem_out_rotate[17][21] = xx
Estimated mem_out_rotate[17][22] = xx
Estimated mem_out_rotate[17][23] = xx
Estimated mem_out_rotate[17][24] = xx
Estimated mem_out_rotate[17][25] = xx
Estimated mem_out_rotate[17][26] = xx
Estimated mem_out_rotate[17][27] = xx
Estimated mem_out_rotate[17][28] = xx
Estimated mem_out_rotate[17][29] = xx
Estimated mem_out_rotate[17][30] = xx
Estimated mem_out_rotate[17][31] = xx
Estimated mem_out_rotate[17][32] = xx
Estimated mem_out_rotate[17][33] = xx
Estimated mem_out_rotate[17][34] = xx
Estimated mem_out_rotate[17][35] = xx
Estimated mem_out_rotate[17][36] = xx
Estimated mem_out_rotate[17][37] = xx
Estimated mem_out_rotate[17][38] = xx
Estimated mem_out_rotate[17][39] = xx
Estimated mem_out_rotate[17][40] = xx
Estimated mem_out_rotate[17][41] = xx
Estimated mem_out_rotate[17][42] = xx
Estimated mem_out_rotate[17][43] = xx
Estimated mem_out_rotate[17][44] = xx
Estimated mem_out_rotate[18][0] = xx
Estimated mem_out_rotate[18][1] = xx
Estimated mem_out_rotate[18][2] = xx
Estimated mem_out_rotate[18][3] = xx
Estimated mem_out_rotate[18][4] = xx
Estimated mem_out_rotate[18][5] = xx
Estimated mem_out_rotate[18][6] = xx
Estimated mem_out_rotate[18][7] = xx
Estimated mem_out_rotate[18][8] = xx
Estimated mem_out_rotate[18][9] = xx
Estimated mem_out_rotate[18][10] = xx
Estimated mem_out_rotate[18][11] = xx
Estimated mem_out_rotate[18][12] = xx
Estimated mem_out_rotate[18][13] = xx
Estimated mem_out_rotate[18][14] = xx
Estimated mem_out_rotate[18][15] = xx
Estimated mem_out_rotate[18][16] = xx
Estimated mem_out_rotate[18][17] = xx
Estimated mem_out_rotate[18][18] = xx
Estimated mem_out_rotate[18][19] = xx
Estimated mem_out_rotate[18][20] = xx
Estimated mem_out_rotate[18][21] = xx
Estimated mem_out_rotate[18][22] = xx
Estimated mem_out_rotate[18][23] = xx
Estimated mem_out_rotate[18][24] = xx
Estimated mem_out_rotate[18][25] = xx
Estimated mem_out_rotate[18][26] = xx
Estimated mem_out_rotate[18][27] = xx
Estimated mem_out_rotate[18][28] = xx
Estimated mem_out_rotate[18][29] = xx
Estimated mem_out_rotate[18][30] = xx
Estimated mem_out_rotate[18][31] = xx
Estimated mem_out_rotate[18][32] = xx
Estimated mem_out_rotate[18][33] = xx
Estimated mem_out_rotate[18][34] = xx
Estimated mem_out_rotate[18][35] = xx
Estimated mem_out_rotate[18][36] = xx
Estimated mem_out_rotate[18][37] = xx
Estimated mem_out_rotate[18][38] = xx
Estimated mem_out_rotate[18][39] = xx
Estimated mem_out_rotate[18][40] = xx
Estimated mem_out_rotate[18][41] = xx
Estimated mem_out_rotate[18][42] = xx
Estimated mem_out_rotate[18][43] = xx
Estimated mem_out_rotate[18][44] = xx
Estimated mem_out_rotate[19][0] = xx
Estimated mem_out_rotate[19][1] = xx
Estimated mem_out_rotate[19][2] = xx
Estimated mem_out_rotate[19][3] = xx
Estimated mem_out_rotate[19][4] = xx
Estimated mem_out_rotate[19][5] = xx
Estimated mem_out_rotate[19][6] = xx
Estimated mem_out_rotate[19][7] = xx
Estimated mem_out_rotate[19][8] = xx
Estimated mem_out_rotate[19][9] = xx
Estimated mem_out_rotate[19][10] = xx
Estimated mem_out_rotate[19][11] = xx
Estimated mem_out_rotate[19][12] = xx
Estimated mem_out_rotate[19][13] = xx
Estimated mem_out_rotate[19][14] = xx
Estimated mem_out_rotate[19][15] = xx
Estimated mem_out_rotate[19][16] = xx
Estimated mem_out_rotate[19][17] = xx
Estimated mem_out_rotate[19][18] = xx
Estimated mem_out_rotate[19][19] = xx
Estimated mem_out_rotate[19][20] = xx
Estimated mem_out_rotate[19][21] = xx
Estimated mem_out_rotate[19][22] = xx
Estimated mem_out_rotate[19][23] = xx
Estimated mem_out_rotate[19][24] = xx
Estimated mem_out_rotate[19][25] = xx
Estimated mem_out_rotate[19][26] = xx
Estimated mem_out_rotate[19][27] = xx
Estimated mem_out_rotate[19][28] = xx
Estimated mem_out_rotate[19][29] = xx
Estimated mem_out_rotate[19][30] = xx
Estimated mem_out_rotate[19][31] = xx
Estimated mem_out_rotate[19][32] = xx
Estimated mem_out_rotate[19][33] = xx
Estimated mem_out_rotate[19][34] = xx
Estimated mem_out_rotate[19][35] = xx
Estimated mem_out_rotate[19][36] = xx
Estimated mem_out_rotate[19][37] = xx
Estimated mem_out_rotate[19][38] = xx
Estimated mem_out_rotate[19][39] = xx
Estimated mem_out_rotate[19][40] = xx
Estimated mem_out_rotate[19][41] = xx
Estimated mem_out_rotate[19][42] = xx
Estimated mem_out_rotate[19][43] = xx
Estimated mem_out_rotate[19][44] = xx
$finish called at time : 155 ns : File "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1521.129 ; gain = 0.000
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:4]
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:4]
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/top_module_tb/cached" to the wave window because it has 80000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 10ms
Image size: 45x20
=== Input Image (mem_in) ===
00 00 00 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
05 05 06 06 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 0b 0b 0c xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
=== Applying: Rotate Clockwise (90 deg CW) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=00
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=00
time=25000 | Pixel [1,0] (in) -> [2,1] (out), value=00
time=35000 | Pixel [2,0] (in) -> [2,2] (out), value=00
time=45000 | Pixel [3,0] (in) -> [2,3] (out), value=00
time=55000 | Pixel [0,1] (in) -> [1,0] (out), value=05
time=65000 | Pixel [1,1] (in) -> [1,1] (out), value=05
time=75000 | Pixel [2,1] (in) -> [1,2] (out), value=06
time=85000 | Pixel [3,1] (in) -> [1,3] (out), value=06
time=95000 | Pixel [0,2] (in) -> [0,0] (out), value=0b
time=105000 | Pixel [1,2] (in) -> [0,1] (out), value=0b
time=115000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
time=125000 | Pixel [3,2] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
0b 05 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 05 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 06 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0c 06 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 0b
Estimated mem_out_rotate[0][1] = 05
Estimated mem_out_rotate[0][2] = 00
Estimated mem_out_rotate[0][3] = xx
Estimated mem_out_rotate[0][4] = xx
Estimated mem_out_rotate[0][5] = xx
Estimated mem_out_rotate[0][6] = xx
Estimated mem_out_rotate[0][7] = xx
Estimated mem_out_rotate[0][8] = xx
Estimated mem_out_rotate[0][9] = xx
Estimated mem_out_rotate[0][10] = xx
Estimated mem_out_rotate[0][11] = xx
Estimated mem_out_rotate[0][12] = xx
Estimated mem_out_rotate[0][13] = xx
Estimated mem_out_rotate[0][14] = xx
Estimated mem_out_rotate[0][15] = xx
Estimated mem_out_rotate[0][16] = xx
Estimated mem_out_rotate[0][17] = xx
Estimated mem_out_rotate[0][18] = xx
Estimated mem_out_rotate[0][19] = xx
Estimated mem_out_rotate[0][20] = xx
Estimated mem_out_rotate[0][21] = xx
Estimated mem_out_rotate[0][22] = xx
Estimated mem_out_rotate[0][23] = xx
Estimated mem_out_rotate[0][24] = xx
Estimated mem_out_rotate[0][25] = xx
Estimated mem_out_rotate[0][26] = xx
Estimated mem_out_rotate[0][27] = xx
Estimated mem_out_rotate[0][28] = xx
Estimated mem_out_rotate[0][29] = xx
Estimated mem_out_rotate[0][30] = xx
Estimated mem_out_rotate[0][31] = xx
Estimated mem_out_rotate[0][32] = xx
Estimated mem_out_rotate[0][33] = xx
Estimated mem_out_rotate[0][34] = xx
Estimated mem_out_rotate[0][35] = xx
Estimated mem_out_rotate[0][36] = xx
Estimated mem_out_rotate[0][37] = xx
Estimated mem_out_rotate[0][38] = xx
Estimated mem_out_rotate[0][39] = xx
Estimated mem_out_rotate[0][40] = xx
Estimated mem_out_rotate[0][41] = xx
Estimated mem_out_rotate[0][42] = xx
Estimated mem_out_rotate[0][43] = xx
Estimated mem_out_rotate[0][44] = xx
Estimated mem_out_rotate[1][0] = 0b
Estimated mem_out_rotate[1][1] = 05
Estimated mem_out_rotate[1][2] = 00
Estimated mem_out_rotate[1][3] = xx
Estimated mem_out_rotate[1][4] = xx
Estimated mem_out_rotate[1][5] = xx
Estimated mem_out_rotate[1][6] = xx
Estimated mem_out_rotate[1][7] = xx
Estimated mem_out_rotate[1][8] = xx
Estimated mem_out_rotate[1][9] = xx
Estimated mem_out_rotate[1][10] = xx
Estimated mem_out_rotate[1][11] = xx
Estimated mem_out_rotate[1][12] = xx
Estimated mem_out_rotate[1][13] = xx
Estimated mem_out_rotate[1][14] = xx
Estimated mem_out_rotate[1][15] = xx
Estimated mem_out_rotate[1][16] = xx
Estimated mem_out_rotate[1][17] = xx
Estimated mem_out_rotate[1][18] = xx
Estimated mem_out_rotate[1][19] = xx
Estimated mem_out_rotate[1][20] = xx
Estimated mem_out_rotate[1][21] = xx
Estimated mem_out_rotate[1][22] = xx
Estimated mem_out_rotate[1][23] = xx
Estimated mem_out_rotate[1][24] = xx
Estimated mem_out_rotate[1][25] = xx
Estimated mem_out_rotate[1][26] = xx
Estimated mem_out_rotate[1][27] = xx
Estimated mem_out_rotate[1][28] = xx
Estimated mem_out_rotate[1][29] = xx
Estimated mem_out_rotate[1][30] = xx
Estimated mem_out_rotate[1][31] = xx
Estimated mem_out_rotate[1][32] = xx
Estimated mem_out_rotate[1][33] = xx
Estimated mem_out_rotate[1][34] = xx
Estimated mem_out_rotate[1][35] = xx
Estimated mem_out_rotate[1][36] = xx
Estimated mem_out_rotate[1][37] = xx
Estimated mem_out_rotate[1][38] = xx
Estimated mem_out_rotate[1][39] = xx
Estimated mem_out_rotate[1][40] = xx
Estimated mem_out_rotate[1][41] = xx
Estimated mem_out_rotate[1][42] = xx
Estimated mem_out_rotate[1][43] = xx
Estimated mem_out_rotate[1][44] = xx
Estimated mem_out_rotate[2][0] = 0b
Estimated mem_out_rotate[2][1] = 06
Estimated mem_out_rotate[2][2] = 00
Estimated mem_out_rotate[2][3] = xx
Estimated mem_out_rotate[2][4] = xx
Estimated mem_out_rotate[2][5] = xx
Estimated mem_out_rotate[2][6] = xx
Estimated mem_out_rotate[2][7] = xx
Estimated mem_out_rotate[2][8] = xx
Estimated mem_out_rotate[2][9] = xx
Estimated mem_out_rotate[2][10] = xx
Estimated mem_out_rotate[2][11] = xx
Estimated mem_out_rotate[2][12] = xx
Estimated mem_out_rotate[2][13] = xx
Estimated mem_out_rotate[2][14] = xx
Estimated mem_out_rotate[2][15] = xx
Estimated mem_out_rotate[2][16] = xx
Estimated mem_out_rotate[2][17] = xx
Estimated mem_out_rotate[2][18] = xx
Estimated mem_out_rotate[2][19] = xx
Estimated mem_out_rotate[2][20] = xx
Estimated mem_out_rotate[2][21] = xx
Estimated mem_out_rotate[2][22] = xx
Estimated mem_out_rotate[2][23] = xx
Estimated mem_out_rotate[2][24] = xx
Estimated mem_out_rotate[2][25] = xx
Estimated mem_out_rotate[2][26] = xx
Estimated mem_out_rotate[2][27] = xx
Estimated mem_out_rotate[2][28] = xx
Estimated mem_out_rotate[2][29] = xx
Estimated mem_out_rotate[2][30] = xx
Estimated mem_out_rotate[2][31] = xx
Estimated mem_out_rotate[2][32] = xx
Estimated mem_out_rotate[2][33] = xx
Estimated mem_out_rotate[2][34] = xx
Estimated mem_out_rotate[2][35] = xx
Estimated mem_out_rotate[2][36] = xx
Estimated mem_out_rotate[2][37] = xx
Estimated mem_out_rotate[2][38] = xx
Estimated mem_out_rotate[2][39] = xx
Estimated mem_out_rotate[2][40] = xx
Estimated mem_out_rotate[2][41] = xx
Estimated mem_out_rotate[2][42] = xx
Estimated mem_out_rotate[2][43] = xx
Estimated mem_out_rotate[2][44] = xx
Estimated mem_out_rotate[3][0] = 0c
Estimated mem_out_rotate[3][1] = 06
Estimated mem_out_rotate[3][2] = 00
Estimated mem_out_rotate[3][3] = xx
Estimated mem_out_rotate[3][4] = xx
Estimated mem_out_rotate[3][5] = xx
Estimated mem_out_rotate[3][6] = xx
Estimated mem_out_rotate[3][7] = xx
Estimated mem_out_rotate[3][8] = xx
Estimated mem_out_rotate[3][9] = xx
Estimated mem_out_rotate[3][10] = xx
Estimated mem_out_rotate[3][11] = xx
Estimated mem_out_rotate[3][12] = xx
Estimated mem_out_rotate[3][13] = xx
Estimated mem_out_rotate[3][14] = xx
Estimated mem_out_rotate[3][15] = xx
Estimated mem_out_rotate[3][16] = xx
Estimated mem_out_rotate[3][17] = xx
Estimated mem_out_rotate[3][18] = xx
Estimated mem_out_rotate[3][19] = xx
Estimated mem_out_rotate[3][20] = xx
Estimated mem_out_rotate[3][21] = xx
Estimated mem_out_rotate[3][22] = xx
Estimated mem_out_rotate[3][23] = xx
Estimated mem_out_rotate[3][24] = xx
Estimated mem_out_rotate[3][25] = xx
Estimated mem_out_rotate[3][26] = xx
Estimated mem_out_rotate[3][27] = xx
Estimated mem_out_rotate[3][28] = xx
Estimated mem_out_rotate[3][29] = xx
Estimated mem_out_rotate[3][30] = xx
Estimated mem_out_rotate[3][31] = xx
Estimated mem_out_rotate[3][32] = xx
Estimated mem_out_rotate[3][33] = xx
Estimated mem_out_rotate[3][34] = xx
Estimated mem_out_rotate[3][35] = xx
Estimated mem_out_rotate[3][36] = xx
Estimated mem_out_rotate[3][37] = xx
Estimated mem_out_rotate[3][38] = xx
Estimated mem_out_rotate[3][39] = xx
Estimated mem_out_rotate[3][40] = xx
Estimated mem_out_rotate[3][41] = xx
Estimated mem_out_rotate[3][42] = xx
Estimated mem_out_rotate[3][43] = xx
Estimated mem_out_rotate[3][44] = xx
Estimated mem_out_rotate[4][0] = xx
Estimated mem_out_rotate[4][1] = xx
Estimated mem_out_rotate[4][2] = xx
Estimated mem_out_rotate[4][3] = xx
Estimated mem_out_rotate[4][4] = xx
Estimated mem_out_rotate[4][5] = xx
Estimated mem_out_rotate[4][6] = xx
Estimated mem_out_rotate[4][7] = xx
Estimated mem_out_rotate[4][8] = xx
Estimated mem_out_rotate[4][9] = xx
Estimated mem_out_rotate[4][10] = xx
Estimated mem_out_rotate[4][11] = xx
Estimated mem_out_rotate[4][12] = xx
Estimated mem_out_rotate[4][13] = xx
Estimated mem_out_rotate[4][14] = xx
Estimated mem_out_rotate[4][15] = xx
Estimated mem_out_rotate[4][16] = xx
Estimated mem_out_rotate[4][17] = xx
Estimated mem_out_rotate[4][18] = xx
Estimated mem_out_rotate[4][19] = xx
Estimated mem_out_rotate[4][20] = xx
Estimated mem_out_rotate[4][21] = xx
Estimated mem_out_rotate[4][22] = xx
Estimated mem_out_rotate[4][23] = xx
Estimated mem_out_rotate[4][24] = xx
Estimated mem_out_rotate[4][25] = xx
Estimated mem_out_rotate[4][26] = xx
Estimated mem_out_rotate[4][27] = xx
Estimated mem_out_rotate[4][28] = xx
Estimated mem_out_rotate[4][29] = xx
Estimated mem_out_rotate[4][30] = xx
Estimated mem_out_rotate[4][31] = xx
Estimated mem_out_rotate[4][32] = xx
Estimated mem_out_rotate[4][33] = xx
Estimated mem_out_rotate[4][34] = xx
Estimated mem_out_rotate[4][35] = xx
Estimated mem_out_rotate[4][36] = xx
Estimated mem_out_rotate[4][37] = xx
Estimated mem_out_rotate[4][38] = xx
Estimated mem_out_rotate[4][39] = xx
Estimated mem_out_rotate[4][40] = xx
Estimated mem_out_rotate[4][41] = xx
Estimated mem_out_rotate[4][42] = xx
Estimated mem_out_rotate[4][43] = xx
Estimated mem_out_rotate[4][44] = xx
Estimated mem_out_rotate[5][0] = xx
Estimated mem_out_rotate[5][1] = xx
Estimated mem_out_rotate[5][2] = xx
Estimated mem_out_rotate[5][3] = xx
Estimated mem_out_rotate[5][4] = xx
Estimated mem_out_rotate[5][5] = xx
Estimated mem_out_rotate[5][6] = xx
Estimated mem_out_rotate[5][7] = xx
Estimated mem_out_rotate[5][8] = xx
Estimated mem_out_rotate[5][9] = xx
Estimated mem_out_rotate[5][10] = xx
Estimated mem_out_rotate[5][11] = xx
Estimated mem_out_rotate[5][12] = xx
Estimated mem_out_rotate[5][13] = xx
Estimated mem_out_rotate[5][14] = xx
Estimated mem_out_rotate[5][15] = xx
Estimated mem_out_rotate[5][16] = xx
Estimated mem_out_rotate[5][17] = xx
Estimated mem_out_rotate[5][18] = xx
Estimated mem_out_rotate[5][19] = xx
Estimated mem_out_rotate[5][20] = xx
Estimated mem_out_rotate[5][21] = xx
Estimated mem_out_rotate[5][22] = xx
Estimated mem_out_rotate[5][23] = xx
Estimated mem_out_rotate[5][24] = xx
Estimated mem_out_rotate[5][25] = xx
Estimated mem_out_rotate[5][26] = xx
Estimated mem_out_rotate[5][27] = xx
Estimated mem_out_rotate[5][28] = xx
Estimated mem_out_rotate[5][29] = xx
Estimated mem_out_rotate[5][30] = xx
Estimated mem_out_rotate[5][31] = xx
Estimated mem_out_rotate[5][32] = xx
Estimated mem_out_rotate[5][33] = xx
Estimated mem_out_rotate[5][34] = xx
Estimated mem_out_rotate[5][35] = xx
Estimated mem_out_rotate[5][36] = xx
Estimated mem_out_rotate[5][37] = xx
Estimated mem_out_rotate[5][38] = xx
Estimated mem_out_rotate[5][39] = xx
Estimated mem_out_rotate[5][40] = xx
Estimated mem_out_rotate[5][41] = xx
Estimated mem_out_rotate[5][42] = xx
Estimated mem_out_rotate[5][43] = xx
Estimated mem_out_rotate[5][44] = xx
Estimated mem_out_rotate[6][0] = xx
Estimated mem_out_rotate[6][1] = xx
Estimated mem_out_rotate[6][2] = xx
Estimated mem_out_rotate[6][3] = xx
Estimated mem_out_rotate[6][4] = xx
Estimated mem_out_rotate[6][5] = xx
Estimated mem_out_rotate[6][6] = xx
Estimated mem_out_rotate[6][7] = xx
Estimated mem_out_rotate[6][8] = xx
Estimated mem_out_rotate[6][9] = xx
Estimated mem_out_rotate[6][10] = xx
Estimated mem_out_rotate[6][11] = xx
Estimated mem_out_rotate[6][12] = xx
Estimated mem_out_rotate[6][13] = xx
Estimated mem_out_rotate[6][14] = xx
Estimated mem_out_rotate[6][15] = xx
Estimated mem_out_rotate[6][16] = xx
Estimated mem_out_rotate[6][17] = xx
Estimated mem_out_rotate[6][18] = xx
Estimated mem_out_rotate[6][19] = xx
Estimated mem_out_rotate[6][20] = xx
Estimated mem_out_rotate[6][21] = xx
Estimated mem_out_rotate[6][22] = xx
Estimated mem_out_rotate[6][23] = xx
Estimated mem_out_rotate[6][24] = xx
Estimated mem_out_rotate[6][25] = xx
Estimated mem_out_rotate[6][26] = xx
Estimated mem_out_rotate[6][27] = xx
Estimated mem_out_rotate[6][28] = xx
Estimated mem_out_rotate[6][29] = xx
Estimated mem_out_rotate[6][30] = xx
Estimated mem_out_rotate[6][31] = xx
Estimated mem_out_rotate[6][32] = xx
Estimated mem_out_rotate[6][33] = xx
Estimated mem_out_rotate[6][34] = xx
Estimated mem_out_rotate[6][35] = xx
Estimated mem_out_rotate[6][36] = xx
Estimated mem_out_rotate[6][37] = xx
Estimated mem_out_rotate[6][38] = xx
Estimated mem_out_rotate[6][39] = xx
Estimated mem_out_rotate[6][40] = xx
Estimated mem_out_rotate[6][41] = xx
Estimated mem_out_rotate[6][42] = xx
Estimated mem_out_rotate[6][43] = xx
Estimated mem_out_rotate[6][44] = xx
Estimated mem_out_rotate[7][0] = xx
Estimated mem_out_rotate[7][1] = xx
Estimated mem_out_rotate[7][2] = xx
Estimated mem_out_rotate[7][3] = xx
Estimated mem_out_rotate[7][4] = xx
Estimated mem_out_rotate[7][5] = xx
Estimated mem_out_rotate[7][6] = xx
Estimated mem_out_rotate[7][7] = xx
Estimated mem_out_rotate[7][8] = xx
Estimated mem_out_rotate[7][9] = xx
Estimated mem_out_rotate[7][10] = xx
Estimated mem_out_rotate[7][11] = xx
Estimated mem_out_rotate[7][12] = xx
Estimated mem_out_rotate[7][13] = xx
Estimated mem_out_rotate[7][14] = xx
Estimated mem_out_rotate[7][15] = xx
Estimated mem_out_rotate[7][16] = xx
Estimated mem_out_rotate[7][17] = xx
Estimated mem_out_rotate[7][18] = xx
Estimated mem_out_rotate[7][19] = xx
Estimated mem_out_rotate[7][20] = xx
Estimated mem_out_rotate[7][21] = xx
Estimated mem_out_rotate[7][22] = xx
Estimated mem_out_rotate[7][23] = xx
Estimated mem_out_rotate[7][24] = xx
Estimated mem_out_rotate[7][25] = xx
Estimated mem_out_rotate[7][26] = xx
Estimated mem_out_rotate[7][27] = xx
Estimated mem_out_rotate[7][28] = xx
Estimated mem_out_rotate[7][29] = xx
Estimated mem_out_rotate[7][30] = xx
Estimated mem_out_rotate[7][31] = xx
Estimated mem_out_rotate[7][32] = xx
Estimated mem_out_rotate[7][33] = xx
Estimated mem_out_rotate[7][34] = xx
Estimated mem_out_rotate[7][35] = xx
Estimated mem_out_rotate[7][36] = xx
Estimated mem_out_rotate[7][37] = xx
Estimated mem_out_rotate[7][38] = xx
Estimated mem_out_rotate[7][39] = xx
Estimated mem_out_rotate[7][40] = xx
Estimated mem_out_rotate[7][41] = xx
Estimated mem_out_rotate[7][42] = xx
Estimated mem_out_rotate[7][43] = xx
Estimated mem_out_rotate[7][44] = xx
Estimated mem_out_rotate[8][0] = xx
Estimated mem_out_rotate[8][1] = xx
Estimated mem_out_rotate[8][2] = xx
Estimated mem_out_rotate[8][3] = xx
Estimated mem_out_rotate[8][4] = xx
Estimated mem_out_rotate[8][5] = xx
Estimated mem_out_rotate[8][6] = xx
Estimated mem_out_rotate[8][7] = xx
Estimated mem_out_rotate[8][8] = xx
Estimated mem_out_rotate[8][9] = xx
Estimated mem_out_rotate[8][10] = xx
Estimated mem_out_rotate[8][11] = xx
Estimated mem_out_rotate[8][12] = xx
Estimated mem_out_rotate[8][13] = xx
Estimated mem_out_rotate[8][14] = xx
Estimated mem_out_rotate[8][15] = xx
Estimated mem_out_rotate[8][16] = xx
Estimated mem_out_rotate[8][17] = xx
Estimated mem_out_rotate[8][18] = xx
Estimated mem_out_rotate[8][19] = xx
Estimated mem_out_rotate[8][20] = xx
Estimated mem_out_rotate[8][21] = xx
Estimated mem_out_rotate[8][22] = xx
Estimated mem_out_rotate[8][23] = xx
Estimated mem_out_rotate[8][24] = xx
Estimated mem_out_rotate[8][25] = xx
Estimated mem_out_rotate[8][26] = xx
Estimated mem_out_rotate[8][27] = xx
Estimated mem_out_rotate[8][28] = xx
Estimated mem_out_rotate[8][29] = xx
Estimated mem_out_rotate[8][30] = xx
Estimated mem_out_rotate[8][31] = xx
Estimated mem_out_rotate[8][32] = xx
Estimated mem_out_rotate[8][33] = xx
Estimated mem_out_rotate[8][34] = xx
Estimated mem_out_rotate[8][35] = xx
Estimated mem_out_rotate[8][36] = xx
Estimated mem_out_rotate[8][37] = xx
Estimated mem_out_rotate[8][38] = xx
Estimated mem_out_rotate[8][39] = xx
Estimated mem_out_rotate[8][40] = xx
Estimated mem_out_rotate[8][41] = xx
Estimated mem_out_rotate[8][42] = xx
Estimated mem_out_rotate[8][43] = xx
Estimated mem_out_rotate[8][44] = xx
Estimated mem_out_rotate[9][0] = xx
Estimated mem_out_rotate[9][1] = xx
Estimated mem_out_rotate[9][2] = xx
Estimated mem_out_rotate[9][3] = xx
Estimated mem_out_rotate[9][4] = xx
Estimated mem_out_rotate[9][5] = xx
Estimated mem_out_rotate[9][6] = xx
Estimated mem_out_rotate[9][7] = xx
Estimated mem_out_rotate[9][8] = xx
Estimated mem_out_rotate[9][9] = xx
Estimated mem_out_rotate[9][10] = xx
Estimated mem_out_rotate[9][11] = xx
Estimated mem_out_rotate[9][12] = xx
Estimated mem_out_rotate[9][13] = xx
Estimated mem_out_rotate[9][14] = xx
Estimated mem_out_rotate[9][15] = xx
Estimated mem_out_rotate[9][16] = xx
Estimated mem_out_rotate[9][17] = xx
Estimated mem_out_rotate[9][18] = xx
Estimated mem_out_rotate[9][19] = xx
Estimated mem_out_rotate[9][20] = xx
Estimated mem_out_rotate[9][21] = xx
Estimated mem_out_rotate[9][22] = xx
Estimated mem_out_rotate[9][23] = xx
Estimated mem_out_rotate[9][24] = xx
Estimated mem_out_rotate[9][25] = xx
Estimated mem_out_rotate[9][26] = xx
Estimated mem_out_rotate[9][27] = xx
Estimated mem_out_rotate[9][28] = xx
Estimated mem_out_rotate[9][29] = xx
Estimated mem_out_rotate[9][30] = xx
Estimated mem_out_rotate[9][31] = xx
Estimated mem_out_rotate[9][32] = xx
Estimated mem_out_rotate[9][33] = xx
Estimated mem_out_rotate[9][34] = xx
Estimated mem_out_rotate[9][35] = xx
Estimated mem_out_rotate[9][36] = xx
Estimated mem_out_rotate[9][37] = xx
Estimated mem_out_rotate[9][38] = xx
Estimated mem_out_rotate[9][39] = xx
Estimated mem_out_rotate[9][40] = xx
Estimated mem_out_rotate[9][41] = xx
Estimated mem_out_rotate[9][42] = xx
Estimated mem_out_rotate[9][43] = xx
Estimated mem_out_rotate[9][44] = xx
Estimated mem_out_rotate[10][0] = xx
Estimated mem_out_rotate[10][1] = xx
Estimated mem_out_rotate[10][2] = xx
Estimated mem_out_rotate[10][3] = xx
Estimated mem_out_rotate[10][4] = xx
Estimated mem_out_rotate[10][5] = xx
Estimated mem_out_rotate[10][6] = xx
Estimated mem_out_rotate[10][7] = xx
Estimated mem_out_rotate[10][8] = xx
Estimated mem_out_rotate[10][9] = xx
Estimated mem_out_rotate[10][10] = xx
Estimated mem_out_rotate[10][11] = xx
Estimated mem_out_rotate[10][12] = xx
Estimated mem_out_rotate[10][13] = xx
Estimated mem_out_rotate[10][14] = xx
Estimated mem_out_rotate[10][15] = xx
Estimated mem_out_rotate[10][16] = xx
Estimated mem_out_rotate[10][17] = xx
Estimated mem_out_rotate[10][18] = xx
Estimated mem_out_rotate[10][19] = xx
Estimated mem_out_rotate[10][20] = xx
Estimated mem_out_rotate[10][21] = xx
Estimated mem_out_rotate[10][22] = xx
Estimated mem_out_rotate[10][23] = xx
Estimated mem_out_rotate[10][24] = xx
Estimated mem_out_rotate[10][25] = xx
Estimated mem_out_rotate[10][26] = xx
Estimated mem_out_rotate[10][27] = xx
Estimated mem_out_rotate[10][28] = xx
Estimated mem_out_rotate[10][29] = xx
Estimated mem_out_rotate[10][30] = xx
Estimated mem_out_rotate[10][31] = xx
Estimated mem_out_rotate[10][32] = xx
Estimated mem_out_rotate[10][33] = xx
Estimated mem_out_rotate[10][34] = xx
Estimated mem_out_rotate[10][35] = xx
Estimated mem_out_rotate[10][36] = xx
Estimated mem_out_rotate[10][37] = xx
Estimated mem_out_rotate[10][38] = xx
Estimated mem_out_rotate[10][39] = xx
Estimated mem_out_rotate[10][40] = xx
Estimated mem_out_rotate[10][41] = xx
Estimated mem_out_rotate[10][42] = xx
Estimated mem_out_rotate[10][43] = xx
Estimated mem_out_rotate[10][44] = xx
Estimated mem_out_rotate[11][0] = xx
Estimated mem_out_rotate[11][1] = xx
Estimated mem_out_rotate[11][2] = xx
Estimated mem_out_rotate[11][3] = xx
Estimated mem_out_rotate[11][4] = xx
Estimated mem_out_rotate[11][5] = xx
Estimated mem_out_rotate[11][6] = xx
Estimated mem_out_rotate[11][7] = xx
Estimated mem_out_rotate[11][8] = xx
Estimated mem_out_rotate[11][9] = xx
Estimated mem_out_rotate[11][10] = xx
Estimated mem_out_rotate[11][11] = xx
Estimated mem_out_rotate[11][12] = xx
Estimated mem_out_rotate[11][13] = xx
Estimated mem_out_rotate[11][14] = xx
Estimated mem_out_rotate[11][15] = xx
Estimated mem_out_rotate[11][16] = xx
Estimated mem_out_rotate[11][17] = xx
Estimated mem_out_rotate[11][18] = xx
Estimated mem_out_rotate[11][19] = xx
Estimated mem_out_rotate[11][20] = xx
Estimated mem_out_rotate[11][21] = xx
Estimated mem_out_rotate[11][22] = xx
Estimated mem_out_rotate[11][23] = xx
Estimated mem_out_rotate[11][24] = xx
Estimated mem_out_rotate[11][25] = xx
Estimated mem_out_rotate[11][26] = xx
Estimated mem_out_rotate[11][27] = xx
Estimated mem_out_rotate[11][28] = xx
Estimated mem_out_rotate[11][29] = xx
Estimated mem_out_rotate[11][30] = xx
Estimated mem_out_rotate[11][31] = xx
Estimated mem_out_rotate[11][32] = xx
Estimated mem_out_rotate[11][33] = xx
Estimated mem_out_rotate[11][34] = xx
Estimated mem_out_rotate[11][35] = xx
Estimated mem_out_rotate[11][36] = xx
Estimated mem_out_rotate[11][37] = xx
Estimated mem_out_rotate[11][38] = xx
Estimated mem_out_rotate[11][39] = xx
Estimated mem_out_rotate[11][40] = xx
Estimated mem_out_rotate[11][41] = xx
Estimated mem_out_rotate[11][42] = xx
Estimated mem_out_rotate[11][43] = xx
Estimated mem_out_rotate[11][44] = xx
Estimated mem_out_rotate[12][0] = xx
Estimated mem_out_rotate[12][1] = xx
Estimated mem_out_rotate[12][2] = xx
Estimated mem_out_rotate[12][3] = xx
Estimated mem_out_rotate[12][4] = xx
Estimated mem_out_rotate[12][5] = xx
Estimated mem_out_rotate[12][6] = xx
Estimated mem_out_rotate[12][7] = xx
Estimated mem_out_rotate[12][8] = xx
Estimated mem_out_rotate[12][9] = xx
Estimated mem_out_rotate[12][10] = xx
Estimated mem_out_rotate[12][11] = xx
Estimated mem_out_rotate[12][12] = xx
Estimated mem_out_rotate[12][13] = xx
Estimated mem_out_rotate[12][14] = xx
Estimated mem_out_rotate[12][15] = xx
Estimated mem_out_rotate[12][16] = xx
Estimated mem_out_rotate[12][17] = xx
Estimated mem_out_rotate[12][18] = xx
Estimated mem_out_rotate[12][19] = xx
Estimated mem_out_rotate[12][20] = xx
Estimated mem_out_rotate[12][21] = xx
Estimated mem_out_rotate[12][22] = xx
Estimated mem_out_rotate[12][23] = xx
Estimated mem_out_rotate[12][24] = xx
Estimated mem_out_rotate[12][25] = xx
Estimated mem_out_rotate[12][26] = xx
Estimated mem_out_rotate[12][27] = xx
Estimated mem_out_rotate[12][28] = xx
Estimated mem_out_rotate[12][29] = xx
Estimated mem_out_rotate[12][30] = xx
Estimated mem_out_rotate[12][31] = xx
Estimated mem_out_rotate[12][32] = xx
Estimated mem_out_rotate[12][33] = xx
Estimated mem_out_rotate[12][34] = xx
Estimated mem_out_rotate[12][35] = xx
Estimated mem_out_rotate[12][36] = xx
Estimated mem_out_rotate[12][37] = xx
Estimated mem_out_rotate[12][38] = xx
Estimated mem_out_rotate[12][39] = xx
Estimated mem_out_rotate[12][40] = xx
Estimated mem_out_rotate[12][41] = xx
Estimated mem_out_rotate[12][42] = xx
Estimated mem_out_rotate[12][43] = xx
Estimated mem_out_rotate[12][44] = xx
Estimated mem_out_rotate[13][0] = xx
Estimated mem_out_rotate[13][1] = xx
Estimated mem_out_rotate[13][2] = xx
Estimated mem_out_rotate[13][3] = xx
Estimated mem_out_rotate[13][4] = xx
Estimated mem_out_rotate[13][5] = xx
Estimated mem_out_rotate[13][6] = xx
Estimated mem_out_rotate[13][7] = xx
Estimated mem_out_rotate[13][8] = xx
Estimated mem_out_rotate[13][9] = xx
Estimated mem_out_rotate[13][10] = xx
Estimated mem_out_rotate[13][11] = xx
Estimated mem_out_rotate[13][12] = xx
Estimated mem_out_rotate[13][13] = xx
Estimated mem_out_rotate[13][14] = xx
Estimated mem_out_rotate[13][15] = xx
Estimated mem_out_rotate[13][16] = xx
Estimated mem_out_rotate[13][17] = xx
Estimated mem_out_rotate[13][18] = xx
Estimated mem_out_rotate[13][19] = xx
Estimated mem_out_rotate[13][20] = xx
Estimated mem_out_rotate[13][21] = xx
Estimated mem_out_rotate[13][22] = xx
Estimated mem_out_rotate[13][23] = xx
Estimated mem_out_rotate[13][24] = xx
Estimated mem_out_rotate[13][25] = xx
Estimated mem_out_rotate[13][26] = xx
Estimated mem_out_rotate[13][27] = xx
Estimated mem_out_rotate[13][28] = xx
Estimated mem_out_rotate[13][29] = xx
Estimated mem_out_rotate[13][30] = xx
Estimated mem_out_rotate[13][31] = xx
Estimated mem_out_rotate[13][32] = xx
Estimated mem_out_rotate[13][33] = xx
Estimated mem_out_rotate[13][34] = xx
Estimated mem_out_rotate[13][35] = xx
Estimated mem_out_rotate[13][36] = xx
Estimated mem_out_rotate[13][37] = xx
Estimated mem_out_rotate[13][38] = xx
Estimated mem_out_rotate[13][39] = xx
Estimated mem_out_rotate[13][40] = xx
Estimated mem_out_rotate[13][41] = xx
Estimated mem_out_rotate[13][42] = xx
Estimated mem_out_rotate[13][43] = xx
Estimated mem_out_rotate[13][44] = xx
Estimated mem_out_rotate[14][0] = xx
Estimated mem_out_rotate[14][1] = xx
Estimated mem_out_rotate[14][2] = xx
Estimated mem_out_rotate[14][3] = xx
Estimated mem_out_rotate[14][4] = xx
Estimated mem_out_rotate[14][5] = xx
Estimated mem_out_rotate[14][6] = xx
Estimated mem_out_rotate[14][7] = xx
Estimated mem_out_rotate[14][8] = xx
Estimated mem_out_rotate[14][9] = xx
Estimated mem_out_rotate[14][10] = xx
Estimated mem_out_rotate[14][11] = xx
Estimated mem_out_rotate[14][12] = xx
Estimated mem_out_rotate[14][13] = xx
Estimated mem_out_rotate[14][14] = xx
Estimated mem_out_rotate[14][15] = xx
Estimated mem_out_rotate[14][16] = xx
Estimated mem_out_rotate[14][17] = xx
Estimated mem_out_rotate[14][18] = xx
Estimated mem_out_rotate[14][19] = xx
Estimated mem_out_rotate[14][20] = xx
Estimated mem_out_rotate[14][21] = xx
Estimated mem_out_rotate[14][22] = xx
Estimated mem_out_rotate[14][23] = xx
Estimated mem_out_rotate[14][24] = xx
Estimated mem_out_rotate[14][25] = xx
Estimated mem_out_rotate[14][26] = xx
Estimated mem_out_rotate[14][27] = xx
Estimated mem_out_rotate[14][28] = xx
Estimated mem_out_rotate[14][29] = xx
Estimated mem_out_rotate[14][30] = xx
Estimated mem_out_rotate[14][31] = xx
Estimated mem_out_rotate[14][32] = xx
Estimated mem_out_rotate[14][33] = xx
Estimated mem_out_rotate[14][34] = xx
Estimated mem_out_rotate[14][35] = xx
Estimated mem_out_rotate[14][36] = xx
Estimated mem_out_rotate[14][37] = xx
Estimated mem_out_rotate[14][38] = xx
Estimated mem_out_rotate[14][39] = xx
Estimated mem_out_rotate[14][40] = xx
Estimated mem_out_rotate[14][41] = xx
Estimated mem_out_rotate[14][42] = xx
Estimated mem_out_rotate[14][43] = xx
Estimated mem_out_rotate[14][44] = xx
Estimated mem_out_rotate[15][0] = xx
Estimated mem_out_rotate[15][1] = xx
Estimated mem_out_rotate[15][2] = xx
Estimated mem_out_rotate[15][3] = xx
Estimated mem_out_rotate[15][4] = xx
Estimated mem_out_rotate[15][5] = xx
Estimated mem_out_rotate[15][6] = xx
Estimated mem_out_rotate[15][7] = xx
Estimated mem_out_rotate[15][8] = xx
Estimated mem_out_rotate[15][9] = xx
Estimated mem_out_rotate[15][10] = xx
Estimated mem_out_rotate[15][11] = xx
Estimated mem_out_rotate[15][12] = xx
Estimated mem_out_rotate[15][13] = xx
Estimated mem_out_rotate[15][14] = xx
Estimated mem_out_rotate[15][15] = xx
Estimated mem_out_rotate[15][16] = xx
Estimated mem_out_rotate[15][17] = xx
Estimated mem_out_rotate[15][18] = xx
Estimated mem_out_rotate[15][19] = xx
Estimated mem_out_rotate[15][20] = xx
Estimated mem_out_rotate[15][21] = xx
Estimated mem_out_rotate[15][22] = xx
Estimated mem_out_rotate[15][23] = xx
Estimated mem_out_rotate[15][24] = xx
Estimated mem_out_rotate[15][25] = xx
Estimated mem_out_rotate[15][26] = xx
Estimated mem_out_rotate[15][27] = xx
Estimated mem_out_rotate[15][28] = xx
Estimated mem_out_rotate[15][29] = xx
Estimated mem_out_rotate[15][30] = xx
Estimated mem_out_rotate[15][31] = xx
Estimated mem_out_rotate[15][32] = xx
Estimated mem_out_rotate[15][33] = xx
Estimated mem_out_rotate[15][34] = xx
Estimated mem_out_rotate[15][35] = xx
Estimated mem_out_rotate[15][36] = xx
Estimated mem_out_rotate[15][37] = xx
Estimated mem_out_rotate[15][38] = xx
Estimated mem_out_rotate[15][39] = xx
Estimated mem_out_rotate[15][40] = xx
Estimated mem_out_rotate[15][41] = xx
Estimated mem_out_rotate[15][42] = xx
Estimated mem_out_rotate[15][43] = xx
Estimated mem_out_rotate[15][44] = xx
Estimated mem_out_rotate[16][0] = xx
Estimated mem_out_rotate[16][1] = xx
Estimated mem_out_rotate[16][2] = xx
Estimated mem_out_rotate[16][3] = xx
Estimated mem_out_rotate[16][4] = xx
Estimated mem_out_rotate[16][5] = xx
Estimated mem_out_rotate[16][6] = xx
Estimated mem_out_rotate[16][7] = xx
Estimated mem_out_rotate[16][8] = xx
Estimated mem_out_rotate[16][9] = xx
Estimated mem_out_rotate[16][10] = xx
Estimated mem_out_rotate[16][11] = xx
Estimated mem_out_rotate[16][12] = xx
Estimated mem_out_rotate[16][13] = xx
Estimated mem_out_rotate[16][14] = xx
Estimated mem_out_rotate[16][15] = xx
Estimated mem_out_rotate[16][16] = xx
Estimated mem_out_rotate[16][17] = xx
Estimated mem_out_rotate[16][18] = xx
Estimated mem_out_rotate[16][19] = xx
Estimated mem_out_rotate[16][20] = xx
Estimated mem_out_rotate[16][21] = xx
Estimated mem_out_rotate[16][22] = xx
Estimated mem_out_rotate[16][23] = xx
Estimated mem_out_rotate[16][24] = xx
Estimated mem_out_rotate[16][25] = xx
Estimated mem_out_rotate[16][26] = xx
Estimated mem_out_rotate[16][27] = xx
Estimated mem_out_rotate[16][28] = xx
Estimated mem_out_rotate[16][29] = xx
Estimated mem_out_rotate[16][30] = xx
Estimated mem_out_rotate[16][31] = xx
Estimated mem_out_rotate[16][32] = xx
Estimated mem_out_rotate[16][33] = xx
Estimated mem_out_rotate[16][34] = xx
Estimated mem_out_rotate[16][35] = xx
Estimated mem_out_rotate[16][36] = xx
Estimated mem_out_rotate[16][37] = xx
Estimated mem_out_rotate[16][38] = xx
Estimated mem_out_rotate[16][39] = xx
Estimated mem_out_rotate[16][40] = xx
Estimated mem_out_rotate[16][41] = xx
Estimated mem_out_rotate[16][42] = xx
Estimated mem_out_rotate[16][43] = xx
Estimated mem_out_rotate[16][44] = xx
Estimated mem_out_rotate[17][0] = xx
Estimated mem_out_rotate[17][1] = xx
Estimated mem_out_rotate[17][2] = xx
Estimated mem_out_rotate[17][3] = xx
Estimated mem_out_rotate[17][4] = xx
Estimated mem_out_rotate[17][5] = xx
Estimated mem_out_rotate[17][6] = xx
Estimated mem_out_rotate[17][7] = xx
Estimated mem_out_rotate[17][8] = xx
Estimated mem_out_rotate[17][9] = xx
Estimated mem_out_rotate[17][10] = xx
Estimated mem_out_rotate[17][11] = xx
Estimated mem_out_rotate[17][12] = xx
Estimated mem_out_rotate[17][13] = xx
Estimated mem_out_rotate[17][14] = xx
Estimated mem_out_rotate[17][15] = xx
Estimated mem_out_rotate[17][16] = xx
Estimated mem_out_rotate[17][17] = xx
Estimated mem_out_rotate[17][18] = xx
Estimated mem_out_rotate[17][19] = xx
Estimated mem_out_rotate[17][20] = xx
Estimated mem_out_rotate[17][21] = xx
Estimated mem_out_rotate[17][22] = xx
Estimated mem_out_rotate[17][23] = xx
Estimated mem_out_rotate[17][24] = xx
Estimated mem_out_rotate[17][25] = xx
Estimated mem_out_rotate[17][26] = xx
Estimated mem_out_rotate[17][27] = xx
Estimated mem_out_rotate[17][28] = xx
Estimated mem_out_rotate[17][29] = xx
Estimated mem_out_rotate[17][30] = xx
Estimated mem_out_rotate[17][31] = xx
Estimated mem_out_rotate[17][32] = xx
Estimated mem_out_rotate[17][33] = xx
Estimated mem_out_rotate[17][34] = xx
Estimated mem_out_rotate[17][35] = xx
Estimated mem_out_rotate[17][36] = xx
Estimated mem_out_rotate[17][37] = xx
Estimated mem_out_rotate[17][38] = xx
Estimated mem_out_rotate[17][39] = xx
Estimated mem_out_rotate[17][40] = xx
Estimated mem_out_rotate[17][41] = xx
Estimated mem_out_rotate[17][42] = xx
Estimated mem_out_rotate[17][43] = xx
Estimated mem_out_rotate[17][44] = xx
Estimated mem_out_rotate[18][0] = xx
Estimated mem_out_rotate[18][1] = xx
Estimated mem_out_rotate[18][2] = xx
Estimated mem_out_rotate[18][3] = xx
Estimated mem_out_rotate[18][4] = xx
Estimated mem_out_rotate[18][5] = xx
Estimated mem_out_rotate[18][6] = xx
Estimated mem_out_rotate[18][7] = xx
Estimated mem_out_rotate[18][8] = xx
Estimated mem_out_rotate[18][9] = xx
Estimated mem_out_rotate[18][10] = xx
Estimated mem_out_rotate[18][11] = xx
Estimated mem_out_rotate[18][12] = xx
Estimated mem_out_rotate[18][13] = xx
Estimated mem_out_rotate[18][14] = xx
Estimated mem_out_rotate[18][15] = xx
Estimated mem_out_rotate[18][16] = xx
Estimated mem_out_rotate[18][17] = xx
Estimated mem_out_rotate[18][18] = xx
Estimated mem_out_rotate[18][19] = xx
Estimated mem_out_rotate[18][20] = xx
Estimated mem_out_rotate[18][21] = xx
Estimated mem_out_rotate[18][22] = xx
Estimated mem_out_rotate[18][23] = xx
Estimated mem_out_rotate[18][24] = xx
Estimated mem_out_rotate[18][25] = xx
Estimated mem_out_rotate[18][26] = xx
Estimated mem_out_rotate[18][27] = xx
Estimated mem_out_rotate[18][28] = xx
Estimated mem_out_rotate[18][29] = xx
Estimated mem_out_rotate[18][30] = xx
Estimated mem_out_rotate[18][31] = xx
Estimated mem_out_rotate[18][32] = xx
Estimated mem_out_rotate[18][33] = xx
Estimated mem_out_rotate[18][34] = xx
Estimated mem_out_rotate[18][35] = xx
Estimated mem_out_rotate[18][36] = xx
Estimated mem_out_rotate[18][37] = xx
Estimated mem_out_rotate[18][38] = xx
Estimated mem_out_rotate[18][39] = xx
Estimated mem_out_rotate[18][40] = xx
Estimated mem_out_rotate[18][41] = xx
Estimated mem_out_rotate[18][42] = xx
Estimated mem_out_rotate[18][43] = xx
Estimated mem_out_rotate[18][44] = xx
Estimated mem_out_rotate[19][0] = xx
Estimated mem_out_rotate[19][1] = xx
Estimated mem_out_rotate[19][2] = xx
Estimated mem_out_rotate[19][3] = xx
Estimated mem_out_rotate[19][4] = xx
Estimated mem_out_rotate[19][5] = xx
Estimated mem_out_rotate[19][6] = xx
Estimated mem_out_rotate[19][7] = xx
Estimated mem_out_rotate[19][8] = xx
Estimated mem_out_rotate[19][9] = xx
Estimated mem_out_rotate[19][10] = xx
Estimated mem_out_rotate[19][11] = xx
Estimated mem_out_rotate[19][12] = xx
Estimated mem_out_rotate[19][13] = xx
Estimated mem_out_rotate[19][14] = xx
Estimated mem_out_rotate[19][15] = xx
Estimated mem_out_rotate[19][16] = xx
Estimated mem_out_rotate[19][17] = xx
Estimated mem_out_rotate[19][18] = xx
Estimated mem_out_rotate[19][19] = xx
Estimated mem_out_rotate[19][20] = xx
Estimated mem_out_rotate[19][21] = xx
Estimated mem_out_rotate[19][22] = xx
Estimated mem_out_rotate[19][23] = xx
Estimated mem_out_rotate[19][24] = xx
Estimated mem_out_rotate[19][25] = xx
Estimated mem_out_rotate[19][26] = xx
Estimated mem_out_rotate[19][27] = xx
Estimated mem_out_rotate[19][28] = xx
Estimated mem_out_rotate[19][29] = xx
Estimated mem_out_rotate[19][30] = xx
Estimated mem_out_rotate[19][31] = xx
Estimated mem_out_rotate[19][32] = xx
Estimated mem_out_rotate[19][33] = xx
Estimated mem_out_rotate[19][34] = xx
Estimated mem_out_rotate[19][35] = xx
Estimated mem_out_rotate[19][36] = xx
Estimated mem_out_rotate[19][37] = xx
Estimated mem_out_rotate[19][38] = xx
Estimated mem_out_rotate[19][39] = xx
Estimated mem_out_rotate[19][40] = xx
Estimated mem_out_rotate[19][41] = xx
Estimated mem_out_rotate[19][42] = xx
Estimated mem_out_rotate[19][43] = xx
Estimated mem_out_rotate[19][44] = xx
$finish called at time : 155 ns : File "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1523.477 ; gain = 1.875
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:4]
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:4]
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/top_module_tb/cached" to the wave window because it has 80000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 10ms
Image size: 45x20
=== Input Image (mem_in) ===
00 00 00 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
05 05 06 06 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 0b 0b 0c xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
=== Applying: Rotate Clockwise (90 deg CW) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=00
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=00
DEBUG: Rotate CW - mem_out_rotate[2][0] = 00
time=25000 | Pixel [1,0] (in) -> [2,1] (out), value=00
DEBUG: Rotate CW - mem_out_rotate[2][1] = 00
time=35000 | Pixel [2,0] (in) -> [2,2] (out), value=00
DEBUG: Rotate CW - mem_out_rotate[2][2] = 00
time=45000 | Pixel [3,0] (in) -> [2,3] (out), value=00
DEBUG: Rotate CW - mem_out_rotate[2][3] = 00
time=55000 | Pixel [0,1] (in) -> [1,0] (out), value=05
DEBUG: Rotate CW - mem_out_rotate[1][0] = 05
time=65000 | Pixel [1,1] (in) -> [1,1] (out), value=05
DEBUG: Rotate CW - mem_out_rotate[1][1] = 05
time=75000 | Pixel [2,1] (in) -> [1,2] (out), value=06
DEBUG: Rotate CW - mem_out_rotate[1][2] = 06
time=85000 | Pixel [3,1] (in) -> [1,3] (out), value=06
DEBUG: Rotate CW - mem_out_rotate[1][3] = 06
time=95000 | Pixel [0,2] (in) -> [0,0] (out), value=0b
DEBUG: Rotate CW - mem_out_rotate[0][0] = 0b
time=105000 | Pixel [1,2] (in) -> [0,1] (out), value=0b
DEBUG: Rotate CW - mem_out_rotate[0][1] = 0b
time=115000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
DEBUG: Rotate CW - mem_out_rotate[0][2] = 0b
time=125000 | Pixel [3,2] (in) -> [0,3] (out), value=0c
DEBUG: Rotate CW - mem_out_rotate[0][3] = 0c
=== Processing finished ===
=== Output Image (mem_out) ===
0b 05 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 05 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 06 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0c 06 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 0b
Estimated mem_out_rotate[0][1] = 05
Estimated mem_out_rotate[0][2] = 00
Estimated mem_out_rotate[0][3] = xx
Estimated mem_out_rotate[0][4] = xx
Estimated mem_out_rotate[0][5] = xx
Estimated mem_out_rotate[0][6] = xx
Estimated mem_out_rotate[0][7] = xx
Estimated mem_out_rotate[0][8] = xx
Estimated mem_out_rotate[0][9] = xx
Estimated mem_out_rotate[0][10] = xx
Estimated mem_out_rotate[0][11] = xx
Estimated mem_out_rotate[0][12] = xx
Estimated mem_out_rotate[0][13] = xx
Estimated mem_out_rotate[0][14] = xx
Estimated mem_out_rotate[0][15] = xx
Estimated mem_out_rotate[0][16] = xx
Estimated mem_out_rotate[0][17] = xx
Estimated mem_out_rotate[0][18] = xx
Estimated mem_out_rotate[0][19] = xx
Estimated mem_out_rotate[0][20] = xx
Estimated mem_out_rotate[0][21] = xx
Estimated mem_out_rotate[0][22] = xx
Estimated mem_out_rotate[0][23] = xx
Estimated mem_out_rotate[0][24] = xx
Estimated mem_out_rotate[0][25] = xx
Estimated mem_out_rotate[0][26] = xx
Estimated mem_out_rotate[0][27] = xx
Estimated mem_out_rotate[0][28] = xx
Estimated mem_out_rotate[0][29] = xx
Estimated mem_out_rotate[0][30] = xx
Estimated mem_out_rotate[0][31] = xx
Estimated mem_out_rotate[0][32] = xx
Estimated mem_out_rotate[0][33] = xx
Estimated mem_out_rotate[0][34] = xx
Estimated mem_out_rotate[0][35] = xx
Estimated mem_out_rotate[0][36] = xx
Estimated mem_out_rotate[0][37] = xx
Estimated mem_out_rotate[0][38] = xx
Estimated mem_out_rotate[0][39] = xx
Estimated mem_out_rotate[0][40] = xx
Estimated mem_out_rotate[0][41] = xx
Estimated mem_out_rotate[0][42] = xx
Estimated mem_out_rotate[0][43] = xx
Estimated mem_out_rotate[0][44] = xx
Estimated mem_out_rotate[1][0] = 0b
Estimated mem_out_rotate[1][1] = 05
Estimated mem_out_rotate[1][2] = 00
Estimated mem_out_rotate[1][3] = xx
Estimated mem_out_rotate[1][4] = xx
Estimated mem_out_rotate[1][5] = xx
Estimated mem_out_rotate[1][6] = xx
Estimated mem_out_rotate[1][7] = xx
Estimated mem_out_rotate[1][8] = xx
Estimated mem_out_rotate[1][9] = xx
Estimated mem_out_rotate[1][10] = xx
Estimated mem_out_rotate[1][11] = xx
Estimated mem_out_rotate[1][12] = xx
Estimated mem_out_rotate[1][13] = xx
Estimated mem_out_rotate[1][14] = xx
Estimated mem_out_rotate[1][15] = xx
Estimated mem_out_rotate[1][16] = xx
Estimated mem_out_rotate[1][17] = xx
Estimated mem_out_rotate[1][18] = xx
Estimated mem_out_rotate[1][19] = xx
Estimated mem_out_rotate[1][20] = xx
Estimated mem_out_rotate[1][21] = xx
Estimated mem_out_rotate[1][22] = xx
Estimated mem_out_rotate[1][23] = xx
Estimated mem_out_rotate[1][24] = xx
Estimated mem_out_rotate[1][25] = xx
Estimated mem_out_rotate[1][26] = xx
Estimated mem_out_rotate[1][27] = xx
Estimated mem_out_rotate[1][28] = xx
Estimated mem_out_rotate[1][29] = xx
Estimated mem_out_rotate[1][30] = xx
Estimated mem_out_rotate[1][31] = xx
Estimated mem_out_rotate[1][32] = xx
Estimated mem_out_rotate[1][33] = xx
Estimated mem_out_rotate[1][34] = xx
Estimated mem_out_rotate[1][35] = xx
Estimated mem_out_rotate[1][36] = xx
Estimated mem_out_rotate[1][37] = xx
Estimated mem_out_rotate[1][38] = xx
Estimated mem_out_rotate[1][39] = xx
Estimated mem_out_rotate[1][40] = xx
Estimated mem_out_rotate[1][41] = xx
Estimated mem_out_rotate[1][42] = xx
Estimated mem_out_rotate[1][43] = xx
Estimated mem_out_rotate[1][44] = xx
Estimated mem_out_rotate[2][0] = 0b
Estimated mem_out_rotate[2][1] = 06
Estimated mem_out_rotate[2][2] = 00
Estimated mem_out_rotate[2][3] = xx
Estimated mem_out_rotate[2][4] = xx
Estimated mem_out_rotate[2][5] = xx
Estimated mem_out_rotate[2][6] = xx
Estimated mem_out_rotate[2][7] = xx
Estimated mem_out_rotate[2][8] = xx
Estimated mem_out_rotate[2][9] = xx
Estimated mem_out_rotate[2][10] = xx
Estimated mem_out_rotate[2][11] = xx
Estimated mem_out_rotate[2][12] = xx
Estimated mem_out_rotate[2][13] = xx
Estimated mem_out_rotate[2][14] = xx
Estimated mem_out_rotate[2][15] = xx
Estimated mem_out_rotate[2][16] = xx
Estimated mem_out_rotate[2][17] = xx
Estimated mem_out_rotate[2][18] = xx
Estimated mem_out_rotate[2][19] = xx
Estimated mem_out_rotate[2][20] = xx
Estimated mem_out_rotate[2][21] = xx
Estimated mem_out_rotate[2][22] = xx
Estimated mem_out_rotate[2][23] = xx
Estimated mem_out_rotate[2][24] = xx
Estimated mem_out_rotate[2][25] = xx
Estimated mem_out_rotate[2][26] = xx
Estimated mem_out_rotate[2][27] = xx
Estimated mem_out_rotate[2][28] = xx
Estimated mem_out_rotate[2][29] = xx
Estimated mem_out_rotate[2][30] = xx
Estimated mem_out_rotate[2][31] = xx
Estimated mem_out_rotate[2][32] = xx
Estimated mem_out_rotate[2][33] = xx
Estimated mem_out_rotate[2][34] = xx
Estimated mem_out_rotate[2][35] = xx
Estimated mem_out_rotate[2][36] = xx
Estimated mem_out_rotate[2][37] = xx
Estimated mem_out_rotate[2][38] = xx
Estimated mem_out_rotate[2][39] = xx
Estimated mem_out_rotate[2][40] = xx
Estimated mem_out_rotate[2][41] = xx
Estimated mem_out_rotate[2][42] = xx
Estimated mem_out_rotate[2][43] = xx
Estimated mem_out_rotate[2][44] = xx
Estimated mem_out_rotate[3][0] = 0c
Estimated mem_out_rotate[3][1] = 06
Estimated mem_out_rotate[3][2] = 00
Estimated mem_out_rotate[3][3] = xx
Estimated mem_out_rotate[3][4] = xx
Estimated mem_out_rotate[3][5] = xx
Estimated mem_out_rotate[3][6] = xx
Estimated mem_out_rotate[3][7] = xx
Estimated mem_out_rotate[3][8] = xx
Estimated mem_out_rotate[3][9] = xx
Estimated mem_out_rotate[3][10] = xx
Estimated mem_out_rotate[3][11] = xx
Estimated mem_out_rotate[3][12] = xx
Estimated mem_out_rotate[3][13] = xx
Estimated mem_out_rotate[3][14] = xx
Estimated mem_out_rotate[3][15] = xx
Estimated mem_out_rotate[3][16] = xx
Estimated mem_out_rotate[3][17] = xx
Estimated mem_out_rotate[3][18] = xx
Estimated mem_out_rotate[3][19] = xx
Estimated mem_out_rotate[3][20] = xx
Estimated mem_out_rotate[3][21] = xx
Estimated mem_out_rotate[3][22] = xx
Estimated mem_out_rotate[3][23] = xx
Estimated mem_out_rotate[3][24] = xx
Estimated mem_out_rotate[3][25] = xx
Estimated mem_out_rotate[3][26] = xx
Estimated mem_out_rotate[3][27] = xx
Estimated mem_out_rotate[3][28] = xx
Estimated mem_out_rotate[3][29] = xx
Estimated mem_out_rotate[3][30] = xx
Estimated mem_out_rotate[3][31] = xx
Estimated mem_out_rotate[3][32] = xx
Estimated mem_out_rotate[3][33] = xx
Estimated mem_out_rotate[3][34] = xx
Estimated mem_out_rotate[3][35] = xx
Estimated mem_out_rotate[3][36] = xx
Estimated mem_out_rotate[3][37] = xx
Estimated mem_out_rotate[3][38] = xx
Estimated mem_out_rotate[3][39] = xx
Estimated mem_out_rotate[3][40] = xx
Estimated mem_out_rotate[3][41] = xx
Estimated mem_out_rotate[3][42] = xx
Estimated mem_out_rotate[3][43] = xx
Estimated mem_out_rotate[3][44] = xx
Estimated mem_out_rotate[4][0] = xx
Estimated mem_out_rotate[4][1] = xx
Estimated mem_out_rotate[4][2] = xx
Estimated mem_out_rotate[4][3] = xx
Estimated mem_out_rotate[4][4] = xx
Estimated mem_out_rotate[4][5] = xx
Estimated mem_out_rotate[4][6] = xx
Estimated mem_out_rotate[4][7] = xx
Estimated mem_out_rotate[4][8] = xx
Estimated mem_out_rotate[4][9] = xx
Estimated mem_out_rotate[4][10] = xx
Estimated mem_out_rotate[4][11] = xx
Estimated mem_out_rotate[4][12] = xx
Estimated mem_out_rotate[4][13] = xx
Estimated mem_out_rotate[4][14] = xx
Estimated mem_out_rotate[4][15] = xx
Estimated mem_out_rotate[4][16] = xx
Estimated mem_out_rotate[4][17] = xx
Estimated mem_out_rotate[4][18] = xx
Estimated mem_out_rotate[4][19] = xx
Estimated mem_out_rotate[4][20] = xx
Estimated mem_out_rotate[4][21] = xx
Estimated mem_out_rotate[4][22] = xx
Estimated mem_out_rotate[4][23] = xx
Estimated mem_out_rotate[4][24] = xx
Estimated mem_out_rotate[4][25] = xx
Estimated mem_out_rotate[4][26] = xx
Estimated mem_out_rotate[4][27] = xx
Estimated mem_out_rotate[4][28] = xx
Estimated mem_out_rotate[4][29] = xx
Estimated mem_out_rotate[4][30] = xx
Estimated mem_out_rotate[4][31] = xx
Estimated mem_out_rotate[4][32] = xx
Estimated mem_out_rotate[4][33] = xx
Estimated mem_out_rotate[4][34] = xx
Estimated mem_out_rotate[4][35] = xx
Estimated mem_out_rotate[4][36] = xx
Estimated mem_out_rotate[4][37] = xx
Estimated mem_out_rotate[4][38] = xx
Estimated mem_out_rotate[4][39] = xx
Estimated mem_out_rotate[4][40] = xx
Estimated mem_out_rotate[4][41] = xx
Estimated mem_out_rotate[4][42] = xx
Estimated mem_out_rotate[4][43] = xx
Estimated mem_out_rotate[4][44] = xx
Estimated mem_out_rotate[5][0] = xx
Estimated mem_out_rotate[5][1] = xx
Estimated mem_out_rotate[5][2] = xx
Estimated mem_out_rotate[5][3] = xx
Estimated mem_out_rotate[5][4] = xx
Estimated mem_out_rotate[5][5] = xx
Estimated mem_out_rotate[5][6] = xx
Estimated mem_out_rotate[5][7] = xx
Estimated mem_out_rotate[5][8] = xx
Estimated mem_out_rotate[5][9] = xx
Estimated mem_out_rotate[5][10] = xx
Estimated mem_out_rotate[5][11] = xx
Estimated mem_out_rotate[5][12] = xx
Estimated mem_out_rotate[5][13] = xx
Estimated mem_out_rotate[5][14] = xx
Estimated mem_out_rotate[5][15] = xx
Estimated mem_out_rotate[5][16] = xx
Estimated mem_out_rotate[5][17] = xx
Estimated mem_out_rotate[5][18] = xx
Estimated mem_out_rotate[5][19] = xx
Estimated mem_out_rotate[5][20] = xx
Estimated mem_out_rotate[5][21] = xx
Estimated mem_out_rotate[5][22] = xx
Estimated mem_out_rotate[5][23] = xx
Estimated mem_out_rotate[5][24] = xx
Estimated mem_out_rotate[5][25] = xx
Estimated mem_out_rotate[5][26] = xx
Estimated mem_out_rotate[5][27] = xx
Estimated mem_out_rotate[5][28] = xx
Estimated mem_out_rotate[5][29] = xx
Estimated mem_out_rotate[5][30] = xx
Estimated mem_out_rotate[5][31] = xx
Estimated mem_out_rotate[5][32] = xx
Estimated mem_out_rotate[5][33] = xx
Estimated mem_out_rotate[5][34] = xx
Estimated mem_out_rotate[5][35] = xx
Estimated mem_out_rotate[5][36] = xx
Estimated mem_out_rotate[5][37] = xx
Estimated mem_out_rotate[5][38] = xx
Estimated mem_out_rotate[5][39] = xx
Estimated mem_out_rotate[5][40] = xx
Estimated mem_out_rotate[5][41] = xx
Estimated mem_out_rotate[5][42] = xx
Estimated mem_out_rotate[5][43] = xx
Estimated mem_out_rotate[5][44] = xx
Estimated mem_out_rotate[6][0] = xx
Estimated mem_out_rotate[6][1] = xx
Estimated mem_out_rotate[6][2] = xx
Estimated mem_out_rotate[6][3] = xx
Estimated mem_out_rotate[6][4] = xx
Estimated mem_out_rotate[6][5] = xx
Estimated mem_out_rotate[6][6] = xx
Estimated mem_out_rotate[6][7] = xx
Estimated mem_out_rotate[6][8] = xx
Estimated mem_out_rotate[6][9] = xx
Estimated mem_out_rotate[6][10] = xx
Estimated mem_out_rotate[6][11] = xx
Estimated mem_out_rotate[6][12] = xx
Estimated mem_out_rotate[6][13] = xx
Estimated mem_out_rotate[6][14] = xx
Estimated mem_out_rotate[6][15] = xx
Estimated mem_out_rotate[6][16] = xx
Estimated mem_out_rotate[6][17] = xx
Estimated mem_out_rotate[6][18] = xx
Estimated mem_out_rotate[6][19] = xx
Estimated mem_out_rotate[6][20] = xx
Estimated mem_out_rotate[6][21] = xx
Estimated mem_out_rotate[6][22] = xx
Estimated mem_out_rotate[6][23] = xx
Estimated mem_out_rotate[6][24] = xx
Estimated mem_out_rotate[6][25] = xx
Estimated mem_out_rotate[6][26] = xx
Estimated mem_out_rotate[6][27] = xx
Estimated mem_out_rotate[6][28] = xx
Estimated mem_out_rotate[6][29] = xx
Estimated mem_out_rotate[6][30] = xx
Estimated mem_out_rotate[6][31] = xx
Estimated mem_out_rotate[6][32] = xx
Estimated mem_out_rotate[6][33] = xx
Estimated mem_out_rotate[6][34] = xx
Estimated mem_out_rotate[6][35] = xx
Estimated mem_out_rotate[6][36] = xx
Estimated mem_out_rotate[6][37] = xx
Estimated mem_out_rotate[6][38] = xx
Estimated mem_out_rotate[6][39] = xx
Estimated mem_out_rotate[6][40] = xx
Estimated mem_out_rotate[6][41] = xx
Estimated mem_out_rotate[6][42] = xx
Estimated mem_out_rotate[6][43] = xx
Estimated mem_out_rotate[6][44] = xx
Estimated mem_out_rotate[7][0] = xx
Estimated mem_out_rotate[7][1] = xx
Estimated mem_out_rotate[7][2] = xx
Estimated mem_out_rotate[7][3] = xx
Estimated mem_out_rotate[7][4] = xx
Estimated mem_out_rotate[7][5] = xx
Estimated mem_out_rotate[7][6] = xx
Estimated mem_out_rotate[7][7] = xx
Estimated mem_out_rotate[7][8] = xx
Estimated mem_out_rotate[7][9] = xx
Estimated mem_out_rotate[7][10] = xx
Estimated mem_out_rotate[7][11] = xx
Estimated mem_out_rotate[7][12] = xx
Estimated mem_out_rotate[7][13] = xx
Estimated mem_out_rotate[7][14] = xx
Estimated mem_out_rotate[7][15] = xx
Estimated mem_out_rotate[7][16] = xx
Estimated mem_out_rotate[7][17] = xx
Estimated mem_out_rotate[7][18] = xx
Estimated mem_out_rotate[7][19] = xx
Estimated mem_out_rotate[7][20] = xx
Estimated mem_out_rotate[7][21] = xx
Estimated mem_out_rotate[7][22] = xx
Estimated mem_out_rotate[7][23] = xx
Estimated mem_out_rotate[7][24] = xx
Estimated mem_out_rotate[7][25] = xx
Estimated mem_out_rotate[7][26] = xx
Estimated mem_out_rotate[7][27] = xx
Estimated mem_out_rotate[7][28] = xx
Estimated mem_out_rotate[7][29] = xx
Estimated mem_out_rotate[7][30] = xx
Estimated mem_out_rotate[7][31] = xx
Estimated mem_out_rotate[7][32] = xx
Estimated mem_out_rotate[7][33] = xx
Estimated mem_out_rotate[7][34] = xx
Estimated mem_out_rotate[7][35] = xx
Estimated mem_out_rotate[7][36] = xx
Estimated mem_out_rotate[7][37] = xx
Estimated mem_out_rotate[7][38] = xx
Estimated mem_out_rotate[7][39] = xx
Estimated mem_out_rotate[7][40] = xx
Estimated mem_out_rotate[7][41] = xx
Estimated mem_out_rotate[7][42] = xx
Estimated mem_out_rotate[7][43] = xx
Estimated mem_out_rotate[7][44] = xx
Estimated mem_out_rotate[8][0] = xx
Estimated mem_out_rotate[8][1] = xx
Estimated mem_out_rotate[8][2] = xx
Estimated mem_out_rotate[8][3] = xx
Estimated mem_out_rotate[8][4] = xx
Estimated mem_out_rotate[8][5] = xx
Estimated mem_out_rotate[8][6] = xx
Estimated mem_out_rotate[8][7] = xx
Estimated mem_out_rotate[8][8] = xx
Estimated mem_out_rotate[8][9] = xx
Estimated mem_out_rotate[8][10] = xx
Estimated mem_out_rotate[8][11] = xx
Estimated mem_out_rotate[8][12] = xx
Estimated mem_out_rotate[8][13] = xx
Estimated mem_out_rotate[8][14] = xx
Estimated mem_out_rotate[8][15] = xx
Estimated mem_out_rotate[8][16] = xx
Estimated mem_out_rotate[8][17] = xx
Estimated mem_out_rotate[8][18] = xx
Estimated mem_out_rotate[8][19] = xx
Estimated mem_out_rotate[8][20] = xx
Estimated mem_out_rotate[8][21] = xx
Estimated mem_out_rotate[8][22] = xx
Estimated mem_out_rotate[8][23] = xx
Estimated mem_out_rotate[8][24] = xx
Estimated mem_out_rotate[8][25] = xx
Estimated mem_out_rotate[8][26] = xx
Estimated mem_out_rotate[8][27] = xx
Estimated mem_out_rotate[8][28] = xx
Estimated mem_out_rotate[8][29] = xx
Estimated mem_out_rotate[8][30] = xx
Estimated mem_out_rotate[8][31] = xx
Estimated mem_out_rotate[8][32] = xx
Estimated mem_out_rotate[8][33] = xx
Estimated mem_out_rotate[8][34] = xx
Estimated mem_out_rotate[8][35] = xx
Estimated mem_out_rotate[8][36] = xx
Estimated mem_out_rotate[8][37] = xx
Estimated mem_out_rotate[8][38] = xx
Estimated mem_out_rotate[8][39] = xx
Estimated mem_out_rotate[8][40] = xx
Estimated mem_out_rotate[8][41] = xx
Estimated mem_out_rotate[8][42] = xx
Estimated mem_out_rotate[8][43] = xx
Estimated mem_out_rotate[8][44] = xx
Estimated mem_out_rotate[9][0] = xx
Estimated mem_out_rotate[9][1] = xx
Estimated mem_out_rotate[9][2] = xx
Estimated mem_out_rotate[9][3] = xx
Estimated mem_out_rotate[9][4] = xx
Estimated mem_out_rotate[9][5] = xx
Estimated mem_out_rotate[9][6] = xx
Estimated mem_out_rotate[9][7] = xx
Estimated mem_out_rotate[9][8] = xx
Estimated mem_out_rotate[9][9] = xx
Estimated mem_out_rotate[9][10] = xx
Estimated mem_out_rotate[9][11] = xx
Estimated mem_out_rotate[9][12] = xx
Estimated mem_out_rotate[9][13] = xx
Estimated mem_out_rotate[9][14] = xx
Estimated mem_out_rotate[9][15] = xx
Estimated mem_out_rotate[9][16] = xx
Estimated mem_out_rotate[9][17] = xx
Estimated mem_out_rotate[9][18] = xx
Estimated mem_out_rotate[9][19] = xx
Estimated mem_out_rotate[9][20] = xx
Estimated mem_out_rotate[9][21] = xx
Estimated mem_out_rotate[9][22] = xx
Estimated mem_out_rotate[9][23] = xx
Estimated mem_out_rotate[9][24] = xx
Estimated mem_out_rotate[9][25] = xx
Estimated mem_out_rotate[9][26] = xx
Estimated mem_out_rotate[9][27] = xx
Estimated mem_out_rotate[9][28] = xx
Estimated mem_out_rotate[9][29] = xx
Estimated mem_out_rotate[9][30] = xx
Estimated mem_out_rotate[9][31] = xx
Estimated mem_out_rotate[9][32] = xx
Estimated mem_out_rotate[9][33] = xx
Estimated mem_out_rotate[9][34] = xx
Estimated mem_out_rotate[9][35] = xx
Estimated mem_out_rotate[9][36] = xx
Estimated mem_out_rotate[9][37] = xx
Estimated mem_out_rotate[9][38] = xx
Estimated mem_out_rotate[9][39] = xx
Estimated mem_out_rotate[9][40] = xx
Estimated mem_out_rotate[9][41] = xx
Estimated mem_out_rotate[9][42] = xx
Estimated mem_out_rotate[9][43] = xx
Estimated mem_out_rotate[9][44] = xx
Estimated mem_out_rotate[10][0] = xx
Estimated mem_out_rotate[10][1] = xx
Estimated mem_out_rotate[10][2] = xx
Estimated mem_out_rotate[10][3] = xx
Estimated mem_out_rotate[10][4] = xx
Estimated mem_out_rotate[10][5] = xx
Estimated mem_out_rotate[10][6] = xx
Estimated mem_out_rotate[10][7] = xx
Estimated mem_out_rotate[10][8] = xx
Estimated mem_out_rotate[10][9] = xx
Estimated mem_out_rotate[10][10] = xx
Estimated mem_out_rotate[10][11] = xx
Estimated mem_out_rotate[10][12] = xx
Estimated mem_out_rotate[10][13] = xx
Estimated mem_out_rotate[10][14] = xx
Estimated mem_out_rotate[10][15] = xx
Estimated mem_out_rotate[10][16] = xx
Estimated mem_out_rotate[10][17] = xx
Estimated mem_out_rotate[10][18] = xx
Estimated mem_out_rotate[10][19] = xx
Estimated mem_out_rotate[10][20] = xx
Estimated mem_out_rotate[10][21] = xx
Estimated mem_out_rotate[10][22] = xx
Estimated mem_out_rotate[10][23] = xx
Estimated mem_out_rotate[10][24] = xx
Estimated mem_out_rotate[10][25] = xx
Estimated mem_out_rotate[10][26] = xx
Estimated mem_out_rotate[10][27] = xx
Estimated mem_out_rotate[10][28] = xx
Estimated mem_out_rotate[10][29] = xx
Estimated mem_out_rotate[10][30] = xx
Estimated mem_out_rotate[10][31] = xx
Estimated mem_out_rotate[10][32] = xx
Estimated mem_out_rotate[10][33] = xx
Estimated mem_out_rotate[10][34] = xx
Estimated mem_out_rotate[10][35] = xx
Estimated mem_out_rotate[10][36] = xx
Estimated mem_out_rotate[10][37] = xx
Estimated mem_out_rotate[10][38] = xx
Estimated mem_out_rotate[10][39] = xx
Estimated mem_out_rotate[10][40] = xx
Estimated mem_out_rotate[10][41] = xx
Estimated mem_out_rotate[10][42] = xx
Estimated mem_out_rotate[10][43] = xx
Estimated mem_out_rotate[10][44] = xx
Estimated mem_out_rotate[11][0] = xx
Estimated mem_out_rotate[11][1] = xx
Estimated mem_out_rotate[11][2] = xx
Estimated mem_out_rotate[11][3] = xx
Estimated mem_out_rotate[11][4] = xx
Estimated mem_out_rotate[11][5] = xx
Estimated mem_out_rotate[11][6] = xx
Estimated mem_out_rotate[11][7] = xx
Estimated mem_out_rotate[11][8] = xx
Estimated mem_out_rotate[11][9] = xx
Estimated mem_out_rotate[11][10] = xx
Estimated mem_out_rotate[11][11] = xx
Estimated mem_out_rotate[11][12] = xx
Estimated mem_out_rotate[11][13] = xx
Estimated mem_out_rotate[11][14] = xx
Estimated mem_out_rotate[11][15] = xx
Estimated mem_out_rotate[11][16] = xx
Estimated mem_out_rotate[11][17] = xx
Estimated mem_out_rotate[11][18] = xx
Estimated mem_out_rotate[11][19] = xx
Estimated mem_out_rotate[11][20] = xx
Estimated mem_out_rotate[11][21] = xx
Estimated mem_out_rotate[11][22] = xx
Estimated mem_out_rotate[11][23] = xx
Estimated mem_out_rotate[11][24] = xx
Estimated mem_out_rotate[11][25] = xx
Estimated mem_out_rotate[11][26] = xx
Estimated mem_out_rotate[11][27] = xx
Estimated mem_out_rotate[11][28] = xx
Estimated mem_out_rotate[11][29] = xx
Estimated mem_out_rotate[11][30] = xx
Estimated mem_out_rotate[11][31] = xx
Estimated mem_out_rotate[11][32] = xx
Estimated mem_out_rotate[11][33] = xx
Estimated mem_out_rotate[11][34] = xx
Estimated mem_out_rotate[11][35] = xx
Estimated mem_out_rotate[11][36] = xx
Estimated mem_out_rotate[11][37] = xx
Estimated mem_out_rotate[11][38] = xx
Estimated mem_out_rotate[11][39] = xx
Estimated mem_out_rotate[11][40] = xx
Estimated mem_out_rotate[11][41] = xx
Estimated mem_out_rotate[11][42] = xx
Estimated mem_out_rotate[11][43] = xx
Estimated mem_out_rotate[11][44] = xx
Estimated mem_out_rotate[12][0] = xx
Estimated mem_out_rotate[12][1] = xx
Estimated mem_out_rotate[12][2] = xx
Estimated mem_out_rotate[12][3] = xx
Estimated mem_out_rotate[12][4] = xx
Estimated mem_out_rotate[12][5] = xx
Estimated mem_out_rotate[12][6] = xx
Estimated mem_out_rotate[12][7] = xx
Estimated mem_out_rotate[12][8] = xx
Estimated mem_out_rotate[12][9] = xx
Estimated mem_out_rotate[12][10] = xx
Estimated mem_out_rotate[12][11] = xx
Estimated mem_out_rotate[12][12] = xx
Estimated mem_out_rotate[12][13] = xx
Estimated mem_out_rotate[12][14] = xx
Estimated mem_out_rotate[12][15] = xx
Estimated mem_out_rotate[12][16] = xx
Estimated mem_out_rotate[12][17] = xx
Estimated mem_out_rotate[12][18] = xx
Estimated mem_out_rotate[12][19] = xx
Estimated mem_out_rotate[12][20] = xx
Estimated mem_out_rotate[12][21] = xx
Estimated mem_out_rotate[12][22] = xx
Estimated mem_out_rotate[12][23] = xx
Estimated mem_out_rotate[12][24] = xx
Estimated mem_out_rotate[12][25] = xx
Estimated mem_out_rotate[12][26] = xx
Estimated mem_out_rotate[12][27] = xx
Estimated mem_out_rotate[12][28] = xx
Estimated mem_out_rotate[12][29] = xx
Estimated mem_out_rotate[12][30] = xx
Estimated mem_out_rotate[12][31] = xx
Estimated mem_out_rotate[12][32] = xx
Estimated mem_out_rotate[12][33] = xx
Estimated mem_out_rotate[12][34] = xx
Estimated mem_out_rotate[12][35] = xx
Estimated mem_out_rotate[12][36] = xx
Estimated mem_out_rotate[12][37] = xx
Estimated mem_out_rotate[12][38] = xx
Estimated mem_out_rotate[12][39] = xx
Estimated mem_out_rotate[12][40] = xx
Estimated mem_out_rotate[12][41] = xx
Estimated mem_out_rotate[12][42] = xx
Estimated mem_out_rotate[12][43] = xx
Estimated mem_out_rotate[12][44] = xx
Estimated mem_out_rotate[13][0] = xx
Estimated mem_out_rotate[13][1] = xx
Estimated mem_out_rotate[13][2] = xx
Estimated mem_out_rotate[13][3] = xx
Estimated mem_out_rotate[13][4] = xx
Estimated mem_out_rotate[13][5] = xx
Estimated mem_out_rotate[13][6] = xx
Estimated mem_out_rotate[13][7] = xx
Estimated mem_out_rotate[13][8] = xx
Estimated mem_out_rotate[13][9] = xx
Estimated mem_out_rotate[13][10] = xx
Estimated mem_out_rotate[13][11] = xx
Estimated mem_out_rotate[13][12] = xx
Estimated mem_out_rotate[13][13] = xx
Estimated mem_out_rotate[13][14] = xx
Estimated mem_out_rotate[13][15] = xx
Estimated mem_out_rotate[13][16] = xx
Estimated mem_out_rotate[13][17] = xx
Estimated mem_out_rotate[13][18] = xx
Estimated mem_out_rotate[13][19] = xx
Estimated mem_out_rotate[13][20] = xx
Estimated mem_out_rotate[13][21] = xx
Estimated mem_out_rotate[13][22] = xx
Estimated mem_out_rotate[13][23] = xx
Estimated mem_out_rotate[13][24] = xx
Estimated mem_out_rotate[13][25] = xx
Estimated mem_out_rotate[13][26] = xx
Estimated mem_out_rotate[13][27] = xx
Estimated mem_out_rotate[13][28] = xx
Estimated mem_out_rotate[13][29] = xx
Estimated mem_out_rotate[13][30] = xx
Estimated mem_out_rotate[13][31] = xx
Estimated mem_out_rotate[13][32] = xx
Estimated mem_out_rotate[13][33] = xx
Estimated mem_out_rotate[13][34] = xx
Estimated mem_out_rotate[13][35] = xx
Estimated mem_out_rotate[13][36] = xx
Estimated mem_out_rotate[13][37] = xx
Estimated mem_out_rotate[13][38] = xx
Estimated mem_out_rotate[13][39] = xx
Estimated mem_out_rotate[13][40] = xx
Estimated mem_out_rotate[13][41] = xx
Estimated mem_out_rotate[13][42] = xx
Estimated mem_out_rotate[13][43] = xx
Estimated mem_out_rotate[13][44] = xx
Estimated mem_out_rotate[14][0] = xx
Estimated mem_out_rotate[14][1] = xx
Estimated mem_out_rotate[14][2] = xx
Estimated mem_out_rotate[14][3] = xx
Estimated mem_out_rotate[14][4] = xx
Estimated mem_out_rotate[14][5] = xx
Estimated mem_out_rotate[14][6] = xx
Estimated mem_out_rotate[14][7] = xx
Estimated mem_out_rotate[14][8] = xx
Estimated mem_out_rotate[14][9] = xx
Estimated mem_out_rotate[14][10] = xx
Estimated mem_out_rotate[14][11] = xx
Estimated mem_out_rotate[14][12] = xx
Estimated mem_out_rotate[14][13] = xx
Estimated mem_out_rotate[14][14] = xx
Estimated mem_out_rotate[14][15] = xx
Estimated mem_out_rotate[14][16] = xx
Estimated mem_out_rotate[14][17] = xx
Estimated mem_out_rotate[14][18] = xx
Estimated mem_out_rotate[14][19] = xx
Estimated mem_out_rotate[14][20] = xx
Estimated mem_out_rotate[14][21] = xx
Estimated mem_out_rotate[14][22] = xx
Estimated mem_out_rotate[14][23] = xx
Estimated mem_out_rotate[14][24] = xx
Estimated mem_out_rotate[14][25] = xx
Estimated mem_out_rotate[14][26] = xx
Estimated mem_out_rotate[14][27] = xx
Estimated mem_out_rotate[14][28] = xx
Estimated mem_out_rotate[14][29] = xx
Estimated mem_out_rotate[14][30] = xx
Estimated mem_out_rotate[14][31] = xx
Estimated mem_out_rotate[14][32] = xx
Estimated mem_out_rotate[14][33] = xx
Estimated mem_out_rotate[14][34] = xx
Estimated mem_out_rotate[14][35] = xx
Estimated mem_out_rotate[14][36] = xx
Estimated mem_out_rotate[14][37] = xx
Estimated mem_out_rotate[14][38] = xx
Estimated mem_out_rotate[14][39] = xx
Estimated mem_out_rotate[14][40] = xx
Estimated mem_out_rotate[14][41] = xx
Estimated mem_out_rotate[14][42] = xx
Estimated mem_out_rotate[14][43] = xx
Estimated mem_out_rotate[14][44] = xx
Estimated mem_out_rotate[15][0] = xx
Estimated mem_out_rotate[15][1] = xx
Estimated mem_out_rotate[15][2] = xx
Estimated mem_out_rotate[15][3] = xx
Estimated mem_out_rotate[15][4] = xx
Estimated mem_out_rotate[15][5] = xx
Estimated mem_out_rotate[15][6] = xx
Estimated mem_out_rotate[15][7] = xx
Estimated mem_out_rotate[15][8] = xx
Estimated mem_out_rotate[15][9] = xx
Estimated mem_out_rotate[15][10] = xx
Estimated mem_out_rotate[15][11] = xx
Estimated mem_out_rotate[15][12] = xx
Estimated mem_out_rotate[15][13] = xx
Estimated mem_out_rotate[15][14] = xx
Estimated mem_out_rotate[15][15] = xx
Estimated mem_out_rotate[15][16] = xx
Estimated mem_out_rotate[15][17] = xx
Estimated mem_out_rotate[15][18] = xx
Estimated mem_out_rotate[15][19] = xx
Estimated mem_out_rotate[15][20] = xx
Estimated mem_out_rotate[15][21] = xx
Estimated mem_out_rotate[15][22] = xx
Estimated mem_out_rotate[15][23] = xx
Estimated mem_out_rotate[15][24] = xx
Estimated mem_out_rotate[15][25] = xx
Estimated mem_out_rotate[15][26] = xx
Estimated mem_out_rotate[15][27] = xx
Estimated mem_out_rotate[15][28] = xx
Estimated mem_out_rotate[15][29] = xx
Estimated mem_out_rotate[15][30] = xx
Estimated mem_out_rotate[15][31] = xx
Estimated mem_out_rotate[15][32] = xx
Estimated mem_out_rotate[15][33] = xx
Estimated mem_out_rotate[15][34] = xx
Estimated mem_out_rotate[15][35] = xx
Estimated mem_out_rotate[15][36] = xx
Estimated mem_out_rotate[15][37] = xx
Estimated mem_out_rotate[15][38] = xx
Estimated mem_out_rotate[15][39] = xx
Estimated mem_out_rotate[15][40] = xx
Estimated mem_out_rotate[15][41] = xx
Estimated mem_out_rotate[15][42] = xx
Estimated mem_out_rotate[15][43] = xx
Estimated mem_out_rotate[15][44] = xx
Estimated mem_out_rotate[16][0] = xx
Estimated mem_out_rotate[16][1] = xx
Estimated mem_out_rotate[16][2] = xx
Estimated mem_out_rotate[16][3] = xx
Estimated mem_out_rotate[16][4] = xx
Estimated mem_out_rotate[16][5] = xx
Estimated mem_out_rotate[16][6] = xx
Estimated mem_out_rotate[16][7] = xx
Estimated mem_out_rotate[16][8] = xx
Estimated mem_out_rotate[16][9] = xx
Estimated mem_out_rotate[16][10] = xx
Estimated mem_out_rotate[16][11] = xx
Estimated mem_out_rotate[16][12] = xx
Estimated mem_out_rotate[16][13] = xx
Estimated mem_out_rotate[16][14] = xx
Estimated mem_out_rotate[16][15] = xx
Estimated mem_out_rotate[16][16] = xx
Estimated mem_out_rotate[16][17] = xx
Estimated mem_out_rotate[16][18] = xx
Estimated mem_out_rotate[16][19] = xx
Estimated mem_out_rotate[16][20] = xx
Estimated mem_out_rotate[16][21] = xx
Estimated mem_out_rotate[16][22] = xx
Estimated mem_out_rotate[16][23] = xx
Estimated mem_out_rotate[16][24] = xx
Estimated mem_out_rotate[16][25] = xx
Estimated mem_out_rotate[16][26] = xx
Estimated mem_out_rotate[16][27] = xx
Estimated mem_out_rotate[16][28] = xx
Estimated mem_out_rotate[16][29] = xx
Estimated mem_out_rotate[16][30] = xx
Estimated mem_out_rotate[16][31] = xx
Estimated mem_out_rotate[16][32] = xx
Estimated mem_out_rotate[16][33] = xx
Estimated mem_out_rotate[16][34] = xx
Estimated mem_out_rotate[16][35] = xx
Estimated mem_out_rotate[16][36] = xx
Estimated mem_out_rotate[16][37] = xx
Estimated mem_out_rotate[16][38] = xx
Estimated mem_out_rotate[16][39] = xx
Estimated mem_out_rotate[16][40] = xx
Estimated mem_out_rotate[16][41] = xx
Estimated mem_out_rotate[16][42] = xx
Estimated mem_out_rotate[16][43] = xx
Estimated mem_out_rotate[16][44] = xx
Estimated mem_out_rotate[17][0] = xx
Estimated mem_out_rotate[17][1] = xx
Estimated mem_out_rotate[17][2] = xx
Estimated mem_out_rotate[17][3] = xx
Estimated mem_out_rotate[17][4] = xx
Estimated mem_out_rotate[17][5] = xx
Estimated mem_out_rotate[17][6] = xx
Estimated mem_out_rotate[17][7] = xx
Estimated mem_out_rotate[17][8] = xx
Estimated mem_out_rotate[17][9] = xx
Estimated mem_out_rotate[17][10] = xx
Estimated mem_out_rotate[17][11] = xx
Estimated mem_out_rotate[17][12] = xx
Estimated mem_out_rotate[17][13] = xx
Estimated mem_out_rotate[17][14] = xx
Estimated mem_out_rotate[17][15] = xx
Estimated mem_out_rotate[17][16] = xx
Estimated mem_out_rotate[17][17] = xx
Estimated mem_out_rotate[17][18] = xx
Estimated mem_out_rotate[17][19] = xx
Estimated mem_out_rotate[17][20] = xx
Estimated mem_out_rotate[17][21] = xx
Estimated mem_out_rotate[17][22] = xx
Estimated mem_out_rotate[17][23] = xx
Estimated mem_out_rotate[17][24] = xx
Estimated mem_out_rotate[17][25] = xx
Estimated mem_out_rotate[17][26] = xx
Estimated mem_out_rotate[17][27] = xx
Estimated mem_out_rotate[17][28] = xx
Estimated mem_out_rotate[17][29] = xx
Estimated mem_out_rotate[17][30] = xx
Estimated mem_out_rotate[17][31] = xx
Estimated mem_out_rotate[17][32] = xx
Estimated mem_out_rotate[17][33] = xx
Estimated mem_out_rotate[17][34] = xx
Estimated mem_out_rotate[17][35] = xx
Estimated mem_out_rotate[17][36] = xx
Estimated mem_out_rotate[17][37] = xx
Estimated mem_out_rotate[17][38] = xx
Estimated mem_out_rotate[17][39] = xx
Estimated mem_out_rotate[17][40] = xx
Estimated mem_out_rotate[17][41] = xx
Estimated mem_out_rotate[17][42] = xx
Estimated mem_out_rotate[17][43] = xx
Estimated mem_out_rotate[17][44] = xx
Estimated mem_out_rotate[18][0] = xx
Estimated mem_out_rotate[18][1] = xx
Estimated mem_out_rotate[18][2] = xx
Estimated mem_out_rotate[18][3] = xx
Estimated mem_out_rotate[18][4] = xx
Estimated mem_out_rotate[18][5] = xx
Estimated mem_out_rotate[18][6] = xx
Estimated mem_out_rotate[18][7] = xx
Estimated mem_out_rotate[18][8] = xx
Estimated mem_out_rotate[18][9] = xx
Estimated mem_out_rotate[18][10] = xx
Estimated mem_out_rotate[18][11] = xx
Estimated mem_out_rotate[18][12] = xx
Estimated mem_out_rotate[18][13] = xx
Estimated mem_out_rotate[18][14] = xx
Estimated mem_out_rotate[18][15] = xx
Estimated mem_out_rotate[18][16] = xx
Estimated mem_out_rotate[18][17] = xx
Estimated mem_out_rotate[18][18] = xx
Estimated mem_out_rotate[18][19] = xx
Estimated mem_out_rotate[18][20] = xx
Estimated mem_out_rotate[18][21] = xx
Estimated mem_out_rotate[18][22] = xx
Estimated mem_out_rotate[18][23] = xx
Estimated mem_out_rotate[18][24] = xx
Estimated mem_out_rotate[18][25] = xx
Estimated mem_out_rotate[18][26] = xx
Estimated mem_out_rotate[18][27] = xx
Estimated mem_out_rotate[18][28] = xx
Estimated mem_out_rotate[18][29] = xx
Estimated mem_out_rotate[18][30] = xx
Estimated mem_out_rotate[18][31] = xx
Estimated mem_out_rotate[18][32] = xx
Estimated mem_out_rotate[18][33] = xx
Estimated mem_out_rotate[18][34] = xx
Estimated mem_out_rotate[18][35] = xx
Estimated mem_out_rotate[18][36] = xx
Estimated mem_out_rotate[18][37] = xx
Estimated mem_out_rotate[18][38] = xx
Estimated mem_out_rotate[18][39] = xx
Estimated mem_out_rotate[18][40] = xx
Estimated mem_out_rotate[18][41] = xx
Estimated mem_out_rotate[18][42] = xx
Estimated mem_out_rotate[18][43] = xx
Estimated mem_out_rotate[18][44] = xx
Estimated mem_out_rotate[19][0] = xx
Estimated mem_out_rotate[19][1] = xx
Estimated mem_out_rotate[19][2] = xx
Estimated mem_out_rotate[19][3] = xx
Estimated mem_out_rotate[19][4] = xx
Estimated mem_out_rotate[19][5] = xx
Estimated mem_out_rotate[19][6] = xx
Estimated mem_out_rotate[19][7] = xx
Estimated mem_out_rotate[19][8] = xx
Estimated mem_out_rotate[19][9] = xx
Estimated mem_out_rotate[19][10] = xx
Estimated mem_out_rotate[19][11] = xx
Estimated mem_out_rotate[19][12] = xx
Estimated mem_out_rotate[19][13] = xx
Estimated mem_out_rotate[19][14] = xx
Estimated mem_out_rotate[19][15] = xx
Estimated mem_out_rotate[19][16] = xx
Estimated mem_out_rotate[19][17] = xx
Estimated mem_out_rotate[19][18] = xx
Estimated mem_out_rotate[19][19] = xx
Estimated mem_out_rotate[19][20] = xx
Estimated mem_out_rotate[19][21] = xx
Estimated mem_out_rotate[19][22] = xx
Estimated mem_out_rotate[19][23] = xx
Estimated mem_out_rotate[19][24] = xx
Estimated mem_out_rotate[19][25] = xx
Estimated mem_out_rotate[19][26] = xx
Estimated mem_out_rotate[19][27] = xx
Estimated mem_out_rotate[19][28] = xx
Estimated mem_out_rotate[19][29] = xx
Estimated mem_out_rotate[19][30] = xx
Estimated mem_out_rotate[19][31] = xx
Estimated mem_out_rotate[19][32] = xx
Estimated mem_out_rotate[19][33] = xx
Estimated mem_out_rotate[19][34] = xx
Estimated mem_out_rotate[19][35] = xx
Estimated mem_out_rotate[19][36] = xx
Estimated mem_out_rotate[19][37] = xx
Estimated mem_out_rotate[19][38] = xx
Estimated mem_out_rotate[19][39] = xx
Estimated mem_out_rotate[19][40] = xx
Estimated mem_out_rotate[19][41] = xx
Estimated mem_out_rotate[19][42] = xx
Estimated mem_out_rotate[19][43] = xx
Estimated mem_out_rotate[19][44] = xx
DEBUG: Rotate CW - mem_out_rotate[0][3] = 0c
$finish called at time : 155 ns : File "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1526.387 ; gain = 2.910
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:4]
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:4]
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Wavedata 42-489] Can't add object "/top_module_tb/cached" to the wave window because it has 80000 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
# run 10ms
Image size: 45x20
=== Input Image (mem_in) ===
00 00 00 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
05 05 06 06 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 0b 0b 0c xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
=== Applying: Rotate Clockwise (90 deg CW) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=00
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=00
time=25000 | Pixel [1,0] (in) -> [2,1] (out), value=00
time=35000 | Pixel [2,0] (in) -> [2,2] (out), value=00
time=45000 | Pixel [3,0] (in) -> [2,3] (out), value=00
time=55000 | Pixel [0,1] (in) -> [1,0] (out), value=05
time=65000 | Pixel [1,1] (in) -> [1,1] (out), value=05
time=75000 | Pixel [2,1] (in) -> [1,2] (out), value=06
time=85000 | Pixel [3,1] (in) -> [1,3] (out), value=06
time=95000 | Pixel [0,2] (in) -> [0,0] (out), value=0b
time=105000 | Pixel [1,2] (in) -> [0,1] (out), value=0b
time=115000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
time=125000 | Pixel [3,2] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
0b 0b 0b xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
05 05 06 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
00 00 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 0b
Estimated mem_out_rotate[0][1] = 0b
Estimated mem_out_rotate[0][2] = 0b
Estimated mem_out_rotate[0][3] = xx
Estimated mem_out_rotate[0][4] = xx
Estimated mem_out_rotate[0][5] = xx
Estimated mem_out_rotate[0][6] = xx
Estimated mem_out_rotate[0][7] = xx
Estimated mem_out_rotate[0][8] = xx
Estimated mem_out_rotate[0][9] = xx
Estimated mem_out_rotate[0][10] = xx
Estimated mem_out_rotate[0][11] = xx
Estimated mem_out_rotate[0][12] = xx
Estimated mem_out_rotate[0][13] = xx
Estimated mem_out_rotate[0][14] = xx
Estimated mem_out_rotate[0][15] = xx
Estimated mem_out_rotate[0][16] = xx
Estimated mem_out_rotate[0][17] = xx
Estimated mem_out_rotate[0][18] = xx
Estimated mem_out_rotate[0][19] = xx
Estimated mem_out_rotate[0][20] = xx
Estimated mem_out_rotate[0][21] = xx
Estimated mem_out_rotate[0][22] = xx
Estimated mem_out_rotate[0][23] = xx
Estimated mem_out_rotate[0][24] = xx
Estimated mem_out_rotate[0][25] = xx
Estimated mem_out_rotate[0][26] = xx
Estimated mem_out_rotate[0][27] = xx
Estimated mem_out_rotate[0][28] = xx
Estimated mem_out_rotate[0][29] = xx
Estimated mem_out_rotate[0][30] = xx
Estimated mem_out_rotate[0][31] = xx
Estimated mem_out_rotate[0][32] = xx
Estimated mem_out_rotate[0][33] = xx
Estimated mem_out_rotate[0][34] = xx
Estimated mem_out_rotate[0][35] = xx
Estimated mem_out_rotate[0][36] = xx
Estimated mem_out_rotate[0][37] = xx
Estimated mem_out_rotate[0][38] = xx
Estimated mem_out_rotate[0][39] = xx
Estimated mem_out_rotate[0][40] = xx
Estimated mem_out_rotate[0][41] = xx
Estimated mem_out_rotate[0][42] = xx
Estimated mem_out_rotate[0][43] = xx
Estimated mem_out_rotate[0][44] = xx
Estimated mem_out_rotate[1][0] = 05
Estimated mem_out_rotate[1][1] = 05
Estimated mem_out_rotate[1][2] = 06
Estimated mem_out_rotate[1][3] = xx
Estimated mem_out_rotate[1][4] = xx
Estimated mem_out_rotate[1][5] = xx
Estimated mem_out_rotate[1][6] = xx
Estimated mem_out_rotate[1][7] = xx
Estimated mem_out_rotate[1][8] = xx
Estimated mem_out_rotate[1][9] = xx
Estimated mem_out_rotate[1][10] = xx
Estimated mem_out_rotate[1][11] = xx
Estimated mem_out_rotate[1][12] = xx
Estimated mem_out_rotate[1][13] = xx
Estimated mem_out_rotate[1][14] = xx
Estimated mem_out_rotate[1][15] = xx
Estimated mem_out_rotate[1][16] = xx
Estimated mem_out_rotate[1][17] = xx
Estimated mem_out_rotate[1][18] = xx
Estimated mem_out_rotate[1][19] = xx
Estimated mem_out_rotate[1][20] = xx
Estimated mem_out_rotate[1][21] = xx
Estimated mem_out_rotate[1][22] = xx
Estimated mem_out_rotate[1][23] = xx
Estimated mem_out_rotate[1][24] = xx
Estimated mem_out_rotate[1][25] = xx
Estimated mem_out_rotate[1][26] = xx
Estimated mem_out_rotate[1][27] = xx
Estimated mem_out_rotate[1][28] = xx
Estimated mem_out_rotate[1][29] = xx
Estimated mem_out_rotate[1][30] = xx
Estimated mem_out_rotate[1][31] = xx
Estimated mem_out_rotate[1][32] = xx
Estimated mem_out_rotate[1][33] = xx
Estimated mem_out_rotate[1][34] = xx
Estimated mem_out_rotate[1][35] = xx
Estimated mem_out_rotate[1][36] = xx
Estimated mem_out_rotate[1][37] = xx
Estimated mem_out_rotate[1][38] = xx
Estimated mem_out_rotate[1][39] = xx
Estimated mem_out_rotate[1][40] = xx
Estimated mem_out_rotate[1][41] = xx
Estimated mem_out_rotate[1][42] = xx
Estimated mem_out_rotate[1][43] = xx
Estimated mem_out_rotate[1][44] = xx
Estimated mem_out_rotate[2][0] = 00
Estimated mem_out_rotate[2][1] = 00
Estimated mem_out_rotate[2][2] = 00
Estimated mem_out_rotate[2][3] = xx
Estimated mem_out_rotate[2][4] = xx
Estimated mem_out_rotate[2][5] = xx
Estimated mem_out_rotate[2][6] = xx
Estimated mem_out_rotate[2][7] = xx
Estimated mem_out_rotate[2][8] = xx
Estimated mem_out_rotate[2][9] = xx
Estimated mem_out_rotate[2][10] = xx
Estimated mem_out_rotate[2][11] = xx
Estimated mem_out_rotate[2][12] = xx
Estimated mem_out_rotate[2][13] = xx
Estimated mem_out_rotate[2][14] = xx
Estimated mem_out_rotate[2][15] = xx
Estimated mem_out_rotate[2][16] = xx
Estimated mem_out_rotate[2][17] = xx
Estimated mem_out_rotate[2][18] = xx
Estimated mem_out_rotate[2][19] = xx
Estimated mem_out_rotate[2][20] = xx
Estimated mem_out_rotate[2][21] = xx
Estimated mem_out_rotate[2][22] = xx
Estimated mem_out_rotate[2][23] = xx
Estimated mem_out_rotate[2][24] = xx
Estimated mem_out_rotate[2][25] = xx
Estimated mem_out_rotate[2][26] = xx
Estimated mem_out_rotate[2][27] = xx
Estimated mem_out_rotate[2][28] = xx
Estimated mem_out_rotate[2][29] = xx
Estimated mem_out_rotate[2][30] = xx
Estimated mem_out_rotate[2][31] = xx
Estimated mem_out_rotate[2][32] = xx
Estimated mem_out_rotate[2][33] = xx
Estimated mem_out_rotate[2][34] = xx
Estimated mem_out_rotate[2][35] = xx
Estimated mem_out_rotate[2][36] = xx
Estimated mem_out_rotate[2][37] = xx
Estimated mem_out_rotate[2][38] = xx
Estimated mem_out_rotate[2][39] = xx
Estimated mem_out_rotate[2][40] = xx
Estimated mem_out_rotate[2][41] = xx
Estimated mem_out_rotate[2][42] = xx
Estimated mem_out_rotate[2][43] = xx
Estimated mem_out_rotate[2][44] = xx
Estimated mem_out_rotate[3][0] = xx
Estimated mem_out_rotate[3][1] = xx
Estimated mem_out_rotate[3][2] = xx
Estimated mem_out_rotate[3][3] = xx
Estimated mem_out_rotate[3][4] = xx
Estimated mem_out_rotate[3][5] = xx
Estimated mem_out_rotate[3][6] = xx
Estimated mem_out_rotate[3][7] = xx
Estimated mem_out_rotate[3][8] = xx
Estimated mem_out_rotate[3][9] = xx
Estimated mem_out_rotate[3][10] = xx
Estimated mem_out_rotate[3][11] = xx
Estimated mem_out_rotate[3][12] = xx
Estimated mem_out_rotate[3][13] = xx
Estimated mem_out_rotate[3][14] = xx
Estimated mem_out_rotate[3][15] = xx
Estimated mem_out_rotate[3][16] = xx
Estimated mem_out_rotate[3][17] = xx
Estimated mem_out_rotate[3][18] = xx
Estimated mem_out_rotate[3][19] = xx
Estimated mem_out_rotate[3][20] = xx
Estimated mem_out_rotate[3][21] = xx
Estimated mem_out_rotate[3][22] = xx
Estimated mem_out_rotate[3][23] = xx
Estimated mem_out_rotate[3][24] = xx
Estimated mem_out_rotate[3][25] = xx
Estimated mem_out_rotate[3][26] = xx
Estimated mem_out_rotate[3][27] = xx
Estimated mem_out_rotate[3][28] = xx
Estimated mem_out_rotate[3][29] = xx
Estimated mem_out_rotate[3][30] = xx
Estimated mem_out_rotate[3][31] = xx
Estimated mem_out_rotate[3][32] = xx
Estimated mem_out_rotate[3][33] = xx
Estimated mem_out_rotate[3][34] = xx
Estimated mem_out_rotate[3][35] = xx
Estimated mem_out_rotate[3][36] = xx
Estimated mem_out_rotate[3][37] = xx
Estimated mem_out_rotate[3][38] = xx
Estimated mem_out_rotate[3][39] = xx
Estimated mem_out_rotate[3][40] = xx
Estimated mem_out_rotate[3][41] = xx
Estimated mem_out_rotate[3][42] = xx
Estimated mem_out_rotate[3][43] = xx
Estimated mem_out_rotate[3][44] = xx
Estimated mem_out_rotate[4][0] = xx
Estimated mem_out_rotate[4][1] = xx
Estimated mem_out_rotate[4][2] = xx
Estimated mem_out_rotate[4][3] = xx
Estimated mem_out_rotate[4][4] = xx
Estimated mem_out_rotate[4][5] = xx
Estimated mem_out_rotate[4][6] = xx
Estimated mem_out_rotate[4][7] = xx
Estimated mem_out_rotate[4][8] = xx
Estimated mem_out_rotate[4][9] = xx
Estimated mem_out_rotate[4][10] = xx
Estimated mem_out_rotate[4][11] = xx
Estimated mem_out_rotate[4][12] = xx
Estimated mem_out_rotate[4][13] = xx
Estimated mem_out_rotate[4][14] = xx
Estimated mem_out_rotate[4][15] = xx
Estimated mem_out_rotate[4][16] = xx
Estimated mem_out_rotate[4][17] = xx
Estimated mem_out_rotate[4][18] = xx
Estimated mem_out_rotate[4][19] = xx
Estimated mem_out_rotate[4][20] = xx
Estimated mem_out_rotate[4][21] = xx
Estimated mem_out_rotate[4][22] = xx
Estimated mem_out_rotate[4][23] = xx
Estimated mem_out_rotate[4][24] = xx
Estimated mem_out_rotate[4][25] = xx
Estimated mem_out_rotate[4][26] = xx
Estimated mem_out_rotate[4][27] = xx
Estimated mem_out_rotate[4][28] = xx
Estimated mem_out_rotate[4][29] = xx
Estimated mem_out_rotate[4][30] = xx
Estimated mem_out_rotate[4][31] = xx
Estimated mem_out_rotate[4][32] = xx
Estimated mem_out_rotate[4][33] = xx
Estimated mem_out_rotate[4][34] = xx
Estimated mem_out_rotate[4][35] = xx
Estimated mem_out_rotate[4][36] = xx
Estimated mem_out_rotate[4][37] = xx
Estimated mem_out_rotate[4][38] = xx
Estimated mem_out_rotate[4][39] = xx
Estimated mem_out_rotate[4][40] = xx
Estimated mem_out_rotate[4][41] = xx
Estimated mem_out_rotate[4][42] = xx
Estimated mem_out_rotate[4][43] = xx
Estimated mem_out_rotate[4][44] = xx
Estimated mem_out_rotate[5][0] = xx
Estimated mem_out_rotate[5][1] = xx
Estimated mem_out_rotate[5][2] = xx
Estimated mem_out_rotate[5][3] = xx
Estimated mem_out_rotate[5][4] = xx
Estimated mem_out_rotate[5][5] = xx
Estimated mem_out_rotate[5][6] = xx
Estimated mem_out_rotate[5][7] = xx
Estimated mem_out_rotate[5][8] = xx
Estimated mem_out_rotate[5][9] = xx
Estimated mem_out_rotate[5][10] = xx
Estimated mem_out_rotate[5][11] = xx
Estimated mem_out_rotate[5][12] = xx
Estimated mem_out_rotate[5][13] = xx
Estimated mem_out_rotate[5][14] = xx
Estimated mem_out_rotate[5][15] = xx
Estimated mem_out_rotate[5][16] = xx
Estimated mem_out_rotate[5][17] = xx
Estimated mem_out_rotate[5][18] = xx
Estimated mem_out_rotate[5][19] = xx
Estimated mem_out_rotate[5][20] = xx
Estimated mem_out_rotate[5][21] = xx
Estimated mem_out_rotate[5][22] = xx
Estimated mem_out_rotate[5][23] = xx
Estimated mem_out_rotate[5][24] = xx
Estimated mem_out_rotate[5][25] = xx
Estimated mem_out_rotate[5][26] = xx
Estimated mem_out_rotate[5][27] = xx
Estimated mem_out_rotate[5][28] = xx
Estimated mem_out_rotate[5][29] = xx
Estimated mem_out_rotate[5][30] = xx
Estimated mem_out_rotate[5][31] = xx
Estimated mem_out_rotate[5][32] = xx
Estimated mem_out_rotate[5][33] = xx
Estimated mem_out_rotate[5][34] = xx
Estimated mem_out_rotate[5][35] = xx
Estimated mem_out_rotate[5][36] = xx
Estimated mem_out_rotate[5][37] = xx
Estimated mem_out_rotate[5][38] = xx
Estimated mem_out_rotate[5][39] = xx
Estimated mem_out_rotate[5][40] = xx
Estimated mem_out_rotate[5][41] = xx
Estimated mem_out_rotate[5][42] = xx
Estimated mem_out_rotate[5][43] = xx
Estimated mem_out_rotate[5][44] = xx
Estimated mem_out_rotate[6][0] = xx
Estimated mem_out_rotate[6][1] = xx
Estimated mem_out_rotate[6][2] = xx
Estimated mem_out_rotate[6][3] = xx
Estimated mem_out_rotate[6][4] = xx
Estimated mem_out_rotate[6][5] = xx
Estimated mem_out_rotate[6][6] = xx
Estimated mem_out_rotate[6][7] = xx
Estimated mem_out_rotate[6][8] = xx
Estimated mem_out_rotate[6][9] = xx
Estimated mem_out_rotate[6][10] = xx
Estimated mem_out_rotate[6][11] = xx
Estimated mem_out_rotate[6][12] = xx
Estimated mem_out_rotate[6][13] = xx
Estimated mem_out_rotate[6][14] = xx
Estimated mem_out_rotate[6][15] = xx
Estimated mem_out_rotate[6][16] = xx
Estimated mem_out_rotate[6][17] = xx
Estimated mem_out_rotate[6][18] = xx
Estimated mem_out_rotate[6][19] = xx
Estimated mem_out_rotate[6][20] = xx
Estimated mem_out_rotate[6][21] = xx
Estimated mem_out_rotate[6][22] = xx
Estimated mem_out_rotate[6][23] = xx
Estimated mem_out_rotate[6][24] = xx
Estimated mem_out_rotate[6][25] = xx
Estimated mem_out_rotate[6][26] = xx
Estimated mem_out_rotate[6][27] = xx
Estimated mem_out_rotate[6][28] = xx
Estimated mem_out_rotate[6][29] = xx
Estimated mem_out_rotate[6][30] = xx
Estimated mem_out_rotate[6][31] = xx
Estimated mem_out_rotate[6][32] = xx
Estimated mem_out_rotate[6][33] = xx
Estimated mem_out_rotate[6][34] = xx
Estimated mem_out_rotate[6][35] = xx
Estimated mem_out_rotate[6][36] = xx
Estimated mem_out_rotate[6][37] = xx
Estimated mem_out_rotate[6][38] = xx
Estimated mem_out_rotate[6][39] = xx
Estimated mem_out_rotate[6][40] = xx
Estimated mem_out_rotate[6][41] = xx
Estimated mem_out_rotate[6][42] = xx
Estimated mem_out_rotate[6][43] = xx
Estimated mem_out_rotate[6][44] = xx
Estimated mem_out_rotate[7][0] = xx
Estimated mem_out_rotate[7][1] = xx
Estimated mem_out_rotate[7][2] = xx
Estimated mem_out_rotate[7][3] = xx
Estimated mem_out_rotate[7][4] = xx
Estimated mem_out_rotate[7][5] = xx
Estimated mem_out_rotate[7][6] = xx
Estimated mem_out_rotate[7][7] = xx
Estimated mem_out_rotate[7][8] = xx
Estimated mem_out_rotate[7][9] = xx
Estimated mem_out_rotate[7][10] = xx
Estimated mem_out_rotate[7][11] = xx
Estimated mem_out_rotate[7][12] = xx
Estimated mem_out_rotate[7][13] = xx
Estimated mem_out_rotate[7][14] = xx
Estimated mem_out_rotate[7][15] = xx
Estimated mem_out_rotate[7][16] = xx
Estimated mem_out_rotate[7][17] = xx
Estimated mem_out_rotate[7][18] = xx
Estimated mem_out_rotate[7][19] = xx
Estimated mem_out_rotate[7][20] = xx
Estimated mem_out_rotate[7][21] = xx
Estimated mem_out_rotate[7][22] = xx
Estimated mem_out_rotate[7][23] = xx
Estimated mem_out_rotate[7][24] = xx
Estimated mem_out_rotate[7][25] = xx
Estimated mem_out_rotate[7][26] = xx
Estimated mem_out_rotate[7][27] = xx
Estimated mem_out_rotate[7][28] = xx
Estimated mem_out_rotate[7][29] = xx
Estimated mem_out_rotate[7][30] = xx
Estimated mem_out_rotate[7][31] = xx
Estimated mem_out_rotate[7][32] = xx
Estimated mem_out_rotate[7][33] = xx
Estimated mem_out_rotate[7][34] = xx
Estimated mem_out_rotate[7][35] = xx
Estimated mem_out_rotate[7][36] = xx
Estimated mem_out_rotate[7][37] = xx
Estimated mem_out_rotate[7][38] = xx
Estimated mem_out_rotate[7][39] = xx
Estimated mem_out_rotate[7][40] = xx
Estimated mem_out_rotate[7][41] = xx
Estimated mem_out_rotate[7][42] = xx
Estimated mem_out_rotate[7][43] = xx
Estimated mem_out_rotate[7][44] = xx
Estimated mem_out_rotate[8][0] = xx
Estimated mem_out_rotate[8][1] = xx
Estimated mem_out_rotate[8][2] = xx
Estimated mem_out_rotate[8][3] = xx
Estimated mem_out_rotate[8][4] = xx
Estimated mem_out_rotate[8][5] = xx
Estimated mem_out_rotate[8][6] = xx
Estimated mem_out_rotate[8][7] = xx
Estimated mem_out_rotate[8][8] = xx
Estimated mem_out_rotate[8][9] = xx
Estimated mem_out_rotate[8][10] = xx
Estimated mem_out_rotate[8][11] = xx
Estimated mem_out_rotate[8][12] = xx
Estimated mem_out_rotate[8][13] = xx
Estimated mem_out_rotate[8][14] = xx
Estimated mem_out_rotate[8][15] = xx
Estimated mem_out_rotate[8][16] = xx
Estimated mem_out_rotate[8][17] = xx
Estimated mem_out_rotate[8][18] = xx
Estimated mem_out_rotate[8][19] = xx
Estimated mem_out_rotate[8][20] = xx
Estimated mem_out_rotate[8][21] = xx
Estimated mem_out_rotate[8][22] = xx
Estimated mem_out_rotate[8][23] = xx
Estimated mem_out_rotate[8][24] = xx
Estimated mem_out_rotate[8][25] = xx
Estimated mem_out_rotate[8][26] = xx
Estimated mem_out_rotate[8][27] = xx
Estimated mem_out_rotate[8][28] = xx
Estimated mem_out_rotate[8][29] = xx
Estimated mem_out_rotate[8][30] = xx
Estimated mem_out_rotate[8][31] = xx
Estimated mem_out_rotate[8][32] = xx
Estimated mem_out_rotate[8][33] = xx
Estimated mem_out_rotate[8][34] = xx
Estimated mem_out_rotate[8][35] = xx
Estimated mem_out_rotate[8][36] = xx
Estimated mem_out_rotate[8][37] = xx
Estimated mem_out_rotate[8][38] = xx
Estimated mem_out_rotate[8][39] = xx
Estimated mem_out_rotate[8][40] = xx
Estimated mem_out_rotate[8][41] = xx
Estimated mem_out_rotate[8][42] = xx
Estimated mem_out_rotate[8][43] = xx
Estimated mem_out_rotate[8][44] = xx
Estimated mem_out_rotate[9][0] = xx
Estimated mem_out_rotate[9][1] = xx
Estimated mem_out_rotate[9][2] = xx
Estimated mem_out_rotate[9][3] = xx
Estimated mem_out_rotate[9][4] = xx
Estimated mem_out_rotate[9][5] = xx
Estimated mem_out_rotate[9][6] = xx
Estimated mem_out_rotate[9][7] = xx
Estimated mem_out_rotate[9][8] = xx
Estimated mem_out_rotate[9][9] = xx
Estimated mem_out_rotate[9][10] = xx
Estimated mem_out_rotate[9][11] = xx
Estimated mem_out_rotate[9][12] = xx
Estimated mem_out_rotate[9][13] = xx
Estimated mem_out_rotate[9][14] = xx
Estimated mem_out_rotate[9][15] = xx
Estimated mem_out_rotate[9][16] = xx
Estimated mem_out_rotate[9][17] = xx
Estimated mem_out_rotate[9][18] = xx
Estimated mem_out_rotate[9][19] = xx
Estimated mem_out_rotate[9][20] = xx
Estimated mem_out_rotate[9][21] = xx
Estimated mem_out_rotate[9][22] = xx
Estimated mem_out_rotate[9][23] = xx
Estimated mem_out_rotate[9][24] = xx
Estimated mem_out_rotate[9][25] = xx
Estimated mem_out_rotate[9][26] = xx
Estimated mem_out_rotate[9][27] = xx
Estimated mem_out_rotate[9][28] = xx
Estimated mem_out_rotate[9][29] = xx
Estimated mem_out_rotate[9][30] = xx
Estimated mem_out_rotate[9][31] = xx
Estimated mem_out_rotate[9][32] = xx
Estimated mem_out_rotate[9][33] = xx
Estimated mem_out_rotate[9][34] = xx
Estimated mem_out_rotate[9][35] = xx
Estimated mem_out_rotate[9][36] = xx
Estimated mem_out_rotate[9][37] = xx
Estimated mem_out_rotate[9][38] = xx
Estimated mem_out_rotate[9][39] = xx
Estimated mem_out_rotate[9][40] = xx
Estimated mem_out_rotate[9][41] = xx
Estimated mem_out_rotate[9][42] = xx
Estimated mem_out_rotate[9][43] = xx
Estimated mem_out_rotate[9][44] = xx
Estimated mem_out_rotate[10][0] = xx
Estimated mem_out_rotate[10][1] = xx
Estimated mem_out_rotate[10][2] = xx
Estimated mem_out_rotate[10][3] = xx
Estimated mem_out_rotate[10][4] = xx
Estimated mem_out_rotate[10][5] = xx
Estimated mem_out_rotate[10][6] = xx
Estimated mem_out_rotate[10][7] = xx
Estimated mem_out_rotate[10][8] = xx
Estimated mem_out_rotate[10][9] = xx
Estimated mem_out_rotate[10][10] = xx
Estimated mem_out_rotate[10][11] = xx
Estimated mem_out_rotate[10][12] = xx
Estimated mem_out_rotate[10][13] = xx
Estimated mem_out_rotate[10][14] = xx
Estimated mem_out_rotate[10][15] = xx
Estimated mem_out_rotate[10][16] = xx
Estimated mem_out_rotate[10][17] = xx
Estimated mem_out_rotate[10][18] = xx
Estimated mem_out_rotate[10][19] = xx
Estimated mem_out_rotate[10][20] = xx
Estimated mem_out_rotate[10][21] = xx
Estimated mem_out_rotate[10][22] = xx
Estimated mem_out_rotate[10][23] = xx
Estimated mem_out_rotate[10][24] = xx
Estimated mem_out_rotate[10][25] = xx
Estimated mem_out_rotate[10][26] = xx
Estimated mem_out_rotate[10][27] = xx
Estimated mem_out_rotate[10][28] = xx
Estimated mem_out_rotate[10][29] = xx
Estimated mem_out_rotate[10][30] = xx
Estimated mem_out_rotate[10][31] = xx
Estimated mem_out_rotate[10][32] = xx
Estimated mem_out_rotate[10][33] = xx
Estimated mem_out_rotate[10][34] = xx
Estimated mem_out_rotate[10][35] = xx
Estimated mem_out_rotate[10][36] = xx
Estimated mem_out_rotate[10][37] = xx
Estimated mem_out_rotate[10][38] = xx
Estimated mem_out_rotate[10][39] = xx
Estimated mem_out_rotate[10][40] = xx
Estimated mem_out_rotate[10][41] = xx
Estimated mem_out_rotate[10][42] = xx
Estimated mem_out_rotate[10][43] = xx
Estimated mem_out_rotate[10][44] = xx
Estimated mem_out_rotate[11][0] = xx
Estimated mem_out_rotate[11][1] = xx
Estimated mem_out_rotate[11][2] = xx
Estimated mem_out_rotate[11][3] = xx
Estimated mem_out_rotate[11][4] = xx
Estimated mem_out_rotate[11][5] = xx
Estimated mem_out_rotate[11][6] = xx
Estimated mem_out_rotate[11][7] = xx
Estimated mem_out_rotate[11][8] = xx
Estimated mem_out_rotate[11][9] = xx
Estimated mem_out_rotate[11][10] = xx
Estimated mem_out_rotate[11][11] = xx
Estimated mem_out_rotate[11][12] = xx
Estimated mem_out_rotate[11][13] = xx
Estimated mem_out_rotate[11][14] = xx
Estimated mem_out_rotate[11][15] = xx
Estimated mem_out_rotate[11][16] = xx
Estimated mem_out_rotate[11][17] = xx
Estimated mem_out_rotate[11][18] = xx
Estimated mem_out_rotate[11][19] = xx
Estimated mem_out_rotate[11][20] = xx
Estimated mem_out_rotate[11][21] = xx
Estimated mem_out_rotate[11][22] = xx
Estimated mem_out_rotate[11][23] = xx
Estimated mem_out_rotate[11][24] = xx
Estimated mem_out_rotate[11][25] = xx
Estimated mem_out_rotate[11][26] = xx
Estimated mem_out_rotate[11][27] = xx
Estimated mem_out_rotate[11][28] = xx
Estimated mem_out_rotate[11][29] = xx
Estimated mem_out_rotate[11][30] = xx
Estimated mem_out_rotate[11][31] = xx
Estimated mem_out_rotate[11][32] = xx
Estimated mem_out_rotate[11][33] = xx
Estimated mem_out_rotate[11][34] = xx
Estimated mem_out_rotate[11][35] = xx
Estimated mem_out_rotate[11][36] = xx
Estimated mem_out_rotate[11][37] = xx
Estimated mem_out_rotate[11][38] = xx
Estimated mem_out_rotate[11][39] = xx
Estimated mem_out_rotate[11][40] = xx
Estimated mem_out_rotate[11][41] = xx
Estimated mem_out_rotate[11][42] = xx
Estimated mem_out_rotate[11][43] = xx
Estimated mem_out_rotate[11][44] = xx
Estimated mem_out_rotate[12][0] = xx
Estimated mem_out_rotate[12][1] = xx
Estimated mem_out_rotate[12][2] = xx
Estimated mem_out_rotate[12][3] = xx
Estimated mem_out_rotate[12][4] = xx
Estimated mem_out_rotate[12][5] = xx
Estimated mem_out_rotate[12][6] = xx
Estimated mem_out_rotate[12][7] = xx
Estimated mem_out_rotate[12][8] = xx
Estimated mem_out_rotate[12][9] = xx
Estimated mem_out_rotate[12][10] = xx
Estimated mem_out_rotate[12][11] = xx
Estimated mem_out_rotate[12][12] = xx
Estimated mem_out_rotate[12][13] = xx
Estimated mem_out_rotate[12][14] = xx
Estimated mem_out_rotate[12][15] = xx
Estimated mem_out_rotate[12][16] = xx
Estimated mem_out_rotate[12][17] = xx
Estimated mem_out_rotate[12][18] = xx
Estimated mem_out_rotate[12][19] = xx
Estimated mem_out_rotate[12][20] = xx
Estimated mem_out_rotate[12][21] = xx
Estimated mem_out_rotate[12][22] = xx
Estimated mem_out_rotate[12][23] = xx
Estimated mem_out_rotate[12][24] = xx
Estimated mem_out_rotate[12][25] = xx
Estimated mem_out_rotate[12][26] = xx
Estimated mem_out_rotate[12][27] = xx
Estimated mem_out_rotate[12][28] = xx
Estimated mem_out_rotate[12][29] = xx
Estimated mem_out_rotate[12][30] = xx
Estimated mem_out_rotate[12][31] = xx
Estimated mem_out_rotate[12][32] = xx
Estimated mem_out_rotate[12][33] = xx
Estimated mem_out_rotate[12][34] = xx
Estimated mem_out_rotate[12][35] = xx
Estimated mem_out_rotate[12][36] = xx
Estimated mem_out_rotate[12][37] = xx
Estimated mem_out_rotate[12][38] = xx
Estimated mem_out_rotate[12][39] = xx
Estimated mem_out_rotate[12][40] = xx
Estimated mem_out_rotate[12][41] = xx
Estimated mem_out_rotate[12][42] = xx
Estimated mem_out_rotate[12][43] = xx
Estimated mem_out_rotate[12][44] = xx
Estimated mem_out_rotate[13][0] = xx
Estimated mem_out_rotate[13][1] = xx
Estimated mem_out_rotate[13][2] = xx
Estimated mem_out_rotate[13][3] = xx
Estimated mem_out_rotate[13][4] = xx
Estimated mem_out_rotate[13][5] = xx
Estimated mem_out_rotate[13][6] = xx
Estimated mem_out_rotate[13][7] = xx
Estimated mem_out_rotate[13][8] = xx
Estimated mem_out_rotate[13][9] = xx
Estimated mem_out_rotate[13][10] = xx
Estimated mem_out_rotate[13][11] = xx
Estimated mem_out_rotate[13][12] = xx
Estimated mem_out_rotate[13][13] = xx
Estimated mem_out_rotate[13][14] = xx
Estimated mem_out_rotate[13][15] = xx
Estimated mem_out_rotate[13][16] = xx
Estimated mem_out_rotate[13][17] = xx
Estimated mem_out_rotate[13][18] = xx
Estimated mem_out_rotate[13][19] = xx
Estimated mem_out_rotate[13][20] = xx
Estimated mem_out_rotate[13][21] = xx
Estimated mem_out_rotate[13][22] = xx
Estimated mem_out_rotate[13][23] = xx
Estimated mem_out_rotate[13][24] = xx
Estimated mem_out_rotate[13][25] = xx
Estimated mem_out_rotate[13][26] = xx
Estimated mem_out_rotate[13][27] = xx
Estimated mem_out_rotate[13][28] = xx
Estimated mem_out_rotate[13][29] = xx
Estimated mem_out_rotate[13][30] = xx
Estimated mem_out_rotate[13][31] = xx
Estimated mem_out_rotate[13][32] = xx
Estimated mem_out_rotate[13][33] = xx
Estimated mem_out_rotate[13][34] = xx
Estimated mem_out_rotate[13][35] = xx
Estimated mem_out_rotate[13][36] = xx
Estimated mem_out_rotate[13][37] = xx
Estimated mem_out_rotate[13][38] = xx
Estimated mem_out_rotate[13][39] = xx
Estimated mem_out_rotate[13][40] = xx
Estimated mem_out_rotate[13][41] = xx
Estimated mem_out_rotate[13][42] = xx
Estimated mem_out_rotate[13][43] = xx
Estimated mem_out_rotate[13][44] = xx
Estimated mem_out_rotate[14][0] = xx
Estimated mem_out_rotate[14][1] = xx
Estimated mem_out_rotate[14][2] = xx
Estimated mem_out_rotate[14][3] = xx
Estimated mem_out_rotate[14][4] = xx
Estimated mem_out_rotate[14][5] = xx
Estimated mem_out_rotate[14][6] = xx
Estimated mem_out_rotate[14][7] = xx
Estimated mem_out_rotate[14][8] = xx
Estimated mem_out_rotate[14][9] = xx
Estimated mem_out_rotate[14][10] = xx
Estimated mem_out_rotate[14][11] = xx
Estimated mem_out_rotate[14][12] = xx
Estimated mem_out_rotate[14][13] = xx
Estimated mem_out_rotate[14][14] = xx
Estimated mem_out_rotate[14][15] = xx
Estimated mem_out_rotate[14][16] = xx
Estimated mem_out_rotate[14][17] = xx
Estimated mem_out_rotate[14][18] = xx
Estimated mem_out_rotate[14][19] = xx
Estimated mem_out_rotate[14][20] = xx
Estimated mem_out_rotate[14][21] = xx
Estimated mem_out_rotate[14][22] = xx
Estimated mem_out_rotate[14][23] = xx
Estimated mem_out_rotate[14][24] = xx
Estimated mem_out_rotate[14][25] = xx
Estimated mem_out_rotate[14][26] = xx
Estimated mem_out_rotate[14][27] = xx
Estimated mem_out_rotate[14][28] = xx
Estimated mem_out_rotate[14][29] = xx
Estimated mem_out_rotate[14][30] = xx
Estimated mem_out_rotate[14][31] = xx
Estimated mem_out_rotate[14][32] = xx
Estimated mem_out_rotate[14][33] = xx
Estimated mem_out_rotate[14][34] = xx
Estimated mem_out_rotate[14][35] = xx
Estimated mem_out_rotate[14][36] = xx
Estimated mem_out_rotate[14][37] = xx
Estimated mem_out_rotate[14][38] = xx
Estimated mem_out_rotate[14][39] = xx
Estimated mem_out_rotate[14][40] = xx
Estimated mem_out_rotate[14][41] = xx
Estimated mem_out_rotate[14][42] = xx
Estimated mem_out_rotate[14][43] = xx
Estimated mem_out_rotate[14][44] = xx
Estimated mem_out_rotate[15][0] = xx
Estimated mem_out_rotate[15][1] = xx
Estimated mem_out_rotate[15][2] = xx
Estimated mem_out_rotate[15][3] = xx
Estimated mem_out_rotate[15][4] = xx
Estimated mem_out_rotate[15][5] = xx
Estimated mem_out_rotate[15][6] = xx
Estimated mem_out_rotate[15][7] = xx
Estimated mem_out_rotate[15][8] = xx
Estimated mem_out_rotate[15][9] = xx
Estimated mem_out_rotate[15][10] = xx
Estimated mem_out_rotate[15][11] = xx
Estimated mem_out_rotate[15][12] = xx
Estimated mem_out_rotate[15][13] = xx
Estimated mem_out_rotate[15][14] = xx
Estimated mem_out_rotate[15][15] = xx
Estimated mem_out_rotate[15][16] = xx
Estimated mem_out_rotate[15][17] = xx
Estimated mem_out_rotate[15][18] = xx
Estimated mem_out_rotate[15][19] = xx
Estimated mem_out_rotate[15][20] = xx
Estimated mem_out_rotate[15][21] = xx
Estimated mem_out_rotate[15][22] = xx
Estimated mem_out_rotate[15][23] = xx
Estimated mem_out_rotate[15][24] = xx
Estimated mem_out_rotate[15][25] = xx
Estimated mem_out_rotate[15][26] = xx
Estimated mem_out_rotate[15][27] = xx
Estimated mem_out_rotate[15][28] = xx
Estimated mem_out_rotate[15][29] = xx
Estimated mem_out_rotate[15][30] = xx
Estimated mem_out_rotate[15][31] = xx
Estimated mem_out_rotate[15][32] = xx
Estimated mem_out_rotate[15][33] = xx
Estimated mem_out_rotate[15][34] = xx
Estimated mem_out_rotate[15][35] = xx
Estimated mem_out_rotate[15][36] = xx
Estimated mem_out_rotate[15][37] = xx
Estimated mem_out_rotate[15][38] = xx
Estimated mem_out_rotate[15][39] = xx
Estimated mem_out_rotate[15][40] = xx
Estimated mem_out_rotate[15][41] = xx
Estimated mem_out_rotate[15][42] = xx
Estimated mem_out_rotate[15][43] = xx
Estimated mem_out_rotate[15][44] = xx
Estimated mem_out_rotate[16][0] = xx
Estimated mem_out_rotate[16][1] = xx
Estimated mem_out_rotate[16][2] = xx
Estimated mem_out_rotate[16][3] = xx
Estimated mem_out_rotate[16][4] = xx
Estimated mem_out_rotate[16][5] = xx
Estimated mem_out_rotate[16][6] = xx
Estimated mem_out_rotate[16][7] = xx
Estimated mem_out_rotate[16][8] = xx
Estimated mem_out_rotate[16][9] = xx
Estimated mem_out_rotate[16][10] = xx
Estimated mem_out_rotate[16][11] = xx
Estimated mem_out_rotate[16][12] = xx
Estimated mem_out_rotate[16][13] = xx
Estimated mem_out_rotate[16][14] = xx
Estimated mem_out_rotate[16][15] = xx
Estimated mem_out_rotate[16][16] = xx
Estimated mem_out_rotate[16][17] = xx
Estimated mem_out_rotate[16][18] = xx
Estimated mem_out_rotate[16][19] = xx
Estimated mem_out_rotate[16][20] = xx
Estimated mem_out_rotate[16][21] = xx
Estimated mem_out_rotate[16][22] = xx
Estimated mem_out_rotate[16][23] = xx
Estimated mem_out_rotate[16][24] = xx
Estimated mem_out_rotate[16][25] = xx
Estimated mem_out_rotate[16][26] = xx
Estimated mem_out_rotate[16][27] = xx
Estimated mem_out_rotate[16][28] = xx
Estimated mem_out_rotate[16][29] = xx
Estimated mem_out_rotate[16][30] = xx
Estimated mem_out_rotate[16][31] = xx
Estimated mem_out_rotate[16][32] = xx
Estimated mem_out_rotate[16][33] = xx
Estimated mem_out_rotate[16][34] = xx
Estimated mem_out_rotate[16][35] = xx
Estimated mem_out_rotate[16][36] = xx
Estimated mem_out_rotate[16][37] = xx
Estimated mem_out_rotate[16][38] = xx
Estimated mem_out_rotate[16][39] = xx
Estimated mem_out_rotate[16][40] = xx
Estimated mem_out_rotate[16][41] = xx
Estimated mem_out_rotate[16][42] = xx
Estimated mem_out_rotate[16][43] = xx
Estimated mem_out_rotate[16][44] = xx
Estimated mem_out_rotate[17][0] = xx
Estimated mem_out_rotate[17][1] = xx
Estimated mem_out_rotate[17][2] = xx
Estimated mem_out_rotate[17][3] = xx
Estimated mem_out_rotate[17][4] = xx
Estimated mem_out_rotate[17][5] = xx
Estimated mem_out_rotate[17][6] = xx
Estimated mem_out_rotate[17][7] = xx
Estimated mem_out_rotate[17][8] = xx
Estimated mem_out_rotate[17][9] = xx
Estimated mem_out_rotate[17][10] = xx
Estimated mem_out_rotate[17][11] = xx
Estimated mem_out_rotate[17][12] = xx
Estimated mem_out_rotate[17][13] = xx
Estimated mem_out_rotate[17][14] = xx
Estimated mem_out_rotate[17][15] = xx
Estimated mem_out_rotate[17][16] = xx
Estimated mem_out_rotate[17][17] = xx
Estimated mem_out_rotate[17][18] = xx
Estimated mem_out_rotate[17][19] = xx
Estimated mem_out_rotate[17][20] = xx
Estimated mem_out_rotate[17][21] = xx
Estimated mem_out_rotate[17][22] = xx
Estimated mem_out_rotate[17][23] = xx
Estimated mem_out_rotate[17][24] = xx
Estimated mem_out_rotate[17][25] = xx
Estimated mem_out_rotate[17][26] = xx
Estimated mem_out_rotate[17][27] = xx
Estimated mem_out_rotate[17][28] = xx
Estimated mem_out_rotate[17][29] = xx
Estimated mem_out_rotate[17][30] = xx
Estimated mem_out_rotate[17][31] = xx
Estimated mem_out_rotate[17][32] = xx
Estimated mem_out_rotate[17][33] = xx
Estimated mem_out_rotate[17][34] = xx
Estimated mem_out_rotate[17][35] = xx
Estimated mem_out_rotate[17][36] = xx
Estimated mem_out_rotate[17][37] = xx
Estimated mem_out_rotate[17][38] = xx
Estimated mem_out_rotate[17][39] = xx
Estimated mem_out_rotate[17][40] = xx
Estimated mem_out_rotate[17][41] = xx
Estimated mem_out_rotate[17][42] = xx
Estimated mem_out_rotate[17][43] = xx
Estimated mem_out_rotate[17][44] = xx
Estimated mem_out_rotate[18][0] = xx
Estimated mem_out_rotate[18][1] = xx
Estimated mem_out_rotate[18][2] = xx
Estimated mem_out_rotate[18][3] = xx
Estimated mem_out_rotate[18][4] = xx
Estimated mem_out_rotate[18][5] = xx
Estimated mem_out_rotate[18][6] = xx
Estimated mem_out_rotate[18][7] = xx
Estimated mem_out_rotate[18][8] = xx
Estimated mem_out_rotate[18][9] = xx
Estimated mem_out_rotate[18][10] = xx
Estimated mem_out_rotate[18][11] = xx
Estimated mem_out_rotate[18][12] = xx
Estimated mem_out_rotate[18][13] = xx
Estimated mem_out_rotate[18][14] = xx
Estimated mem_out_rotate[18][15] = xx
Estimated mem_out_rotate[18][16] = xx
Estimated mem_out_rotate[18][17] = xx
Estimated mem_out_rotate[18][18] = xx
Estimated mem_out_rotate[18][19] = xx
Estimated mem_out_rotate[18][20] = xx
Estimated mem_out_rotate[18][21] = xx
Estimated mem_out_rotate[18][22] = xx
Estimated mem_out_rotate[18][23] = xx
Estimated mem_out_rotate[18][24] = xx
Estimated mem_out_rotate[18][25] = xx
Estimated mem_out_rotate[18][26] = xx
Estimated mem_out_rotate[18][27] = xx
Estimated mem_out_rotate[18][28] = xx
Estimated mem_out_rotate[18][29] = xx
Estimated mem_out_rotate[18][30] = xx
Estimated mem_out_rotate[18][31] = xx
Estimated mem_out_rotate[18][32] = xx
Estimated mem_out_rotate[18][33] = xx
Estimated mem_out_rotate[18][34] = xx
Estimated mem_out_rotate[18][35] = xx
Estimated mem_out_rotate[18][36] = xx
Estimated mem_out_rotate[18][37] = xx
Estimated mem_out_rotate[18][38] = xx
Estimated mem_out_rotate[18][39] = xx
Estimated mem_out_rotate[18][40] = xx
Estimated mem_out_rotate[18][41] = xx
Estimated mem_out_rotate[18][42] = xx
Estimated mem_out_rotate[18][43] = xx
Estimated mem_out_rotate[18][44] = xx
Estimated mem_out_rotate[19][0] = xx
Estimated mem_out_rotate[19][1] = xx
Estimated mem_out_rotate[19][2] = xx
Estimated mem_out_rotate[19][3] = xx
Estimated mem_out_rotate[19][4] = xx
Estimated mem_out_rotate[19][5] = xx
Estimated mem_out_rotate[19][6] = xx
Estimated mem_out_rotate[19][7] = xx
Estimated mem_out_rotate[19][8] = xx
Estimated mem_out_rotate[19][9] = xx
Estimated mem_out_rotate[19][10] = xx
Estimated mem_out_rotate[19][11] = xx
Estimated mem_out_rotate[19][12] = xx
Estimated mem_out_rotate[19][13] = xx
Estimated mem_out_rotate[19][14] = xx
Estimated mem_out_rotate[19][15] = xx
Estimated mem_out_rotate[19][16] = xx
Estimated mem_out_rotate[19][17] = xx
Estimated mem_out_rotate[19][18] = xx
Estimated mem_out_rotate[19][19] = xx
Estimated mem_out_rotate[19][20] = xx
Estimated mem_out_rotate[19][21] = xx
Estimated mem_out_rotate[19][22] = xx
Estimated mem_out_rotate[19][23] = xx
Estimated mem_out_rotate[19][24] = xx
Estimated mem_out_rotate[19][25] = xx
Estimated mem_out_rotate[19][26] = xx
Estimated mem_out_rotate[19][27] = xx
Estimated mem_out_rotate[19][28] = xx
Estimated mem_out_rotate[19][29] = xx
Estimated mem_out_rotate[19][30] = xx
Estimated mem_out_rotate[19][31] = xx
Estimated mem_out_rotate[19][32] = xx
Estimated mem_out_rotate[19][33] = xx
Estimated mem_out_rotate[19][34] = xx
Estimated mem_out_rotate[19][35] = xx
Estimated mem_out_rotate[19][36] = xx
Estimated mem_out_rotate[19][37] = xx
Estimated mem_out_rotate[19][38] = xx
Estimated mem_out_rotate[19][39] = xx
Estimated mem_out_rotate[19][40] = xx
Estimated mem_out_rotate[19][41] = xx
Estimated mem_out_rotate[19][42] = xx
Estimated mem_out_rotate[19][43] = xx
Estimated mem_out_rotate[19][44] = xx
$finish called at time : 155 ns : File "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.816 ; gain = 1.430
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v:4]
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
=== Applying: Rotate Clockwise (90 deg CW) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=25000 | Pixel [1,0] (in) -> [2,1] (out), value=02
time=35000 | Pixel [2,0] (in) -> [2,2] (out), value=03
time=45000 | Pixel [3,0] (in) -> [2,3] (out), value=04
time=55000 | Pixel [0,1] (in) -> [1,0] (out), value=05
time=65000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=75000 | Pixel [2,1] (in) -> [1,2] (out), value=07
time=85000 | Pixel [3,1] (in) -> [1,3] (out), value=08
time=95000 | Pixel [0,2] (in) -> [0,0] (out), value=09
time=105000 | Pixel [1,2] (in) -> [0,1] (out), value=0a
time=115000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
time=125000 | Pixel [3,2] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 09
Estimated mem_out_rotate[0][1] = 05
Estimated mem_out_rotate[0][2] = 01
Estimated mem_out_rotate[1][0] = 0a
Estimated mem_out_rotate[1][1] = 06
Estimated mem_out_rotate[1][2] = 02
Estimated mem_out_rotate[2][0] = 0b
Estimated mem_out_rotate[2][1] = 07
Estimated mem_out_rotate[2][2] = 03
Estimated mem_out_rotate[3][0] = 0c
Estimated mem_out_rotate[3][1] = 08
Estimated mem_out_rotate[3][2] = 04
$finish called at time : 155 ns : File "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1529.727 ; gain = 1.910
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:4]
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:4]
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
=== Applying: Rotate Clockwise (90 deg CW) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=25000 | Pixel [1,0] (in) -> [2,1] (out), value=02
time=35000 | Pixel [2,0] (in) -> [2,2] (out), value=03
time=45000 | Pixel [3,0] (in) -> [2,3] (out), value=04
time=55000 | Pixel [0,1] (in) -> [1,0] (out), value=05
time=65000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=75000 | Pixel [2,1] (in) -> [1,2] (out), value=07
time=85000 | Pixel [3,1] (in) -> [1,3] (out), value=08
time=95000 | Pixel [0,2] (in) -> [0,0] (out), value=09
time=105000 | Pixel [1,2] (in) -> [0,1] (out), value=0a
time=115000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
time=125000 | Pixel [3,2] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 09
Estimated mem_out_rotate[0][1] = 05
Estimated mem_out_rotate[0][2] = 01
Estimated mem_out_rotate[1][0] = 0a
Estimated mem_out_rotate[1][1] = 06
Estimated mem_out_rotate[1][2] = 02
Estimated mem_out_rotate[2][0] = 0b
Estimated mem_out_rotate[2][1] = 07
Estimated mem_out_rotate[2][2] = 03
Estimated mem_out_rotate[3][0] = 0c
Estimated mem_out_rotate[3][1] = 08
Estimated mem_out_rotate[3][2] = 04
$finish called at time : 155 ns : File "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1530.812 ; gain = 1.086
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v:4]
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'MAX_HEIGHT' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:3]
WARNING: [VRFC 10-9157] macro 'MAX_WIDTH' is redefined [C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v:4]
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Image size: 45x20
=== Input Image (mem_in) ===
00 00 00 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
05 05 06 06 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 0b 0b 0c xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
=== Applying: Rotate Clockwise (90 deg CW) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=00
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=00
time=25000 | Pixel [1,0] (in) -> [2,1] (out), value=00
time=35000 | Pixel [2,0] (in) -> [2,2] (out), value=00
time=45000 | Pixel [3,0] (in) -> [2,3] (out), value=00
time=55000 | Pixel [0,1] (in) -> [1,0] (out), value=05
time=65000 | Pixel [1,1] (in) -> [1,1] (out), value=05
time=75000 | Pixel [2,1] (in) -> [1,2] (out), value=06
time=85000 | Pixel [3,1] (in) -> [1,3] (out), value=06
time=95000 | Pixel [0,2] (in) -> [0,0] (out), value=0b
time=105000 | Pixel [1,2] (in) -> [0,1] (out), value=0b
time=115000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
time=125000 | Pixel [3,2] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
0b 05 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 05 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0b 06 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
0c 06 00 xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx xx 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 0b
Estimated mem_out_rotate[0][1] = 05
Estimated mem_out_rotate[0][2] = 00
Estimated mem_out_rotate[0][3] = xx
Estimated mem_out_rotate[0][4] = xx
Estimated mem_out_rotate[0][5] = xx
Estimated mem_out_rotate[0][6] = xx
Estimated mem_out_rotate[0][7] = xx
Estimated mem_out_rotate[0][8] = xx
Estimated mem_out_rotate[0][9] = xx
Estimated mem_out_rotate[0][10] = xx
Estimated mem_out_rotate[0][11] = xx
Estimated mem_out_rotate[0][12] = xx
Estimated mem_out_rotate[0][13] = xx
Estimated mem_out_rotate[0][14] = xx
Estimated mem_out_rotate[0][15] = xx
Estimated mem_out_rotate[0][16] = xx
Estimated mem_out_rotate[0][17] = xx
Estimated mem_out_rotate[0][18] = xx
Estimated mem_out_rotate[0][19] = xx
Estimated mem_out_rotate[0][20] = xx
Estimated mem_out_rotate[0][21] = xx
Estimated mem_out_rotate[0][22] = xx
Estimated mem_out_rotate[0][23] = xx
Estimated mem_out_rotate[0][24] = xx
Estimated mem_out_rotate[0][25] = xx
Estimated mem_out_rotate[0][26] = xx
Estimated mem_out_rotate[0][27] = xx
Estimated mem_out_rotate[0][28] = xx
Estimated mem_out_rotate[0][29] = xx
Estimated mem_out_rotate[0][30] = xx
Estimated mem_out_rotate[0][31] = xx
Estimated mem_out_rotate[0][32] = xx
Estimated mem_out_rotate[0][33] = xx
Estimated mem_out_rotate[0][34] = xx
Estimated mem_out_rotate[0][35] = xx
Estimated mem_out_rotate[0][36] = xx
Estimated mem_out_rotate[0][37] = xx
Estimated mem_out_rotate[0][38] = xx
Estimated mem_out_rotate[0][39] = xx
Estimated mem_out_rotate[0][40] = xx
Estimated mem_out_rotate[0][41] = xx
Estimated mem_out_rotate[0][42] = xx
Estimated mem_out_rotate[0][43] = xx
Estimated mem_out_rotate[0][44] = xx
Estimated mem_out_rotate[1][0] = 0b
Estimated mem_out_rotate[1][1] = 05
Estimated mem_out_rotate[1][2] = 00
Estimated mem_out_rotate[1][3] = xx
Estimated mem_out_rotate[1][4] = xx
Estimated mem_out_rotate[1][5] = xx
Estimated mem_out_rotate[1][6] = xx
Estimated mem_out_rotate[1][7] = xx
Estimated mem_out_rotate[1][8] = xx
Estimated mem_out_rotate[1][9] = xx
Estimated mem_out_rotate[1][10] = xx
Estimated mem_out_rotate[1][11] = xx
Estimated mem_out_rotate[1][12] = xx
Estimated mem_out_rotate[1][13] = xx
Estimated mem_out_rotate[1][14] = xx
Estimated mem_out_rotate[1][15] = xx
Estimated mem_out_rotate[1][16] = xx
Estimated mem_out_rotate[1][17] = xx
Estimated mem_out_rotate[1][18] = xx
Estimated mem_out_rotate[1][19] = xx
Estimated mem_out_rotate[1][20] = xx
Estimated mem_out_rotate[1][21] = xx
Estimated mem_out_rotate[1][22] = xx
Estimated mem_out_rotate[1][23] = xx
Estimated mem_out_rotate[1][24] = xx
Estimated mem_out_rotate[1][25] = xx
Estimated mem_out_rotate[1][26] = xx
Estimated mem_out_rotate[1][27] = xx
Estimated mem_out_rotate[1][28] = xx
Estimated mem_out_rotate[1][29] = xx
Estimated mem_out_rotate[1][30] = xx
Estimated mem_out_rotate[1][31] = xx
Estimated mem_out_rotate[1][32] = xx
Estimated mem_out_rotate[1][33] = xx
Estimated mem_out_rotate[1][34] = xx
Estimated mem_out_rotate[1][35] = xx
Estimated mem_out_rotate[1][36] = xx
Estimated mem_out_rotate[1][37] = xx
Estimated mem_out_rotate[1][38] = xx
Estimated mem_out_rotate[1][39] = xx
Estimated mem_out_rotate[1][40] = xx
Estimated mem_out_rotate[1][41] = xx
Estimated mem_out_rotate[1][42] = xx
Estimated mem_out_rotate[1][43] = xx
Estimated mem_out_rotate[1][44] = xx
Estimated mem_out_rotate[2][0] = 0b
Estimated mem_out_rotate[2][1] = 06
Estimated mem_out_rotate[2][2] = 00
Estimated mem_out_rotate[2][3] = xx
Estimated mem_out_rotate[2][4] = xx
Estimated mem_out_rotate[2][5] = xx
Estimated mem_out_rotate[2][6] = xx
Estimated mem_out_rotate[2][7] = xx
Estimated mem_out_rotate[2][8] = xx
Estimated mem_out_rotate[2][9] = xx
Estimated mem_out_rotate[2][10] = xx
Estimated mem_out_rotate[2][11] = xx
Estimated mem_out_rotate[2][12] = xx
Estimated mem_out_rotate[2][13] = xx
Estimated mem_out_rotate[2][14] = xx
Estimated mem_out_rotate[2][15] = xx
Estimated mem_out_rotate[2][16] = xx
Estimated mem_out_rotate[2][17] = xx
Estimated mem_out_rotate[2][18] = xx
Estimated mem_out_rotate[2][19] = xx
Estimated mem_out_rotate[2][20] = xx
Estimated mem_out_rotate[2][21] = xx
Estimated mem_out_rotate[2][22] = xx
Estimated mem_out_rotate[2][23] = xx
Estimated mem_out_rotate[2][24] = xx
Estimated mem_out_rotate[2][25] = xx
Estimated mem_out_rotate[2][26] = xx
Estimated mem_out_rotate[2][27] = xx
Estimated mem_out_rotate[2][28] = xx
Estimated mem_out_rotate[2][29] = xx
Estimated mem_out_rotate[2][30] = xx
Estimated mem_out_rotate[2][31] = xx
Estimated mem_out_rotate[2][32] = xx
Estimated mem_out_rotate[2][33] = xx
Estimated mem_out_rotate[2][34] = xx
Estimated mem_out_rotate[2][35] = xx
Estimated mem_out_rotate[2][36] = xx
Estimated mem_out_rotate[2][37] = xx
Estimated mem_out_rotate[2][38] = xx
Estimated mem_out_rotate[2][39] = xx
Estimated mem_out_rotate[2][40] = xx
Estimated mem_out_rotate[2][41] = xx
Estimated mem_out_rotate[2][42] = xx
Estimated mem_out_rotate[2][43] = xx
Estimated mem_out_rotate[2][44] = xx
Estimated mem_out_rotate[3][0] = 0c
Estimated mem_out_rotate[3][1] = 06
Estimated mem_out_rotate[3][2] = 00
Estimated mem_out_rotate[3][3] = xx
Estimated mem_out_rotate[3][4] = xx
Estimated mem_out_rotate[3][5] = xx
Estimated mem_out_rotate[3][6] = xx
Estimated mem_out_rotate[3][7] = xx
Estimated mem_out_rotate[3][8] = xx
Estimated mem_out_rotate[3][9] = xx
Estimated mem_out_rotate[3][10] = xx
Estimated mem_out_rotate[3][11] = xx
Estimated mem_out_rotate[3][12] = xx
Estimated mem_out_rotate[3][13] = xx
Estimated mem_out_rotate[3][14] = xx
Estimated mem_out_rotate[3][15] = xx
Estimated mem_out_rotate[3][16] = xx
Estimated mem_out_rotate[3][17] = xx
Estimated mem_out_rotate[3][18] = xx
Estimated mem_out_rotate[3][19] = xx
Estimated mem_out_rotate[3][20] = xx
Estimated mem_out_rotate[3][21] = xx
Estimated mem_out_rotate[3][22] = xx
Estimated mem_out_rotate[3][23] = xx
Estimated mem_out_rotate[3][24] = xx
Estimated mem_out_rotate[3][25] = xx
Estimated mem_out_rotate[3][26] = xx
Estimated mem_out_rotate[3][27] = xx
Estimated mem_out_rotate[3][28] = xx
Estimated mem_out_rotate[3][29] = xx
Estimated mem_out_rotate[3][30] = xx
Estimated mem_out_rotate[3][31] = xx
Estimated mem_out_rotate[3][32] = xx
Estimated mem_out_rotate[3][33] = xx
Estimated mem_out_rotate[3][34] = xx
Estimated mem_out_rotate[3][35] = xx
Estimated mem_out_rotate[3][36] = xx
Estimated mem_out_rotate[3][37] = xx
Estimated mem_out_rotate[3][38] = xx
Estimated mem_out_rotate[3][39] = xx
Estimated mem_out_rotate[3][40] = xx
Estimated mem_out_rotate[3][41] = xx
Estimated mem_out_rotate[3][42] = xx
Estimated mem_out_rotate[3][43] = xx
Estimated mem_out_rotate[3][44] = xx
Estimated mem_out_rotate[4][0] = xx
Estimated mem_out_rotate[4][1] = xx
Estimated mem_out_rotate[4][2] = xx
Estimated mem_out_rotate[4][3] = xx
Estimated mem_out_rotate[4][4] = xx
Estimated mem_out_rotate[4][5] = xx
Estimated mem_out_rotate[4][6] = xx
Estimated mem_out_rotate[4][7] = xx
Estimated mem_out_rotate[4][8] = xx
Estimated mem_out_rotate[4][9] = xx
Estimated mem_out_rotate[4][10] = xx
Estimated mem_out_rotate[4][11] = xx
Estimated mem_out_rotate[4][12] = xx
Estimated mem_out_rotate[4][13] = xx
Estimated mem_out_rotate[4][14] = xx
Estimated mem_out_rotate[4][15] = xx
Estimated mem_out_rotate[4][16] = xx
Estimated mem_out_rotate[4][17] = xx
Estimated mem_out_rotate[4][18] = xx
Estimated mem_out_rotate[4][19] = xx
Estimated mem_out_rotate[4][20] = xx
Estimated mem_out_rotate[4][21] = xx
Estimated mem_out_rotate[4][22] = xx
Estimated mem_out_rotate[4][23] = xx
Estimated mem_out_rotate[4][24] = xx
Estimated mem_out_rotate[4][25] = xx
Estimated mem_out_rotate[4][26] = xx
Estimated mem_out_rotate[4][27] = xx
Estimated mem_out_rotate[4][28] = xx
Estimated mem_out_rotate[4][29] = xx
Estimated mem_out_rotate[4][30] = xx
Estimated mem_out_rotate[4][31] = xx
Estimated mem_out_rotate[4][32] = xx
Estimated mem_out_rotate[4][33] = xx
Estimated mem_out_rotate[4][34] = xx
Estimated mem_out_rotate[4][35] = xx
Estimated mem_out_rotate[4][36] = xx
Estimated mem_out_rotate[4][37] = xx
Estimated mem_out_rotate[4][38] = xx
Estimated mem_out_rotate[4][39] = xx
Estimated mem_out_rotate[4][40] = xx
Estimated mem_out_rotate[4][41] = xx
Estimated mem_out_rotate[4][42] = xx
Estimated mem_out_rotate[4][43] = xx
Estimated mem_out_rotate[4][44] = xx
Estimated mem_out_rotate[5][0] = xx
Estimated mem_out_rotate[5][1] = xx
Estimated mem_out_rotate[5][2] = xx
Estimated mem_out_rotate[5][3] = xx
Estimated mem_out_rotate[5][4] = xx
Estimated mem_out_rotate[5][5] = xx
Estimated mem_out_rotate[5][6] = xx
Estimated mem_out_rotate[5][7] = xx
Estimated mem_out_rotate[5][8] = xx
Estimated mem_out_rotate[5][9] = xx
Estimated mem_out_rotate[5][10] = xx
Estimated mem_out_rotate[5][11] = xx
Estimated mem_out_rotate[5][12] = xx
Estimated mem_out_rotate[5][13] = xx
Estimated mem_out_rotate[5][14] = xx
Estimated mem_out_rotate[5][15] = xx
Estimated mem_out_rotate[5][16] = xx
Estimated mem_out_rotate[5][17] = xx
Estimated mem_out_rotate[5][18] = xx
Estimated mem_out_rotate[5][19] = xx
Estimated mem_out_rotate[5][20] = xx
Estimated mem_out_rotate[5][21] = xx
Estimated mem_out_rotate[5][22] = xx
Estimated mem_out_rotate[5][23] = xx
Estimated mem_out_rotate[5][24] = xx
Estimated mem_out_rotate[5][25] = xx
Estimated mem_out_rotate[5][26] = xx
Estimated mem_out_rotate[5][27] = xx
Estimated mem_out_rotate[5][28] = xx
Estimated mem_out_rotate[5][29] = xx
Estimated mem_out_rotate[5][30] = xx
Estimated mem_out_rotate[5][31] = xx
Estimated mem_out_rotate[5][32] = xx
Estimated mem_out_rotate[5][33] = xx
Estimated mem_out_rotate[5][34] = xx
Estimated mem_out_rotate[5][35] = xx
Estimated mem_out_rotate[5][36] = xx
Estimated mem_out_rotate[5][37] = xx
Estimated mem_out_rotate[5][38] = xx
Estimated mem_out_rotate[5][39] = xx
Estimated mem_out_rotate[5][40] = xx
Estimated mem_out_rotate[5][41] = xx
Estimated mem_out_rotate[5][42] = xx
Estimated mem_out_rotate[5][43] = xx
Estimated mem_out_rotate[5][44] = xx
Estimated mem_out_rotate[6][0] = xx
Estimated mem_out_rotate[6][1] = xx
Estimated mem_out_rotate[6][2] = xx
Estimated mem_out_rotate[6][3] = xx
Estimated mem_out_rotate[6][4] = xx
Estimated mem_out_rotate[6][5] = xx
Estimated mem_out_rotate[6][6] = xx
Estimated mem_out_rotate[6][7] = xx
Estimated mem_out_rotate[6][8] = xx
Estimated mem_out_rotate[6][9] = xx
Estimated mem_out_rotate[6][10] = xx
Estimated mem_out_rotate[6][11] = xx
Estimated mem_out_rotate[6][12] = xx
Estimated mem_out_rotate[6][13] = xx
Estimated mem_out_rotate[6][14] = xx
Estimated mem_out_rotate[6][15] = xx
Estimated mem_out_rotate[6][16] = xx
Estimated mem_out_rotate[6][17] = xx
Estimated mem_out_rotate[6][18] = xx
Estimated mem_out_rotate[6][19] = xx
Estimated mem_out_rotate[6][20] = xx
Estimated mem_out_rotate[6][21] = xx
Estimated mem_out_rotate[6][22] = xx
Estimated mem_out_rotate[6][23] = xx
Estimated mem_out_rotate[6][24] = xx
Estimated mem_out_rotate[6][25] = xx
Estimated mem_out_rotate[6][26] = xx
Estimated mem_out_rotate[6][27] = xx
Estimated mem_out_rotate[6][28] = xx
Estimated mem_out_rotate[6][29] = xx
Estimated mem_out_rotate[6][30] = xx
Estimated mem_out_rotate[6][31] = xx
Estimated mem_out_rotate[6][32] = xx
Estimated mem_out_rotate[6][33] = xx
Estimated mem_out_rotate[6][34] = xx
Estimated mem_out_rotate[6][35] = xx
Estimated mem_out_rotate[6][36] = xx
Estimated mem_out_rotate[6][37] = xx
Estimated mem_out_rotate[6][38] = xx
Estimated mem_out_rotate[6][39] = xx
Estimated mem_out_rotate[6][40] = xx
Estimated mem_out_rotate[6][41] = xx
Estimated mem_out_rotate[6][42] = xx
Estimated mem_out_rotate[6][43] = xx
Estimated mem_out_rotate[6][44] = xx
Estimated mem_out_rotate[7][0] = xx
Estimated mem_out_rotate[7][1] = xx
Estimated mem_out_rotate[7][2] = xx
Estimated mem_out_rotate[7][3] = xx
Estimated mem_out_rotate[7][4] = xx
Estimated mem_out_rotate[7][5] = xx
Estimated mem_out_rotate[7][6] = xx
Estimated mem_out_rotate[7][7] = xx
Estimated mem_out_rotate[7][8] = xx
Estimated mem_out_rotate[7][9] = xx
Estimated mem_out_rotate[7][10] = xx
Estimated mem_out_rotate[7][11] = xx
Estimated mem_out_rotate[7][12] = xx
Estimated mem_out_rotate[7][13] = xx
Estimated mem_out_rotate[7][14] = xx
Estimated mem_out_rotate[7][15] = xx
Estimated mem_out_rotate[7][16] = xx
Estimated mem_out_rotate[7][17] = xx
Estimated mem_out_rotate[7][18] = xx
Estimated mem_out_rotate[7][19] = xx
Estimated mem_out_rotate[7][20] = xx
Estimated mem_out_rotate[7][21] = xx
Estimated mem_out_rotate[7][22] = xx
Estimated mem_out_rotate[7][23] = xx
Estimated mem_out_rotate[7][24] = xx
Estimated mem_out_rotate[7][25] = xx
Estimated mem_out_rotate[7][26] = xx
Estimated mem_out_rotate[7][27] = xx
Estimated mem_out_rotate[7][28] = xx
Estimated mem_out_rotate[7][29] = xx
Estimated mem_out_rotate[7][30] = xx
Estimated mem_out_rotate[7][31] = xx
Estimated mem_out_rotate[7][32] = xx
Estimated mem_out_rotate[7][33] = xx
Estimated mem_out_rotate[7][34] = xx
Estimated mem_out_rotate[7][35] = xx
Estimated mem_out_rotate[7][36] = xx
Estimated mem_out_rotate[7][37] = xx
Estimated mem_out_rotate[7][38] = xx
Estimated mem_out_rotate[7][39] = xx
Estimated mem_out_rotate[7][40] = xx
Estimated mem_out_rotate[7][41] = xx
Estimated mem_out_rotate[7][42] = xx
Estimated mem_out_rotate[7][43] = xx
Estimated mem_out_rotate[7][44] = xx
Estimated mem_out_rotate[8][0] = xx
Estimated mem_out_rotate[8][1] = xx
Estimated mem_out_rotate[8][2] = xx
Estimated mem_out_rotate[8][3] = xx
Estimated mem_out_rotate[8][4] = xx
Estimated mem_out_rotate[8][5] = xx
Estimated mem_out_rotate[8][6] = xx
Estimated mem_out_rotate[8][7] = xx
Estimated mem_out_rotate[8][8] = xx
Estimated mem_out_rotate[8][9] = xx
Estimated mem_out_rotate[8][10] = xx
Estimated mem_out_rotate[8][11] = xx
Estimated mem_out_rotate[8][12] = xx
Estimated mem_out_rotate[8][13] = xx
Estimated mem_out_rotate[8][14] = xx
Estimated mem_out_rotate[8][15] = xx
Estimated mem_out_rotate[8][16] = xx
Estimated mem_out_rotate[8][17] = xx
Estimated mem_out_rotate[8][18] = xx
Estimated mem_out_rotate[8][19] = xx
Estimated mem_out_rotate[8][20] = xx
Estimated mem_out_rotate[8][21] = xx
Estimated mem_out_rotate[8][22] = xx
Estimated mem_out_rotate[8][23] = xx
Estimated mem_out_rotate[8][24] = xx
Estimated mem_out_rotate[8][25] = xx
Estimated mem_out_rotate[8][26] = xx
Estimated mem_out_rotate[8][27] = xx
Estimated mem_out_rotate[8][28] = xx
Estimated mem_out_rotate[8][29] = xx
Estimated mem_out_rotate[8][30] = xx
Estimated mem_out_rotate[8][31] = xx
Estimated mem_out_rotate[8][32] = xx
Estimated mem_out_rotate[8][33] = xx
Estimated mem_out_rotate[8][34] = xx
Estimated mem_out_rotate[8][35] = xx
Estimated mem_out_rotate[8][36] = xx
Estimated mem_out_rotate[8][37] = xx
Estimated mem_out_rotate[8][38] = xx
Estimated mem_out_rotate[8][39] = xx
Estimated mem_out_rotate[8][40] = xx
Estimated mem_out_rotate[8][41] = xx
Estimated mem_out_rotate[8][42] = xx
Estimated mem_out_rotate[8][43] = xx
Estimated mem_out_rotate[8][44] = xx
Estimated mem_out_rotate[9][0] = xx
Estimated mem_out_rotate[9][1] = xx
Estimated mem_out_rotate[9][2] = xx
Estimated mem_out_rotate[9][3] = xx
Estimated mem_out_rotate[9][4] = xx
Estimated mem_out_rotate[9][5] = xx
Estimated mem_out_rotate[9][6] = xx
Estimated mem_out_rotate[9][7] = xx
Estimated mem_out_rotate[9][8] = xx
Estimated mem_out_rotate[9][9] = xx
Estimated mem_out_rotate[9][10] = xx
Estimated mem_out_rotate[9][11] = xx
Estimated mem_out_rotate[9][12] = xx
Estimated mem_out_rotate[9][13] = xx
Estimated mem_out_rotate[9][14] = xx
Estimated mem_out_rotate[9][15] = xx
Estimated mem_out_rotate[9][16] = xx
Estimated mem_out_rotate[9][17] = xx
Estimated mem_out_rotate[9][18] = xx
Estimated mem_out_rotate[9][19] = xx
Estimated mem_out_rotate[9][20] = xx
Estimated mem_out_rotate[9][21] = xx
Estimated mem_out_rotate[9][22] = xx
Estimated mem_out_rotate[9][23] = xx
Estimated mem_out_rotate[9][24] = xx
Estimated mem_out_rotate[9][25] = xx
Estimated mem_out_rotate[9][26] = xx
Estimated mem_out_rotate[9][27] = xx
Estimated mem_out_rotate[9][28] = xx
Estimated mem_out_rotate[9][29] = xx
Estimated mem_out_rotate[9][30] = xx
Estimated mem_out_rotate[9][31] = xx
Estimated mem_out_rotate[9][32] = xx
Estimated mem_out_rotate[9][33] = xx
Estimated mem_out_rotate[9][34] = xx
Estimated mem_out_rotate[9][35] = xx
Estimated mem_out_rotate[9][36] = xx
Estimated mem_out_rotate[9][37] = xx
Estimated mem_out_rotate[9][38] = xx
Estimated mem_out_rotate[9][39] = xx
Estimated mem_out_rotate[9][40] = xx
Estimated mem_out_rotate[9][41] = xx
Estimated mem_out_rotate[9][42] = xx
Estimated mem_out_rotate[9][43] = xx
Estimated mem_out_rotate[9][44] = xx
Estimated mem_out_rotate[10][0] = xx
Estimated mem_out_rotate[10][1] = xx
Estimated mem_out_rotate[10][2] = xx
Estimated mem_out_rotate[10][3] = xx
Estimated mem_out_rotate[10][4] = xx
Estimated mem_out_rotate[10][5] = xx
Estimated mem_out_rotate[10][6] = xx
Estimated mem_out_rotate[10][7] = xx
Estimated mem_out_rotate[10][8] = xx
Estimated mem_out_rotate[10][9] = xx
Estimated mem_out_rotate[10][10] = xx
Estimated mem_out_rotate[10][11] = xx
Estimated mem_out_rotate[10][12] = xx
Estimated mem_out_rotate[10][13] = xx
Estimated mem_out_rotate[10][14] = xx
Estimated mem_out_rotate[10][15] = xx
Estimated mem_out_rotate[10][16] = xx
Estimated mem_out_rotate[10][17] = xx
Estimated mem_out_rotate[10][18] = xx
Estimated mem_out_rotate[10][19] = xx
Estimated mem_out_rotate[10][20] = xx
Estimated mem_out_rotate[10][21] = xx
Estimated mem_out_rotate[10][22] = xx
Estimated mem_out_rotate[10][23] = xx
Estimated mem_out_rotate[10][24] = xx
Estimated mem_out_rotate[10][25] = xx
Estimated mem_out_rotate[10][26] = xx
Estimated mem_out_rotate[10][27] = xx
Estimated mem_out_rotate[10][28] = xx
Estimated mem_out_rotate[10][29] = xx
Estimated mem_out_rotate[10][30] = xx
Estimated mem_out_rotate[10][31] = xx
Estimated mem_out_rotate[10][32] = xx
Estimated mem_out_rotate[10][33] = xx
Estimated mem_out_rotate[10][34] = xx
Estimated mem_out_rotate[10][35] = xx
Estimated mem_out_rotate[10][36] = xx
Estimated mem_out_rotate[10][37] = xx
Estimated mem_out_rotate[10][38] = xx
Estimated mem_out_rotate[10][39] = xx
Estimated mem_out_rotate[10][40] = xx
Estimated mem_out_rotate[10][41] = xx
Estimated mem_out_rotate[10][42] = xx
Estimated mem_out_rotate[10][43] = xx
Estimated mem_out_rotate[10][44] = xx
Estimated mem_out_rotate[11][0] = xx
Estimated mem_out_rotate[11][1] = xx
Estimated mem_out_rotate[11][2] = xx
Estimated mem_out_rotate[11][3] = xx
Estimated mem_out_rotate[11][4] = xx
Estimated mem_out_rotate[11][5] = xx
Estimated mem_out_rotate[11][6] = xx
Estimated mem_out_rotate[11][7] = xx
Estimated mem_out_rotate[11][8] = xx
Estimated mem_out_rotate[11][9] = xx
Estimated mem_out_rotate[11][10] = xx
Estimated mem_out_rotate[11][11] = xx
Estimated mem_out_rotate[11][12] = xx
Estimated mem_out_rotate[11][13] = xx
Estimated mem_out_rotate[11][14] = xx
Estimated mem_out_rotate[11][15] = xx
Estimated mem_out_rotate[11][16] = xx
Estimated mem_out_rotate[11][17] = xx
Estimated mem_out_rotate[11][18] = xx
Estimated mem_out_rotate[11][19] = xx
Estimated mem_out_rotate[11][20] = xx
Estimated mem_out_rotate[11][21] = xx
Estimated mem_out_rotate[11][22] = xx
Estimated mem_out_rotate[11][23] = xx
Estimated mem_out_rotate[11][24] = xx
Estimated mem_out_rotate[11][25] = xx
Estimated mem_out_rotate[11][26] = xx
Estimated mem_out_rotate[11][27] = xx
Estimated mem_out_rotate[11][28] = xx
Estimated mem_out_rotate[11][29] = xx
Estimated mem_out_rotate[11][30] = xx
Estimated mem_out_rotate[11][31] = xx
Estimated mem_out_rotate[11][32] = xx
Estimated mem_out_rotate[11][33] = xx
Estimated mem_out_rotate[11][34] = xx
Estimated mem_out_rotate[11][35] = xx
Estimated mem_out_rotate[11][36] = xx
Estimated mem_out_rotate[11][37] = xx
Estimated mem_out_rotate[11][38] = xx
Estimated mem_out_rotate[11][39] = xx
Estimated mem_out_rotate[11][40] = xx
Estimated mem_out_rotate[11][41] = xx
Estimated mem_out_rotate[11][42] = xx
Estimated mem_out_rotate[11][43] = xx
Estimated mem_out_rotate[11][44] = xx
Estimated mem_out_rotate[12][0] = xx
Estimated mem_out_rotate[12][1] = xx
Estimated mem_out_rotate[12][2] = xx
Estimated mem_out_rotate[12][3] = xx
Estimated mem_out_rotate[12][4] = xx
Estimated mem_out_rotate[12][5] = xx
Estimated mem_out_rotate[12][6] = xx
Estimated mem_out_rotate[12][7] = xx
Estimated mem_out_rotate[12][8] = xx
Estimated mem_out_rotate[12][9] = xx
Estimated mem_out_rotate[12][10] = xx
Estimated mem_out_rotate[12][11] = xx
Estimated mem_out_rotate[12][12] = xx
Estimated mem_out_rotate[12][13] = xx
Estimated mem_out_rotate[12][14] = xx
Estimated mem_out_rotate[12][15] = xx
Estimated mem_out_rotate[12][16] = xx
Estimated mem_out_rotate[12][17] = xx
Estimated mem_out_rotate[12][18] = xx
Estimated mem_out_rotate[12][19] = xx
Estimated mem_out_rotate[12][20] = xx
Estimated mem_out_rotate[12][21] = xx
Estimated mem_out_rotate[12][22] = xx
Estimated mem_out_rotate[12][23] = xx
Estimated mem_out_rotate[12][24] = xx
Estimated mem_out_rotate[12][25] = xx
Estimated mem_out_rotate[12][26] = xx
Estimated mem_out_rotate[12][27] = xx
Estimated mem_out_rotate[12][28] = xx
Estimated mem_out_rotate[12][29] = xx
Estimated mem_out_rotate[12][30] = xx
Estimated mem_out_rotate[12][31] = xx
Estimated mem_out_rotate[12][32] = xx
Estimated mem_out_rotate[12][33] = xx
Estimated mem_out_rotate[12][34] = xx
Estimated mem_out_rotate[12][35] = xx
Estimated mem_out_rotate[12][36] = xx
Estimated mem_out_rotate[12][37] = xx
Estimated mem_out_rotate[12][38] = xx
Estimated mem_out_rotate[12][39] = xx
Estimated mem_out_rotate[12][40] = xx
Estimated mem_out_rotate[12][41] = xx
Estimated mem_out_rotate[12][42] = xx
Estimated mem_out_rotate[12][43] = xx
Estimated mem_out_rotate[12][44] = xx
Estimated mem_out_rotate[13][0] = xx
Estimated mem_out_rotate[13][1] = xx
Estimated mem_out_rotate[13][2] = xx
Estimated mem_out_rotate[13][3] = xx
Estimated mem_out_rotate[13][4] = xx
Estimated mem_out_rotate[13][5] = xx
Estimated mem_out_rotate[13][6] = xx
Estimated mem_out_rotate[13][7] = xx
Estimated mem_out_rotate[13][8] = xx
Estimated mem_out_rotate[13][9] = xx
Estimated mem_out_rotate[13][10] = xx
Estimated mem_out_rotate[13][11] = xx
Estimated mem_out_rotate[13][12] = xx
Estimated mem_out_rotate[13][13] = xx
Estimated mem_out_rotate[13][14] = xx
Estimated mem_out_rotate[13][15] = xx
Estimated mem_out_rotate[13][16] = xx
Estimated mem_out_rotate[13][17] = xx
Estimated mem_out_rotate[13][18] = xx
Estimated mem_out_rotate[13][19] = xx
Estimated mem_out_rotate[13][20] = xx
Estimated mem_out_rotate[13][21] = xx
Estimated mem_out_rotate[13][22] = xx
Estimated mem_out_rotate[13][23] = xx
Estimated mem_out_rotate[13][24] = xx
Estimated mem_out_rotate[13][25] = xx
Estimated mem_out_rotate[13][26] = xx
Estimated mem_out_rotate[13][27] = xx
Estimated mem_out_rotate[13][28] = xx
Estimated mem_out_rotate[13][29] = xx
Estimated mem_out_rotate[13][30] = xx
Estimated mem_out_rotate[13][31] = xx
Estimated mem_out_rotate[13][32] = xx
Estimated mem_out_rotate[13][33] = xx
Estimated mem_out_rotate[13][34] = xx
Estimated mem_out_rotate[13][35] = xx
Estimated mem_out_rotate[13][36] = xx
Estimated mem_out_rotate[13][37] = xx
Estimated mem_out_rotate[13][38] = xx
Estimated mem_out_rotate[13][39] = xx
Estimated mem_out_rotate[13][40] = xx
Estimated mem_out_rotate[13][41] = xx
Estimated mem_out_rotate[13][42] = xx
Estimated mem_out_rotate[13][43] = xx
Estimated mem_out_rotate[13][44] = xx
Estimated mem_out_rotate[14][0] = xx
Estimated mem_out_rotate[14][1] = xx
Estimated mem_out_rotate[14][2] = xx
Estimated mem_out_rotate[14][3] = xx
Estimated mem_out_rotate[14][4] = xx
Estimated mem_out_rotate[14][5] = xx
Estimated mem_out_rotate[14][6] = xx
Estimated mem_out_rotate[14][7] = xx
Estimated mem_out_rotate[14][8] = xx
Estimated mem_out_rotate[14][9] = xx
Estimated mem_out_rotate[14][10] = xx
Estimated mem_out_rotate[14][11] = xx
Estimated mem_out_rotate[14][12] = xx
Estimated mem_out_rotate[14][13] = xx
Estimated mem_out_rotate[14][14] = xx
Estimated mem_out_rotate[14][15] = xx
Estimated mem_out_rotate[14][16] = xx
Estimated mem_out_rotate[14][17] = xx
Estimated mem_out_rotate[14][18] = xx
Estimated mem_out_rotate[14][19] = xx
Estimated mem_out_rotate[14][20] = xx
Estimated mem_out_rotate[14][21] = xx
Estimated mem_out_rotate[14][22] = xx
Estimated mem_out_rotate[14][23] = xx
Estimated mem_out_rotate[14][24] = xx
Estimated mem_out_rotate[14][25] = xx
Estimated mem_out_rotate[14][26] = xx
Estimated mem_out_rotate[14][27] = xx
Estimated mem_out_rotate[14][28] = xx
Estimated mem_out_rotate[14][29] = xx
Estimated mem_out_rotate[14][30] = xx
Estimated mem_out_rotate[14][31] = xx
Estimated mem_out_rotate[14][32] = xx
Estimated mem_out_rotate[14][33] = xx
Estimated mem_out_rotate[14][34] = xx
Estimated mem_out_rotate[14][35] = xx
Estimated mem_out_rotate[14][36] = xx
Estimated mem_out_rotate[14][37] = xx
Estimated mem_out_rotate[14][38] = xx
Estimated mem_out_rotate[14][39] = xx
Estimated mem_out_rotate[14][40] = xx
Estimated mem_out_rotate[14][41] = xx
Estimated mem_out_rotate[14][42] = xx
Estimated mem_out_rotate[14][43] = xx
Estimated mem_out_rotate[14][44] = xx
Estimated mem_out_rotate[15][0] = xx
Estimated mem_out_rotate[15][1] = xx
Estimated mem_out_rotate[15][2] = xx
Estimated mem_out_rotate[15][3] = xx
Estimated mem_out_rotate[15][4] = xx
Estimated mem_out_rotate[15][5] = xx
Estimated mem_out_rotate[15][6] = xx
Estimated mem_out_rotate[15][7] = xx
Estimated mem_out_rotate[15][8] = xx
Estimated mem_out_rotate[15][9] = xx
Estimated mem_out_rotate[15][10] = xx
Estimated mem_out_rotate[15][11] = xx
Estimated mem_out_rotate[15][12] = xx
Estimated mem_out_rotate[15][13] = xx
Estimated mem_out_rotate[15][14] = xx
Estimated mem_out_rotate[15][15] = xx
Estimated mem_out_rotate[15][16] = xx
Estimated mem_out_rotate[15][17] = xx
Estimated mem_out_rotate[15][18] = xx
Estimated mem_out_rotate[15][19] = xx
Estimated mem_out_rotate[15][20] = xx
Estimated mem_out_rotate[15][21] = xx
Estimated mem_out_rotate[15][22] = xx
Estimated mem_out_rotate[15][23] = xx
Estimated mem_out_rotate[15][24] = xx
Estimated mem_out_rotate[15][25] = xx
Estimated mem_out_rotate[15][26] = xx
Estimated mem_out_rotate[15][27] = xx
Estimated mem_out_rotate[15][28] = xx
Estimated mem_out_rotate[15][29] = xx
Estimated mem_out_rotate[15][30] = xx
Estimated mem_out_rotate[15][31] = xx
Estimated mem_out_rotate[15][32] = xx
Estimated mem_out_rotate[15][33] = xx
Estimated mem_out_rotate[15][34] = xx
Estimated mem_out_rotate[15][35] = xx
Estimated mem_out_rotate[15][36] = xx
Estimated mem_out_rotate[15][37] = xx
Estimated mem_out_rotate[15][38] = xx
Estimated mem_out_rotate[15][39] = xx
Estimated mem_out_rotate[15][40] = xx
Estimated mem_out_rotate[15][41] = xx
Estimated mem_out_rotate[15][42] = xx
Estimated mem_out_rotate[15][43] = xx
Estimated mem_out_rotate[15][44] = xx
Estimated mem_out_rotate[16][0] = xx
Estimated mem_out_rotate[16][1] = xx
Estimated mem_out_rotate[16][2] = xx
Estimated mem_out_rotate[16][3] = xx
Estimated mem_out_rotate[16][4] = xx
Estimated mem_out_rotate[16][5] = xx
Estimated mem_out_rotate[16][6] = xx
Estimated mem_out_rotate[16][7] = xx
Estimated mem_out_rotate[16][8] = xx
Estimated mem_out_rotate[16][9] = xx
Estimated mem_out_rotate[16][10] = xx
Estimated mem_out_rotate[16][11] = xx
Estimated mem_out_rotate[16][12] = xx
Estimated mem_out_rotate[16][13] = xx
Estimated mem_out_rotate[16][14] = xx
Estimated mem_out_rotate[16][15] = xx
Estimated mem_out_rotate[16][16] = xx
Estimated mem_out_rotate[16][17] = xx
Estimated mem_out_rotate[16][18] = xx
Estimated mem_out_rotate[16][19] = xx
Estimated mem_out_rotate[16][20] = xx
Estimated mem_out_rotate[16][21] = xx
Estimated mem_out_rotate[16][22] = xx
Estimated mem_out_rotate[16][23] = xx
Estimated mem_out_rotate[16][24] = xx
Estimated mem_out_rotate[16][25] = xx
Estimated mem_out_rotate[16][26] = xx
Estimated mem_out_rotate[16][27] = xx
Estimated mem_out_rotate[16][28] = xx
Estimated mem_out_rotate[16][29] = xx
Estimated mem_out_rotate[16][30] = xx
Estimated mem_out_rotate[16][31] = xx
Estimated mem_out_rotate[16][32] = xx
Estimated mem_out_rotate[16][33] = xx
Estimated mem_out_rotate[16][34] = xx
Estimated mem_out_rotate[16][35] = xx
Estimated mem_out_rotate[16][36] = xx
Estimated mem_out_rotate[16][37] = xx
Estimated mem_out_rotate[16][38] = xx
Estimated mem_out_rotate[16][39] = xx
Estimated mem_out_rotate[16][40] = xx
Estimated mem_out_rotate[16][41] = xx
Estimated mem_out_rotate[16][42] = xx
Estimated mem_out_rotate[16][43] = xx
Estimated mem_out_rotate[16][44] = xx
Estimated mem_out_rotate[17][0] = xx
Estimated mem_out_rotate[17][1] = xx
Estimated mem_out_rotate[17][2] = xx
Estimated mem_out_rotate[17][3] = xx
Estimated mem_out_rotate[17][4] = xx
Estimated mem_out_rotate[17][5] = xx
Estimated mem_out_rotate[17][6] = xx
Estimated mem_out_rotate[17][7] = xx
Estimated mem_out_rotate[17][8] = xx
Estimated mem_out_rotate[17][9] = xx
Estimated mem_out_rotate[17][10] = xx
Estimated mem_out_rotate[17][11] = xx
Estimated mem_out_rotate[17][12] = xx
Estimated mem_out_rotate[17][13] = xx
Estimated mem_out_rotate[17][14] = xx
Estimated mem_out_rotate[17][15] = xx
Estimated mem_out_rotate[17][16] = xx
Estimated mem_out_rotate[17][17] = xx
Estimated mem_out_rotate[17][18] = xx
Estimated mem_out_rotate[17][19] = xx
Estimated mem_out_rotate[17][20] = xx
Estimated mem_out_rotate[17][21] = xx
Estimated mem_out_rotate[17][22] = xx
Estimated mem_out_rotate[17][23] = xx
Estimated mem_out_rotate[17][24] = xx
Estimated mem_out_rotate[17][25] = xx
Estimated mem_out_rotate[17][26] = xx
Estimated mem_out_rotate[17][27] = xx
Estimated mem_out_rotate[17][28] = xx
Estimated mem_out_rotate[17][29] = xx
Estimated mem_out_rotate[17][30] = xx
Estimated mem_out_rotate[17][31] = xx
Estimated mem_out_rotate[17][32] = xx
Estimated mem_out_rotate[17][33] = xx
Estimated mem_out_rotate[17][34] = xx
Estimated mem_out_rotate[17][35] = xx
Estimated mem_out_rotate[17][36] = xx
Estimated mem_out_rotate[17][37] = xx
Estimated mem_out_rotate[17][38] = xx
Estimated mem_out_rotate[17][39] = xx
Estimated mem_out_rotate[17][40] = xx
Estimated mem_out_rotate[17][41] = xx
Estimated mem_out_rotate[17][42] = xx
Estimated mem_out_rotate[17][43] = xx
Estimated mem_out_rotate[17][44] = xx
Estimated mem_out_rotate[18][0] = xx
Estimated mem_out_rotate[18][1] = xx
Estimated mem_out_rotate[18][2] = xx
Estimated mem_out_rotate[18][3] = xx
Estimated mem_out_rotate[18][4] = xx
Estimated mem_out_rotate[18][5] = xx
Estimated mem_out_rotate[18][6] = xx
Estimated mem_out_rotate[18][7] = xx
Estimated mem_out_rotate[18][8] = xx
Estimated mem_out_rotate[18][9] = xx
Estimated mem_out_rotate[18][10] = xx
Estimated mem_out_rotate[18][11] = xx
Estimated mem_out_rotate[18][12] = xx
Estimated mem_out_rotate[18][13] = xx
Estimated mem_out_rotate[18][14] = xx
Estimated mem_out_rotate[18][15] = xx
Estimated mem_out_rotate[18][16] = xx
Estimated mem_out_rotate[18][17] = xx
Estimated mem_out_rotate[18][18] = xx
Estimated mem_out_rotate[18][19] = xx
Estimated mem_out_rotate[18][20] = xx
Estimated mem_out_rotate[18][21] = xx
Estimated mem_out_rotate[18][22] = xx
Estimated mem_out_rotate[18][23] = xx
Estimated mem_out_rotate[18][24] = xx
Estimated mem_out_rotate[18][25] = xx
Estimated mem_out_rotate[18][26] = xx
Estimated mem_out_rotate[18][27] = xx
Estimated mem_out_rotate[18][28] = xx
Estimated mem_out_rotate[18][29] = xx
Estimated mem_out_rotate[18][30] = xx
Estimated mem_out_rotate[18][31] = xx
Estimated mem_out_rotate[18][32] = xx
Estimated mem_out_rotate[18][33] = xx
Estimated mem_out_rotate[18][34] = xx
Estimated mem_out_rotate[18][35] = xx
Estimated mem_out_rotate[18][36] = xx
Estimated mem_out_rotate[18][37] = xx
Estimated mem_out_rotate[18][38] = xx
Estimated mem_out_rotate[18][39] = xx
Estimated mem_out_rotate[18][40] = xx
Estimated mem_out_rotate[18][41] = xx
Estimated mem_out_rotate[18][42] = xx
Estimated mem_out_rotate[18][43] = xx
Estimated mem_out_rotate[18][44] = xx
Estimated mem_out_rotate[19][0] = xx
Estimated mem_out_rotate[19][1] = xx
Estimated mem_out_rotate[19][2] = xx
Estimated mem_out_rotate[19][3] = xx
Estimated mem_out_rotate[19][4] = xx
Estimated mem_out_rotate[19][5] = xx
Estimated mem_out_rotate[19][6] = xx
Estimated mem_out_rotate[19][7] = xx
Estimated mem_out_rotate[19][8] = xx
Estimated mem_out_rotate[19][9] = xx
Estimated mem_out_rotate[19][10] = xx
Estimated mem_out_rotate[19][11] = xx
Estimated mem_out_rotate[19][12] = xx
Estimated mem_out_rotate[19][13] = xx
Estimated mem_out_rotate[19][14] = xx
Estimated mem_out_rotate[19][15] = xx
Estimated mem_out_rotate[19][16] = xx
Estimated mem_out_rotate[19][17] = xx
Estimated mem_out_rotate[19][18] = xx
Estimated mem_out_rotate[19][19] = xx
Estimated mem_out_rotate[19][20] = xx
Estimated mem_out_rotate[19][21] = xx
Estimated mem_out_rotate[19][22] = xx
Estimated mem_out_rotate[19][23] = xx
Estimated mem_out_rotate[19][24] = xx
Estimated mem_out_rotate[19][25] = xx
Estimated mem_out_rotate[19][26] = xx
Estimated mem_out_rotate[19][27] = xx
Estimated mem_out_rotate[19][28] = xx
Estimated mem_out_rotate[19][29] = xx
Estimated mem_out_rotate[19][30] = xx
Estimated mem_out_rotate[19][31] = xx
Estimated mem_out_rotate[19][32] = xx
Estimated mem_out_rotate[19][33] = xx
Estimated mem_out_rotate[19][34] = xx
Estimated mem_out_rotate[19][35] = xx
Estimated mem_out_rotate[19][36] = xx
Estimated mem_out_rotate[19][37] = xx
Estimated mem_out_rotate[19][38] = xx
Estimated mem_out_rotate[19][39] = xx
Estimated mem_out_rotate[19][40] = xx
Estimated mem_out_rotate[19][41] = xx
Estimated mem_out_rotate[19][42] = xx
Estimated mem_out_rotate[19][43] = xx
Estimated mem_out_rotate[19][44] = xx
$finish called at time : 155 ns : File "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.465 ; gain = 0.652
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\top_module_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\control_unit.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\pixel_writer.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\coordinate_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\5490 i7\Downloads\Logic-Design-Project-ImageRot-Mir-HCMUT-251\HDL_image\HDL_image.srcs\sources_1\imports\HDLProject\memory_interface.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/coordinate_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coordinate_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/memory_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/pixel_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_unit(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.coordinate_mapper(HEIGHT=3,WIDTH...
Compiling module xil_defaultlib.pixel_writer
Compiling module xil_defaultlib.memory_interface(HEIGHT=3,WIDTH=...
Compiling module xil_defaultlib.top_module(HEIGHT=3,WIDTH=4)
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ms
Image size: 3x4
=== Input Image (mem_in) ===
01 02 03 04 
05 06 07 08 
09 0a 0b 0c 
=== Applying: Rotate Clockwise (90 deg CW) ===
time=5000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=15000 | Pixel [0,0] (in) -> [2,0] (out), value=01
time=25000 | Pixel [1,0] (in) -> [2,1] (out), value=02
time=35000 | Pixel [2,0] (in) -> [2,2] (out), value=03
time=45000 | Pixel [3,0] (in) -> [2,3] (out), value=04
time=55000 | Pixel [0,1] (in) -> [1,0] (out), value=05
time=65000 | Pixel [1,1] (in) -> [1,1] (out), value=06
time=75000 | Pixel [2,1] (in) -> [1,2] (out), value=07
time=85000 | Pixel [3,1] (in) -> [1,3] (out), value=08
time=95000 | Pixel [0,2] (in) -> [0,0] (out), value=09
time=105000 | Pixel [1,2] (in) -> [0,1] (out), value=0a
time=115000 | Pixel [2,2] (in) -> [0,2] (out), value=0b
time=125000 | Pixel [3,2] (in) -> [0,3] (out), value=0c
=== Processing finished ===
=== Output Image (mem_out) ===
09 05 01 
0a 06 02 
0b 07 03 
0c 08 04 
=== Debug mem_out contents ===
Estimated mem_out_rotate[0][0] = 09
Estimated mem_out_rotate[0][1] = 05
Estimated mem_out_rotate[0][2] = 01
Estimated mem_out_rotate[1][0] = 0a
Estimated mem_out_rotate[1][1] = 06
Estimated mem_out_rotate[1][2] = 02
Estimated mem_out_rotate[2][0] = 0b
Estimated mem_out_rotate[2][1] = 07
Estimated mem_out_rotate[2][2] = 03
Estimated mem_out_rotate[3][0] = 0c
Estimated mem_out_rotate[3][1] = 08
Estimated mem_out_rotate[3][2] = 04
$finish called at time : 155 ns : File "C:/Users/5490 i7/Downloads/Logic-Design-Project-ImageRot-Mir-HCMUT-251/HDL_image/HDL_image.srcs/sources_1/imports/HDLProject/top_module_tb.v" Line 234
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.465 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 23 14:52:43 2025...
