// Seed: 642949154
module module_0;
  id_1 :
  assert property (@(posedge 1) -1)
  else $unsigned(23);
  ;
  parameter id_2 = 1;
  assign module_1.id_2 = 0;
  assign id_1 = id_1;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    output wor  id_2
);
  logic id_4;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    output tri id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply1 id_4,
    output supply0 id_5
    , id_15,
    output uwire id_6,
    input wire id_7,
    input tri1 id_8,
    output tri id_9,
    input supply0 id_10,
    input supply0 id_11,
    input uwire id_12,
    output tri1 id_13
);
  tri1 [-1 : (  -1  !=  -1  )] id_16;
  assign id_13 = -1'b0;
  assign id_13 = 1 == 1;
  module_0 modCall_1 ();
  assign id_9  = -1;
  assign id_16 = -1 == id_8;
  wire id_17;
endmodule
