<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/impl/gwsynthesis/Lab 7.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/Lab 7.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/alexivanov/Desktop/UNI/FPGA/Lab 7/Lab 7/src/Lab 7.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Dec 26 09:41:46 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1103</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1776</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>9</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>10</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>11</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>n228_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n228_s8/F </td>
</tr>
<tr>
<td>3</td>
<td>spi_master_inst/n102_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_master_inst/n102_s0/F </td>
</tr>
<tr>
<td>4</td>
<td>spi_master_inst/n145_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_master_inst/n145_s2/F </td>
</tr>
<tr>
<td>5</td>
<td>spi_master_inst/n213_15</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>spi_master_inst/n213_s10/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>236.554(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n228_13!</h4>
<h4>No timing paths to get frequency of spi_master_inst/n102_3!</h4>
<h4>No timing paths to get frequency of spi_master_inst/n145_6!</h4>
<h4>No timing paths to get frequency of spi_master_inst/n213_15!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n228_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n228_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/n102_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/n102_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/n145_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/n145_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/n213_15</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>spi_master_inst/n213_15</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-8.265</td>
<td>spi_master_inst/fsm_state_1_s0/Q</td>
<td>fsm_next_state_0_s0/D</td>
<td>clk:[R]</td>
<td>n228_13:[F]</td>
<td>0.186</td>
<td>4.874</td>
<td>3.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.574</td>
<td>spi_master_inst/fsm_state_0_s1/Q</td>
<td>fsm_next_state_1_s0/D</td>
<td>clk:[R]</td>
<td>n228_13:[F]</td>
<td>0.186</td>
<td>4.874</td>
<td>2.816</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.319</td>
<td>spi_master_inst/fsm_state_1_s0/Q</td>
<td>spi_master_inst/current_bit_sample_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n102_3:[F]</td>
<td>0.186</td>
<td>4.874</td>
<td>2.561</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.127</td>
<td>spi_master_inst/current_bit_index_0_s3/Q</td>
<td>spi_master_inst/current_bit_sample_s0/D</td>
<td>clk:[R]</td>
<td>spi_master_inst/n102_3:[F]</td>
<td>0.186</td>
<td>4.874</td>
<td>2.369</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.184</td>
<td>spi_master_inst/current_bit_index_2_s1/Q</td>
<td>spi_master_inst/spi_mosi_s1/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n213_15:[R]</td>
<td>0.001</td>
<td>3.228</td>
<td>2.887</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.897</td>
<td>fsm_state_1_s0/Q</td>
<td>fsm_next_state_2_s0/D</td>
<td>clk:[R]</td>
<td>n228_13:[F]</td>
<td>0.186</td>
<td>4.874</td>
<td>1.140</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.826</td>
<td>spi_master_inst/current_bit_index_1_s1/Q</td>
<td>spi_master_inst/input_register_7_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n145_6:[F]</td>
<td>0.186</td>
<td>3.005</td>
<td>1.937</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.269</td>
<td>spi_master_inst/current_bit_index_2_s1/Q</td>
<td>spi_master_inst/input_register_5_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n145_6:[F]</td>
<td>0.186</td>
<td>3.005</td>
<td>1.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.269</td>
<td>spi_master_inst/current_bit_index_2_s1/Q</td>
<td>spi_master_inst/input_register_4_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n145_6:[F]</td>
<td>0.186</td>
<td>3.005</td>
<td>1.380</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.247</td>
<td>spi_master_inst/current_bit_index_1_s1/Q</td>
<td>spi_master_inst/input_register_6_s0/CE</td>
<td>clk:[R]</td>
<td>spi_master_inst/n145_6:[F]</td>
<td>0.186</td>
<td>3.005</td>
<td>1.358</td>
</tr>
<tr>
<td>11</td>
<td>2.270</td>
<td>spi_master_inst/input_register_6_s0/Q</td>
<td>spi_master_inst/rx_data_reg_6_s0/D</td>
<td>spi_master_inst/n145_6:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-3.005</td>
<td>0.849</td>
</tr>
<tr>
<td>12</td>
<td>2.270</td>
<td>spi_master_inst/input_register_4_s0/Q</td>
<td>spi_master_inst/rx_data_reg_4_s0/D</td>
<td>spi_master_inst/n145_6:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-3.005</td>
<td>0.849</td>
</tr>
<tr>
<td>13</td>
<td>2.347</td>
<td>spi_master_inst/input_register_7_s0/Q</td>
<td>spi_master_inst/rx_data_reg_7_s0/D</td>
<td>spi_master_inst/n145_6:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-3.005</td>
<td>0.772</td>
</tr>
<tr>
<td>14</td>
<td>2.347</td>
<td>spi_master_inst/input_register_5_s0/Q</td>
<td>spi_master_inst/rx_data_reg_5_s0/D</td>
<td>spi_master_inst/n145_6:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-3.005</td>
<td>0.772</td>
</tr>
<tr>
<td>15</td>
<td>3.172</td>
<td>spi_master_inst/rx_data_reg_7_s0/CE</td>
<td>spi_master_inst/rx_data_reg_7_s0/CE</td>
<td>spi_master_inst/n213_15:[R]</td>
<td>clk:[R]</td>
<td>0.369</td>
<td>-6.501</td>
<td>3.628</td>
</tr>
<tr>
<td>16</td>
<td>3.172</td>
<td>spi_master_inst/rx_data_reg_6_s0/CE</td>
<td>spi_master_inst/rx_data_reg_6_s0/CE</td>
<td>spi_master_inst/n213_15:[R]</td>
<td>clk:[R]</td>
<td>0.369</td>
<td>-6.501</td>
<td>3.628</td>
</tr>
<tr>
<td>17</td>
<td>3.172</td>
<td>spi_master_inst/rx_data_reg_5_s0/CE</td>
<td>spi_master_inst/rx_data_reg_5_s0/CE</td>
<td>spi_master_inst/n213_15:[R]</td>
<td>clk:[R]</td>
<td>0.369</td>
<td>-6.501</td>
<td>3.628</td>
</tr>
<tr>
<td>18</td>
<td>3.172</td>
<td>spi_master_inst/rx_data_reg_4_s0/CE</td>
<td>spi_master_inst/rx_data_reg_4_s0/CE</td>
<td>spi_master_inst/n213_15:[R]</td>
<td>clk:[R]</td>
<td>0.369</td>
<td>-6.501</td>
<td>3.628</td>
</tr>
<tr>
<td>19</td>
<td>4.215</td>
<td>fsm_next_state_0_s0/Q</td>
<td>fsm_state_0_s0/D</td>
<td>n228_13:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-4.874</td>
<td>0.772</td>
</tr>
<tr>
<td>20</td>
<td>4.215</td>
<td>fsm_next_state_1_s0/Q</td>
<td>fsm_state_1_s0/D</td>
<td>n228_13:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-4.874</td>
<td>0.772</td>
</tr>
<tr>
<td>21</td>
<td>4.215</td>
<td>fsm_next_state_2_s0/Q</td>
<td>fsm_state_2_s0/D</td>
<td>n228_13:[F]</td>
<td>clk:[R]</td>
<td>0.184</td>
<td>-4.874</td>
<td>0.772</td>
</tr>
<tr>
<td>22</td>
<td>5.556</td>
<td>spi_master_inst/current_bit_sample_s0/Q</td>
<td>spi_master_inst/spi_mosi_s1/D</td>
<td>spi_master_inst/n102_3:[F]</td>
<td>spi_master_inst/n213_15:[R]</td>
<td>5.000</td>
<td>-1.646</td>
<td>1.020</td>
</tr>
<tr>
<td>23</td>
<td>32.810</td>
<td>theta_16_s0/Q</td>
<td>cordic_inst/u_cordic/[0].U/x_1_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.192</td>
</tr>
<tr>
<td>24</td>
<td>32.845</td>
<td>theta_16_s0/Q</td>
<td>cordic_inst/u_cordic/[0].U/x_1_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.157</td>
</tr>
<tr>
<td>25</td>
<td>32.880</td>
<td>theta_16_s0/Q</td>
<td>cordic_inst/u_cordic/[0].U/x_1_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.122</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.817</td>
<td>fsm_next_state_0_s0/Q</td>
<td>fsm_state_0_s0/D</td>
<td>n228_13:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-3.512</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.817</td>
<td>fsm_next_state_1_s0/Q</td>
<td>fsm_state_1_s0/D</td>
<td>n228_13:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-3.512</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.817</td>
<td>fsm_next_state_2_s0/Q</td>
<td>fsm_state_2_s0/D</td>
<td>n228_13:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-3.512</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.205</td>
<td>spi_master_inst/rx_data_reg_7_s0/CE</td>
<td>spi_master_inst/rx_data_reg_7_s0/CE</td>
<td>spi_master_inst/n213_15:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.205</td>
<td>spi_master_inst/rx_data_reg_6_s0/CE</td>
<td>spi_master_inst/rx_data_reg_6_s0/CE</td>
<td>spi_master_inst/n213_15:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.205</td>
<td>spi_master_inst/rx_data_reg_5_s0/CE</td>
<td>spi_master_inst/rx_data_reg_5_s0/CE</td>
<td>spi_master_inst/n213_15:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.205</td>
<td>spi_master_inst/rx_data_reg_4_s0/CE</td>
<td>spi_master_inst/rx_data_reg_4_s0/CE</td>
<td>spi_master_inst/n213_15:[R]</td>
<td>clk:[R]</td>
<td>-0.001</td>
<td>-4.638</td>
<td>2.477</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.602</td>
<td>spi_master_inst/input_register_7_s0/Q</td>
<td>spi_master_inst/rx_data_reg_7_s0/D</td>
<td>spi_master_inst/n145_6:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-2.297</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.602</td>
<td>spi_master_inst/input_register_5_s0/Q</td>
<td>spi_master_inst/rx_data_reg_5_s0/D</td>
<td>spi_master_inst/n145_6:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-2.297</td>
<td>0.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.597</td>
<td>spi_master_inst/input_register_6_s0/Q</td>
<td>spi_master_inst/rx_data_reg_6_s0/D</td>
<td>spi_master_inst/n145_6:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-2.297</td>
<td>0.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.597</td>
<td>spi_master_inst/input_register_4_s0/Q</td>
<td>spi_master_inst/rx_data_reg_4_s0/D</td>
<td>spi_master_inst/n145_6:[F]</td>
<td>clk:[R]</td>
<td>-0.186</td>
<td>-2.297</td>
<td>0.560</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>uart_tx_inst/current_bit_s4/Q</td>
<td>uart_tx_inst/current_bit_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>uart_tx_inst/cycle_counter_2_s0/Q</td>
<td>uart_tx_inst/cycle_counter_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>uart_tx_inst/cycle_counter_6_s0/Q</td>
<td>uart_tx_inst/cycle_counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>uart_tx_inst/bit_counter_3_s0/Q</td>
<td>uart_tx_inst/bit_counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>spi_master_inst/spi_clk_source_s1/Q</td>
<td>spi_master_inst/spi_clk_source_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>spi_master_inst/spi_clock_timer_reg_8_s0/Q</td>
<td>spi_master_inst/spi_clock_timer_reg_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>uart_buffer_0_s2/Q</td>
<td>uart_buffer_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>uart_buffer_4_s2/Q</td>
<td>uart_buffer_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>uart_buffer_7_s2/Q</td>
<td>uart_buffer_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>ms_timer_reg_0_s0/Q</td>
<td>ms_timer_reg_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>ms_timer_reg_3_s0/Q</td>
<td>ms_timer_reg_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>ms_timer_reg_7_s0/Q</td>
<td>ms_timer_reg_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>ms_timer_reg_9_s0/Q</td>
<td>ms_timer_reg_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>ms_timer_reg_13_s0/Q</td>
<td>ms_timer_reg_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ms_timer_reg_19_s0</td>
</tr>
<tr>
<td>2</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ms_timer_reg_17_s0</td>
</tr>
<tr>
<td>3</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ms_timer_reg_15_s0</td>
</tr>
<tr>
<td>4</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ms_timer_reg_11_s0</td>
</tr>
<tr>
<td>5</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>ms_timer_reg_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>miso_ss_s2</td>
</tr>
<tr>
<td>7</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>DAC_value_reg_7_s1</td>
</tr>
<tr>
<td>8</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cordic_inst/u_cordic/[0].U/x_1_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cordic_inst/u_cordic/[2].U/z_1_8_s0</td>
</tr>
<tr>
<td>10</td>
<td>14.670</td>
<td>15.670</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cordic_inst/u_cordic/[7].U/z_1_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/fsm_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_next_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n228_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>spi_master_inst/fsm_state_1_s0/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/fsm_state_1_s0/Q</td>
</tr>
<tr>
<td>823.151</td>
<td>1.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C41[2][B]</td>
<td>n308_s2/I1</td>
</tr>
<tr>
<td>823.700</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C41[2][B]</td>
<td style=" background: #97FFFF;">n308_s2/F</td>
</tr>
<tr>
<td>823.702</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[1][B]</td>
<td>n233_s22/I1</td>
</tr>
<tr>
<td>824.251</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[1][B]</td>
<td style=" background: #97FFFF;">n233_s22/F</td>
</tr>
<tr>
<td>824.253</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[1][A]</td>
<td>n233_s21/I0</td>
</tr>
<tr>
<td>824.823</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C41[1][A]</td>
<td style=" background: #97FFFF;">n233_s21/F</td>
</tr>
<tr>
<td>824.823</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[1][A]</td>
<td style=" font-weight:bold;">fsm_next_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n228_13</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R43C42[0][B]</td>
<td>n228_s8/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C41[1][A]</td>
<td>fsm_next_state_0_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_next_state_0_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C41[1][A]</td>
<td>fsm_next_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.874</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.668, 47.557%; route: 1.607, 45.829%; tC2Q: 0.232, 6.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>824.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/fsm_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_next_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n228_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[1][A]</td>
<td>spi_master_inst/fsm_state_0_s1/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R12C41[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/fsm_state_0_s1/Q</td>
</tr>
<tr>
<td>823.067</td>
<td>1.520</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>n308_s4/I1</td>
</tr>
<tr>
<td>823.616</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td style=" background: #97FFFF;">n308_s4/F</td>
</tr>
<tr>
<td>823.761</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td>n230_s13/I0</td>
</tr>
<tr>
<td>824.131</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td style=" background: #97FFFF;">n230_s13/F</td>
</tr>
<tr>
<td>824.132</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td style=" font-weight:bold;">fsm_next_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n228_13</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R43C42[0][B]</td>
<td>n228_s8/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td>fsm_next_state_1_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_next_state_1_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C41[0][A]</td>
<td>fsm_next_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.874</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 32.666%; route: 1.664, 59.096%; tC2Q: 0.232, 8.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/fsm_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n102_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][A]</td>
<td>spi_master_inst/fsm_state_1_s0/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R12C41[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/fsm_state_1_s0/Q</td>
</tr>
<tr>
<td>822.074</td>
<td>0.526</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C45[2][B]</td>
<td>spi_master_inst/n97_s1/I0</td>
</tr>
<tr>
<td>822.644</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C45[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n97_s1/F</td>
</tr>
<tr>
<td>823.876</td>
<td>1.233</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C41[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_sample_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n102_3</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R12C39[3][B]</td>
<td>spi_master_inst/n102_s0/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[2][B]</td>
<td>spi_master_inst/current_bit_sample_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C41[2][B]</td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.874</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 22.254%; route: 1.759, 68.688%; tC2Q: 0.232, 9.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n102_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[2][A]</td>
<td>spi_master_inst/current_bit_index_0_s3/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R12C42[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_0_s3/Q</td>
</tr>
<tr>
<td>822.897</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[2][A]</td>
<td>spi_master_inst/n106_s26/I2</td>
</tr>
<tr>
<td>823.467</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C41[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n106_s26/F</td>
</tr>
<tr>
<td>823.467</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C41[2][A]</td>
<td>spi_master_inst/n106_s23/I0</td>
</tr>
<tr>
<td>823.572</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C41[2][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n106_s23/O</td>
</tr>
<tr>
<td>823.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C41[2][B]</td>
<td>spi_master_inst/n106_s21/I1</td>
</tr>
<tr>
<td>823.677</td>
<td>0.105</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C41[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n106_s21/O</td>
</tr>
<tr>
<td>823.684</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C41[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_sample_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n102_3</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R12C39[3][B]</td>
<td>spi_master_inst/n102_s0/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[2][B]</td>
<td>spi_master_inst/current_bit_sample_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C41[2][B]</td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.874</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.780, 32.923%; route: 1.357, 57.284%; tC2Q: 0.232, 9.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1009.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1003.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/spi_mosi_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n213_15:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1004.229</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.500</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][B]</td>
<td>spi_master_inst/current_bit_index_2_s1/CLK</td>
</tr>
<tr>
<td>1006.732</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R12C45[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_2_s1/Q</td>
</tr>
<tr>
<td>1007.165</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[3][A]</td>
<td>spi_master_inst/n96_s1/I2</td>
</tr>
<tr>
<td>1007.735</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C43[3][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n96_s1/F</td>
</tr>
<tr>
<td>1009.387</td>
<td>1.652</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_mosi_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_15</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R12C42[1][A]</td>
<td>spi_master_inst/n213_s10/F</td>
</tr>
<tr>
<td>1003.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[B]</td>
<td>spi_master_inst/spi_mosi_s1/G</td>
</tr>
<tr>
<td>1003.238</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/spi_mosi_s1</td>
</tr>
<tr>
<td>1003.203</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR42[B]</td>
<td>spi_master_inst/spi_mosi_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.228</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 19.742%; route: 2.085, 72.222%; tC2Q: 0.232, 8.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>816.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_next_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n228_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][A]</td>
<td>fsm_state_1_s0/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R42C41[1][A]</td>
<td style=" font-weight:bold;">fsm_state_1_s0/Q</td>
</tr>
<tr>
<td>821.993</td>
<td>0.446</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>n227_s5/I1</td>
</tr>
<tr>
<td>822.455</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td style=" background: #97FFFF;">n227_s5/F</td>
</tr>
<tr>
<td>822.455</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td style=" font-weight:bold;">fsm_next_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n228_13</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R43C42[0][B]</td>
<td>n228_s8/F</td>
</tr>
<tr>
<td>816.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>fsm_next_state_2_s0/G</td>
</tr>
<tr>
<td>816.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_next_state_2_s0</td>
</tr>
<tr>
<td>816.558</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>fsm_next_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-4.874</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 40.538%; route: 0.446, 39.105%; tC2Q: 0.232, 20.357%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>823.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/input_register_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n145_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>spi_master_inst/current_bit_index_1_s1/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R12C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_1_s1/Q</td>
</tr>
<tr>
<td>821.959</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td>spi_master_inst/n155_s1/I1</td>
</tr>
<tr>
<td>822.529</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C44[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n155_s1/F</td>
</tr>
<tr>
<td>823.252</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_6</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R12C42[2][B]</td>
<td>spi_master_inst/n145_s2/F</td>
</tr>
<tr>
<td>818.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>spi_master_inst/input_register_7_s0/G</td>
</tr>
<tr>
<td>818.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/input_register_7_s0</td>
</tr>
<tr>
<td>818.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>spi_master_inst/input_register_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 29.428%; route: 1.135, 58.594%; tC2Q: 0.232, 11.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/input_register_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n145_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][B]</td>
<td>spi_master_inst/current_bit_index_2_s1/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R12C45[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_2_s1/Q</td>
</tr>
<tr>
<td>821.980</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td>spi_master_inst/n159_s1/I2</td>
</tr>
<tr>
<td>822.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C43[2][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n159_s1/F</td>
</tr>
<tr>
<td>822.695</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_6</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R12C42[2][B]</td>
<td>spi_master_inst/n145_s2/F</td>
</tr>
<tr>
<td>818.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>spi_master_inst/input_register_5_s0/G</td>
</tr>
<tr>
<td>818.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/input_register_5_s0</td>
</tr>
<tr>
<td>818.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>spi_master_inst/input_register_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 41.318%; route: 0.578, 41.865%; tC2Q: 0.232, 16.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/input_register_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n145_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[0][B]</td>
<td>spi_master_inst/current_bit_index_2_s1/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R12C45[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_2_s1/Q</td>
</tr>
<tr>
<td>821.980</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td>spi_master_inst/n161_s1/I3</td>
</tr>
<tr>
<td>822.550</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C43[1][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n161_s1/F</td>
</tr>
<tr>
<td>822.695</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_6</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R12C42[2][B]</td>
<td>spi_master_inst/n145_s2/F</td>
</tr>
<tr>
<td>818.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>spi_master_inst/input_register_4_s0/G</td>
</tr>
<tr>
<td>818.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/input_register_4_s0</td>
</tr>
<tr>
<td>818.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>spi_master_inst/input_register_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 41.318%; route: 0.578, 41.865%; tC2Q: 0.232, 16.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>822.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>818.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_index_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/input_register_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n145_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>819.044</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>821.315</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C45[2][A]</td>
<td>spi_master_inst/current_bit_index_1_s1/CLK</td>
</tr>
<tr>
<td>821.547</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R12C45[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_index_1_s1/Q</td>
</tr>
<tr>
<td>821.959</td>
<td>0.411</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td>spi_master_inst/n157_s1/I3</td>
</tr>
<tr>
<td>822.529</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C44[0][B]</td>
<td style=" background: #97FFFF;">spi_master_inst/n157_s1/F</td>
</tr>
<tr>
<td>822.673</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_6</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R12C42[2][B]</td>
<td>spi_master_inst/n145_s2/F</td>
</tr>
<tr>
<td>818.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/input_register_6_s0/G</td>
</tr>
<tr>
<td>818.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/input_register_6_s0</td>
</tr>
<tr>
<td>818.426</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/input_register_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.570, 41.985%; route: 0.556, 40.926%; tC2Q: 0.232, 17.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_6</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R12C42[2][B]</td>
<td>spi_master_inst/n145_s2/F</td>
</tr>
<tr>
<td>1188.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/input_register_6_s0/G</td>
</tr>
<tr>
<td>1188.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_6_s0/Q</td>
</tr>
<tr>
<td>1189.345</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>spi_master_inst/rx_data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 72.674%; tC2Q: 0.232, 27.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_6</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R12C42[2][B]</td>
<td>spi_master_inst/n145_s2/F</td>
</tr>
<tr>
<td>1188.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>spi_master_inst/input_register_4_s0/G</td>
</tr>
<tr>
<td>1188.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_4_s0/Q</td>
</tr>
<tr>
<td>1189.345</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>spi_master_inst/rx_data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.617, 72.674%; tC2Q: 0.232, 27.326%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_6</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R12C42[2][B]</td>
<td>spi_master_inst/n145_s2/F</td>
</tr>
<tr>
<td>1188.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>spi_master_inst/input_register_7_s0/G</td>
</tr>
<tr>
<td>1188.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_7_s0/Q</td>
</tr>
<tr>
<td>1189.268</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>spi_master_inst/rx_data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 69.961%; tC2Q: 0.232, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1189.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_6</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R12C42[2][B]</td>
<td>spi_master_inst/n145_s2/F</td>
</tr>
<tr>
<td>1188.496</td>
<td>3.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>spi_master_inst/input_register_5_s0/G</td>
</tr>
<tr>
<td>1188.728</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_5_s0/Q</td>
</tr>
<tr>
<td>1189.268</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>spi_master_inst/rx_data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.496, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 69.961%; tC2Q: 0.232, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1373.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1376.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_15:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_15</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R12C42[1][A]</td>
<td>spi_master_inst/n213_s10/F</td>
</tr>
<tr>
<td>1373.628</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1374.599</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1376.870</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>spi_master_inst/rx_data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1376.835</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td>1376.800</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.628, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1373.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1376.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_15:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_15</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R12C42[1][A]</td>
<td>spi_master_inst/n213_s10/F</td>
</tr>
<tr>
<td>1373.628</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1374.599</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1376.870</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>spi_master_inst/rx_data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1376.835</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td>1376.800</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.628, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1373.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1376.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_15:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_15</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R12C42[1][A]</td>
<td>spi_master_inst/n213_s10/F</td>
</tr>
<tr>
<td>1373.628</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1374.599</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1376.870</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>spi_master_inst/rx_data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1376.835</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td>1376.800</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.628, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1373.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1376.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_15:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.000</td>
<td>1370.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_15</td>
</tr>
<tr>
<td>1370.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R12C42[1][A]</td>
<td>spi_master_inst/n213_s10/F</td>
</tr>
<tr>
<td>1373.628</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1370.369</td>
<td>1370.369</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1370.369</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1374.599</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1376.870</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>spi_master_inst/rx_data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1376.835</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td>1376.800</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>6.501</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.369</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 3.628, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1187.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm_next_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n228_13:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n228_13</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R43C42[0][B]</td>
<td>n228_s8/F</td>
</tr>
<tr>
<td>1186.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C41[1][A]</td>
<td>fsm_next_state_0_s0/G</td>
</tr>
<tr>
<td>1186.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R43C41[1][A]</td>
<td style=" font-weight:bold;">fsm_next_state_0_s0/Q</td>
</tr>
<tr>
<td>1187.400</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" font-weight:bold;">fsm_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>fsm_state_0_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_state_0_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>fsm_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.874</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 69.961%; tC2Q: 0.232, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1187.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm_next_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n228_13:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n228_13</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R43C42[0][B]</td>
<td>n228_s8/F</td>
</tr>
<tr>
<td>1186.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td>fsm_next_state_1_s0/G</td>
</tr>
<tr>
<td>1186.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td style=" font-weight:bold;">fsm_next_state_1_s0/Q</td>
</tr>
<tr>
<td>1187.400</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[1][A]</td>
<td style=" font-weight:bold;">fsm_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][A]</td>
<td>fsm_state_1_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_state_1_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C41[1][A]</td>
<td>fsm_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.874</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 69.961%; tC2Q: 0.232, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1187.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1191.615</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm_next_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n228_13:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.000</td>
<td>1185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n228_13</td>
</tr>
<tr>
<td>1185.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R43C42[0][B]</td>
<td>n228_s8/F</td>
</tr>
<tr>
<td>1186.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>fsm_next_state_2_s0/G</td>
</tr>
<tr>
<td>1186.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td style=" font-weight:bold;">fsm_next_state_2_s0/Q</td>
</tr>
<tr>
<td>1187.400</td>
<td>0.540</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C42[1][A]</td>
<td style=" font-weight:bold;">fsm_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1185.184</td>
<td>1185.184</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1185.184</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1189.414</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1191.685</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[1][A]</td>
<td>fsm_state_2_s0/CLK</td>
</tr>
<tr>
<td>1191.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_state_2_s0</td>
</tr>
<tr>
<td>1191.615</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C42[1][A]</td>
<td>fsm_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.874</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 69.961%; tC2Q: 0.232, 30.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/current_bit_sample_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/spi_mosi_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n102_3:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>spi_master_inst/n213_15:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n102_3</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R12C39[3][B]</td>
<td>spi_master_inst/n102_s0/F</td>
</tr>
<tr>
<td>6.628</td>
<td>1.628</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C41[2][B]</td>
<td>spi_master_inst/current_bit_sample_s0/G</td>
</tr>
<tr>
<td>6.860</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R40C41[2][B]</td>
<td style=" font-weight:bold;">spi_master_inst/current_bit_sample_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>0.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR42[B]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_mosi_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_15</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R12C42[1][A]</td>
<td>spi_master_inst/n213_s10/F</td>
</tr>
<tr>
<td>13.273</td>
<td>3.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[B]</td>
<td>spi_master_inst/spi_mosi_s1/G</td>
</tr>
<tr>
<td>13.238</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/spi_mosi_s1</td>
</tr>
<tr>
<td>13.203</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR42[B]</td>
<td>spi_master_inst/spi_mosi_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.628, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.788, 77.250%; tC2Q: 0.232, 22.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.273, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>theta_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cordic_inst/u_cordic/[0].U/x_1_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45[1][B]</td>
<td>theta_16_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R41C45[1][B]</td>
<td style=" font-weight:bold;">theta_16_s0/Q</td>
</tr>
<tr>
<td>8.141</td>
<td>1.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[3][A]</td>
<td>cordic_inst/theta_i_d[16]_s3/I0</td>
</tr>
<tr>
<td>8.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R26C37[3][A]</td>
<td style=" background: #97FFFF;">cordic_inst/theta_i_d[16]_s3/F</td>
</tr>
<tr>
<td>9.660</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>cordic_inst/u_cordic/[0].U/n192_1_s/CIN</td>
</tr>
<tr>
<td>9.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n192_1_s/COUT</td>
</tr>
<tr>
<td>9.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>cordic_inst/u_cordic/[0].U/n191_1_s/CIN</td>
</tr>
<tr>
<td>9.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n191_1_s/COUT</td>
</tr>
<tr>
<td>9.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>cordic_inst/u_cordic/[0].U/n190_1_s/CIN</td>
</tr>
<tr>
<td>9.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n190_1_s/COUT</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>cordic_inst/u_cordic/[0].U/n189_1_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n189_1_s/COUT</td>
</tr>
<tr>
<td>9.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>cordic_inst/u_cordic/[0].U/n188_1_s/CIN</td>
</tr>
<tr>
<td>9.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n188_1_s/COUT</td>
</tr>
<tr>
<td>9.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>cordic_inst/u_cordic/[0].U/n187_1_s/CIN</td>
</tr>
<tr>
<td>9.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n187_1_s/COUT</td>
</tr>
<tr>
<td>9.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>cordic_inst/u_cordic/[0].U/n186_1_s/CIN</td>
</tr>
<tr>
<td>9.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n186_1_s/COUT</td>
</tr>
<tr>
<td>9.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>cordic_inst/u_cordic/[0].U/n185_1_s/CIN</td>
</tr>
<tr>
<td>9.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n185_1_s/COUT</td>
</tr>
<tr>
<td>9.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][B]</td>
<td>cordic_inst/u_cordic/[0].U/n184_1_s/CIN</td>
</tr>
<tr>
<td>9.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n184_1_s/COUT</td>
</tr>
<tr>
<td>9.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[2][A]</td>
<td>cordic_inst/u_cordic/[0].U/n183_1_s/CIN</td>
</tr>
<tr>
<td>10.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[2][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n183_1_s/COUT</td>
</tr>
<tr>
<td>10.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[2][B]</td>
<td>cordic_inst/u_cordic/[0].U/n182_1_s/CIN</td>
</tr>
<tr>
<td>10.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[2][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n182_1_s/COUT</td>
</tr>
<tr>
<td>10.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[0][A]</td>
<td>cordic_inst/u_cordic/[0].U/n181_1_s/CIN</td>
</tr>
<tr>
<td>10.083</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n181_1_s/COUT</td>
</tr>
<tr>
<td>10.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[0][B]</td>
<td>cordic_inst/u_cordic/[0].U/n180_1_s/CIN</td>
</tr>
<tr>
<td>10.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[0][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n180_1_s/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[1][A]</td>
<td>cordic_inst/u_cordic/[0].U/n179_1_s/CIN</td>
</tr>
<tr>
<td>10.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n179_1_s/COUT</td>
</tr>
<tr>
<td>10.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[1][B]</td>
<td>cordic_inst/u_cordic/[0].U/n178_1_s/CIN</td>
</tr>
<tr>
<td>10.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n178_1_s/COUT</td>
</tr>
<tr>
<td>10.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[2][A]</td>
<td>cordic_inst/u_cordic/[0].U/n177_1_s/CIN</td>
</tr>
<tr>
<td>10.224</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[2][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n177_1_s/COUT</td>
</tr>
<tr>
<td>10.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[2][B]</td>
<td>cordic_inst/u_cordic/[0].U/n176_1_s/CIN</td>
</tr>
<tr>
<td>10.694</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[2][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n176_1_s/SUM</td>
</tr>
<tr>
<td>10.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[2][B]</td>
<td style=" font-weight:bold;">cordic_inst/u_cordic/[0].U/x_1_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.538</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[2][B]</td>
<td>cordic_inst/u_cordic/[0].U/x_1_16_s0/CLK</td>
</tr>
<tr>
<td>43.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C39[2][B]</td>
<td>cordic_inst/u_cordic/[0].U/x_1_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.486, 35.450%; route: 2.474, 59.016%; tC2Q: 0.232, 5.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>theta_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cordic_inst/u_cordic/[0].U/x_1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45[1][B]</td>
<td>theta_16_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R41C45[1][B]</td>
<td style=" font-weight:bold;">theta_16_s0/Q</td>
</tr>
<tr>
<td>8.141</td>
<td>1.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[3][A]</td>
<td>cordic_inst/theta_i_d[16]_s3/I0</td>
</tr>
<tr>
<td>8.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R26C37[3][A]</td>
<td style=" background: #97FFFF;">cordic_inst/theta_i_d[16]_s3/F</td>
</tr>
<tr>
<td>9.660</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>cordic_inst/u_cordic/[0].U/n192_1_s/CIN</td>
</tr>
<tr>
<td>9.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n192_1_s/COUT</td>
</tr>
<tr>
<td>9.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>cordic_inst/u_cordic/[0].U/n191_1_s/CIN</td>
</tr>
<tr>
<td>9.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n191_1_s/COUT</td>
</tr>
<tr>
<td>9.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>cordic_inst/u_cordic/[0].U/n190_1_s/CIN</td>
</tr>
<tr>
<td>9.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n190_1_s/COUT</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>cordic_inst/u_cordic/[0].U/n189_1_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n189_1_s/COUT</td>
</tr>
<tr>
<td>9.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>cordic_inst/u_cordic/[0].U/n188_1_s/CIN</td>
</tr>
<tr>
<td>9.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n188_1_s/COUT</td>
</tr>
<tr>
<td>9.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>cordic_inst/u_cordic/[0].U/n187_1_s/CIN</td>
</tr>
<tr>
<td>9.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n187_1_s/COUT</td>
</tr>
<tr>
<td>9.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>cordic_inst/u_cordic/[0].U/n186_1_s/CIN</td>
</tr>
<tr>
<td>9.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n186_1_s/COUT</td>
</tr>
<tr>
<td>9.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>cordic_inst/u_cordic/[0].U/n185_1_s/CIN</td>
</tr>
<tr>
<td>9.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n185_1_s/COUT</td>
</tr>
<tr>
<td>9.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][B]</td>
<td>cordic_inst/u_cordic/[0].U/n184_1_s/CIN</td>
</tr>
<tr>
<td>9.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n184_1_s/COUT</td>
</tr>
<tr>
<td>9.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[2][A]</td>
<td>cordic_inst/u_cordic/[0].U/n183_1_s/CIN</td>
</tr>
<tr>
<td>10.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[2][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n183_1_s/COUT</td>
</tr>
<tr>
<td>10.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[2][B]</td>
<td>cordic_inst/u_cordic/[0].U/n182_1_s/CIN</td>
</tr>
<tr>
<td>10.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[2][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n182_1_s/COUT</td>
</tr>
<tr>
<td>10.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[0][A]</td>
<td>cordic_inst/u_cordic/[0].U/n181_1_s/CIN</td>
</tr>
<tr>
<td>10.083</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n181_1_s/COUT</td>
</tr>
<tr>
<td>10.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[0][B]</td>
<td>cordic_inst/u_cordic/[0].U/n180_1_s/CIN</td>
</tr>
<tr>
<td>10.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[0][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n180_1_s/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[1][A]</td>
<td>cordic_inst/u_cordic/[0].U/n179_1_s/CIN</td>
</tr>
<tr>
<td>10.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n179_1_s/COUT</td>
</tr>
<tr>
<td>10.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[1][B]</td>
<td>cordic_inst/u_cordic/[0].U/n178_1_s/CIN</td>
</tr>
<tr>
<td>10.188</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n178_1_s/COUT</td>
</tr>
<tr>
<td>10.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[2][A]</td>
<td>cordic_inst/u_cordic/[0].U/n177_1_s/CIN</td>
</tr>
<tr>
<td>10.658</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[2][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n177_1_s/SUM</td>
</tr>
<tr>
<td>10.658</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[2][A]</td>
<td style=" font-weight:bold;">cordic_inst/u_cordic/[0].U/x_1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.538</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[2][A]</td>
<td>cordic_inst/u_cordic/[0].U/x_1_15_s0/CLK</td>
</tr>
<tr>
<td>43.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C39[2][A]</td>
<td>cordic_inst/u_cordic/[0].U/x_1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.451, 34.904%; route: 2.474, 59.516%; tC2Q: 0.232, 5.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.880</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>theta_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cordic_inst/u_cordic/[0].U/x_1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45[1][B]</td>
<td>theta_16_s0/CLK</td>
</tr>
<tr>
<td>6.733</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>36</td>
<td>R41C45[1][B]</td>
<td style=" font-weight:bold;">theta_16_s0/Q</td>
</tr>
<tr>
<td>8.141</td>
<td>1.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[3][A]</td>
<td>cordic_inst/theta_i_d[16]_s3/I0</td>
</tr>
<tr>
<td>8.594</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R26C37[3][A]</td>
<td style=" background: #97FFFF;">cordic_inst/theta_i_d[16]_s3/F</td>
</tr>
<tr>
<td>9.660</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[0][B]</td>
<td>cordic_inst/u_cordic/[0].U/n192_1_s/CIN</td>
</tr>
<tr>
<td>9.696</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[0][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n192_1_s/COUT</td>
</tr>
<tr>
<td>9.696</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][A]</td>
<td>cordic_inst/u_cordic/[0].U/n191_1_s/CIN</td>
</tr>
<tr>
<td>9.731</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n191_1_s/COUT</td>
</tr>
<tr>
<td>9.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[1][B]</td>
<td>cordic_inst/u_cordic/[0].U/n190_1_s/CIN</td>
</tr>
<tr>
<td>9.766</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n190_1_s/COUT</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][A]</td>
<td>cordic_inst/u_cordic/[0].U/n189_1_s/CIN</td>
</tr>
<tr>
<td>9.801</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n189_1_s/COUT</td>
</tr>
<tr>
<td>9.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C37[2][B]</td>
<td>cordic_inst/u_cordic/[0].U/n188_1_s/CIN</td>
</tr>
<tr>
<td>9.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C37[2][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n188_1_s/COUT</td>
</tr>
<tr>
<td>9.836</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][A]</td>
<td>cordic_inst/u_cordic/[0].U/n187_1_s/CIN</td>
</tr>
<tr>
<td>9.872</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n187_1_s/COUT</td>
</tr>
<tr>
<td>9.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[0][B]</td>
<td>cordic_inst/u_cordic/[0].U/n186_1_s/CIN</td>
</tr>
<tr>
<td>9.907</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[0][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n186_1_s/COUT</td>
</tr>
<tr>
<td>9.907</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][A]</td>
<td>cordic_inst/u_cordic/[0].U/n185_1_s/CIN</td>
</tr>
<tr>
<td>9.942</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n185_1_s/COUT</td>
</tr>
<tr>
<td>9.942</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[1][B]</td>
<td>cordic_inst/u_cordic/[0].U/n184_1_s/CIN</td>
</tr>
<tr>
<td>9.977</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[1][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n184_1_s/COUT</td>
</tr>
<tr>
<td>9.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[2][A]</td>
<td>cordic_inst/u_cordic/[0].U/n183_1_s/CIN</td>
</tr>
<tr>
<td>10.012</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[2][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n183_1_s/COUT</td>
</tr>
<tr>
<td>10.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C38[2][B]</td>
<td>cordic_inst/u_cordic/[0].U/n182_1_s/CIN</td>
</tr>
<tr>
<td>10.048</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C38[2][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n182_1_s/COUT</td>
</tr>
<tr>
<td>10.048</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[0][A]</td>
<td>cordic_inst/u_cordic/[0].U/n181_1_s/CIN</td>
</tr>
<tr>
<td>10.083</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n181_1_s/COUT</td>
</tr>
<tr>
<td>10.083</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[0][B]</td>
<td>cordic_inst/u_cordic/[0].U/n180_1_s/CIN</td>
</tr>
<tr>
<td>10.118</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[0][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n180_1_s/COUT</td>
</tr>
<tr>
<td>10.118</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[1][A]</td>
<td>cordic_inst/u_cordic/[0].U/n179_1_s/CIN</td>
</tr>
<tr>
<td>10.153</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][A]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n179_1_s/COUT</td>
</tr>
<tr>
<td>10.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C39[1][B]</td>
<td>cordic_inst/u_cordic/[0].U/n178_1_s/CIN</td>
</tr>
<tr>
<td>10.623</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][B]</td>
<td style=" background: #97FFFF;">cordic_inst/u_cordic/[0].U/n178_1_s/SUM</td>
</tr>
<tr>
<td>10.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C39[1][B]</td>
<td style=" font-weight:bold;">cordic_inst/u_cordic/[0].U/x_1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>41.267</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.538</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[1][B]</td>
<td>cordic_inst/u_cordic/[0].U/x_1_14_s0/CLK</td>
</tr>
<tr>
<td>43.503</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C39[1][B]</td>
<td>cordic_inst/u_cordic/[0].U/x_1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.416, 34.348%; route: 2.474, 60.024%; tC2Q: 0.232, 5.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 4.230, 65.063%; route: 2.271, 34.937%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm_next_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n228_13:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n228_13</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R43C42[0][B]</td>
<td>n228_s8/F</td>
</tr>
<tr>
<td>816.125</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C41[1][A]</td>
<td>fsm_next_state_0_s0/G</td>
</tr>
<tr>
<td>816.326</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R43C41[1][A]</td>
<td style=" font-weight:bold;">fsm_next_state_0_s0/Q</td>
</tr>
<tr>
<td>816.680</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td style=" font-weight:bold;">fsm_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>fsm_state_0_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_state_0_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C41[2][A]</td>
<td>fsm_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.512</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm_next_state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n228_13:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n228_13</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R43C42[0][B]</td>
<td>n228_s8/F</td>
</tr>
<tr>
<td>816.125</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td>fsm_next_state_1_s0/G</td>
</tr>
<tr>
<td>816.326</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R42C41[0][A]</td>
<td style=" font-weight:bold;">fsm_next_state_1_s0/Q</td>
</tr>
<tr>
<td>816.680</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C41[1][A]</td>
<td style=" font-weight:bold;">fsm_state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][A]</td>
<td>fsm_state_1_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_state_1_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C41[1][A]</td>
<td>fsm_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.512</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>816.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>fsm_next_state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fsm_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n228_13:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n228_13</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R43C42[0][B]</td>
<td>n228_s8/F</td>
</tr>
<tr>
<td>816.125</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td>fsm_next_state_2_s0/G</td>
</tr>
<tr>
<td>816.326</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R43C42[0][A]</td>
<td style=" font-weight:bold;">fsm_next_state_2_s0/Q</td>
</tr>
<tr>
<td>816.680</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C42[1][A]</td>
<td style=" font-weight:bold;">fsm_state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C42[1][A]</td>
<td>fsm_state_2_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fsm_state_2_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C42[1][A]</td>
<td>fsm_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.512</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.125, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_15:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_15</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R12C42[1][A]</td>
<td>spi_master_inst/n213_s10/F</td>
</tr>
<tr>
<td>1002.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>spi_master_inst/rx_data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.477, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_15:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_15</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R12C42[1][A]</td>
<td>spi_master_inst/n213_s10/F</td>
</tr>
<tr>
<td>1002.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>spi_master_inst/rx_data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.477, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_15:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_15</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R12C42[1][A]</td>
<td>spi_master_inst/n213_s10/F</td>
</tr>
<tr>
<td>1002.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>spi_master_inst/rx_data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.477, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1004.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n213_15:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n213_15</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R12C42[1][A]</td>
<td>spi_master_inst/n213_s10/F</td>
</tr>
<tr>
<td>1002.477</td>
<td>2.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1003.125</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1004.637</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>spi_master_inst/rx_data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>1004.672</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td>1004.683</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.477, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_6</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R12C42[2][B]</td>
<td>spi_master_inst/n145_s2/F</td>
</tr>
<tr>
<td>817.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td>spi_master_inst/input_register_7_s0/G</td>
</tr>
<tr>
<td>817.542</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C44[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_7_s0/Q</td>
</tr>
<tr>
<td>817.895</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>spi_master_inst/rx_data_reg_7_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[0][B]</td>
<td>spi_master_inst/rx_data_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_6</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R12C42[2][B]</td>
<td>spi_master_inst/n145_s2/F</td>
</tr>
<tr>
<td>817.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td>spi_master_inst/input_register_5_s0/G</td>
</tr>
<tr>
<td>817.542</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C43[2][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_5_s0/Q</td>
</tr>
<tr>
<td>817.895</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>spi_master_inst/rx_data_reg_5_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[0][B]</td>
<td>spi_master_inst/rx_data_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 63.777%; tC2Q: 0.201, 36.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_6</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R12C42[2][B]</td>
<td>spi_master_inst/n145_s2/F</td>
</tr>
<tr>
<td>817.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>spi_master_inst/input_register_6_s0/G</td>
</tr>
<tr>
<td>817.543</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_6_s0/Q</td>
</tr>
<tr>
<td>817.901</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>spi_master_inst/rx_data_reg_6_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C43[0][A]</td>
<td>spi_master_inst/rx_data_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>817.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>819.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/input_register_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>spi_master_inst/n145_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>815.000</td>
<td>815.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/n145_6</td>
</tr>
<tr>
<td>815.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R12C42[2][B]</td>
<td>spi_master_inst/n145_s2/F</td>
</tr>
<tr>
<td>817.341</td>
<td>2.341</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td>spi_master_inst/input_register_4_s0/G</td>
</tr>
<tr>
<td>817.543</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R12C43[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/input_register_4_s0/Q</td>
</tr>
<tr>
<td>817.901</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/rx_data_reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>814.814</td>
<td>814.814</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>814.814</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>817.940</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>819.452</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>spi_master_inst/rx_data_reg_4_s0/CLK</td>
</tr>
<tr>
<td>819.487</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
<tr>
<td>819.498</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C42[0][A]</td>
<td>spi_master_inst/rx_data_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.297</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.186</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.341, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.358, 63.943%; tC2Q: 0.202, 36.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/current_bit_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/current_bit_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[0][A]</td>
<td>uart_tx_inst/current_bit_s4/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R41C38[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/current_bit_s4/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[0][A]</td>
<td>uart_tx_inst/n271_s4/I2</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C38[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n271_s4/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C38[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/current_bit_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38[0][A]</td>
<td>uart_tx_inst/current_bit_s4/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C38[0][A]</td>
<td>uart_tx_inst/current_bit_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C37[1][A]</td>
<td>uart_tx_inst/cycle_counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C37[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_counter_2_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C37[1][A]</td>
<td>uart_tx_inst/n234_s/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C37[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n234_s/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C37[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C37[1][A]</td>
<td>uart_tx_inst/cycle_counter_2_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C37[1][A]</td>
<td>uart_tx_inst/cycle_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C38[0][A]</td>
<td>uart_tx_inst/cycle_counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C38[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_counter_6_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C38[0][A]</td>
<td>uart_tx_inst/n230_s/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C38[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n230_s/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C38[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C38[0][A]</td>
<td>uart_tx_inst/cycle_counter_6_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C38[0][A]</td>
<td>uart_tx_inst/cycle_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/bit_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][A]</td>
<td>uart_tx_inst/bit_counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C37[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_counter_3_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][A]</td>
<td>uart_tx_inst/n186_s0/I3</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C37[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n186_s0/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C37[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C37[0][A]</td>
<td>uart_tx_inst/bit_counter_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C37[0][A]</td>
<td>uart_tx_inst/bit_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_clk_source_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/spi_clk_source_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>spi_master_inst/spi_clk_source_s1/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_clk_source_s1/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>spi_master_inst/n77_s2/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n77_s2/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_clk_source_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>spi_master_inst/spi_clk_source_s1/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C40[0][A]</td>
<td>spi_master_inst/spi_clk_source_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>spi_master_inst/spi_clock_timer_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>spi_master_inst/spi_clock_timer_reg_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>spi_master_inst/spi_clock_timer_reg_8_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_clock_timer_reg_8_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C38[1][A]</td>
<td>spi_master_inst/n16_s/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" background: #97FFFF;">spi_master_inst/n16_s/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td style=" font-weight:bold;">spi_master_inst/spi_clock_timer_reg_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>spi_master_inst/spi_clock_timer_reg_8_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C38[1][A]</td>
<td>spi_master_inst/spi_clock_timer_reg_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_buffer_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_buffer_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td>uart_buffer_0_s2/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R42C39[0][A]</td>
<td style=" font-weight:bold;">uart_buffer_0_s2/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td>n552_s10/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td style=" background: #97FFFF;">n552_s10/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td style=" font-weight:bold;">uart_buffer_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C39[0][A]</td>
<td>uart_buffer_0_s2/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C39[0][A]</td>
<td>uart_buffer_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_buffer_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_buffer_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[0][A]</td>
<td>uart_buffer_4_s2/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C39[0][A]</td>
<td style=" font-weight:bold;">uart_buffer_4_s2/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[0][A]</td>
<td>n536_s4/I3</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C39[0][A]</td>
<td style=" background: #97FFFF;">n536_s4/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C39[0][A]</td>
<td style=" font-weight:bold;">uart_buffer_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[0][A]</td>
<td>uart_buffer_4_s2/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C39[0][A]</td>
<td>uart_buffer_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_buffer_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_buffer_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[1][A]</td>
<td>uart_buffer_7_s2/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R43C39[1][A]</td>
<td style=" font-weight:bold;">uart_buffer_7_s2/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[1][A]</td>
<td>n538_s3/I3</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C39[1][A]</td>
<td style=" background: #97FFFF;">n538_s3/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C39[1][A]</td>
<td style=" font-weight:bold;">uart_buffer_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C39[1][A]</td>
<td>uart_buffer_7_s2/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C39[1][A]</td>
<td>uart_buffer_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>ms_timer_reg_0_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R42C43[0][A]</td>
<td style=" font-weight:bold;">ms_timer_reg_0_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>n61_s2/I0</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">n61_s2/F</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td style=" font-weight:bold;">ms_timer_reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>ms_timer_reg_0_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>ms_timer_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C43[1][A]</td>
<td>ms_timer_reg_3_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C43[1][A]</td>
<td style=" font-weight:bold;">ms_timer_reg_3_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C43[1][A]</td>
<td>n58_s/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C43[1][A]</td>
<td style=" background: #97FFFF;">n58_s/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C43[1][A]</td>
<td style=" font-weight:bold;">ms_timer_reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C43[1][A]</td>
<td>ms_timer_reg_3_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C43[1][A]</td>
<td>ms_timer_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[0][A]</td>
<td>ms_timer_reg_7_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C44[0][A]</td>
<td style=" font-weight:bold;">ms_timer_reg_7_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C44[0][A]</td>
<td>n54_s/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C44[0][A]</td>
<td style=" background: #97FFFF;">n54_s/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C44[0][A]</td>
<td style=" font-weight:bold;">ms_timer_reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[0][A]</td>
<td>ms_timer_reg_7_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C44[0][A]</td>
<td>ms_timer_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_reg_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_reg_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[1][A]</td>
<td>ms_timer_reg_9_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R40C44[1][A]</td>
<td style=" font-weight:bold;">ms_timer_reg_9_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C44[1][A]</td>
<td>n52_s/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C44[1][A]</td>
<td style=" background: #97FFFF;">n52_s/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C44[1][A]</td>
<td style=" font-weight:bold;">ms_timer_reg_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C44[1][A]</td>
<td>ms_timer_reg_9_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C44[1][A]</td>
<td>ms_timer_reg_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ms_timer_reg_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ms_timer_reg_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td>ms_timer_reg_13_s0/CLK</td>
</tr>
<tr>
<td>4.840</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C45[0][A]</td>
<td style=" font-weight:bold;">ms_timer_reg_13_s0/Q</td>
</tr>
<tr>
<td>4.842</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C45[0][A]</td>
<td>n48_s/I1</td>
</tr>
<tr>
<td>5.074</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td style=" background: #97FFFF;">n48_s/SUM</td>
</tr>
<tr>
<td>5.074</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td style=" font-weight:bold;">ms_timer_reg_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>3.126</td>
<td>3.126</td>
<td>tINS</td>
<td>RR</td>
<td>875</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.638</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C45[0][A]</td>
<td>ms_timer_reg_13_s0/CLK</td>
</tr>
<tr>
<td>4.649</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C45[0][A]</td>
<td>ms_timer_reg_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 3.126, 67.413%; route: 1.511, 32.587%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ms_timer_reg_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>ms_timer_reg_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>ms_timer_reg_19_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ms_timer_reg_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>ms_timer_reg_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>ms_timer_reg_17_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ms_timer_reg_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>ms_timer_reg_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>ms_timer_reg_15_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ms_timer_reg_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>ms_timer_reg_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>ms_timer_reg_11_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ms_timer_reg_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>ms_timer_reg_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>ms_timer_reg_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>miso_ss_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>miso_ss_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>miso_ss_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DAC_value_reg_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>DAC_value_reg_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>DAC_value_reg_7_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cordic_inst/u_cordic/[0].U/x_1_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>cordic_inst/u_cordic/[0].U/x_1_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>cordic_inst/u_cordic/[0].U/x_1_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cordic_inst/u_cordic/[2].U/z_1_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>cordic_inst/u_cordic/[2].U/z_1_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>cordic_inst/u_cordic/[2].U/z_1_8_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>14.670</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>15.670</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cordic_inst/u_cordic/[7].U/z_1_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>4.230</td>
<td>4.230</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.501</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>cordic_inst/u_cordic/[7].U/z_1_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.658</td>
<td>2.140</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.171</td>
<td>1.514</td>
<td>tNET</td>
<td>FF</td>
<td>cordic_inst/u_cordic/[7].U/z_1_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>875</td>
<td>clk_d</td>
<td>-8.265</td>
<td>2.274</td>
</tr>
<tr>
<td>37</td>
<td>z[3][16]</td>
<td>33.544</td>
<td>1.946</td>
</tr>
<tr>
<td>37</td>
<td>z[4][16]</td>
<td>33.314</td>
<td>1.728</td>
</tr>
<tr>
<td>37</td>
<td>z[1][16]</td>
<td>33.621</td>
<td>1.667</td>
</tr>
<tr>
<td>37</td>
<td>z[2][16]</td>
<td>34.163</td>
<td>1.458</td>
</tr>
<tr>
<td>36</td>
<td>z[14][16]</td>
<td>33.007</td>
<td>1.512</td>
</tr>
<tr>
<td>36</td>
<td>theta[16]</td>
<td>32.810</td>
<td>2.323</td>
</tr>
<tr>
<td>35</td>
<td>z[13][16]</td>
<td>33.163</td>
<td>1.848</td>
</tr>
<tr>
<td>34</td>
<td>z[12][16]</td>
<td>33.700</td>
<td>1.980</td>
</tr>
<tr>
<td>33</td>
<td>z[11][16]</td>
<td>33.148</td>
<td>1.499</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C37</td>
<td>87.50%</td>
</tr>
<tr>
<td>R26C37</td>
<td>87.50%</td>
</tr>
<tr>
<td>R32C39</td>
<td>86.11%</td>
</tr>
<tr>
<td>R33C44</td>
<td>86.11%</td>
</tr>
<tr>
<td>R36C44</td>
<td>86.11%</td>
</tr>
<tr>
<td>R32C45</td>
<td>84.72%</td>
</tr>
<tr>
<td>R36C37</td>
<td>84.72%</td>
</tr>
<tr>
<td>R36C38</td>
<td>84.72%</td>
</tr>
<tr>
<td>R36C40</td>
<td>84.72%</td>
</tr>
<tr>
<td>R38C44</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
