;redcode
;assert 1
	SPL 0, <74
	SLT 102, 20
	SUB #512, @220
	SUB 20, @1
	SLT 102, 20
	SUB @2, @1
	ADD -271, @60
	SPL 0, #400
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	SUB @2, -1
	SLT 70, <1
	CMP 16, @0
	SPL <2, -1
	MOV -17, <-32
	ADD -130, 9
	ADD -130, 9
	ADD <127, @106
	ADD <127, @106
	MOV -17, <-32
	MOV -17, <-32
	ADD <127, @106
	SUB @129, 106
	SUB @127, -106
	ADD <127, @106
	JMN 1, @0
	SLT 102, 20
	SLT 102, 20
	SLT 102, 20
	SLT 102, 20
	JMZ 30, 9
	DAT #31, #0
	ADD <127, @106
	SUB #0, -7
	MOV #-711, <-26
	MOV -17, <-32
	SLT 271, 60
	ADD -271, @60
	MOV -17, <-32
	ADD -271, @60
	SUB @2, -1
	SPL 0, <34
	SUB #512, @220
	ADD -271, @60
	SLT 102, 20
	JMP @172, #200
	SUB #512, @220
	SPL 0, <74
	SUB 20, @1
	SUB @2, @1
	ADD -271, @60
	SPL 0, #400
	SUB @2, @1
	MOV -9, <-20
	DJN -1, @-20
