Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri May  6 11:58:09 2022
| Host         : DESKTOP-HC8675R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vc709_top_timing_summary_routed.rpt -pb vc709_top_timing_summary_routed.pb -rpx vc709_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vc709_top
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -46.299      -92.494                      2                 1251        0.105        0.000                      0                 1251       -0.876       -1.751                       2                   958  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 3.125}        6.250           160.000         
  clk_out1_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         
  clk_out2_clk_wiz_0_1  {0.000 0.781}        1.563           640.000         
  clkfbout_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       1.625        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      -46.299      -92.494                      2                 1251        0.105        0.000                      0                 1251        2.725        0.000                       0                   946  
  clk_out2_clk_wiz_0_1                                                                                                                                                   -0.876       -1.751                       2                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    4.842        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack      -46.299ns,  Total Violation      -92.494ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -46.299ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer193_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.527ns  (logic 11.789ns (22.444%)  route 40.738ns (77.556%))
  Logic Levels:           115  (CARRY4=35 LUT2=2 LUT3=2 LUT4=19 LUT5=2 LUT6=53 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 4.736 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.060ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.532    -2.060    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X41Y326        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y326        FDCE (Prop_fdce_C_Q)         0.223    -1.837 r  u_lane_original/gearbox32to66_cmp/buffer193_reg[105]/Q
                         net (fo=6, routed)           0.642    -1.195    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[64][7]_i_4_0[41]
    SLICE_X42Y325        LUT6 (Prop_lut6_I1_O)        0.043    -1.152 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[28][7]_i_10/O
                         net (fo=5, routed)           0.354    -0.798    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[28][7]_i_10_n_0
    SLICE_X44Y325        LUT6 (Prop_lut6_I3_O)        0.043    -0.755 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[16][7]_i_5/O
                         net (fo=2, routed)           0.340    -0.415    u_lane_original/gearbox32to66_cmp/u_block_sync/gearbox_cnt_reg[3]_0
    SLICE_X44Y324        LUT3 (Prop_lut3_I0_O)        0.043    -0.372 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[0][7]_i_3/O
                         net (fo=11, routed)          0.499     0.127    u_lane_original/gearbox32to66_cmp/u_block_sync_n_0
    SLICE_X40Y321        LUT6 (Prop_lut6_I1_O)        0.043     0.170 f  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_1576/O
                         net (fo=11, routed)          0.485     0.655    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_944_0
    SLICE_X40Y323        LUT6 (Prop_lut6_I2_O)        0.043     0.698 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1350_comp/O
                         net (fo=1, routed)           0.390     1.088    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1350_n_0
    SLICE_X40Y322        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.371 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_944/CO[3]
                         net (fo=11, routed)          0.469     1.840    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_944_n_0
    SLICE_X38Y322        LUT6 (Prop_lut6_I2_O)        0.043     1.883 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1530/O
                         net (fo=6, routed)           0.454     2.336    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1530_n_0
    SLICE_X37Y322        LUT6 (Prop_lut6_I5_O)        0.043     2.379 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1341/O
                         net (fo=1, routed)           0.376     2.755    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1341_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     3.008 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_943/CO[3]
                         net (fo=20, routed)          0.600     3.608    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_943_n_0
    SLICE_X37Y323        LUT6 (Prop_lut6_I0_O)        0.043     3.651 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1156/O
                         net (fo=6, routed)           0.407     4.058    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1156_n_0
    SLICE_X34Y324        LUT6 (Prop_lut6_I4_O)        0.043     4.101 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1241/O
                         net (fo=1, routed)           0.468     4.569    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1241_n_0
    SLICE_X35Y323        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     4.766 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_849/CO[3]
                         net (fo=16, routed)          0.516     5.282    u_lane_original/gearbox32to66_cmp/u_block_sync/p_0_in
    SLICE_X36Y322        LUT6 (Prop_lut6_I5_O)        0.043     5.325 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1370/O
                         net (fo=4, routed)           0.467     5.792    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1370_n_0
    SLICE_X35Y321        LUT6 (Prop_lut6_I4_O)        0.043     5.835 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_956/O
                         net (fo=1, routed)           0.285     6.120    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_956_n_0
    SLICE_X35Y322        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.370 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_463/CO[3]
                         net (fo=20, routed)          0.609     6.979    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_463_n_0
    SLICE_X35Y318        LUT5 (Prop_lut5_I0_O)        0.043     7.022 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1155/O
                         net (fo=2, routed)           0.438     7.461    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1155_n_0
    SLICE_X35Y319        LUT6 (Prop_lut6_I5_O)        0.043     7.504 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_723/O
                         net (fo=5, routed)           0.262     7.766    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_723_n_0
    SLICE_X35Y319        LUT6 (Prop_lut6_I2_O)        0.043     7.809 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_251_comp/O
                         net (fo=1, routed)           0.310     8.119    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_251_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.312 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_88/CO[3]
                         net (fo=27, routed)          0.536     8.848    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_88_n_0
    SLICE_X35Y320        LUT6 (Prop_lut6_I3_O)        0.043     8.891 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_732/O
                         net (fo=6, routed)           0.439     9.330    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_732_n_0
    SLICE_X33Y323        LUT6 (Prop_lut6_I4_O)        0.043     9.373 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_267/O
                         net (fo=1, routed)           0.329     9.701    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_267_n_0
    SLICE_X33Y324        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     9.891 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_90/CO[3]
                         net (fo=43, routed)          0.741    10.632    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_90_n_0
    SLICE_X32Y322        LUT6 (Prop_lut6_I2_O)        0.043    10.675 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1120/O
                         net (fo=1, routed)           0.574    11.249    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1120_n_0
    SLICE_X32Y323        LUT3 (Prop_lut3_I2_O)        0.047    11.296 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_706/O
                         net (fo=1, routed)           0.000    11.296    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_706_n_0
    SLICE_X32Y323        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.150    11.446 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_249/CO[3]
                         net (fo=27, routed)          0.636    12.082    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_249_n_0
    SLICE_X30Y323        LUT6 (Prop_lut6_I2_O)        0.043    12.125 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1118/O
                         net (fo=4, routed)           0.449    12.574    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1118_n_0
    SLICE_X29Y323        LUT4 (Prop_lut4_I2_O)        0.043    12.617 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_705/O
                         net (fo=1, routed)           0.000    12.617    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_705_n_0
    SLICE_X29Y323        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.876 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_248/CO[3]
                         net (fo=18, routed)          0.604    13.480    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_248_n_0
    SLICE_X30Y321        LUT2 (Prop_lut2_I1_O)        0.043    13.523 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_847/O
                         net (fo=3, routed)           0.471    13.993    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_847_n_0
    SLICE_X29Y321        LUT6 (Prop_lut6_I0_O)        0.043    14.036 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_764/O
                         net (fo=6, routed)           0.259    14.295    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_764_n_0
    SLICE_X28Y320        LUT4 (Prop_lut4_I2_O)        0.043    14.338 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_321/O
                         net (fo=1, routed)           0.000    14.338    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_321_n_0
    SLICE_X28Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.605 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_96/CO[3]
                         net (fo=22, routed)          0.512    15.117    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_96_n_0
    SLICE_X29Y320        LUT6 (Prop_lut6_I2_O)        0.043    15.160 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_756/O
                         net (fo=5, routed)           0.476    15.636    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_756_n_0
    SLICE_X30Y319        LUT4 (Prop_lut4_I2_O)        0.043    15.679 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_297/O
                         net (fo=1, routed)           0.000    15.679    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_297_n_0
    SLICE_X30Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.935 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_93/CO[3]
                         net (fo=18, routed)          0.617    16.552    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_93_n_0
    SLICE_X30Y316        LUT6 (Prop_lut6_I5_O)        0.043    16.595 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_744/O
                         net (fo=4, routed)           0.333    16.928    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_744_n_0
    SLICE_X31Y317        LUT6 (Prop_lut6_I5_O)        0.043    16.971 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_487/O
                         net (fo=1, routed)           0.109    17.080    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_487_n_0
    SLICE_X30Y317        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    17.273 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_157/CO[3]
                         net (fo=11, routed)          0.512    17.785    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_157_n_0
    SLICE_X31Y317        LUT6 (Prop_lut6_I1_O)        0.043    17.828 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1001/O
                         net (fo=6, routed)           0.375    18.203    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1001_n_0
    SLICE_X32Y317        LUT4 (Prop_lut4_I1_O)        0.043    18.246 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_501/O
                         net (fo=1, routed)           0.000    18.246    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_501_n_0
    SLICE_X32Y317        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.502 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_158/CO[3]
                         net (fo=20, routed)          0.552    19.054    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_158_n_0
    SLICE_X33Y316        LUT6 (Prop_lut6_I2_O)        0.043    19.097 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_790/O
                         net (fo=5, routed)           0.463    19.560    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_790_n_0
    SLICE_X30Y315        LUT4 (Prop_lut4_I2_O)        0.043    19.603 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_362/O
                         net (fo=1, routed)           0.000    19.603    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_362_n_0
    SLICE_X30Y315        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    19.849 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_102/CO[3]
                         net (fo=19, routed)          0.533    20.382    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_102_n_0
    SLICE_X31Y314        LUT6 (Prop_lut6_I2_O)        0.043    20.425 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_778/O
                         net (fo=4, routed)           0.343    20.768    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_778_n_0
    SLICE_X28Y315        LUT6 (Prop_lut6_I5_O)        0.043    20.811 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_340/O
                         net (fo=1, routed)           0.327    21.138    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_340_n_0
    SLICE_X33Y315        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    21.335 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_100/CO[3]
                         net (fo=12, routed)          0.606    21.940    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_100_n_0
    SLICE_X34Y317        LUT6 (Prop_lut6_I1_O)        0.043    21.983 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_771/O
                         net (fo=6, routed)           0.430    22.413    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_771_n_0
    SLICE_X34Y316        LUT4 (Prop_lut4_I1_O)        0.043    22.456 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_337/O
                         net (fo=1, routed)           0.000    22.456    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_337_n_0
    SLICE_X34Y316        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.712 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_99/CO[3]
                         net (fo=19, routed)          0.580    23.292    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_99_n_0
    SLICE_X36Y317        LUT6 (Prop_lut6_I4_O)        0.043    23.335 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_795/O
                         net (fo=5, routed)           0.417    23.752    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_795_n_0
    SLICE_X35Y315        LUT4 (Prop_lut4_I1_O)        0.043    23.795 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_385/O
                         net (fo=1, routed)           0.000    23.795    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_385_n_0
    SLICE_X35Y315        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.062 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_106/CO[3]
                         net (fo=20, routed)          0.520    24.582    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_106_n_0
    SLICE_X36Y315        LUT6 (Prop_lut6_I4_O)        0.043    24.625 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1094/O
                         net (fo=4, routed)           0.367    24.993    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1094_n_0
    SLICE_X35Y314        LUT6 (Prop_lut6_I5_O)        0.043    25.036 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_674/O
                         net (fo=1, routed)           0.109    25.145    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_674_n_0
    SLICE_X34Y314        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    25.338 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_237/CO[3]
                         net (fo=12, routed)          0.616    25.954    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_237_n_0
    SLICE_X34Y312        LUT6 (Prop_lut6_I1_O)        0.043    25.997 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1091/O
                         net (fo=6, routed)           0.362    26.359    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1091_n_0
    SLICE_X35Y312        LUT4 (Prop_lut4_I1_O)        0.043    26.402 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_657/O
                         net (fo=1, routed)           0.000    26.402    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_657_n_0
    SLICE_X35Y312        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    26.661 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_234/CO[3]
                         net (fo=21, routed)          0.563    27.224    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_234_n_0
    SLICE_X36Y312        LUT6 (Prop_lut6_I4_O)        0.043    27.267 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1110/O
                         net (fo=5, routed)           0.243    27.510    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1110_n_0
    SLICE_X37Y311        LUT4 (Prop_lut4_I2_O)        0.043    27.553 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_865/O
                         net (fo=1, routed)           0.000    27.553    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_865_n_0
    SLICE_X37Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.812 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_436/CO[3]
                         net (fo=19, routed)          0.750    28.561    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_436_n_0
    SLICE_X36Y313        LUT6 (Prop_lut6_I3_O)        0.043    28.604 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_682_comp/O
                         net (fo=5, routed)           0.280    28.885    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_682_n_0
    SLICE_X37Y313        LUT6 (Prop_lut6_I4_O)        0.043    28.928 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_238/O
                         net (fo=1, routed)           0.295    29.223    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_238_n_0
    SLICE_X38Y313        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    29.413 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_86/CO[3]
                         net (fo=12, routed)          0.498    29.911    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_86_n_0
    SLICE_X38Y315        LUT6 (Prop_lut6_I2_O)        0.043    29.954 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1069/O
                         net (fo=5, routed)           0.600    30.554    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1069_n_0
    SLICE_X39Y319        LUT4 (Prop_lut4_I1_O)        0.043    30.597 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_614/O
                         net (fo=1, routed)           0.000    30.597    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_614_n_0
    SLICE_X39Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.790 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_229/CO[3]
                         net (fo=14, routed)          0.602    31.392    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_229_n_0
    SLICE_X39Y317        LUT6 (Prop_lut6_I2_O)        0.043    31.435 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1079/O
                         net (fo=6, routed)           0.360    31.795    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1079_n_0
    SLICE_X38Y317        LUT4 (Prop_lut4_I1_O)        0.043    31.838 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_623/O
                         net (fo=1, routed)           0.000    31.838    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_623_n_0
    SLICE_X38Y317        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    32.033 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_230/CO[3]
                         net (fo=23, routed)          0.509    32.542    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_230_n_0
    SLICE_X38Y316        LUT6 (Prop_lut6_I3_O)        0.043    32.585 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1021/O
                         net (fo=4, routed)           0.341    32.927    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1021_n_0
    SLICE_X41Y317        LUT6 (Prop_lut6_I4_O)        0.043    32.970 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_562/O
                         net (fo=1, routed)           0.190    33.159    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_562_n_0
    SLICE_X41Y316        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    33.349 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_175/CO[3]
                         net (fo=16, routed)          0.569    33.918    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_175_n_0
    SLICE_X39Y313        LUT6 (Prop_lut6_I4_O)        0.043    33.961 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1444/O
                         net (fo=1, routed)           0.346    34.307    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1444_n_0
    SLICE_X39Y313        LUT6 (Prop_lut6_I3_O)        0.043    34.350 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1031_comp/O
                         net (fo=6, routed)           0.361    34.711    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1031_n_0
    SLICE_X40Y314        LUT4 (Prop_lut4_I1_O)        0.043    34.754 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_575/O
                         net (fo=1, routed)           0.000    34.754    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_575_n_0
    SLICE_X40Y314        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    34.937 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_176/CO[3]
                         net (fo=19, routed)          0.539    35.476    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_176_n_0
    SLICE_X40Y313        LUT6 (Prop_lut6_I4_O)        0.043    35.519 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1231/O
                         net (fo=5, routed)           0.324    35.843    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1231_n_0
    SLICE_X41Y312        LUT4 (Prop_lut4_I2_O)        0.043    35.886 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_846/O
                         net (fo=1, routed)           0.000    35.886    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_846_n_0
    SLICE_X41Y312        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.145 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_422/CO[3]
                         net (fo=19, routed)          0.564    36.709    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_422_n_0
    SLICE_X40Y311        LUT6 (Prop_lut6_I2_O)        0.043    36.752 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1016/O
                         net (fo=4, routed)           0.196    36.948    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1016_n_0
    SLICE_X38Y311        LUT6 (Prop_lut6_I5_O)        0.043    36.991 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_539/O
                         net (fo=1, routed)           0.286    37.277    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_539_n_0
    SLICE_X38Y310        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    37.474 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_170/CO[3]
                         net (fo=11, routed)          0.494    37.968    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_170_n_0
    SLICE_X40Y310        LUT6 (Prop_lut6_I1_O)        0.043    38.011 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1010/O
                         net (fo=6, routed)           0.415    38.427    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1010_n_0
    SLICE_X41Y308        LUT4 (Prop_lut4_I2_O)        0.043    38.470 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_536/O
                         net (fo=1, routed)           0.000    38.470    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_536_n_0
    SLICE_X41Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.737 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_168/CO[3]
                         net (fo=21, routed)          0.513    39.250    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_168_n_0
    SLICE_X43Y308        LUT6 (Prop_lut6_I2_O)        0.043    39.293 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1041/O
                         net (fo=5, routed)           0.457    39.750    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1041_n_0
    SLICE_X42Y310        LUT4 (Prop_lut4_I1_O)        0.043    39.793 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_640/O
                         net (fo=1, routed)           0.000    39.793    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_640_n_0
    SLICE_X42Y310        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.049 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_232/CO[3]
                         net (fo=20, routed)          0.536    40.585    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_232_n_0
    SLICE_X43Y310        LUT6 (Prop_lut6_I3_O)        0.043    40.628 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_591/O
                         net (fo=4, routed)           0.358    40.986    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_591_n_0
    SLICE_X42Y311        LUT4 (Prop_lut4_I2_O)        0.043    41.029 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_226/O
                         net (fo=1, routed)           0.000    41.029    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_226_n_0
    SLICE_X42Y311        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    41.285 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_82/CO[3]
                         net (fo=14, routed)          0.708    41.993    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_82_n_0
    SLICE_X42Y314        LUT6 (Prop_lut6_I3_O)        0.043    42.036 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_599/O
                         net (fo=5, routed)           0.384    42.419    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_599_n_0
    SLICE_X42Y316        LUT4 (Prop_lut4_I2_O)        0.043    42.462 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_210/O
                         net (fo=1, routed)           0.000    42.462    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_210_n_0
    SLICE_X42Y316        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    42.718 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_79/CO[3]
                         net (fo=27, routed)          0.536    43.255    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_79_n_0
    SLICE_X42Y315        LUT6 (Prop_lut6_I4_O)        0.043    43.298 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_800/O
                         net (fo=6, routed)           0.545    43.842    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_800_n_0
    SLICE_X41Y318        LUT4 (Prop_lut4_I2_O)        0.043    43.885 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_391/O
                         net (fo=1, routed)           0.000    43.885    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_391_n_0
    SLICE_X41Y318        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    44.078 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_107/CO[3]
                         net (fo=16, routed)          0.526    44.605    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_107_n_0
    SLICE_X42Y318        LUT2 (Prop_lut2_I0_O)        0.043    44.648 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_38/O
                         net (fo=16, routed)          0.373    45.020    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_38_n_0
    SLICE_X41Y319        LUT6 (Prop_lut6_I1_O)        0.043    45.063 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_405/O
                         net (fo=5, routed)           0.335    45.399    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_405_n_0
    SLICE_X43Y319        LUT4 (Prop_lut4_I1_O)        0.043    45.442 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_122/O
                         net (fo=1, routed)           0.000    45.442    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_122_n_0
    SLICE_X43Y319        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    45.637 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_40/CO[3]
                         net (fo=16, routed)          0.532    46.168    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt1
    SLICE_X41Y320        LUT6 (Prop_lut6_I4_O)        0.043    46.211 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_824/O
                         net (fo=1, routed)           0.432    46.644    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_824_n_0
    SLICE_X41Y321        LUT6 (Prop_lut6_I5_O)        0.043    46.687 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_414/O
                         net (fo=2, routed)           0.107    46.794    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_414_n_0
    SLICE_X41Y321        LUT6 (Prop_lut6_I5_O)        0.043    46.837 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_125/O
                         net (fo=1, routed)           0.281    47.117    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_125_n_0
    SLICE_X42Y322        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    47.310 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_41/CO[3]
                         net (fo=11, routed)          0.544    47.854    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset1
    SLICE_X45Y319        LUT6 (Prop_lut6_I5_O)        0.043    47.897 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_12_comp/O
                         net (fo=2, routed)           0.379    48.276    u_lane_original/gearbox32to66_cmp/u_block_sync/blk_idx_offset[0]
    SLICE_X44Y319        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    48.559 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.559    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_3_n_0
    SLICE_X44Y320        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    48.724 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_26/O[1]
                         net (fo=33, routed)          0.390    49.114    u_lane_original/gearbox32to66_cmp/u_block_sync_n_12
    SLICE_X46Y319        LUT6 (Prop_lut6_I2_O)        0.125    49.239 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_185/O
                         net (fo=1, routed)           0.000    49.239    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_185_n_0
    SLICE_X46Y319        MUXF7 (Prop_muxf7_I1_O)      0.103    49.342 r  u_lane_original/gearbox32to66_cmp/data66_t_reg[65]_i_65/O
                         net (fo=1, routed)           0.000    49.342    u_lane_original/gearbox32to66_cmp/data66_t_reg[65]_i_65_n_0
    SLICE_X46Y319        MUXF8 (Prop_muxf8_I1_O)      0.043    49.385 r  u_lane_original/gearbox32to66_cmp/data66_t_reg[65]_i_22/O
                         net (fo=1, routed)           0.371    49.756    u_lane_original/gearbox32to66_cmp/data66_t_reg[65]_i_22_n_0
    SLICE_X46Y321        LUT6 (Prop_lut6_I1_O)        0.125    49.881 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_5/O
                         net (fo=2, routed)           0.540    50.421    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_5_n_0
    SLICE_X46Y322        LUT5 (Prop_lut5_I0_O)        0.046    50.467 r  u_lane_original/gearbox32to66_cmp/data66_t[64]_i_1/O
                         net (fo=1, routed)           0.000    50.467    u_lane_original/gearbox32to66_cmp/data66_t[64]_i_1_n_0
    SLICE_X46Y322        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.361     4.736    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X46Y322        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[64]/C
                         clock pessimism             -0.593     4.142    
                         clock uncertainty           -0.060     4.082    
    SLICE_X46Y322        FDCE (Setup_fdce_C_D)        0.086     4.168    u_lane_original/gearbox32to66_cmp/data66_t_reg[64]
  -------------------------------------------------------------------
                         required time                          4.168    
                         arrival time                         -50.467    
  -------------------------------------------------------------------
                         slack                                -46.299    

Slack (VIOLATED) :        -46.195ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer193_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/data66_t_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        52.402ns  (logic 11.684ns (22.297%)  route 40.718ns (77.703%))
  Logic Levels:           113  (CARRY4=35 LUT2=2 LUT3=2 LUT4=19 LUT5=1 LUT6=53 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 4.734 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.060ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.532    -2.060    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X41Y326        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y326        FDCE (Prop_fdce_C_Q)         0.223    -1.837 r  u_lane_original/gearbox32to66_cmp/buffer193_reg[105]/Q
                         net (fo=6, routed)           0.642    -1.195    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[64][7]_i_4_0[41]
    SLICE_X42Y325        LUT6 (Prop_lut6_I1_O)        0.043    -1.152 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[28][7]_i_10/O
                         net (fo=5, routed)           0.354    -0.798    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[28][7]_i_10_n_0
    SLICE_X44Y325        LUT6 (Prop_lut6_I3_O)        0.043    -0.755 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[16][7]_i_5/O
                         net (fo=2, routed)           0.340    -0.415    u_lane_original/gearbox32to66_cmp/u_block_sync/gearbox_cnt_reg[3]_0
    SLICE_X44Y324        LUT3 (Prop_lut3_I0_O)        0.043    -0.372 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[0][7]_i_3/O
                         net (fo=11, routed)          0.499     0.127    u_lane_original/gearbox32to66_cmp/u_block_sync_n_0
    SLICE_X40Y321        LUT6 (Prop_lut6_I1_O)        0.043     0.170 f  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_1576/O
                         net (fo=11, routed)          0.485     0.655    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_944_0
    SLICE_X40Y323        LUT6 (Prop_lut6_I2_O)        0.043     0.698 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1350_comp/O
                         net (fo=1, routed)           0.390     1.088    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1350_n_0
    SLICE_X40Y322        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283     1.371 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_944/CO[3]
                         net (fo=11, routed)          0.469     1.840    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_944_n_0
    SLICE_X38Y322        LUT6 (Prop_lut6_I2_O)        0.043     1.883 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1530/O
                         net (fo=6, routed)           0.454     2.336    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1530_n_0
    SLICE_X37Y322        LUT6 (Prop_lut6_I5_O)        0.043     2.379 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1341/O
                         net (fo=1, routed)           0.376     2.755    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1341_n_0
    SLICE_X34Y323        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     3.008 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_943/CO[3]
                         net (fo=20, routed)          0.600     3.608    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_943_n_0
    SLICE_X37Y323        LUT6 (Prop_lut6_I0_O)        0.043     3.651 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1156/O
                         net (fo=6, routed)           0.407     4.058    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1156_n_0
    SLICE_X34Y324        LUT6 (Prop_lut6_I4_O)        0.043     4.101 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1241/O
                         net (fo=1, routed)           0.468     4.569    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1241_n_0
    SLICE_X35Y323        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197     4.766 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_849/CO[3]
                         net (fo=16, routed)          0.516     5.282    u_lane_original/gearbox32to66_cmp/u_block_sync/p_0_in
    SLICE_X36Y322        LUT6 (Prop_lut6_I5_O)        0.043     5.325 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1370/O
                         net (fo=4, routed)           0.467     5.792    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1370_n_0
    SLICE_X35Y321        LUT6 (Prop_lut6_I4_O)        0.043     5.835 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_956/O
                         net (fo=1, routed)           0.285     6.120    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_956_n_0
    SLICE_X35Y322        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     6.370 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_463/CO[3]
                         net (fo=20, routed)          0.609     6.979    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_463_n_0
    SLICE_X35Y318        LUT5 (Prop_lut5_I0_O)        0.043     7.022 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1155/O
                         net (fo=2, routed)           0.438     7.461    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1155_n_0
    SLICE_X35Y319        LUT6 (Prop_lut6_I5_O)        0.043     7.504 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_723/O
                         net (fo=5, routed)           0.262     7.766    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_723_n_0
    SLICE_X35Y319        LUT6 (Prop_lut6_I2_O)        0.043     7.809 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_251_comp/O
                         net (fo=1, routed)           0.310     8.119    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_251_n_0
    SLICE_X34Y320        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     8.312 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_88/CO[3]
                         net (fo=27, routed)          0.536     8.848    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_88_n_0
    SLICE_X35Y320        LUT6 (Prop_lut6_I3_O)        0.043     8.891 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_732/O
                         net (fo=6, routed)           0.439     9.330    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_732_n_0
    SLICE_X33Y323        LUT6 (Prop_lut6_I4_O)        0.043     9.373 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_267/O
                         net (fo=1, routed)           0.329     9.701    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_267_n_0
    SLICE_X33Y324        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     9.891 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_90/CO[3]
                         net (fo=43, routed)          0.741    10.632    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_90_n_0
    SLICE_X32Y322        LUT6 (Prop_lut6_I2_O)        0.043    10.675 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1120/O
                         net (fo=1, routed)           0.574    11.249    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1120_n_0
    SLICE_X32Y323        LUT3 (Prop_lut3_I2_O)        0.047    11.296 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_706/O
                         net (fo=1, routed)           0.000    11.296    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_706_n_0
    SLICE_X32Y323        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.150    11.446 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_249/CO[3]
                         net (fo=27, routed)          0.636    12.082    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_249_n_0
    SLICE_X30Y323        LUT6 (Prop_lut6_I2_O)        0.043    12.125 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1118/O
                         net (fo=4, routed)           0.449    12.574    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1118_n_0
    SLICE_X29Y323        LUT4 (Prop_lut4_I2_O)        0.043    12.617 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_705/O
                         net (fo=1, routed)           0.000    12.617    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_705_n_0
    SLICE_X29Y323        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    12.876 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_248/CO[3]
                         net (fo=18, routed)          0.604    13.480    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_248_n_0
    SLICE_X30Y321        LUT2 (Prop_lut2_I1_O)        0.043    13.523 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_847/O
                         net (fo=3, routed)           0.471    13.993    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_847_n_0
    SLICE_X29Y321        LUT6 (Prop_lut6_I0_O)        0.043    14.036 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_764/O
                         net (fo=6, routed)           0.259    14.295    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_764_n_0
    SLICE_X28Y320        LUT4 (Prop_lut4_I2_O)        0.043    14.338 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_321/O
                         net (fo=1, routed)           0.000    14.338    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_321_n_0
    SLICE_X28Y320        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.605 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_96/CO[3]
                         net (fo=22, routed)          0.512    15.117    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_96_n_0
    SLICE_X29Y320        LUT6 (Prop_lut6_I2_O)        0.043    15.160 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_756/O
                         net (fo=5, routed)           0.476    15.636    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_756_n_0
    SLICE_X30Y319        LUT4 (Prop_lut4_I2_O)        0.043    15.679 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_297/O
                         net (fo=1, routed)           0.000    15.679    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_297_n_0
    SLICE_X30Y319        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    15.935 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_93/CO[3]
                         net (fo=18, routed)          0.617    16.552    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_93_n_0
    SLICE_X30Y316        LUT6 (Prop_lut6_I5_O)        0.043    16.595 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_744/O
                         net (fo=4, routed)           0.333    16.928    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_744_n_0
    SLICE_X31Y317        LUT6 (Prop_lut6_I5_O)        0.043    16.971 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_487/O
                         net (fo=1, routed)           0.109    17.080    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_487_n_0
    SLICE_X30Y317        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    17.273 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_157/CO[3]
                         net (fo=11, routed)          0.512    17.785    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_157_n_0
    SLICE_X31Y317        LUT6 (Prop_lut6_I1_O)        0.043    17.828 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1001/O
                         net (fo=6, routed)           0.375    18.203    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1001_n_0
    SLICE_X32Y317        LUT4 (Prop_lut4_I1_O)        0.043    18.246 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_501/O
                         net (fo=1, routed)           0.000    18.246    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_501_n_0
    SLICE_X32Y317        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    18.502 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_158/CO[3]
                         net (fo=20, routed)          0.552    19.054    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_158_n_0
    SLICE_X33Y316        LUT6 (Prop_lut6_I2_O)        0.043    19.097 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_790/O
                         net (fo=5, routed)           0.463    19.560    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_790_n_0
    SLICE_X30Y315        LUT4 (Prop_lut4_I2_O)        0.043    19.603 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_362/O
                         net (fo=1, routed)           0.000    19.603    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_362_n_0
    SLICE_X30Y315        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    19.849 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_102/CO[3]
                         net (fo=19, routed)          0.533    20.382    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_102_n_0
    SLICE_X31Y314        LUT6 (Prop_lut6_I2_O)        0.043    20.425 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_778/O
                         net (fo=4, routed)           0.343    20.768    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_778_n_0
    SLICE_X28Y315        LUT6 (Prop_lut6_I5_O)        0.043    20.811 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_340/O
                         net (fo=1, routed)           0.327    21.138    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_340_n_0
    SLICE_X33Y315        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    21.335 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_100/CO[3]
                         net (fo=12, routed)          0.606    21.940    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_100_n_0
    SLICE_X34Y317        LUT6 (Prop_lut6_I1_O)        0.043    21.983 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_771/O
                         net (fo=6, routed)           0.430    22.413    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_771_n_0
    SLICE_X34Y316        LUT4 (Prop_lut4_I1_O)        0.043    22.456 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_337/O
                         net (fo=1, routed)           0.000    22.456    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_337_n_0
    SLICE_X34Y316        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    22.712 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_99/CO[3]
                         net (fo=19, routed)          0.580    23.292    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_99_n_0
    SLICE_X36Y317        LUT6 (Prop_lut6_I4_O)        0.043    23.335 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_795/O
                         net (fo=5, routed)           0.417    23.752    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_795_n_0
    SLICE_X35Y315        LUT4 (Prop_lut4_I1_O)        0.043    23.795 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_385/O
                         net (fo=1, routed)           0.000    23.795    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_385_n_0
    SLICE_X35Y315        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    24.062 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_106/CO[3]
                         net (fo=20, routed)          0.520    24.582    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_106_n_0
    SLICE_X36Y315        LUT6 (Prop_lut6_I4_O)        0.043    24.625 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1094/O
                         net (fo=4, routed)           0.367    24.993    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1094_n_0
    SLICE_X35Y314        LUT6 (Prop_lut6_I5_O)        0.043    25.036 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_674/O
                         net (fo=1, routed)           0.109    25.145    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_674_n_0
    SLICE_X34Y314        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    25.338 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_237/CO[3]
                         net (fo=12, routed)          0.616    25.954    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_237_n_0
    SLICE_X34Y312        LUT6 (Prop_lut6_I1_O)        0.043    25.997 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1091/O
                         net (fo=6, routed)           0.362    26.359    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1091_n_0
    SLICE_X35Y312        LUT4 (Prop_lut4_I1_O)        0.043    26.402 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_657/O
                         net (fo=1, routed)           0.000    26.402    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_657_n_0
    SLICE_X35Y312        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    26.661 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_234/CO[3]
                         net (fo=21, routed)          0.563    27.224    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_234_n_0
    SLICE_X36Y312        LUT6 (Prop_lut6_I4_O)        0.043    27.267 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1110/O
                         net (fo=5, routed)           0.243    27.510    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1110_n_0
    SLICE_X37Y311        LUT4 (Prop_lut4_I2_O)        0.043    27.553 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_865/O
                         net (fo=1, routed)           0.000    27.553    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_865_n_0
    SLICE_X37Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    27.812 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_436/CO[3]
                         net (fo=19, routed)          0.750    28.561    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_436_n_0
    SLICE_X36Y313        LUT6 (Prop_lut6_I3_O)        0.043    28.604 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_682_comp/O
                         net (fo=5, routed)           0.280    28.885    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_682_n_0
    SLICE_X37Y313        LUT6 (Prop_lut6_I4_O)        0.043    28.928 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_238/O
                         net (fo=1, routed)           0.295    29.223    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_238_n_0
    SLICE_X38Y313        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    29.413 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_86/CO[3]
                         net (fo=12, routed)          0.498    29.911    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_86_n_0
    SLICE_X38Y315        LUT6 (Prop_lut6_I2_O)        0.043    29.954 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1069/O
                         net (fo=5, routed)           0.600    30.554    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1069_n_0
    SLICE_X39Y319        LUT4 (Prop_lut4_I1_O)        0.043    30.597 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_614/O
                         net (fo=1, routed)           0.000    30.597    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_614_n_0
    SLICE_X39Y319        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    30.790 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_229/CO[3]
                         net (fo=14, routed)          0.602    31.392    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_229_n_0
    SLICE_X39Y317        LUT6 (Prop_lut6_I2_O)        0.043    31.435 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1079/O
                         net (fo=6, routed)           0.360    31.795    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1079_n_0
    SLICE_X38Y317        LUT4 (Prop_lut4_I1_O)        0.043    31.838 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_623/O
                         net (fo=1, routed)           0.000    31.838    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_623_n_0
    SLICE_X38Y317        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    32.033 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_230/CO[3]
                         net (fo=23, routed)          0.509    32.542    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_230_n_0
    SLICE_X38Y316        LUT6 (Prop_lut6_I3_O)        0.043    32.585 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1021/O
                         net (fo=4, routed)           0.341    32.927    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1021_n_0
    SLICE_X41Y317        LUT6 (Prop_lut6_I4_O)        0.043    32.970 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_562/O
                         net (fo=1, routed)           0.190    33.159    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_562_n_0
    SLICE_X41Y316        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190    33.349 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_175/CO[3]
                         net (fo=16, routed)          0.569    33.918    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_175_n_0
    SLICE_X39Y313        LUT6 (Prop_lut6_I4_O)        0.043    33.961 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1444/O
                         net (fo=1, routed)           0.346    34.307    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1444_n_0
    SLICE_X39Y313        LUT6 (Prop_lut6_I3_O)        0.043    34.350 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1031_comp/O
                         net (fo=6, routed)           0.361    34.711    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1031_n_0
    SLICE_X40Y314        LUT4 (Prop_lut4_I1_O)        0.043    34.754 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_575/O
                         net (fo=1, routed)           0.000    34.754    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_575_n_0
    SLICE_X40Y314        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    34.937 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_176/CO[3]
                         net (fo=19, routed)          0.539    35.476    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_176_n_0
    SLICE_X40Y313        LUT6 (Prop_lut6_I4_O)        0.043    35.519 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1231/O
                         net (fo=5, routed)           0.324    35.843    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1231_n_0
    SLICE_X41Y312        LUT4 (Prop_lut4_I2_O)        0.043    35.886 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_846/O
                         net (fo=1, routed)           0.000    35.886    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_846_n_0
    SLICE_X41Y312        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    36.145 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_422/CO[3]
                         net (fo=19, routed)          0.564    36.709    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_422_n_0
    SLICE_X40Y311        LUT6 (Prop_lut6_I2_O)        0.043    36.752 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1016/O
                         net (fo=4, routed)           0.196    36.948    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1016_n_0
    SLICE_X38Y311        LUT6 (Prop_lut6_I5_O)        0.043    36.991 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_539/O
                         net (fo=1, routed)           0.286    37.277    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_539_n_0
    SLICE_X38Y310        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.197    37.474 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_170/CO[3]
                         net (fo=11, routed)          0.494    37.968    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_170_n_0
    SLICE_X40Y310        LUT6 (Prop_lut6_I1_O)        0.043    38.011 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1010/O
                         net (fo=6, routed)           0.415    38.427    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1010_n_0
    SLICE_X41Y308        LUT4 (Prop_lut4_I2_O)        0.043    38.470 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_536/O
                         net (fo=1, routed)           0.000    38.470    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_536_n_0
    SLICE_X41Y308        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.737 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_168/CO[3]
                         net (fo=21, routed)          0.513    39.250    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_168_n_0
    SLICE_X43Y308        LUT6 (Prop_lut6_I2_O)        0.043    39.293 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1041/O
                         net (fo=5, routed)           0.457    39.750    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_1041_n_0
    SLICE_X42Y310        LUT4 (Prop_lut4_I1_O)        0.043    39.793 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_640/O
                         net (fo=1, routed)           0.000    39.793    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_640_n_0
    SLICE_X42Y310        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    40.049 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_232/CO[3]
                         net (fo=20, routed)          0.536    40.585    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_232_n_0
    SLICE_X43Y310        LUT6 (Prop_lut6_I3_O)        0.043    40.628 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_591/O
                         net (fo=4, routed)           0.358    40.986    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_591_n_0
    SLICE_X42Y311        LUT4 (Prop_lut4_I2_O)        0.043    41.029 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_226/O
                         net (fo=1, routed)           0.000    41.029    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_226_n_0
    SLICE_X42Y311        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    41.285 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_82/CO[3]
                         net (fo=14, routed)          0.708    41.993    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_82_n_0
    SLICE_X42Y314        LUT6 (Prop_lut6_I3_O)        0.043    42.036 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_599/O
                         net (fo=5, routed)           0.384    42.419    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_599_n_0
    SLICE_X42Y316        LUT4 (Prop_lut4_I2_O)        0.043    42.462 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_210/O
                         net (fo=1, routed)           0.000    42.462    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_210_n_0
    SLICE_X42Y316        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    42.718 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_79/CO[3]
                         net (fo=27, routed)          0.536    43.255    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_79_n_0
    SLICE_X42Y315        LUT6 (Prop_lut6_I4_O)        0.043    43.298 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_800/O
                         net (fo=6, routed)           0.545    43.842    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_800_n_0
    SLICE_X41Y318        LUT4 (Prop_lut4_I2_O)        0.043    43.885 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_391/O
                         net (fo=1, routed)           0.000    43.885    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_391_n_0
    SLICE_X41Y318        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    44.078 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_107/CO[3]
                         net (fo=16, routed)          0.526    44.605    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_107_n_0
    SLICE_X42Y318        LUT2 (Prop_lut2_I0_O)        0.043    44.648 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_38/O
                         net (fo=16, routed)          0.373    45.020    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_38_n_0
    SLICE_X41Y319        LUT6 (Prop_lut6_I1_O)        0.043    45.063 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_405/O
                         net (fo=5, routed)           0.335    45.399    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_405_n_0
    SLICE_X43Y319        LUT4 (Prop_lut4_I1_O)        0.043    45.442 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_122/O
                         net (fo=1, routed)           0.000    45.442    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_122_n_0
    SLICE_X43Y319        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    45.637 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_40/CO[3]
                         net (fo=16, routed)          0.532    46.168    u_lane_original/gearbox32to66_cmp/u_block_sync/max_cnt1
    SLICE_X41Y320        LUT6 (Prop_lut6_I4_O)        0.043    46.211 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_824/O
                         net (fo=1, routed)           0.432    46.644    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_824_n_0
    SLICE_X41Y321        LUT6 (Prop_lut6_I5_O)        0.043    46.687 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_414/O
                         net (fo=2, routed)           0.107    46.794    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_414_n_0
    SLICE_X41Y321        LUT6 (Prop_lut6_I5_O)        0.043    46.837 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_125/O
                         net (fo=1, routed)           0.281    47.117    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_125_n_0
    SLICE_X42Y322        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193    47.310 f  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_41/CO[3]
                         net (fo=11, routed)          0.544    47.854    u_lane_original/gearbox32to66_cmp/u_block_sync/block_offset1
    SLICE_X45Y319        LUT6 (Prop_lut6_I5_O)        0.043    47.897 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t[65]_i_12_comp/O
                         net (fo=2, routed)           0.379    48.276    u_lane_original/gearbox32to66_cmp/u_block_sync/blk_idx_offset[0]
    SLICE_X44Y319        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.283    48.559 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_3/CO[3]
                         net (fo=1, routed)           0.000    48.559    u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_3_n_0
    SLICE_X44Y320        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    48.667 r  u_lane_original/gearbox32to66_cmp/u_block_sync/data66_t_reg[65]_i_26/O[0]
                         net (fo=17, routed)          0.550    49.217    u_lane_original/gearbox32to66_cmp/u_block_sync_n_13
    SLICE_X45Y323        MUXF7 (Prop_muxf7_S_O)       0.227    49.444 r  u_lane_original/gearbox32to66_cmp/data66_t_reg[65]_i_17/O
                         net (fo=1, routed)           0.359    49.803    u_lane_original/gearbox32to66_cmp/data66_t_reg[65]_i_17_n_0
    SLICE_X47Y323        LUT6 (Prop_lut6_I0_O)        0.124    49.927 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_4/O
                         net (fo=2, routed)           0.372    50.299    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_4_n_0
    SLICE_X46Y324        LUT6 (Prop_lut6_I1_O)        0.043    50.342 r  u_lane_original/gearbox32to66_cmp/data66_t[65]_i_1_comp/O
                         net (fo=1, routed)           0.000    50.342    u_lane_original/gearbox32to66_cmp/data66_t[65]_i_1_n_0
    SLICE_X46Y324        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.359     4.734    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X46Y324        FDCE                                         r  u_lane_original/gearbox32to66_cmp/data66_t_reg[65]/C
                         clock pessimism             -0.593     4.140    
                         clock uncertainty           -0.060     4.080    
    SLICE_X46Y324        FDCE (Setup_fdce_C_D)        0.066     4.146    u_lane_original/gearbox32to66_cmp/data66_t_reg[65]
  -------------------------------------------------------------------
                         required time                          4.146    
                         arrival time                         -50.342    
  -------------------------------------------------------------------
                         slack                                -46.195    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.468ns (8.585%)  route 4.983ns (91.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.687ns = ( 4.563 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.716ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.503    -2.089    u_lane_original/xapp1017_serdes_1280.serdes_cmp/clk_out1
    ILOGIC_X0Y164        ISERDESE2                                    r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y164        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.468    -1.621 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/Q5
                         net (fo=1, routed)           4.983     3.362    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/D[3]
    SLICE_X51Y267        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.188     4.563    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X51Y267        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[3]/C
                         clock pessimism             -0.716     3.846    
                         clock uncertainty           -0.060     3.786    
    SLICE_X51Y267        FDRE (Setup_fdre_C_D)       -0.022     3.764    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[3]
  -------------------------------------------------------------------
                         required time                          3.764    
                         arrival time                          -3.362    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.468ns (8.901%)  route 4.790ns (91.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.687ns = ( 4.563 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.089ns
    Clock Pessimism Removal (CPR):    -0.716ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.503    -2.089    u_lane_original/xapp1017_serdes_1280.serdes_cmp/clk_out1
    ILOGIC_X0Y164        ISERDESE2                                    r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y164        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.468    -1.621 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/Q3
                         net (fo=1, routed)           4.790     3.169    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/D[5]
    SLICE_X51Y267        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.188     4.563    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X51Y267        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[5]/C
                         clock pessimism             -0.716     3.846    
                         clock uncertainty           -0.060     3.786    
    SLICE_X51Y267        FDRE (Setup_fdre_C_D)       -0.019     3.767    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/mdataouta_reg[5]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.632ns  (logic 0.511ns (11.031%)  route 4.121ns (88.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 4.692 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.623ns
    Clock Pessimism Removal (CPR):    -0.673ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.969    -1.623    u_lane_original/xapp1017_serdes_1280.serdes_cmp/clk_out1
    ILOGIC_X0Y499        ISERDESE2                                    r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y499        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.468    -1.155 f  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/Q8
                         net (fo=2, routed)           4.121     2.966    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/p_0_in[0]
    SLICE_X51Y318        LUT1 (Prop_lut1_I0_O)        0.043     3.009 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta[0]_i_1/O
                         net (fo=1, routed)           0.000     3.009    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataout[0]
    SLICE_X51Y318        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.317     4.692    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X51Y318        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta_reg[0]/C
                         clock pessimism             -0.673     4.018    
                         clock uncertainty           -0.060     3.958    
    SLICE_X51Y318        FDRE (Setup_fdre_C_D)        0.034     3.992    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta_reg[0]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -3.009    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.511ns (11.230%)  route 4.039ns (88.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 4.692 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.623ns
    Clock Pessimism Removal (CPR):    -0.673ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.969    -1.623    u_lane_original/xapp1017_serdes_1280.serdes_cmp/clk_out1
    ILOGIC_X0Y499        ISERDESE2                                    r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y499        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.468    -1.155 f  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/Q8
                         net (fo=2, routed)           4.039     2.884    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/p_0_in[0]
    SLICE_X51Y319        LUT5 (Prop_lut5_I1_O)        0.043     2.927 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc[7]_i_1/O
                         net (fo=1, routed)           0.000     2.927    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc[7]_i_1_n_0
    SLICE_X51Y319        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.317     4.692    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X51Y319        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[7]/C
                         clock pessimism             -0.673     4.018    
                         clock uncertainty           -0.060     3.958    
    SLICE_X51Y319        FDRE (Setup_fdre_C_D)        0.034     3.992    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[7]
  -------------------------------------------------------------------
                         required time                          3.992    
                         arrival time                          -2.927    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[46][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.438ns (8.699%)  route 4.597ns (91.301%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 4.751 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.531    -2.061    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X41Y324        FDCE                                         r  u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y324        FDCE (Prop_fdce_C_Q)         0.223    -1.838 r  u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg[0]/Q
                         net (fo=131, routed)         1.326    -0.512    u_lane_original/gearbox32to66_cmp/u_block_sync/Q[0]
    SLICE_X43Y333        LUT6 (Prop_lut6_I4_O)        0.043    -0.469 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[62][7]_i_29/O
                         net (fo=4, routed)           0.378    -0.090    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[62][7]_i_29_n_0
    SLICE_X42Y333        LUT6 (Prop_lut6_I5_O)        0.043    -0.047 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[62][7]_i_19/O
                         net (fo=2, routed)           0.562     0.515    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[62][7]_i_19_n_0
    SLICE_X42Y331        LUT6 (Prop_lut6_I5_O)        0.043     0.558 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][7]_i_6/O
                         net (fo=2, routed)           0.419     0.977    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][7]_i_6_n_0
    SLICE_X40Y329        LUT6 (Prop_lut6_I5_O)        0.043     1.020 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][7]_i_2/O
                         net (fo=8, routed)           1.345     2.365    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][7]_i_2_n_0
    SLICE_X30Y309        LUT4 (Prop_lut4_I0_O)        0.043     2.408 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][2]_i_1/O
                         net (fo=7, routed)           0.566     2.974    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][2]_i_1_n_0
    SLICE_X30Y309        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[46][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.376     4.751    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X30Y309        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[46][2]/C
                         clock pessimism             -0.593     4.157    
                         clock uncertainty           -0.060     4.097    
    SLICE_X30Y309        FDRE (Setup_fdre_C_D)        0.000     4.097    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[46][2]
  -------------------------------------------------------------------
                         required time                          4.097    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[46][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.438ns (8.785%)  route 4.548ns (91.215%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.804 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.061ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.531    -2.061    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X41Y324        FDCE                                         r  u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y324        FDCE (Prop_fdce_C_Q)         0.223    -1.838 r  u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg[0]/Q
                         net (fo=131, routed)         1.326    -0.512    u_lane_original/gearbox32to66_cmp/u_block_sync/Q[0]
    SLICE_X43Y333        LUT6 (Prop_lut6_I4_O)        0.043    -0.469 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[62][7]_i_29/O
                         net (fo=4, routed)           0.378    -0.090    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[62][7]_i_29_n_0
    SLICE_X42Y333        LUT6 (Prop_lut6_I5_O)        0.043    -0.047 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[62][7]_i_19/O
                         net (fo=2, routed)           0.562     0.515    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[62][7]_i_19_n_0
    SLICE_X42Y331        LUT6 (Prop_lut6_I5_O)        0.043     0.558 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][7]_i_6/O
                         net (fo=2, routed)           0.419     0.977    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][7]_i_6_n_0
    SLICE_X40Y329        LUT6 (Prop_lut6_I5_O)        0.043     1.020 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][7]_i_2/O
                         net (fo=8, routed)           1.556     2.576    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][7]_i_2_n_0
    SLICE_X29Y309        LUT5 (Prop_lut5_I0_O)        0.043     2.619 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][3]_i_1/O
                         net (fo=7, routed)           0.306     2.925    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[46][3]_i_1_n_0
    SLICE_X29Y309        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[46][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.429     4.804    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X29Y309        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[46][3]/C
                         clock pessimism             -0.593     4.210    
                         clock uncertainty           -0.060     4.150    
    SLICE_X29Y309        FDRE (Setup_fdre_C_D)       -0.022     4.128    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[46][3]
  -------------------------------------------------------------------
                         required time                          4.128    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg[1]_replica_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[38][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 0.438ns (8.866%)  route 4.502ns (91.134%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 4.804 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.060ns
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.532    -2.060    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X38Y325        FDCE                                         r  u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg[1]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y325        FDCE (Prop_fdce_C_Q)         0.223    -1.837 r  u_lane_original/gearbox32to66_cmp/gearbox_cnt_reg[1]_replica_1/Q
                         net (fo=59, routed)          0.752    -1.085    u_lane_original/gearbox32to66_cmp/u_block_sync/gearbox_cnt_reg[1]_repN_1_alias
    SLICE_X42Y327        LUT6 (Prop_lut6_I2_O)        0.043    -1.042 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[30][7]_i_9/O
                         net (fo=4, routed)           0.446    -0.596    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[30][7]_i_9_n_0
    SLICE_X42Y328        LUT6 (Prop_lut6_I0_O)        0.043    -0.553 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[22][7]_i_5/O
                         net (fo=4, routed)           0.772     0.219    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[22][7]_i_5_n_0
    SLICE_X37Y330        LUT3 (Prop_lut3_I0_O)        0.043     0.262 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[38][7]_i_4/O
                         net (fo=2, routed)           0.475     0.737    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[38][7]_i_4_n_0
    SLICE_X36Y330        LUT6 (Prop_lut6_I0_O)        0.043     0.780 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[38][7]_i_2/O
                         net (fo=24, routed)          1.726     2.507    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[38][7]_i_2_n_0
    SLICE_X22Y315        LUT3 (Prop_lut3_I0_O)        0.043     2.550 r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[38][1]_i_1/O
                         net (fo=1, routed)           0.331     2.880    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg[38][1]_i_1_n_0
    SLICE_X22Y315        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[38][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.429     4.804    u_lane_original/gearbox32to66_cmp/u_block_sync/clk_out1
    SLICE_X22Y315        FDRE                                         r  u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[38][1]/C
                         clock pessimism             -0.593     4.210    
                         clock uncertainty           -0.060     4.150    
    SLICE_X22Y315        FDRE (Setup_fdre_C_D)       -0.002     4.148    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[38][1]
  -------------------------------------------------------------------
                         required time                          4.148    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.511ns (11.388%)  route 3.976ns (88.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 4.816 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.623ns
    Clock Pessimism Removal (CPR):    -0.643ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.937     0.937 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.018    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -5.110 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -3.685    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.592 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.969    -1.623    u_lane_original/xapp1017_serdes_1280.serdes_cmp/clk_out1
    ILOGIC_X0Y499        ISERDESE2                                    r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y499        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.468    -1.155 f  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/Q3
                         net (fo=1, routed)           3.976     2.821    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/p_0_in[5]
    SLICE_X51Y374        LUT1 (Prop_lut1_I0_O)        0.043     2.864 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta[5]_i_1/O
                         net (fo=1, routed)           0.000     2.864    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataout[5]
    SLICE_X51Y374        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    AK34                                              0.000     6.250 r  clk_p (IN)
                         net (fo=0)                   0.000     6.250    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.835     7.085 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.071    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.094     1.977 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.315     3.292    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.375 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         1.441     4.816    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X51Y374        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta_reg[5]/C
                         clock pessimism             -0.643     4.172    
                         clock uncertainty           -0.060     4.112    
    SLICE_X51Y374        FDRE (Setup_fdre_C_D)        0.033     4.145    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataouta_reg[5]
  -------------------------------------------------------------------
                         required time                          4.145    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  1.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.130ns (61.457%)  route 0.082ns (38.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.432ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.680    -0.428    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X51Y319        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y319        FDRE (Prop_fdre_C_Q)         0.100    -0.328 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[7]/Q
                         net (fo=1, routed)           0.082    -0.247    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc[7]
    SLICE_X50Y319        LUT3 (Prop_lut3_I0_O)        0.030    -0.217 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[7]_i_1_n_0
    SLICE_X50Y319        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.905    -0.432    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X50Y319        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[7]/C
                         clock pessimism              0.014    -0.417    
    SLICE_X50Y319        FDRE (Hold_fdre_C_D)         0.096    -0.321    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.432ns
    Source Clock Delay      (SCD):    -0.428ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.680    -0.428    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X51Y319        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y319        FDRE (Prop_fdre_C_Q)         0.100    -0.328 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc_reg[0]/Q
                         net (fo=1, routed)           0.081    -0.248    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/sdataoutc[0]
    SLICE_X50Y319        LUT3 (Prop_lut3_I0_O)        0.028    -0.220 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out[0]_i_1_n_0
    SLICE_X50Y319        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.905    -0.432    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X50Y319        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[0]/C
                         clock pessimism              0.014    -0.417    
    SLICE_X50Y319        FDRE (Hold_fdre_C_D)         0.087    -0.330    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer193_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer193_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.438ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.675    -0.433    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X48Y325        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y325        FDCE (Prop_fdce_C_Q)         0.100    -0.333 r  u_lane_original/gearbox32to66_cmp/buffer193_reg[21]/Q
                         net (fo=1, routed)           0.056    -0.277    u_lane_original/gearbox32to66_cmp/buffer193[21]
    SLICE_X48Y325        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.899    -0.438    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X48Y325        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[53]/C
                         clock pessimism              0.004    -0.433    
    SLICE_X48Y325        FDCE (Hold_fdce_C_D)         0.044    -0.389    u_lane_original/gearbox32to66_cmp/buffer193_reg[53]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer193_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer193_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.438ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    -0.004ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.675    -0.433    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X48Y325        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y325        FDCE (Prop_fdce_C_Q)         0.100    -0.333 r  u_lane_original/gearbox32to66_cmp/buffer193_reg[19]/Q
                         net (fo=1, routed)           0.060    -0.273    u_lane_original/gearbox32to66_cmp/buffer193[19]
    SLICE_X48Y325        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.899    -0.438    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X48Y325        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[51]/C
                         clock pessimism              0.004    -0.433    
    SLICE_X48Y325        FDCE (Hold_fdce_C_D)         0.047    -0.386    u_lane_original/gearbox32to66_cmp/buffer193_reg[51]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.154%)  route 0.088ns (46.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.435ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.677    -0.431    u_lane_original/clk_out1
    SLICE_X51Y322        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y322        FDCE (Prop_fdce_C_Q)         0.100    -0.331 r  u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg[10]/Q
                         net (fo=2, routed)           0.088    -0.243    u_lane_original/xapp1017_serdes_1280.serdes_data32_shift_reg_n_0_[10]
    SLICE_X50Y322        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.902    -0.435    u_lane_original/clk_out1
    SLICE_X50Y322        FDCE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[10]/C
                         clock pessimism              0.014    -0.420    
    SLICE_X50Y322        FDCE (Hold_fdce_C_D)         0.059    -0.361    u_lane_original/xapp1017_serdes_1280.serdes_data32_reg[10]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer193_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer193_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.404ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    -0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.707    -0.401    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X44Y321        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y321        FDCE (Prop_fdce_C_Q)         0.118    -0.283 r  u_lane_original/gearbox32to66_cmp/buffer193_reg[22]/Q
                         net (fo=1, routed)           0.055    -0.229    u_lane_original/gearbox32to66_cmp/buffer193[22]
    SLICE_X44Y321        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.933    -0.404    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X44Y321        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[54]/C
                         clock pessimism              0.002    -0.401    
    SLICE_X44Y321        FDCE (Hold_fdce_C_D)         0.045    -0.356    u_lane_original/gearbox32to66_cmp/buffer193_reg[54]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer193_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer193_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.663%)  route 0.101ns (50.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.703    -0.405    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X47Y325        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y325        FDCE (Prop_fdce_C_Q)         0.100    -0.305 r  u_lane_original/gearbox32to66_cmp/buffer193_reg[31]/Q
                         net (fo=1, routed)           0.101    -0.204    u_lane_original/gearbox32to66_cmp/buffer193[31]
    SLICE_X45Y325        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.929    -0.408    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X45Y325        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[63]/C
                         clock pessimism              0.035    -0.372    
    SLICE_X45Y325        FDCE (Hold_fdce_C_D)         0.038    -0.334    u_lane_original/gearbox32to66_cmp/buffer193_reg[63]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer193_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer193_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.704    -0.404    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X46Y323        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y323        FDCE (Prop_fdce_C_Q)         0.118    -0.286 r  u_lane_original/gearbox32to66_cmp/buffer193_reg[11]/Q
                         net (fo=1, routed)           0.055    -0.232    u_lane_original/gearbox32to66_cmp/buffer193[11]
    SLICE_X46Y323        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.929    -0.408    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X46Y323        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[43]/C
                         clock pessimism              0.003    -0.404    
    SLICE_X46Y323        FDCE (Hold_fdce_C_D)         0.042    -0.362    u_lane_original/gearbox32to66_cmp/buffer193_reg[43]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_lane_original/gearbox32to66_cmp/buffer193_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/gearbox32to66_cmp/buffer193_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.408ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.003ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.704    -0.404    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X46Y323        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y323        FDCE (Prop_fdce_C_Q)         0.118    -0.286 r  u_lane_original/gearbox32to66_cmp/buffer193_reg[15]/Q
                         net (fo=1, routed)           0.055    -0.232    u_lane_original/gearbox32to66_cmp/buffer193[15]
    SLICE_X46Y323        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.929    -0.408    u_lane_original/gearbox32to66_cmp/clk_out1
    SLICE_X46Y323        FDCE                                         r  u_lane_original/gearbox32to66_cmp/buffer193_reg[47]/C
                         clock pessimism              0.003    -0.404    
    SLICE_X46Y323        FDCE (Hold_fdce_C_D)         0.038    -0.366    u_lane_original/gearbox32to66_cmp/buffer193_reg[47]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.306%)  route 0.081ns (38.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.424ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.923    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.607    -1.684 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.134    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.108 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.686    -0.422    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X48Y310        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y310        FDRE (Prop_fdre_C_Q)         0.100    -0.322 f  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_state_reg[4]/Q
                         net (fo=7, routed)           0.081    -0.242    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_state_reg_n_0_[4]
    SLICE_X49Y310        LUT6 (Prop_lut6_I3_O)        0.028    -0.214 r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/p_1_in__0[0]
    SLICE_X49Y310        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_pll/inst/clk_in1_p
    AK34                 IBUFDS (Prop_ibufds_I_O)     0.501     0.501 r  u_pll/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.054    u_pll/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y4      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.035    -1.981 r  u_pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.614    -1.367    u_pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.337 r  u_pll/inst/clkout1_buf/O
                         net (fo=944, routed)         0.913    -0.424    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/clk_out1
    SLICE_X49Y310        FDRE                                         r  u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_state_reg[0]/C
                         clock pessimism              0.012    -0.411    
    SLICE_X49Y310        FDRE (Hold_fdre_C_D)         0.061    -0.350    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_m/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         6.250       4.250      IDELAY_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].idelay_s/C
Min Period        n/a     BUFG/I              n/a            1.409         6.250       4.842      BUFGCTRL_X0Y0    u_pll/inst/clkout1_buf/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.249         6.250       5.001      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X47Y332    u_lane_original/gearbox32to66_cmp/data66_buf_reg[65]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X44Y332    u_lane_original/gearbox32to66_cmp/data66_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         6.250       5.500      SLICE_X44Y332    u_lane_original/gearbox32to66_cmp/data66_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         6.250       5.500      SLICE_X20Y322    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[10][1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X20Y322    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[10][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X22Y322    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[10][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X50Y311    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_eye_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X50Y311    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop3[0].dc_inst/s_delay_val_eye_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X49Y322    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[1][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X48Y322    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         3.125       2.725      SLICE_X49Y322    u_lane_original/gearbox32to66_cmp/u_block_sync/valid_hdr_cnt_reg_reg[1][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X48Y332    u_lane_original/gearbox32to66_cmp/data66_valid_o_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X50Y321    u_lane_original/xapp1017_serdes_1280.serdes_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         3.125       2.725      SLICE_X49Y321    u_lane_original/xapp1017_serdes_1280.serdes_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X47Y324    u_lane_original/gearbox32to66_cmp/buffer193_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X39Y325    u_lane_original/gearbox32to66_cmp/buffer193_reg[100]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X42Y326    u_lane_original/gearbox32to66_cmp/buffer193_reg[101]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X43Y327    u_lane_original/gearbox32to66_cmp/buffer193_reg[102]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X43Y327    u_lane_original/gearbox32to66_cmp/buffer193_reg[103]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X42Y326    u_lane_original/gearbox32to66_cmp/buffer193_reg[104]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X41Y326    u_lane_original/gearbox32to66_cmp/buffer193_reg[105]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X41Y326    u_lane_original/gearbox32to66_cmp/buffer193_reg[106]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X40Y325    u_lane_original/gearbox32to66_cmp/buffer193_reg[107]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         3.125       2.775      SLICE_X40Y325    u_lane_original/gearbox32to66_cmp/buffer193_reg[108]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            2  Failing Endpoints,  Worst Slack       -0.876ns,  Total Violation       -1.751ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 0.781 }
Period(ns):         1.563
Sources:            { u_pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         1.563       -0.876     IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         1.563       0.154      BUFGCTRL_X0Y1    u_pll/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         1.563       0.492      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y164    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_m/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         1.563       0.493      ILOGIC_X0Y499    u_lane_original/xapp1017_serdes_1280.serdes_cmp/loop0[0].iserdes_s/CLKB
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y3  IDELAYCTRL_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         1.563       3.702      IDELAYCTRL_X0Y9  IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.563       211.798    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { u_pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         6.250       4.842      BUFGCTRL_X0Y2    u_pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         6.250       5.179      MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y4  u_pll/inst/mmcm_adv_inst/CLKFBOUT



