Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 15:02:12 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Compiling module ad9361_cmos_if
-- Compiling module ad9361_dual
-- Compiling module ad9361_dual_axis
-- Compiling module ad9361_dual_spi
-- Compiling module ad9361_samp_filt
-- Compiling module anchor_clk_gen
-- Compiling module anchor_ext_sync
-- Compiling module anchor_top
-- Compiling module axis_bit_corr
-- Compiling module axis_cabs_serial
-- Compiling module axis_clk_conv_fifo
-- Compiling module axis_distrib
-- Compiling module axis_fan_in
-- Compiling module axis_peak_detn
-- Compiling module axis_to_mem
-- Compiling module counter
-- Compiling module filt_boxcar
-- Compiling module math_add_96
-- Compiling module math_cabs_32
-- Compiling module math_log2_64
-- Compiling module math_mult_35
-- Compiling module math_pow2_12
-- Compiling module oh_to_bin
-- Compiling module shift_reg
-- Compiling module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 15:02:12 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 15:02:12 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:02:12 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 15:05:08 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 15:05:08 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 15:05:08 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:05:08 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 15:12:53 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 15:12:54 on Dec 06,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 15:12:54 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:12:54 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 15:14:01 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 15:14:01 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 15:14:01 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:14:01 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 15:39:10 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 15:39:10 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 15:39:10 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:39:10 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 16:09:18 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 16:09:18 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
Start time: 16:09:18 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:09:18 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Failed to open executable /opt/intelFPGA/18.1/modelsim_ae/bin/../linuxpe/../linux_x86_64pe/vlog in execute mode needed for the option -64.
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:13:00 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:13:01 on Dec 06,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:13:21 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Compiling module ad9361_cmos_if
-- Compiling module ad9361_dual
-- Compiling module ad9361_dual_axis
-- Compiling module ad9361_dual_spi
-- Compiling module ad9361_samp_filt
-- Compiling module anchor_clk_gen
-- Compiling module anchor_ext_sync
-- Compiling module anchor_top
-- Compiling module axis_bit_corr
-- Compiling module axis_cabs_serial
-- Compiling module axis_clk_conv_fifo
-- Compiling module axis_distrib
-- Compiling module axis_fan_in
-- Compiling module axis_peak_detn
-- Compiling module axis_to_mem
-- Compiling module counter
-- Compiling module filt_boxcar
-- Compiling module math_add_96
-- Compiling module math_cabs_32
-- Compiling module math_log2_64
-- Compiling module math_mult_35
-- Compiling module math_pow2_12
-- Compiling module oh_to_bin
-- Compiling module shift_reg
-- Compiling module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 17:13:21 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:13:21 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:13:21 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:20:12 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 17:20:12 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:20:12 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:20:12 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:27:51 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Compiling module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 17:27:51 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:27:51 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:27:51 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:28:20 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 17:28:20 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:28:20 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:28:20 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:28:46 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Compiling module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 17:28:46 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:28:46 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:28:46 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:29:44 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Compiling module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 17:29:44 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:29:44 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:29:44 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:33:56 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Compiling module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 17:33:56 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:33:56 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:33:56 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:38:12 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Compiling module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Compiling module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 17:38:12 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:38:12 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:38:13 on Dec 06,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:39:43 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Compiling module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 17:39:43 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:39:43 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:39:43 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:53:16 on Dec 06,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Compiling module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 17:53:16 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 17:53:16 on Dec 06,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 17:53:16 on Dec 06,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 09:57:53 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 09:57:53 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 09:57:53 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 09:57:53 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 10:09:01 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Compiling module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Compiling module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 10:09:01 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 10:09:01 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 10:09:01 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 10:12:40 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 10:12:40 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 10:12:40 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 10:12:40 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 10:48:51 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Compiling module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Compiling module anchor_top
-- Compiling module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Compiling module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Compiling module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 10:48:51 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 10:48:51 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 10:48:51 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:15:46 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Compiling module ad9361_cmos_if
-- Compiling module ad9361_dual
-- Compiling module ad9361_dual_axis
-- Compiling module ad9361_dual_spi
-- Compiling module ad9361_samp_filt
-- Compiling module anchor_clk_gen
-- Compiling module anchor_ext_sync
-- Compiling module anchor_top
-- Compiling module axis_bit_corr
-- Compiling module axis_cabs_serial
-- Compiling module axis_clk_conv_fifo
-- Compiling module axis_distrib
-- Compiling module axis_fan_in
-- Compiling module axis_peak_detn
-- Compiling module axis_to_mem
-- Compiling module counter
-- Compiling module filt_boxcar
-- Compiling module math_add_96
-- Compiling module math_cabs_32
-- Compiling module math_log2_64
-- Compiling module math_mult_35
-- Compiling module math_pow2_12
-- Compiling module oh_to_bin
-- Compiling module shift_reg
-- Compiling module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 11:15:47 on Dec 07,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:15:47 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:15:47 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:16:41 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 11:16:41 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:16:41 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:16:41 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:25:19 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 11:25:19 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:25:19 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:25:19 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:26:40 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 11:26:40 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:26:40 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:26:40 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:27:19 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 11:27:19 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:27:19 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:27:19 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:27:58 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 11:27:58 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:27:58 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:27:58 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:30:41 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 11:30:41 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:30:41 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:30:41 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:32:55 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Compiling module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Skipping module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 11:32:55 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:32:55 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:32:55 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:49:38 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 11:49:38 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 11:49:38 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:49:39 on Dec 07,2018, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:46:05 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 15:46:05 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:46:05 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:46:05 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:46:43 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 15:46:43 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 15:46:43 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 15:46:43 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:10:31 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 16:10:31 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:10:31 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:10:31 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:12:26 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 16:12:26 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:12:26 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:12:26 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:14:38 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 16:14:38 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:14:38 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:14:38 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:16:18 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 16:16:18 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:16:18 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:16:18 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:17:32 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 16:17:32 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:17:32 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:17:32 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:19:08 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 16:19:08 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:19:08 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:19:08 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:19:52 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 16:19:52 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:19:52 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:19:52 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:22:42 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Skipping module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 16:22:42 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:22:42 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:22:42 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:50:23 on Dec 07,2018
vlog -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/util/incl" "+incdir+../../../../../../firmware/fpga/xcorr" ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_ext_sync.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/xcorr/axis_bit_corr.v ../../../../../../firmware/fpga/peak/axis_cabs_serial.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_fifo.v ../../../../../../firmware/fpga/util/axis/axis_distrib.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs_32.v ../../../../../../firmware/fpga/util/math/math_log2_64.v ../../../../../../firmware/fpga/util/math/xilinx/math_mult_35.v ../../../../../../firmware/fpga/util/math/math_pow2_12.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../../../firmware/fpga/mpu_if/tag_data_buff.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
-- Skipping module ad9361_cmos_if
-- Skipping module ad9361_dual
-- Compiling module ad9361_dual_axis
-- Skipping module ad9361_dual_spi
-- Skipping module ad9361_samp_filt
-- Skipping module anchor_clk_gen
-- Skipping module anchor_ext_sync
-- Skipping module anchor_top
-- Skipping module axis_bit_corr
-- Skipping module axis_cabs_serial
-- Skipping module axis_clk_conv_fifo
-- Skipping module axis_distrib
-- Skipping module axis_fan_in
-- Skipping module axis_peak_detn
-- Skipping module axis_to_mem
-- Skipping module counter
-- Skipping module filt_boxcar
-- Skipping module math_add_96
-- Skipping module math_cabs_32
-- Skipping module math_log2_64
-- Skipping module math_mult_35
-- Skipping module math_pow2_12
-- Skipping module oh_to_bin
-- Skipping module shift_reg
-- Skipping module tag_data_buff
-- Compiling module anchor_top_tb

Top level modules:
	anchor_top_tb
End time: 16:50:23 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 16:50:23 on Dec 07,2018
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 16:50:23 on Dec 07,2018, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
