
---------- Begin Simulation Statistics ----------
final_tick                               2542135964500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230735                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   230734                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.19                       # Real time elapsed on the host
host_tick_rate                              666614296                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197181                       # Number of instructions simulated
sim_ops                                       4197181                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012126                       # Number of seconds simulated
sim_ticks                                 12126119500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.121326                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  364867                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               700034                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2662                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            109228                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            959927                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29865                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          181182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           151317                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1161784                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70919                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28487                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197181                       # Number of instructions committed
system.cpu.committedOps                       4197181                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.774982                       # CPI: cycles per instruction
system.cpu.discardedOps                        303996                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   617194                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1476640                       # DTB hits
system.cpu.dtb.data_misses                       8312                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415506                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872701                       # DTB read hits
system.cpu.dtb.read_misses                       7422                       # DTB read misses
system.cpu.dtb.write_accesses                  201688                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603939                       # DTB write hits
system.cpu.dtb.write_misses                       890                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18272                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3665400                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1150122                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           682823                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17057766                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.173161                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  974167                       # ITB accesses
system.cpu.itb.fetch_acv                          447                       # ITB acv
system.cpu.itb.fetch_hits                      968962                       # ITB hits
system.cpu.itb.fetch_misses                      5205                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4241     69.44%     79.25% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.07% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.14% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.19% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.69%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6107                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14451                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2440     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2698     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5156                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2427     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2427     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4872                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11171256000     92.09%     92.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9538000      0.08%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19650000      0.16%     92.34% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               929706000      7.66%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12130150000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994672                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899555                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944919                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8195958000     67.57%     67.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3934192000     32.43%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24238643                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85405      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542190     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839580     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592707     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104960      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197181                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7180877                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318007                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22840459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22840459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22840459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22840459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117130.558974                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117130.558974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117130.558974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117130.558974                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13077493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13077493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13077493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13077493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67064.066667                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67064.066667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67064.066667                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67064.066667                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22490962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22490962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117140.427083                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117140.427083                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12877996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12877996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67072.895833                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67072.895833                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.312317                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539624540000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.312317                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.207020                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.207020                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130739                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34931                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88702                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34547                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28987                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28987                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89292                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41341                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11387200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11387200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6725433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18123897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               72                       # Total snoops (count)
system.membus.snoopTraffic                       4608                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160035                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002768                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052540                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159592     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160035                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835871037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378385250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473499000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5710272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10210944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5710272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5710272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34931                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34931                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470906789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371155175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             842061964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470906789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470906789                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      184361040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184361040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      184361040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470906789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371155175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026423004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209533750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7469                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7469                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413811                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114015                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159546                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123407                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159546                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123407                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10438                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1987                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5810                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2035863750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4831638750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13653.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32403.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105605                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81999                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159546                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123407                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.840642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.450050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.933185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35078     42.32%     42.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24603     29.68%     72.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10198     12.30%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4659      5.62%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2531      3.05%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1457      1.76%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          938      1.13%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          613      0.74%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2812      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82889                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.962646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.378883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.544941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1375     18.41%     18.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5612     75.14%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           296      3.96%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.14%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      0.44%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            24      0.32%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           19      0.25%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.09%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7469                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.789318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6666     89.25%     89.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.26%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              440      5.89%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              182      2.44%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               74      0.99%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7469                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9542912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  668032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7769344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10210944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7898048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    842.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12126114500                       # Total gap between requests
system.mem_ctrls.avgGap                      42855.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5073280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4469632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7769344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418376216.727865874767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 368595410.922678112984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640711482.350145101547                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123407                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2567209000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2264429750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 297824361000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28772.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32200.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2413350.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318729600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169386030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568615320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314322300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     956994480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5312038620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        183134400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7823220750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.154515                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    423744500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    404820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11297555000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273176400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145177725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496015800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319364820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     956994480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5242567590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241636320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7674933135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.925738                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    574927500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    404820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11146372000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              995459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12118919500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1690352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1690352                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1690352                       # number of overall hits
system.cpu.icache.overall_hits::total         1690352                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89293                       # number of overall misses
system.cpu.icache.overall_misses::total         89293                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5487821500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5487821500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5487821500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5487821500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1779645                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1779645                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1779645                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1779645                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050175                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050175                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050175                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050175                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61458.585779                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61458.585779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61458.585779                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61458.585779                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88702                       # number of writebacks
system.cpu.icache.writebacks::total             88702                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89293                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89293                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89293                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89293                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5398529500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5398529500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5398529500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5398529500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050175                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050175                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050175                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050175                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60458.596978                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60458.596978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60458.596978                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60458.596978                       # average overall mshr miss latency
system.cpu.icache.replacements                  88702                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1690352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1690352                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89293                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5487821500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5487821500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1779645                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1779645                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050175                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61458.585779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61458.585779                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89293                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5398529500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5398529500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050175                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050175                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60458.596978                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60458.596978                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.837995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1746490                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88780                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.672111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.837995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3648582                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3648582                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1333803                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1333803                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1333803                       # number of overall hits
system.cpu.dcache.overall_hits::total         1333803                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106052                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106052                       # number of overall misses
system.cpu.dcache.overall_misses::total        106052                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6807235000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6807235000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6807235000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6807235000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1439855                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1439855                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1439855                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1439855                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073655                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64187.709803                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64187.709803                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64187.709803                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64187.709803                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34755                       # number of writebacks
system.cpu.dcache.writebacks::total             34755                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36603                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36603                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69449                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69449                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4428372000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4428372000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4428372000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4428372000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048233                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048233                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048233                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048233                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63764.373857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63764.373857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63764.373857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63764.373857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802796                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3318252000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3318252000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852390                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66908.335686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66908.335686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2699306000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2699306000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047454                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66733.565725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66733.565725                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3488983000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3488983000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587465                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096104                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61797.849729                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61797.849729                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29000                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1729066000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1729066000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59622.965517                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59622.965517                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62368000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62368000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079603                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079603                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69997.755331                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69997.755331                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61477000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61477000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079603                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079603                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68997.755331                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68997.755331                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11126                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11126                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542135964500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.475678                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1396589                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69299                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.153090                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.475678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2994671                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2994671                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2603134032500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 294950                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   294950                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.49                       # Real time elapsed on the host
host_tick_rate                              453306333                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38192233                       # Number of instructions simulated
sim_ops                                      38192233                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058697                       # Number of seconds simulated
sim_ticks                                 58697417000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             61.748047                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2809835                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4550484                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             112815                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            520745                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4643220                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             170758                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          809092                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           638334                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6590355                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1111714                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        74941                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33255783                       # Number of instructions committed
system.cpu.committedOps                      33255783                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.513349                       # CPI: cycles per instruction
system.cpu.discardedOps                       3026726                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6428074                       # DTB accesses
system.cpu.dtb.data_acv                            52                       # DTB access violations
system.cpu.dtb.data_hits                      9676361                       # DTB hits
system.cpu.dtb.data_misses                      13736                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3626994                       # DTB read accesses
system.cpu.dtb.read_acv                            18                       # DTB read access violations
system.cpu.dtb.read_hits                      5468398                       # DTB read hits
system.cpu.dtb.read_misses                      12219                       # DTB read misses
system.cpu.dtb.write_accesses                 2801080                       # DTB write accesses
system.cpu.dtb.write_acv                           34                       # DTB write access violations
system.cpu.dtb.write_hits                     4207963                       # DTB write hits
system.cpu.dtb.write_misses                      1517                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613899                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26830165                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7873022                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4492423                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63091909                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.284629                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10539412                       # ITB accesses
system.cpu.itb.fetch_acv                         1242                       # ITB acv
system.cpu.itb.fetch_hits                    10534982                       # ITB hits
system.cpu.itb.fetch_misses                      4430                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   323      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15716     27.95%     28.54% # number of callpals executed
system.cpu.kern.callpal::rdps                     721      1.28%     29.83% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.83% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.83% # number of callpals executed
system.cpu.kern.callpal::rti                     1601      2.85%     32.68% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.54% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56233                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63487                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6968     39.81%     39.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.71%     40.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      60      0.34%     40.87% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10349     59.13%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17502                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6597     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.93%     50.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       60      0.45%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6597     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13379                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49443112000     84.23%     84.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               235392000      0.40%     84.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                75512000      0.13%     84.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8945642000     15.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58699658000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946757                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637453                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764427                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1098                      
system.cpu.kern.mode_good::user                  1075                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1877                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1075                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  47                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.584976                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.489362                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.732244                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33225517000     56.60%     56.60% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24551328000     41.83%     98.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            922813000      1.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      323                       # number of times the context was actually changed
system.cpu.numCycles                        116839183                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2327998      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18475211     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533670      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282156      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456339     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428980     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771585      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771874      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184451      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33255783                       # Class of committed instruction
system.cpu.quiesceCycles                       555651                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53747274                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          746                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       758326                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1516064                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15486180531                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15486180531                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15486180531                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15486180531                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118113.234622                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118113.234622                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118113.234622                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118113.234622                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1146                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   31                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    36.967742                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8923227650                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8923227650                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8923227650                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8923227650                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68057.535485                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68057.535485                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68057.535485                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68057.535485                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35269881                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35269881                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118753.808081                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118753.808081                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20419881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20419881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68753.808081                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68753.808081                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15450910650                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15450910650                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118111.780287                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118111.780287                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8902807769                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8902807769                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68055.954692                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68055.954692                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             517814                       # Transaction distribution
system.membus.trans_dist::WriteReq               2243                       # Transaction distribution
system.membus.trans_dist::WriteResp              2243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267264                       # Transaction distribution
system.membus.trans_dist::WritebackClean       364978                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125490                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               41                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110693                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110693                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         364979                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151314                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1094920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1094920                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       785097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       792629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2149781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46716224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46716224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25481856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25489513                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80578345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              361                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            761608                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001040                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032231                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  760816     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     792      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              761608                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7001000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4115970482                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1659878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1406438250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1916534750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23357632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16749184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40107200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23357632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23357632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17104896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17104896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          364963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          261706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              626675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267264                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         397932877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         285347888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             683287307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    397932877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        397932877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      291407985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            291407985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      291407985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        397932877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        285347888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            974695292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    563956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    270681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000184741250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34506                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34507                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1541437                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             532872                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      626675                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     631912                       # Number of write requests accepted
system.mem_ctrls.readBursts                    626675                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   631912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96386                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 67956                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30539                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7395795750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2651445000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17338714500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13946.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32696.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       489                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   383174                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  415800                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                626675                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               631912                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  494095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       295271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.176993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.213911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.512402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       122462     41.47%     41.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        84389     28.58%     70.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34242     11.60%     81.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14478      4.90%     86.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8629      2.92%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4740      1.61%     91.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3010      1.02%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2505      0.85%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20816      7.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       295271                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.367780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.950021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8409     24.37%     24.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4379     12.69%     37.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18403     53.33%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1552      4.50%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           614      1.78%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           362      1.05%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           236      0.68%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           138      0.40%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           109      0.32%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            72      0.21%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            65      0.19%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            40      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           28      0.08%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           19      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            8      0.02%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           13      0.04%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           25      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           22      0.06%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34507                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.343448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.310839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.407669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30863     89.44%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3222      9.34%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           274      0.79%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            91      0.26%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            19      0.06%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            14      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             6      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-89             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-97             2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34506                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33938496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6168704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36093056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40107200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40442368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       578.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       614.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    683.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    689.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58697417000                       # Total gap between requests
system.mem_ctrls.avgGap                      46637.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17323584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16614528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36093056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 295133668.317977249622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 283053818.194419026375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6542.025520475629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 614900243.395718693733                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       364963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       261706                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       631912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9166190250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8171649500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       874750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1489401752000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25115.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31224.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    145791.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2356976.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1137530520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            604589040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2000827920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1515564360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4633770960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24156684930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2199779520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36248747250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.552681                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5487505750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1960140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51256133000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            971082840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            516123795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1786063860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1428687900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4633770960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24326682870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2056600800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35719013025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.527851                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5107957750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1960140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51635623250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133059                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133059                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269756                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7657                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382257                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               816000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5287000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683222531                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5491000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              514000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     812132.963989                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    326026.279691                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      2854500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60704888000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    293180000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14196711                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14196711                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14196711                       # number of overall hits
system.cpu.icache.overall_hits::total        14196711                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       364979                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         364979                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       364979                       # number of overall misses
system.cpu.icache.overall_misses::total        364979                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20563369000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20563369000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20563369000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20563369000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14561690                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14561690                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14561690                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14561690                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56341.238811                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56341.238811                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56341.238811                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56341.238811                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       364978                       # number of writebacks
system.cpu.icache.writebacks::total            364978                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       364979                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       364979                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       364979                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       364979                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20198390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20198390000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20198390000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20198390000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55341.238811                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55341.238811                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55341.238811                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55341.238811                       # average overall mshr miss latency
system.cpu.icache.replacements                 364978                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14196711                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14196711                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       364979                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        364979                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20563369000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20563369000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14561690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14561690                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56341.238811                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56341.238811                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       364979                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       364979                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20198390000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20198390000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55341.238811                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55341.238811                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999812                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14602826                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            364978                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.010154                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999812                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29488359                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29488359                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9051636                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9051636                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9051636                       # number of overall hits
system.cpu.dcache.overall_hits::total         9051636                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       367619                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         367619                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       367619                       # number of overall misses
system.cpu.dcache.overall_misses::total        367619                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23302684500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23302684500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23302684500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23302684500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9419255                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9419255                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9419255                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9419255                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039028                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039028                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039028                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63388.139623                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63388.139623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63388.139623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63388.139623                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136448                       # number of writebacks
system.cpu.dcache.writebacks::total            136448                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107756                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107756                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107756                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3765                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16288938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16288938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16288938000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16288938000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256289500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256289500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027588                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027588                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027588                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027588                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62682.790547                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62682.790547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62682.790547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62682.790547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68071.580345                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68071.580345                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 261641                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5182763                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5182763                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       152565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152565                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10120601000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10120601000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5335328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5335328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028595                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028595                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66336.322223                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66336.322223                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149136                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149136                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9747397500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9747397500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256289500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256289500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65359.118523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65359.118523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168389.947438                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168389.947438                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215054                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13182083500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13182083500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083927                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052659                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61296.620849                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61296.620849                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104327                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110727                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110727                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2243                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6541540500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6541540500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59078.097483                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59078.097483                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106816                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106816                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    144557500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    144557500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108712                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017441                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017441                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76243.407173                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76243.407173                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1888                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    142194500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142194500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017367                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75314.883475                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75314.883475                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108573                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108573                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108573                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108573                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60998068000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.608381                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9297202                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            261709                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.524961                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.608381                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999618                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19534789                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19534789                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3146853959000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 332164                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758144                       # Number of bytes of host memory used
host_op_rate                                   332164                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1646.91                       # Real time elapsed on the host
host_tick_rate                              330145991                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   547043900                       # Number of instructions simulated
sim_ops                                     547043900                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.543720                       # Number of seconds simulated
sim_ticks                                543719926500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.009277                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                35801882                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             49037442                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              19598                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8164745                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          58859282                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             635375                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2834309                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2198934                       # Number of indirect misses.
system.cpu.branchPred.lookups                68263016                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3254568                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       145412                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   508851667                       # Number of instructions committed
system.cpu.committedOps                     508851667                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.104890                       # CPI: cycles per instruction
system.cpu.discardedOps                      26189681                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                143466710                       # DTB accesses
system.cpu.dtb.data_acv                           148                       # DTB access violations
system.cpu.dtb.data_hits                    146136211                       # DTB hits
system.cpu.dtb.data_misses                     279413                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                102173283                       # DTB read accesses
system.cpu.dtb.read_acv                           144                       # DTB read access violations
system.cpu.dtb.read_hits                    103027517                       # DTB read hits
system.cpu.dtb.read_misses                     229655                       # DTB read misses
system.cpu.dtb.write_accesses                41293427                       # DTB write accesses
system.cpu.dtb.write_acv                            4                       # DTB write access violations
system.cpu.dtb.write_hits                    43108694                       # DTB write hits
system.cpu.dtb.write_misses                     49758                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            90494944                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          311331699                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         122243343                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         49037450                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       364607506                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.475084                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               144488269                       # ITB accesses
system.cpu.itb.fetch_acv                          845                       # ITB acv
system.cpu.itb.fetch_hits                   144478574                       # ITB hits
system.cpu.itb.fetch_misses                      9695                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.30% # number of callpals executed
system.cpu.kern.callpal::swpipl                 20915     18.97%     19.26% # number of callpals executed
system.cpu.kern.callpal::rdps                    1327      1.20%     20.47% # number of callpals executed
system.cpu.kern.callpal::rti                     2443      2.22%     22.68% # number of callpals executed
system.cpu.kern.callpal::callsys                  553      0.50%     23.18% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     23.18% # number of callpals executed
system.cpu.kern.callpal::rdunique               84713     76.82%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 110279                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     240526                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       67                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8710     36.38%     36.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      25      0.10%     36.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     557      2.33%     38.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14648     61.19%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23940                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8709     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       25      0.14%     48.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      557      3.09%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8709     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 18000                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             532910651000     98.01%     98.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                47226500      0.01%     98.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               772602000      0.14%     98.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              9981259000      1.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         543711738500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999885                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.594552                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.751880                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2397                      
system.cpu.kern.mode_good::user                  2389                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2744                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2389                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  24                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.873542                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.929610                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29181947000      5.37%      5.37% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         506042132500     93.07%     98.44% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8487659000      1.56%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                       1071076857                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        67                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            35944073      7.06%      7.06% # Class of committed instruction
system.cpu.op_class_0::IntAlu               250646629     49.26%     56.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                1823153      0.36%     56.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              51236343     10.07%     66.75% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11556297      2.27%     69.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2126860      0.42%     69.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11716273      2.30%     71.74% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.74% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1127849      0.22%     71.96% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.96% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               278840      0.05%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.02% # Class of committed instruction
system.cpu.op_class_0::MemRead               65216385     12.82%     84.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36727001      7.22%     92.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32988018      6.48%     98.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5981114      1.18%     99.71% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1482832      0.29%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                508851667                       # Class of committed instruction
system.cpu.quiesceCycles                     16362996                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       706469351                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          185                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3708002                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7415913                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1468208875                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1468208875                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1468208875                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1468208875                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117918.952293                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117918.952293                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117918.952293                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117918.952293                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            33                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.600000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    844986556                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    844986556                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    844986556                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    844986556                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67864.955104                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67864.955104                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67864.955104                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67864.955104                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4037481                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4037481                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115356.600000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115356.600000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2287481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2287481                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65356.600000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65356.600000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1464171394                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1464171394                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117926.175419                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117926.175419                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    842699075                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    842699075                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67872.026015                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67872.026015                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 283                       # Transaction distribution
system.membus.trans_dist::ReadResp            2363939                       # Transaction distribution
system.membus.trans_dist::WriteReq                943                       # Transaction distribution
system.membus.trans_dist::WriteResp               943                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1879461                       # Transaction distribution
system.membus.trans_dist::WritebackClean       540394                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1288054                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1331837                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1331837                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         540394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1823264                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1621116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1621116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2452                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9465166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9467622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11113640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     69166208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     69166208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5833                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    321413312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    321419145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               391379977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              127                       # Total snoops (count)
system.membus.snoopTraffic                       8128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3709137                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007062                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3708952    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     185      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3709137                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2615000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18021211200                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16759349250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2851230249                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       34580992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      201922432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          236503424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     34580992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      34580992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    120285504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       120285504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          540328                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3155038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3695366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1879461                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1879461                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63600744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         371372139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             434972883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63600744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63600744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      221226956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            221226956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      221226956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63600744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        371372139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            656199839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2268457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    428754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2883404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009763868500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       138641                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       138640                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8998886                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2132553                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3695366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2419754                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3695366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2419754                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 383208                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                151297                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            234590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            149566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            200608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            254066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            285755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            155418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            173179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            221893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            227208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            162271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           219010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           178332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           277070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           167958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           183916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            186151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            109703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            156820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            205557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            188535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             95063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            157574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            127069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             96208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           161708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            83938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           189085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           106168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           127718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           166034                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39583158250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16560790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            101686120750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11950.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30700.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        93                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2446798                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1745400                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3695366                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2419754                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3187821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  120139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 125003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 138919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 141819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 140147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 140014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 140505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 139179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 139277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 139513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 139809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 139178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 139108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 138736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 138833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 138798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    360                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1388433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.240697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.464659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.772185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       551269     39.70%     39.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       383750     27.64%     67.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       143737     10.35%     77.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76055      5.48%     83.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64202      4.62%     87.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25286      1.82%     89.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17625      1.27%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13653      0.98%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112856      8.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1388433                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       138640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.890342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.417295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        138358     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          209      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           52      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        138640                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       138641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.362223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.341158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.912710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        117073     84.44%     84.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         20514     14.80%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1025      0.74%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            15      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::122-123            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        138641                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              211978112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24525312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               145181952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               236503424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            154864256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       389.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       267.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    434.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    284.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  543719732500                       # Total gap between requests
system.mem_ctrls.avgGap                      88913.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     27440256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    184537856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    145181952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50467629.863478988409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 339398736.382342219353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 267016059.048187196255                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       540328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3155038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2419754                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14247521750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  87438599000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13208314178500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26368.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27713.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5458535.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5163340980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2744395995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11688772620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5522384160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42920925840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     187377578010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      50996807520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       306414205125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.551546                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 130487088500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18156060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 395076778000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4750042080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2524714830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11960035500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6319050120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42920925840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     185573805030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52515774240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       306564347640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.827685                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 134422064750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18156060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 391141801750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  318                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 318                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13359                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13359                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4960                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5833                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800737                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1503500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1509000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64806875                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              867500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              154000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               48000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 134                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     122143738.805970                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    314203481.934386                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974257500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    535536296000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   8183630500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    146039641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        146039641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    146039641                       # number of overall hits
system.cpu.icache.overall_hits::total       146039641                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       540393                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         540393                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       540393                       # number of overall misses
system.cpu.icache.overall_misses::total        540393                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  31355196000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  31355196000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  31355196000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  31355196000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    146580034                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    146580034                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    146580034                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    146580034                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003687                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58022.949964                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58022.949964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58022.949964                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58022.949964                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       540394                       # number of writebacks
system.cpu.icache.writebacks::total            540394                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       540393                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       540393                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       540393                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       540393                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  30814802000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  30814802000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  30814802000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30814802000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003687                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003687                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003687                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003687                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57022.948114                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57022.948114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57022.948114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57022.948114                       # average overall mshr miss latency
system.cpu.icache.replacements                 540394                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    146039641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       146039641                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       540393                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        540393                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  31355196000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  31355196000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    146580034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    146580034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58022.949964                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58022.949964                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       540393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       540393                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  30814802000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  30814802000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003687                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57022.948114                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57022.948114                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           146592885                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            540906                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            271.013605                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         293700462                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        293700462                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    131192206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        131192206                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    131192206                       # number of overall hits
system.cpu.dcache.overall_hits::total       131192206                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4350837                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4350837                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4350837                       # number of overall misses
system.cpu.dcache.overall_misses::total       4350837                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 262573655000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 262573655000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 262573655000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 262573655000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    135543043                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    135543043                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    135543043                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    135543043                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032099                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032099                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032099                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032099                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60350.147569                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60350.147569                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60350.147569                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60350.147569                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1867045                       # number of writebacks
system.cpu.dcache.writebacks::total           1867045                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1199075                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1199075                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1199075                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1199075                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3151762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3151762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3151762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3151762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1226                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1226                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 184568087500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 184568087500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 184568087500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 184568087500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     49666000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     49666000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023253                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023253                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023253                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023253                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58560.287071                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58560.287071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58560.287071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58560.287071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 40510.603589                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 40510.603589                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3155064                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91042201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91042201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1927405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1927405                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 112298632000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 112298632000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92969606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92969606                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020732                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020732                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58264.159323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58264.159323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107382                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107382                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1820023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1820023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 104221715000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 104221715000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     49666000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     49666000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019577                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019577                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57263.954906                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57263.954906                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175498.233216                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175498.233216                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     40150005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40150005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2423432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2423432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 150275023000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 150275023000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42573437                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42573437                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056924                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056924                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62009.176655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62009.176655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1091693                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1091693                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1331739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1331739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          943                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          943                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  80346372500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  80346372500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031281                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031281                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60331.921270                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60331.921270                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        80361                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        80361                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    251572500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    251572500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        83666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        83666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.039502                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039502                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76118.759455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76118.759455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3304                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    248197500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    248197500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.039490                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.039490                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75120.308717                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75120.308717                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        83544                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        83544                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        83544                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        83544                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 543719926500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           134774021                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3156088                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.702872                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          707                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         274575570                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        274575570                       # Number of data accesses

---------- End Simulation Statistics   ----------
