$date
	Fri Sep 29 17:05:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module control_unit_tb $end
$var wire 1 ! ru_write $end
$var wire 2 " ru_data_src [1:0] $end
$var wire 3 # imm_src [2:0] $end
$var wire 1 $ dm_write $end
$var wire 3 % dm_ctrl [2:0] $end
$var wire 5 & br_op [4:0] $end
$var wire 4 ' alu_op [3:0] $end
$var wire 1 ( alu_b_src $end
$var wire 1 ) alu_a_src $end
$var reg 3 * funct3 [2:0] $end
$var reg 7 + funct7 [6:0] $end
$var reg 7 , opcode [6:0] $end
$scope module dut $end
$var wire 3 - funct3 [2:0] $end
$var wire 7 . funct7 [6:0] $end
$var wire 7 / opcode [6:0] $end
$var reg 1 ) alu_a_src $end
$var reg 1 ( alu_b_src $end
$var reg 4 0 alu_op [3:0] $end
$var reg 5 1 br_op [4:0] $end
$var reg 3 2 dm_ctrl [2:0] $end
$var reg 1 $ dm_write $end
$var reg 3 3 imm_src [2:0] $end
$var reg 2 4 ru_data_src [1:0] $end
$var reg 1 ! ru_write $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 4
bx 3
bx 2
b0xxx 1
b1010 0
b110011 /
b100000 .
b10 -
b110011 ,
b100000 +
b10 *
0)
0(
b1010 '
b0xxx &
bx %
0$
bx #
b0 "
1!
$end
#10000
1(
b0 #
b0 3
b1100 '
b1100 0
b100 *
b100 -
b10011 ,
b10011 /
#20000
b1 "
b1 4
b101 %
b101 2
b0 '
b0 0
b101 *
b101 -
b11 ,
b11 /
#30000
bx "
bx 4
b110 &
b110 1
bx %
bx 2
1)
b101 #
b101 3
0!
b110 *
b110 -
b1100011 ,
b1100011 /
#40000
b10 "
b10 4
b1xxxx &
b1xxxx 1
b110 #
b110 3
1!
b1101111 ,
b1101111 /
#50000
bx "
bx 4
b0xxx &
b0xxx 1
b111 %
b111 2
1$
0)
b1 #
b1 3
0!
b111 *
b111 -
b100011 ,
b100011 /
#60000
b10 "
b10 4
b1xxxx &
b1xxxx 1
bx %
bx 2
0$
b0 #
b0 3
1!
b1100111 ,
b1100111 /
#70000
b0 "
b0 4
b0xxx &
b0xxx 1
x)
b10 #
b10 3
b111 '
b111 0
0!
b110111 ,
b110111 /
#80000
b10111 ,
b10111 /
