 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_in
Version: K-2015.06-SP2
Date   : Fri Mar 21 19:31:22 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__31_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__31_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__30_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__30_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__29_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__29_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__28_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__28_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__27_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__27_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__26_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__26_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__25_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__25_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__24_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__24_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__23_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__23_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__22_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__22_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__21_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__20_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__19_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__19_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__18_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__17_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__17_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__16_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__16_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__15_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__15_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__14_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__14_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__13_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__13_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__12_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__12_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__11_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__11_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__10_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__10_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__9_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__9_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__8_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__8_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__7_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__7_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__6_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__5_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__4_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__4_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__3_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__3_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__2_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__2_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__1_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__1_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_26__0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_26__0_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_26__0_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__31_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__31_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__31_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__30_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__30_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__30_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__29_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__29_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__29_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__28_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__28_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__28_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__27_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__27_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__27_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__26_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__26_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__26_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__25_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__25_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__25_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__24_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__24_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__24_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__23_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__23_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__23_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__22_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__22_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__22_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__21_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__21_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__21_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__20_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__20_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__20_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__19_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__19_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__19_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__18_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__18_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__18_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__17_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__17_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__17_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__16_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__16_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__16_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__15_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__15_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__15_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__14_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__14_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__14_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__13_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__13_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__13_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__12_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__12_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__12_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__11_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__11_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__11_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__10_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__10_/E (EDFQD1)                     0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__10_/CP (EDFQD1)                              0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__9_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__9_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__9_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__8_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__8_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__8_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__7_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__7_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__7_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__6_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__6_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__6_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__5_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__5_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__5_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__4_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__4_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__4_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__3_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__3_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__3_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__2_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__2_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__2_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__1_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__1_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__1_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[1] (input port clocked by CLK)
  Endpoint: memory_reg_27__0_
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[1] (in)                                         0.011     0.001      0.551 f
  A[1] (net)                     3        0.003               0.000      0.551 f
  U776/ZN (INVD1)                                   0.016     0.013      0.564 r
  n684 (net)                     2        0.002               0.000      0.564 r
  U769/ZN (CKND2D1)                                 0.029     0.023      0.587 f
  n694 (net)                     4        0.004               0.000      0.587 f
  U759/ZN (NR2D0)                                   0.153     0.094      0.681 r
  n1047 (net)                    7        0.007               0.000      0.681 r
  U1030/ZN (INR2XD2)                                0.343     0.235      0.916 r
  N119 (net)                    64        0.122               0.000      0.916 r
  memory_reg_27__0_/E (EDFQD1)                      0.343     0.000      0.916 r
  data arrival time                                                      0.916

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory_reg_27__0_/CP (EDFQD1)                               0.000      1.000 r
  library setup time                                         -0.082      0.918
  data required time                                                     0.918
  -------------------------------------------------------------------------------
  data required time                                                     0.918
  data arrival time                                                     -0.916
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_36_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1043/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n706 (net)                     1        0.001               0.000      0.874 f
  U1016/Z (AN4D0)                                   0.017     0.052      0.926 f
  n714 (net)                     1        0.001               0.000      0.926 f
  U892/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N40 (net)                      1        0.001               0.000      0.945 r
  Q_reg_36_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_36_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_35_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1281/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n1018 (net)                    1        0.001               0.000      0.874 f
  U891/Z (AN4D0)                                    0.017     0.052      0.926 f
  n1026 (net)                    1        0.001               0.000      0.926 f
  U889/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N39 (net)                      1        0.001               0.000      0.945 r
  Q_reg_35_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_35_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_34_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1249/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n978 (net)                     1        0.001               0.000      0.874 f
  U888/Z (AN4D0)                                    0.017     0.052      0.926 f
  n986 (net)                     1        0.001               0.000      0.926 f
  U886/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N38 (net)                      1        0.001               0.000      0.945 r
  Q_reg_34_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_34_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_33_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1226/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n948 (net)                     1        0.001               0.000      0.874 f
  U885/Z (AN4D0)                                    0.017     0.052      0.926 f
  n956 (net)                     1        0.001               0.000      0.926 f
  U883/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N37 (net)                      1        0.001               0.000      0.945 r
  Q_reg_33_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_33_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_32_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1218/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n938 (net)                     1        0.001               0.000      0.874 f
  U882/Z (AN4D0)                                    0.017     0.052      0.926 f
  n946 (net)                     1        0.001               0.000      0.926 f
  U1024/ZN (CKND2D0)                                0.026     0.019      0.945 r
  N36 (net)                      1        0.001               0.000      0.945 r
  Q_reg_32_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_32_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_31_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1204/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n918 (net)                     1        0.001               0.000      0.874 f
  U880/Z (AN4D0)                                    0.017     0.052      0.926 f
  n926 (net)                     1        0.001               0.000      0.926 f
  U878/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N68 (net)                      1        0.001               0.000      0.945 r
  Q_reg_31_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_31_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_30_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1241/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n968 (net)                     1        0.001               0.000      0.874 f
  U877/Z (AN4D0)                                    0.017     0.052      0.926 f
  n976 (net)                     1        0.001               0.000      0.926 f
  U875/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N69 (net)                      1        0.001               0.000      0.945 r
  Q_reg_30_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_30_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_29_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1302/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n1049 (net)                    1        0.001               0.000      0.874 f
  U874/Z (AN4D0)                                    0.017     0.052      0.926 f
  n1057 (net)                    1        0.001               0.000      0.926 f
  U873/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N70 (net)                      1        0.001               0.000      0.945 r
  Q_reg_29_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_29_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_28_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1174/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n878 (net)                     1        0.001               0.000      0.874 f
  U872/Z (AN4D0)                                    0.017     0.052      0.926 f
  n886 (net)                     1        0.001               0.000      0.926 f
  U870/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N71 (net)                      1        0.001               0.000      0.945 r
  Q_reg_28_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_28_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_27_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U991/ZN (AOI22D0)                                 0.090     0.057      0.874 f
  n928 (net)                     1        0.001               0.000      0.874 f
  U869/Z (AN4D0)                                    0.017     0.052      0.926 f
  n936 (net)                     1        0.001               0.000      0.926 f
  U867/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N72 (net)                      1        0.001               0.000      0.945 r
  Q_reg_27_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_27_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_26_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1084/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n748 (net)                     1        0.001               0.000      0.874 f
  U866/Z (AN4D0)                                    0.017     0.052      0.926 f
  n757 (net)                     1        0.001               0.000      0.926 f
  U864/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N73 (net)                      1        0.001               0.000      0.945 r
  Q_reg_26_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_26_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_25_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1196/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n908 (net)                     1        0.001               0.000      0.874 f
  U863/Z (AN4D0)                                    0.017     0.052      0.926 f
  n916 (net)                     1        0.001               0.000      0.926 f
  U861/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N74 (net)                      1        0.001               0.000      0.945 r
  Q_reg_25_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_25_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_24_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1257/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n988 (net)                     1        0.001               0.000      0.874 f
  U860/Z (AN4D0)                                    0.017     0.052      0.926 f
  n996 (net)                     1        0.001               0.000      0.926 f
  U858/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N75 (net)                      1        0.001               0.000      0.945 r
  Q_reg_24_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_24_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_23_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1382/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n1159 (net)                    1        0.001               0.000      0.874 f
  U857/Z (AN4D0)                                    0.017     0.052      0.926 f
  n1167 (net)                    1        0.001               0.000      0.926 f
  U855/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N76 (net)                      1        0.001               0.000      0.945 r
  Q_reg_23_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_23_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_22_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1167/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n868 (net)                     1        0.001               0.000      0.874 f
  U854/Z (AN4D0)                                    0.017     0.052      0.926 f
  n876 (net)                     1        0.001               0.000      0.926 f
  U852/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N77 (net)                      1        0.001               0.000      0.945 r
  Q_reg_22_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_22_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_21_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1152/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n848 (net)                     1        0.001               0.000      0.874 f
  U1014/Z (AN4D0)                                   0.017     0.052      0.926 f
  n856 (net)                     1        0.001               0.000      0.926 f
  U850/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N78 (net)                      1        0.001               0.000      0.945 r
  Q_reg_21_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_21_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_20_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1108/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n788 (net)                     1        0.001               0.000      0.874 f
  U849/Z (AN4D0)                                    0.017     0.052      0.926 f
  n796 (net)                     1        0.001               0.000      0.926 f
  U847/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N79 (net)                      1        0.001               0.000      0.945 r
  Q_reg_20_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_20_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_19_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1189/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n898 (net)                     1        0.001               0.000      0.874 f
  U846/Z (AN4D0)                                    0.017     0.052      0.926 f
  n906 (net)                     1        0.001               0.000      0.926 f
  U844/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N80 (net)                      1        0.001               0.000      0.945 r
  Q_reg_19_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_19_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_18_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1309/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n1059 (net)                    1        0.001               0.000      0.874 f
  U843/Z (AN4D0)                                    0.017     0.052      0.926 f
  n1067 (net)                    1        0.001               0.000      0.926 f
  U841/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N81 (net)                      1        0.001               0.000      0.945 r
  Q_reg_18_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_18_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_17_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1273/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n1008 (net)                    1        0.001               0.000      0.874 f
  U840/Z (AN4D0)                                    0.017     0.052      0.926 f
  n1016 (net)                    1        0.001               0.000      0.926 f
  U1023/ZN (CKND2D0)                                0.026     0.019      0.945 r
  N82 (net)                      1        0.001               0.000      0.945 r
  Q_reg_17_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_17_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_16_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1145/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n838 (net)                     1        0.001               0.000      0.874 f
  U838/Z (AN4D0)                                    0.017     0.052      0.926 f
  n846 (net)                     1        0.001               0.000      0.926 f
  U836/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N83 (net)                      1        0.001               0.000      0.945 r
  Q_reg_16_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_16_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_15_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1265/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n998 (net)                     1        0.001               0.000      0.874 f
  U835/Z (AN4D0)                                    0.017     0.052      0.926 f
  n1006 (net)                    1        0.001               0.000      0.926 f
  U833/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N84 (net)                      1        0.001               0.000      0.945 r
  Q_reg_15_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_15_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_14_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1160/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n858 (net)                     1        0.001               0.000      0.874 f
  U832/Z (AN4D0)                                    0.017     0.052      0.926 f
  n866 (net)                     1        0.001               0.000      0.926 f
  U831/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N85 (net)                      1        0.001               0.000      0.945 r
  Q_reg_14_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_14_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_13_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1233/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n958 (net)                     1        0.001               0.000      0.874 f
  U830/Z (AN4D0)                                    0.017     0.052      0.926 f
  n966 (net)                     1        0.001               0.000      0.926 f
  U828/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N86 (net)                      1        0.001               0.000      0.945 r
  Q_reg_13_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_13_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_12_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U983/ZN (AOI22D0)                                 0.090     0.057      0.874 f
  n818 (net)                     1        0.001               0.000      0.874 f
  U827/Z (AN4D0)                                    0.017     0.052      0.926 f
  n826 (net)                     1        0.001               0.000      0.926 f
  U825/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N87 (net)                      1        0.001               0.000      0.945 r
  Q_reg_12_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_12_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_11_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1115/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n798 (net)                     1        0.001               0.000      0.874 f
  U824/Z (AN4D0)                                    0.017     0.052      0.926 f
  n806 (net)                     1        0.001               0.000      0.926 f
  U822/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N88 (net)                      1        0.001               0.000      0.945 r
  Q_reg_11_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_11_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_10_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1122/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n808 (net)                     1        0.001               0.000      0.874 f
  U821/Z (AN4D0)                                    0.017     0.052      0.926 f
  n816 (net)                     1        0.001               0.000      0.926 f
  U819/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N89 (net)                      1        0.001               0.000      0.945 r
  Q_reg_10_/D (EDFQD1)                              0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_10_/CP (EDFQD1)                                       0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_9_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1100/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n774 (net)                     1        0.001               0.000      0.874 f
  U818/Z (AN4D0)                                    0.017     0.052      0.926 f
  n786 (net)                     1        0.001               0.000      0.926 f
  U816/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N90 (net)                      1        0.001               0.000      0.945 r
  Q_reg_9_/D (EDFQD1)                               0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_9_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_8_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1181/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n888 (net)                     1        0.001               0.000      0.874 f
  U815/Z (AN4D0)                                    0.017     0.052      0.926 f
  n896 (net)                     1        0.001               0.000      0.926 f
  U813/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N91 (net)                      1        0.001               0.000      0.945 r
  Q_reg_8_/D (EDFQD1)                               0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_8_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_7_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1093/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n760 (net)                     1        0.001               0.000      0.874 f
  U812/Z (AN4D0)                                    0.017     0.052      0.926 f
  n769 (net)                     1        0.001               0.000      0.926 f
  U810/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N92 (net)                      1        0.001               0.000      0.945 r
  Q_reg_7_/D (EDFQD1)                               0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_7_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_5_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1376/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n1149 (net)                    1        0.001               0.000      0.874 f
  U807/Z (AN4D0)                                    0.017     0.052      0.926 f
  n1157 (net)                    1        0.001               0.000      0.926 f
  U805/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N94 (net)                      1        0.001               0.000      0.945 r
  Q_reg_5_/D (EDFQD1)                               0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_5_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_4_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1368/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n1139 (net)                    1        0.001               0.000      0.874 f
  U804/Z (AN4D0)                                    0.017     0.052      0.926 f
  n1147 (net)                    1        0.001               0.000      0.926 f
  U802/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N95 (net)                      1        0.001               0.000      0.945 r
  Q_reg_4_/D (EDFQD1)                               0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_4_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_3_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1361/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n1129 (net)                    1        0.001               0.000      0.874 f
  U801/Z (AN4D0)                                    0.017     0.052      0.926 f
  n1137 (net)                    1        0.001               0.000      0.926 f
  U799/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N96 (net)                      1        0.001               0.000      0.945 r
  Q_reg_3_/D (EDFQD1)                               0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_3_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_2_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1338/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n1099 (net)                    1        0.001               0.000      0.874 f
  U798/Z (AN4D0)                                    0.017     0.052      0.926 f
  n1107 (net)                    1        0.001               0.000      0.926 f
  U1022/ZN (CKND2D0)                                0.026     0.019      0.945 r
  N97 (net)                      1        0.001               0.000      0.945 r
  Q_reg_2_/D (EDFQD1)                               0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_2_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_1_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1323/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n1079 (net)                    1        0.001               0.000      0.874 f
  U796/Z (AN4D0)                                    0.017     0.052      0.926 f
  n1087 (net)                    1        0.001               0.000      0.926 f
  U794/ZN (CKND2D0)                                 0.026     0.019      0.945 r
  N98 (net)                      1        0.001               0.000      0.945 r
  Q_reg_1_/D (EDFQD1)                               0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_1_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by CLK)
  Endpoint: Q_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_in        ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.550      0.550 f
  A[2] (in)                                         0.011     0.001      0.551 f
  A[2] (net)                     3        0.003               0.000      0.551 f
  U777/ZN (INVD1)                                   0.016     0.013      0.564 r
  n683 (net)                     2        0.002               0.000      0.564 r
  U770/ZN (CKND2D1)                                 0.032     0.025      0.589 f
  n696 (net)                     4        0.004               0.000      0.589 f
  U791/ZN (NR2D0)                                   0.070     0.049      0.638 r
  n772 (net)                     2        0.002               0.000      0.638 r
  U757/Z (CKBD1)                                    0.296     0.178      0.816 r
  n673 (net)                    64        0.051               0.000      0.816 r
  U1518/ZN (AOI22D0)                                0.090     0.057      0.874 f
  n1347 (net)                    1        0.001               0.000      0.874 f
  U793/Z (AN4D0)                                    0.017     0.052      0.926 f
  n1358 (net)                    1        0.001               0.000      0.926 f
  U1021/ZN (CKND2D0)                                0.026     0.019      0.945 r
  N99 (net)                      1        0.001               0.000      0.945 r
  Q_reg_0_/D (EDFQD1)                               0.026     0.000      0.945 r
  data arrival time                                                      0.945

  clock CLK (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  Q_reg_0_/CP (EDFQD1)                                        0.000      1.000 r
  library setup time                                         -0.053      0.947
  data required time                                                     0.947
  -------------------------------------------------------------------------------
  data required time                                                     0.947
  data arrival time                                                     -0.945
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


1
