INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/Display_Gen_Digilent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display_Gen_Digilent
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/Display_Gen_Digilent.v:110]
INFO: [VRFC 10-2458] undeclared symbol VID_pVDE, assumed default net type wire [H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/Display_Gen_Digilent.v:120]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Senior-Project-2023/SENIOR_PROJECT/HDMI_Block/HDMI_Block.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
