`timescale 1ns / 1ps

module ripple_counter(
    input wire clk,
    output reg [3:0] count // Correctly declare count as an output reg
);

// Initialize count
initial begin
    count = 4'b0000;
end

// Define the always blocks for the ripple counter
always @(negedge clk)
    count[0] <= ~count[0];

always @(negedge count[0])
    count[1] <= ~count[1];

always @(negedge count[1])
    count[2] <= ~count[2];

always @(negedge count[2])
    count[3] <= ~count[3];

endmodule
