# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MealyMachine.srcs/sources_1/new/MealyMachine.vhd" \
"../../../../MealyMachine.srcs/sim_1/new/MealyMachine_tb.vhd" \

# Do not sort compile order
nosort
