Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4_AR70065 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Sat Feb 10 14:34:46 2018
| Host             : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command          : report_power -file hdmi_out_wrapper_power_routed.rpt -pb hdmi_out_wrapper_power_summary_routed.pb -rpx hdmi_out_wrapper_power_routed.rpx
| Design           : hdmi_out_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.835 |
| Dynamic (W)              | 1.672 |
| Device Static (W)        | 0.162 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 63.8  |
| Junction Temperature (C) | 46.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.074 |        9 |       --- |             --- |
| Slice Logic              |     0.019 |    28545 |       --- |             --- |
|   LUT as Logic           |     0.015 |     8352 |     53200 |           15.70 |
|   CARRY4                 |     0.002 |      377 |     13300 |            2.83 |
|   Register               |     0.002 |    15258 |    106400 |           14.34 |
|   LUT as Distributed RAM |    <0.001 |      266 |     17400 |            1.53 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |    <0.001 |      267 |     53200 |            0.50 |
|   Others                 |    <0.001 |     1456 |       --- |             --- |
|   LUT as Shift Register  |    <0.001 |      305 |     17400 |            1.75 |
|   BUFR                   |     0.000 |        1 |        88 |            1.14 |
| Signals                  |     0.026 |    20985 |       --- |             --- |
| Block RAM                |     0.016 |       16 |       140 |           11.43 |
| MMCM                     |     0.176 |        2 |         4 |           50.00 |
| I/O                      |     0.050 |       26 |       125 |           20.80 |
| PS7                      |     1.311 |        1 |       --- |             --- |
| Static Power             |     0.162 |          |           |                 |
| Total                    |     1.835 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.158 |       0.141 |      0.016 |
| Vccaux    |       1.800 |     0.135 |       0.114 |      0.021 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.689 |       0.657 |      0.032 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                       | Constraint (ns) |
+-------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+
| I                                                                       | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/PXL_CLK           |             2.0 |
| axi_dynclk_0_PXL_CLK_O                                                  | hdmi_out_i/axi_dynclk_0/U0/PXL_CLK_O                         |            10.0 |
| clk_fpga_0                                                              | hdmi_out_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]  |            10.0 |
| clk_fpga_1                                                              | hdmi_out_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]  |             5.0 |
| clk_fpga_2                                                              | hdmi_out_i/processing_system7_0/inst/FCLK_CLK2               |             5.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs            |            33.0 |
| mmcm_adv_inst_n_0                                                       | hdmi_out_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_adv_inst_n_0 |            10.0 |
+-------------------------------------------------------------------------+--------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                               | Power (W) |
+--------------------------------------------------------------------------------------------------------------------+-----------+
| hdmi_out_wrapper                                                                                                   |     1.672 |
|   dbg_hub                                                                                                          |     0.003 |
|     inst                                                                                                           |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                                                         |     0.002 |
|         U_ICON_INTERFACE                                                                                           |     0.002 |
|           U_CMD1                                                                                                   |    <0.001 |
|           U_CMD2                                                                                                   |    <0.001 |
|           U_CMD3                                                                                                   |    <0.001 |
|           U_CMD4                                                                                                   |    <0.001 |
|           U_CMD5                                                                                                   |    <0.001 |
|           U_CMD6_RD                                                                                                |    <0.001 |
|             U_RD_FIFO                                                                                              |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                                                                |    <0.001 |
|                 inst_fifo_gen                                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                                     |    <0.001 |
|                     grf.rf                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                          |    <0.001 |
|                         gras.rsts                                                                                  |    <0.001 |
|                         rpntr                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                     |    <0.001 |
|                         gwas.wsts                                                                                  |    <0.001 |
|                         wpntr                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                        |    <0.001 |
|                       rstblk                                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                   |    <0.001 |
|           U_CMD6_WR                                                                                                |    <0.001 |
|             U_WR_FIFO                                                                                              |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                                                                |    <0.001 |
|                 inst_fifo_gen                                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                                     |    <0.001 |
|                     grf.rf                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                     |    <0.001 |
|                         gras.rsts                                                                                  |    <0.001 |
|                         rpntr                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                     |    <0.001 |
|                         gwas.wsts                                                                                  |    <0.001 |
|                         wpntr                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                        |    <0.001 |
|                       rstblk                                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                   |    <0.001 |
|           U_CMD7_CTL                                                                                               |    <0.001 |
|           U_CMD7_STAT                                                                                              |    <0.001 |
|           U_STATIC_STATUS                                                                                          |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                                  |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                             |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                                      |    <0.001 |
|           U_RD_ABORT_FLAG                                                                                          |    <0.001 |
|           U_RD_REQ_FLAG                                                                                            |    <0.001 |
|           U_TIMER                                                                                                  |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                              |    <0.001 |
|       CORE_XSDB.U_ICON                                                                                             |    <0.001 |
|         U_CMD                                                                                                      |    <0.001 |
|         U_STAT                                                                                                     |    <0.001 |
|         U_SYNC                                                                                                     |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                                                |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                                              |    <0.001 |
|   ddc_scl_iobuf                                                                                                    |     0.000 |
|   ddc_sda_iobuf                                                                                                    |     0.000 |
|   hdmi_ddc_scl_iobuf                                                                                               |     0.004 |
|   hdmi_ddc_sda_iobuf                                                                                               |     0.004 |
|   hdmi_out_i                                                                                                       |     1.654 |
|     axi_dynclk_0                                                                                                   |     0.110 |
|       U0                                                                                                           |     0.110 |
|         Inst_mmcme2_drp                                                                                            |     0.108 |
|         axi_dynclk_S00_AXI_inst                                                                                    |     0.001 |
|     axi_gpio_hdmi                                                                                                  |    <0.001 |
|       U0                                                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                       |    <0.001 |
|             I_DECODER                                                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                      |    <0.001 |
|               MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                      |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I                                       |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                        |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                                                         |    <0.001 |
|         gpio_core_1                                                                                                |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                                              |    <0.001 |
|     axi_mem_intercon                                                                                               |     0.033 |
|       m00_couplers                                                                                                 |     0.017 |
|         auto_pc                                                                                                    |     0.003 |
|           inst                                                                                                     |     0.003 |
|             gen_axi4_axi3.axi3_conv_inst                                                                           |     0.003 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                                  |     0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                                            |    <0.001 |
|                   inst                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                               |    <0.001 |
|                           grf.rf                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                    |    <0.001 |
|                               grss.rsts                                                                            |    <0.001 |
|                                 c1                                                                                 |    <0.001 |
|                                 c2                                                                                 |    <0.001 |
|                               rpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                               gwss.wsts                                                                            |    <0.001 |
|                                 c0                                                                                 |    <0.001 |
|                                 c1                                                                                 |    <0.001 |
|                               wpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                                   |    <0.001 |
|                             rstblk                                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                             |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst                                                                  |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                                |    <0.001 |
|               USE_WRITE.write_addr_inst                                                                            |     0.002 |
|                 USE_BURSTS.cmd_queue                                                                               |    <0.001 |
|                   inst                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                               |    <0.001 |
|                           grf.rf                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                    |    <0.001 |
|                               grss.rsts                                                                            |    <0.001 |
|                                 c1                                                                                 |    <0.001 |
|                                 c2                                                                                 |    <0.001 |
|                               rpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                               gwss.wsts                                                                            |    <0.001 |
|                                 c0                                                                                 |    <0.001 |
|                                 c1                                                                                 |    <0.001 |
|                               wpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                   |    <0.001 |
|                             rstblk                                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                             |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                                          |    <0.001 |
|                   inst                                                                                             |    <0.001 |
|                     fifo_gen_inst                                                                                  |    <0.001 |
|                       inst_fifo_gen                                                                                |    <0.001 |
|                         gconvfifo.rf                                                                               |    <0.001 |
|                           grf.rf                                                                                   |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                               gr1.gr1_int.rfwft                                                                    |    <0.001 |
|                               grss.rsts                                                                            |    <0.001 |
|                                 c1                                                                                 |    <0.001 |
|                                 c2                                                                                 |    <0.001 |
|                               rpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                               gwss.wsts                                                                            |    <0.001 |
|                                 c0                                                                                 |    <0.001 |
|                                 c1                                                                                 |    <0.001 |
|                               wpntr                                                                                |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                               gdm.dm_gen.dm                                                                        |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                                   |    <0.001 |
|                             rstblk                                                                                 |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                             |    <0.001 |
|               USE_WRITE.write_data_inst                                                                            |    <0.001 |
|         m00_data_fifo                                                                                              |     0.010 |
|           inst                                                                                                     |     0.010 |
|             gen_fifo.fifo_gen_inst                                                                                 |     0.010 |
|               inst_fifo_gen                                                                                        |     0.010 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                            |     0.002 |
|                   grf.rf                                                                                           |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                            |    <0.001 |
|                       grss.rsts                                                                                    |    <0.001 |
|                         c1                                                                                         |    <0.001 |
|                         c2                                                                                         |    <0.001 |
|                       rpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                       |    <0.001 |
|                       gwss.wsts                                                                                    |    <0.001 |
|                         c0                                                                                         |    <0.001 |
|                         c1                                                                                         |    <0.001 |
|                       wpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                                |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                          |    <0.001 |
|                     rstblk                                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                     |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                       |    <0.001 |
|                   rstblk                                                                                           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                            |     0.002 |
|                   grf.rf                                                                                           |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                            |    <0.001 |
|                       grss.rsts                                                                                    |    <0.001 |
|                         c1                                                                                         |    <0.001 |
|                         c2                                                                                         |    <0.001 |
|                       rpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                       |    <0.001 |
|                       gwss.wsts                                                                                    |    <0.001 |
|                         c0                                                                                         |    <0.001 |
|                         c1                                                                                         |    <0.001 |
|                       wpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                          |     0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                     |     0.001 |
|                         inst_blk_mem_gen                                                                           |     0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.001 |
|                             valid.cstr                                                                             |     0.001 |
|                               ramloop[0].ram.r                                                                     |     0.001 |
|                                 prim_noinit.ram                                                                    |     0.001 |
|                     rstblk                                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                     |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                           |     0.002 |
|                   grf.rf                                                                                           |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                            |    <0.001 |
|                       grss.rsts                                                                                    |    <0.001 |
|                         c1                                                                                         |    <0.001 |
|                         c2                                                                                         |    <0.001 |
|                       rpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                       |    <0.001 |
|                       gwss.wsts                                                                                    |    <0.001 |
|                         c0                                                                                         |    <0.001 |
|                         c1                                                                                         |    <0.001 |
|                       wpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                                |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                          |    <0.001 |
|                     rstblk                                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                     |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice                                 |    <0.001 |
|                   rstblk                                                                                           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                                           |     0.003 |
|                   grf.rf                                                                                           |     0.003 |
|                     gntv_or_sync_fifo.gl0.rd                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                            |    <0.001 |
|                       grss.rsts                                                                                    |    <0.001 |
|                         c1                                                                                         |    <0.001 |
|                         c2                                                                                         |    <0.001 |
|                       rpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                       |    <0.001 |
|                       gwss.wsts                                                                                    |    <0.001 |
|                         c0                                                                                         |    <0.001 |
|                         c1                                                                                         |    <0.001 |
|                       wpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                          |     0.003 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                     |     0.002 |
|                         inst_blk_mem_gen                                                                           |     0.002 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.002 |
|                             valid.cstr                                                                             |     0.002 |
|                               ramloop[0].ram.r                                                                     |    <0.001 |
|                                 prim_noinit.ram                                                                    |    <0.001 |
|                               ramloop[1].ram.r                                                                     |     0.001 |
|                                 prim_noinit.ram                                                                    |     0.001 |
|                     rstblk                                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                     |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                         |    <0.001 |
|         m00_regslice                                                                                               |     0.004 |
|           inst                                                                                                     |     0.004 |
|             ar_pipe                                                                                                |    <0.001 |
|             aw_pipe                                                                                                |    <0.001 |
|             b_pipe                                                                                                 |    <0.001 |
|             r_pipe                                                                                                 |     0.001 |
|             w_pipe                                                                                                 |     0.001 |
|       s00_couplers                                                                                                 |     0.006 |
|         s00_data_fifo                                                                                              |     0.005 |
|           inst                                                                                                     |     0.005 |
|             gen_fifo.fifo_gen_inst                                                                                 |     0.005 |
|               inst_fifo_gen                                                                                        |     0.005 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                                            |     0.002 |
|                   grf.rf                                                                                           |     0.002 |
|                     gntv_or_sync_fifo.gl0.rd                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                            |    <0.001 |
|                       grss.rsts                                                                                    |    <0.001 |
|                         c1                                                                                         |    <0.001 |
|                         c2                                                                                         |    <0.001 |
|                       rpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                       |    <0.001 |
|                       gwss.wsts                                                                                    |    <0.001 |
|                         c0                                                                                         |    <0.001 |
|                         c1                                                                                         |    <0.001 |
|                       wpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                                |    <0.001 |
|                         RAM_reg_0_31_0_5                                                                           |    <0.001 |
|                         RAM_reg_0_31_12_17                                                                         |    <0.001 |
|                         RAM_reg_0_31_18_23                                                                         |    <0.001 |
|                         RAM_reg_0_31_24_29                                                                         |    <0.001 |
|                         RAM_reg_0_31_30_35                                                                         |    <0.001 |
|                         RAM_reg_0_31_36_41                                                                         |    <0.001 |
|                         RAM_reg_0_31_42_47                                                                         |    <0.001 |
|                         RAM_reg_0_31_48_53                                                                         |    <0.001 |
|                         RAM_reg_0_31_54_59                                                                         |    <0.001 |
|                         RAM_reg_0_31_60_62                                                                         |    <0.001 |
|                         RAM_reg_0_31_6_11                                                                          |    <0.001 |
|                     rstblk                                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                     |    <0.001 |
|                 gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice                                       |    <0.001 |
|                   rstblk                                                                                           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                                            |     0.003 |
|                   grf.rf                                                                                           |     0.003 |
|                     gntv_or_sync_fifo.gl0.rd                                                                       |    <0.001 |
|                       gr1.gr1_int.rfwft                                                                            |    <0.001 |
|                       grss.rsts                                                                                    |    <0.001 |
|                         c1                                                                                         |    <0.001 |
|                         c2                                                                                         |    <0.001 |
|                       rpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                                       |    <0.001 |
|                       gwss.wsts                                                                                    |    <0.001 |
|                         c0                                                                                         |    <0.001 |
|                         c1                                                                                         |    <0.001 |
|                       wpntr                                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                                          |     0.002 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                                                     |     0.001 |
|                         inst_blk_mem_gen                                                                           |     0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                                                     |     0.001 |
|                             valid.cstr                                                                             |     0.001 |
|                               ramloop[0].ram.r                                                                     |     0.001 |
|                                 prim_noinit.ram                                                                    |     0.001 |
|                     rstblk                                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst                               |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[1].rd_rst_wr_inst                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.garst_sync_cc[2].rd_rst_wr_inst                    |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                                     |    <0.001 |
|                 reset_gen_cc.rstblk_cc                                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                         |    <0.001 |
|         s00_regslice                                                                                               |     0.001 |
|           inst                                                                                                     |     0.001 |
|             ar_pipe                                                                                                |    <0.001 |
|             r_pipe                                                                                                 |    <0.001 |
|       s01_couplers                                                                                                 |     0.006 |
|         auto_us_df                                                                                                 |     0.005 |
|           inst                                                                                                     |     0.005 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                                          |     0.005 |
|               USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                                              |     0.005 |
|                 dw_fifogen_aw                                                                                      |     0.001 |
|                   inst_fifo_gen                                                                                    |     0.001 |
|                     gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                                       |     0.001 |
|                       grf.rf                                                                                       |     0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                        |    <0.001 |
|                           grss.rsts                                                                                |    <0.001 |
|                             c1                                                                                     |    <0.001 |
|                             c2                                                                                     |    <0.001 |
|                           rpntr                                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                   |    <0.001 |
|                           gwss.wsts                                                                                |    <0.001 |
|                             c0                                                                                     |    <0.001 |
|                             c1                                                                                     |    <0.001 |
|                           wpntr                                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                      |    <0.001 |
|                           gdm.dm_gen.dm                                                                            |    <0.001 |
|                             RAM_reg_0_31_0_5                                                                       |    <0.001 |
|                             RAM_reg_0_31_12_17                                                                     |    <0.001 |
|                             RAM_reg_0_31_18_23                                                                     |    <0.001 |
|                             RAM_reg_0_31_24_29                                                                     |    <0.001 |
|                             RAM_reg_0_31_30_35                                                                     |    <0.001 |
|                             RAM_reg_0_31_36_41                                                                     |    <0.001 |
|                             RAM_reg_0_31_42_47                                                                     |    <0.001 |
|                             RAM_reg_0_31_48_53                                                                     |    <0.001 |
|                             RAM_reg_0_31_54_59                                                                     |    <0.001 |
|                             RAM_reg_0_31_60_63                                                                     |    <0.001 |
|                             RAM_reg_0_31_6_11                                                                      |    <0.001 |
|                         rstblk                                                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                 |    <0.001 |
|                 s_aw_reg                                                                                           |    <0.001 |
|                   aw_pipe                                                                                          |    <0.001 |
|                 w_buffer                                                                                           |     0.002 |
|                   inst_blk_mem_gen                                                                                 |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                           |     0.002 |
|                       valid.cstr                                                                                   |     0.002 |
|                         ramloop[0].ram.r                                                                           |     0.002 |
|                           prim_noinit.ram                                                                          |     0.002 |
|               USE_WRITE.write_addr_inst                                                                            |    <0.001 |
|               si_register_slice_inst                                                                               |    <0.001 |
|                 aw_pipe                                                                                            |    <0.001 |
|         s01_regslice                                                                                               |     0.001 |
|           inst                                                                                                     |     0.001 |
|             aw_pipe                                                                                                |    <0.001 |
|             b_pipe                                                                                                 |    <0.001 |
|             w_pipe                                                                                                 |    <0.001 |
|       xbar                                                                                                         |     0.003 |
|         inst                                                                                                       |     0.003 |
|           gen_samd.crossbar_samd                                                                                   |     0.003 |
|             addr_arbiter_ar                                                                                        |    <0.001 |
|             addr_arbiter_aw                                                                                        |    <0.001 |
|               gen_arbiter.mux_mesg                                                                                 |    <0.001 |
|               gen_arbiter.si_amesg_mux_inst                                                                        |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                     |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                           |    <0.001 |
|               gen_wmux.mux_w                                                                                       |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                       |     0.001 |
|               b_pipe                                                                                               |    <0.001 |
|               r_pipe                                                                                               |     0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                           |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                       |    <0.001 |
|               b_pipe                                                                                               |    <0.001 |
|               r_pipe                                                                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                        |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                                   |     0.000 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator            |     0.000 |
|               gen_single_thread.mux_resp_single_thread                                                             |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                                       |    <0.001 |
|               gen_addr_decoder.addr_decoder_inst                                                                   |    <0.001 |
|                 gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator            |    <0.001 |
|               gen_single_thread.mux_resp_single_thread                                                             |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                                         |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                                         |    <0.001 |
|               wrouter_aw_fifo                                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                     |    <0.001 |
|             splitter_aw_mi                                                                                         |    <0.001 |
|     axi_quad_spi_0                                                                                                 |     0.003 |
|       U0                                                                                                           |     0.003 |
|         NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                                              |     0.003 |
|           QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                                       |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                     |    <0.001 |
|               I_DECODER                                                                                            |    <0.001 |
|                 MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                    |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[15].MULTIPLE_CES_THIS_CS_GEN.CE_I                                     |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                    |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[1].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[2].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                    |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|                 MEM_DECODE_GEN[2].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                                      |    <0.001 |
|           QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                                                 |     0.003 |
|             CONTROL_REG_I                                                                                          |    <0.001 |
|             FIFO_EXISTS.CLK_CROSS_I                                                                                |    <0.001 |
|             FIFO_EXISTS.FIFO_IF_MODULE_I                                                                           |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                                           |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                                        |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                                          |    <0.001 |
|             FIFO_EXISTS.RX_FIFO_II                                                                                 |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                       |    <0.001 |
|                 inst_fifo_gen                                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                                     |    <0.001 |
|                     grf.rf                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                          |    <0.001 |
|                         gras.rsts                                                                                  |    <0.001 |
|                           c0                                                                                       |    <0.001 |
|                           c1                                                                                       |    <0.001 |
|                         rpntr                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                     |    <0.001 |
|                         gwas.wsts                                                                                  |    <0.001 |
|                           c1                                                                                       |    <0.001 |
|                           c2                                                                                       |    <0.001 |
|                         wpntr                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                        |    <0.001 |
|                       rstblk                                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                   |    <0.001 |
|             FIFO_EXISTS.RX_OCCUPANCY_I                                                                             |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                                       |    <0.001 |
|             FIFO_EXISTS.TX_FIFO_II                                                                                 |    <0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                                       |    <0.001 |
|                 inst_fifo_gen                                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                                     |    <0.001 |
|                     grf.rf                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                                          |    <0.001 |
|                         gras.rsts                                                                                  |    <0.001 |
|                           c0                                                                                       |    <0.001 |
|                           c1                                                                                       |    <0.001 |
|                         rpntr                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                     |    <0.001 |
|                         gwas.wsts                                                                                  |    <0.001 |
|                           c1                                                                                       |    <0.001 |
|                           c2                                                                                       |    <0.001 |
|                         wpntr                                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                        |    <0.001 |
|                       rstblk                                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                   |    <0.001 |
|             FIFO_EXISTS.TX_OCCUPANCY_I                                                                             |    <0.001 |
|             INTERRUPT_CONTROL_I                                                                                    |    <0.001 |
|             LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                                        |    <0.001 |
|             RESET_SYNC_AXI_SPI_CLK_INST                                                                            |    <0.001 |
|             SOFT_RESET_I                                                                                           |    <0.001 |
|             STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                                           |    <0.001 |
|     axi_vdma_0                                                                                                     |     0.037 |
|       U0                                                                                                           |     0.037 |
|         AXI_LITE_REG_INTERFACE_I                                                                                   |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                            |     0.002 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I                                         |    <0.001 |
|             GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I                                         |    <0.001 |
|           GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I                                  |    <0.001 |
|           GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                                                   |     0.002 |
|           I_CMDSTS                                                                                                 |    <0.001 |
|           I_SM                                                                                                     |    <0.001 |
|           I_STS_MNGR                                                                                               |    <0.001 |
|           VIDEO_REG_I                                                                                              |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                   |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                                             |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                                        |     0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                                               |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                                              |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                                                      |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO                           |    <0.001 |
|             fg_builtin_fifo_inst                                                                                   |    <0.001 |
|               inst_fifo_gen                                                                                        |    <0.001 |
|                 gconvfifo.rf                                                                                       |    <0.001 |
|                   gbi.bi                                                                                           |    <0.001 |
|                     g7ser_birst.rstbt                                                                              |    <0.001 |
|                     v7_bi_fifo.fblk                                                                                |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[2].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[3].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|                       gextw[4].gnll_fifo.inst_extd                                                                 |    <0.001 |
|                         gonep.inst_prim                                                                            |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                                            |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                                                   |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                          |    <0.001 |
|           I_DMA_REGISTER                                                                                           |    <0.001 |
|           LITE_READ_MUX_I                                                                                          |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                                               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                                           |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                        |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                              |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I                                   |     0.002 |
|           GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I                                                        |     0.002 |
|             gen_downsizer_conversion.axisc_downsizer_0                                                             |     0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                                                 |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I                           |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I                         |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I                              |    <0.001 |
|         GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF                                               |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR                                                               |     0.002 |
|           I_CMDSTS                                                                                                 |    <0.001 |
|           I_SM                                                                                                     |    <0.001 |
|             GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF            |    <0.001 |
|           I_STS_MNGR                                                                                               |    <0.001 |
|           VIDEO_REG_I                                                                                              |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                                                   |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I                                                                             |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I                                                                        |     0.004 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF                               |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF                       |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF                          |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I                                      |    <0.001 |
|           GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO |     0.003 |
|             fg_builtin_fifo_inst                                                                                   |     0.003 |
|               inst_fifo_gen                                                                                        |     0.003 |
|                 gconvfifo.rf                                                                                       |     0.003 |
|                   gbi.bi                                                                                           |     0.003 |
|                     g7ser_birst.rstbt                                                                              |    <0.001 |
|                     v7_bi_fifo.fblk                                                                                |     0.003 |
|                       gextw[1].gnll_fifo.inst_extd                                                                 |     0.003 |
|                         gonep.inst_prim                                                                            |     0.003 |
|         GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I                                                                   |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                                          |    <0.001 |
|           I_DMA_REGISTER                                                                                           |    <0.001 |
|           LITE_READ_MUX_I                                                                                          |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_SOF_I                                                                               |    <0.001 |
|         GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I                                                                           |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                                         |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                        |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                              |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                                           |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                          |     0.019 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                                        |     0.007 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                            |     0.004 |
|               I_DATA_FIFO                                                                                          |     0.004 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                        |     0.004 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                |     0.004 |
|                     inst_fifo_gen                                                                                  |     0.004 |
|                       gconvfifo.rf                                                                                 |     0.004 |
|                         grf.rf                                                                                     |     0.004 |
|                           gntv_or_sync_fifo.gl0.rd                                                                 |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                      |    <0.001 |
|                             grss.gdc.dc                                                                            |    <0.001 |
|                               gsym_dc.dc                                                                           |    <0.001 |
|                             grss.rsts                                                                              |    <0.001 |
|                               c1                                                                                   |    <0.001 |
|                               c2                                                                                   |    <0.001 |
|                             rpntr                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                 |    <0.001 |
|                             gwss.wsts                                                                              |    <0.001 |
|                               c0                                                                                   |    <0.001 |
|                               c1                                                                                   |    <0.001 |
|                             wpntr                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                    |     0.003 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                               |     0.003 |
|                               inst_blk_mem_gen                                                                     |     0.003 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                               |     0.003 |
|                                   valid.cstr                                                                       |     0.003 |
|                                     ramloop[0].ram.r                                                               |     0.003 |
|                                       prim_noinit.ram                                                              |     0.003 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_ADDR_CNTL                                                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_CMD_STATUS                                                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_CMD_FIFO                                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_MSTR_PCC                                                                                             |     0.002 |
|             I_RD_DATA_CNTL                                                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                                      |    <0.001 |
|             I_RESET                                                                                                |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                                        |     0.012 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                                    |     0.004 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                                |    <0.001 |
|               I_DATA_FIFO                                                                                          |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                        |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                |     0.003 |
|                     inst_fifo_gen                                                                                  |     0.003 |
|                       gconvfifo.rf                                                                                 |     0.003 |
|                         grf.rf                                                                                     |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                                 |    <0.001 |
|                             gr1.gr1_int.rfwft                                                                      |    <0.001 |
|                             grss.rsts                                                                              |    <0.001 |
|                               c1                                                                                   |    <0.001 |
|                               c2                                                                                   |    <0.001 |
|                             rpntr                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                 |    <0.001 |
|                             gwss.wsts                                                                              |    <0.001 |
|                               c0                                                                                   |    <0.001 |
|                               c1                                                                                   |    <0.001 |
|                             wpntr                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                    |     0.003 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                               |     0.003 |
|                               inst_blk_mem_gen                                                                     |     0.003 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                               |     0.003 |
|                                   valid.cstr                                                                       |     0.003 |
|                                     ramloop[0].ram.r                                                               |     0.003 |
|                                       prim_noinit.ram                                                              |     0.003 |
|               I_XD_FIFO                                                                                            |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                                    |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                                |    <0.001 |
|                     inst_fifo_gen                                                                                  |    <0.001 |
|                       gconvfifo.rf                                                                                 |    <0.001 |
|                         grf.rf                                                                                     |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                                 |    <0.001 |
|                             grhf.rhf                                                                               |    <0.001 |
|                             grss.gdc.dc                                                                            |    <0.001 |
|                               gsym_dc.dc                                                                           |    <0.001 |
|                             grss.rsts                                                                              |    <0.001 |
|                               c1                                                                                   |    <0.001 |
|                               c2                                                                                   |    <0.001 |
|                             rpntr                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                                 |    <0.001 |
|                             gwss.wsts                                                                              |    <0.001 |
|                               c0                                                                                   |    <0.001 |
|                               c1                                                                                   |    <0.001 |
|                             wpntr                                                                                  |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                                    |    <0.001 |
|                             gdm.dm_gen.dm                                                                          |    <0.001 |
|                               RAM_reg_0_15_0_5                                                                     |    <0.001 |
|                               RAM_reg_0_15_6_7                                                                     |    <0.001 |
|               SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET                                                                  |    <0.001 |
|               SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET                                                                 |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                                  |     0.003 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                                 |     0.002 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                                   |     0.002 |
|                 I_MSSAI_SKID_BUF                                                                                   |    <0.001 |
|                   I_MSSAI_DETECTION                                                                                |    <0.001 |
|                 I_SCATTER_STROBE_GEN                                                                               |    <0.001 |
|                 I_TSTRB_FIFO                                                                                       |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                                         |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                               |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                                      |    <0.001 |
|                       DYNSHREG_F_I                                                                                 |    <0.001 |
|                 SLICE_INSERTION                                                                                    |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_ADDR_CNTL                                                                                            |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_CMD_STATUS                                                                                           |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_CMD_FIFO                                                                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|             I_RESET                                                                                                |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                                   |    <0.001 |
|             I_WR_DATA_CNTL                                                                                         |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|               GEN_INDET_BTT.I_STRT_STRB_GEN                                                                        |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                                      |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                           |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                                 |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                                        |    <0.001 |
|                     DYNSHREG_F_I                                                                                   |    <0.001 |
|         I_RST_MODULE                                                                                               |     0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                               |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                     |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                   |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                   |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                               |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                                      |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                                       |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                                     |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                                   |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                                   |    <0.001 |
|     axis_subset_converter_0                                                                                        |     0.000 |
|     dvi2rgb_0                                                                                                      |     0.112 |
|       U0                                                                                                           |     0.112 |
|         DataDecoders[0].DecoderX                                                                                   |     0.013 |
|           ChannelBondX                                                                                             |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                                     |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                                     |    <0.001 |
|           InputSERDES_X                                                                                            |     0.010 |
|           PhaseAlignX                                                                                              |     0.001 |
|           SyncBaseOvf                                                                                              |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|           SyncBaseRst                                                                                              |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|         DataDecoders[1].DecoderX                                                                                   |     0.013 |
|           ChannelBondX                                                                                             |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                                     |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                                     |    <0.001 |
|           InputSERDES_X                                                                                            |     0.010 |
|           PhaseAlignX                                                                                              |     0.001 |
|           SyncBaseOvf                                                                                              |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|           SyncBaseRst                                                                                              |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|         DataDecoders[2].DecoderX                                                                                   |     0.013 |
|           ChannelBondX                                                                                             |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                                                     |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                                                     |    <0.001 |
|           InputSERDES_X                                                                                            |     0.010 |
|           PhaseAlignX                                                                                              |     0.001 |
|           SyncBaseOvf                                                                                              |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|           SyncBaseRst                                                                                              |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X                                                                                |    <0.001 |
|         GenerateDDC.DDC_EEPROM                                                                                     |     0.002 |
|           I2C_SlaveController                                                                                      |     0.001 |
|             GlitchF_SCL                                                                                            |    <0.001 |
|             GlitchF_SDA                                                                                            |    <0.001 |
|             SyncSCL                                                                                                |    <0.001 |
|             SyncSDA                                                                                                |    <0.001 |
|         LockLostReset                                                                                              |     0.000 |
|           SyncAsyncx                                                                                               |     0.000 |
|         TMDS_ClockingX                                                                                             |     0.072 |
|           LockLostReset                                                                                            |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|           MMCM_LockSync                                                                                            |    <0.001 |
|           RdyLostReset                                                                                             |    <0.001 |
|             SyncAsyncx                                                                                             |    <0.001 |
|     ila_0                                                                                                          |     0.005 |
|       U0                                                                                                           |     0.005 |
|         ila_core_inst                                                                                              |     0.005 |
|           ila_trace_memory_inst                                                                                    |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                               |    <0.001 |
|               inst_blk_mem_gen                                                                                     |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                                               |    <0.001 |
|                   valid.cstr                                                                                       |    <0.001 |
|                     ramloop[0].ram.r                                                                               |    <0.001 |
|                       prim_noinit.ram                                                                              |    <0.001 |
|           u_ila_cap_ctrl                                                                                           |    <0.001 |
|             U_CDONE                                                                                                |    <0.001 |
|             U_NS0                                                                                                  |    <0.001 |
|             U_NS1                                                                                                  |    <0.001 |
|             u_cap_addrgen                                                                                          |    <0.001 |
|               U_CMPRESET                                                                                           |    <0.001 |
|               u_cap_sample_counter                                                                                 |    <0.001 |
|                 U_SCE                                                                                              |    <0.001 |
|                 U_SCMPCE                                                                                           |    <0.001 |
|                 U_SCRST                                                                                            |    <0.001 |
|                 u_scnt_cmp                                                                                         |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                          |    <0.001 |
|                     DUT                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|               u_cap_window_counter                                                                                 |    <0.001 |
|                 U_WCE                                                                                              |    <0.001 |
|                 U_WHCMPCE                                                                                          |    <0.001 |
|                 U_WLCMPCE                                                                                          |    <0.001 |
|                 u_wcnt_hcmp                                                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                          |    <0.001 |
|                     DUT                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|                 u_wcnt_lcmp                                                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                          |    <0.001 |
|                     DUT                                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                         u_srlA                                                                                     |    <0.001 |
|                         u_srlB                                                                                     |    <0.001 |
|                         u_srlC                                                                                     |    <0.001 |
|                         u_srlD                                                                                     |    <0.001 |
|           u_ila_regs                                                                                               |     0.003 |
|             MU_SRL[0].mu_srl_reg                                                                                   |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                                   |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                                   |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                                   |    <0.001 |
|             U_XSDB_SLAVE                                                                                           |    <0.001 |
|             reg_15                                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_16                                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_17                                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_18                                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_19                                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_1a                                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_6                                                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_7                                                                                                  |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_8                                                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                 |    <0.001 |
|             reg_80                                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_81                                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_82                                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_83                                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_84                                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_85                                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_887                                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                 |    <0.001 |
|             reg_88d                                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                 |    <0.001 |
|             reg_890                                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                 |    <0.001 |
|             reg_9                                                                                                  |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                 |    <0.001 |
|             reg_srl_fff                                                                                            |    <0.001 |
|             reg_stream_ffd                                                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                                   |    <0.001 |
|             reg_stream_ffe                                                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                                 |    <0.001 |
|           u_ila_reset_ctrl                                                                                         |    <0.001 |
|             arm_detection_inst                                                                                     |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                                             |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                                            |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                                            |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                                           |    <0.001 |
|             halt_detection_inst                                                                                    |    <0.001 |
|           u_trig                                                                                                   |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                              |    <0.001 |
|                 DUT                                                                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                     |    <0.001 |
|                     u_srlA                                                                                         |    <0.001 |
|                     u_srlB                                                                                         |    <0.001 |
|                     u_srlC                                                                                         |    <0.001 |
|                     u_srlD                                                                                         |    <0.001 |
|             U_TM                                                                                                   |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                            |    <0.001 |
|                   DUT                                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                   |    <0.001 |
|                       u_srlA                                                                                       |    <0.001 |
|                       u_srlB                                                                                       |    <0.001 |
|                       u_srlC                                                                                       |    <0.001 |
|                       u_srlD                                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                            |    <0.001 |
|                   DUT                                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                   |    <0.001 |
|                       u_srlA                                                                                       |    <0.001 |
|                       u_srlB                                                                                       |    <0.001 |
|                       u_srlC                                                                                       |    <0.001 |
|                       u_srlD                                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                                              |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                            |    <0.001 |
|                   DUT                                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                   |    <0.001 |
|                       u_srlA                                                                                       |    <0.001 |
|                       u_srlB                                                                                       |    <0.001 |
|                       u_srlC                                                                                       |    <0.001 |
|                       u_srlD                                                                                       |    <0.001 |
|           xsdb_memory_read_inst                                                                                    |    <0.001 |
|     proc_sys_reset_0                                                                                               |    <0.001 |
|       U0                                                                                                           |    <0.001 |
|         EXT_LPF                                                                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                |    <0.001 |
|         SEQ                                                                                                        |    <0.001 |
|           SEQ_COUNTER                                                                                              |    <0.001 |
|     proc_sys_reset_1                                                                                               |    <0.001 |
|       U0                                                                                                           |    <0.001 |
|         EXT_LPF                                                                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                |    <0.001 |
|         SEQ                                                                                                        |    <0.001 |
|           SEQ_COUNTER                                                                                              |    <0.001 |
|     processing_system7_0                                                                                           |     1.313 |
|       inst                                                                                                         |     1.313 |
|     ps7_0_axi_periph                                                                                               |     0.005 |
|       s00_couplers                                                                                                 |     0.004 |
|         auto_pc                                                                                                    |     0.004 |
|           inst                                                                                                     |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                   |     0.004 |
|               RD.ar_channel_0                                                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                                                       |    <0.001 |
|                 cmd_translator_0                                                                                   |    <0.001 |
|                   incr_cmd_0                                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                                       |    <0.001 |
|               RD.r_channel_0                                                                                       |     0.001 |
|                 rd_data_fifo_0                                                                                     |    <0.001 |
|                 transaction_fifo_0                                                                                 |    <0.001 |
|               SI_REG                                                                                               |     0.002 |
|                 ar_pipe                                                                                            |    <0.001 |
|                 aw_pipe                                                                                            |    <0.001 |
|                 b_pipe                                                                                             |    <0.001 |
|                 r_pipe                                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                                                       |    <0.001 |
|                 cmd_translator_0                                                                                   |    <0.001 |
|                   incr_cmd_0                                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                                       |    <0.001 |
|               WR.b_channel_0                                                                                       |    <0.001 |
|                 bid_fifo_0                                                                                         |    <0.001 |
|                 bresp_fifo_0                                                                                       |    <0.001 |
|       xbar                                                                                                         |    <0.001 |
|         inst                                                                                                       |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                 |    <0.001 |
|             addr_arbiter_inst                                                                                      |    <0.001 |
|             gen_addr_decoder.addr_decoder_inst                                                                     |    <0.001 |
|               gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator              |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                          |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                          |    <0.001 |
|               gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator              |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                          |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                          |    <0.001 |
|               gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator              |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                          |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                          |    <0.001 |
|               gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator              |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                          |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                          |    <0.001 |
|               gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator              |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                          |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                          |    <0.001 |
|               gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator              |    <0.001 |
|                 LUT_LEVEL[3].compare_inst                                                                          |    <0.001 |
|                 LUT_LEVEL[4].compare_inst                                                                          |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                           |    <0.001 |
|             mi_arready_mux_inst                                                                                    |    <0.001 |
|             mi_awready_mux_inst                                                                                    |    <0.001 |
|             mi_bmesg_mux_inst                                                                                      |    <0.001 |
|             mi_bvalid_mux_inst                                                                                     |    <0.001 |
|             mi_rmesg_mux_inst                                                                                      |    <0.001 |
|             mi_rvalid_mux_inst                                                                                     |    <0.001 |
|             mi_wready_mux_inst                                                                                     |    <0.001 |
|             reg_slice_r                                                                                            |    <0.001 |
|             si_bready_mux_inst                                                                                     |    <0.001 |
|             si_rready_mux_inst                                                                                     |    <0.001 |
|             splitter_ar                                                                                            |    <0.001 |
|             splitter_aw                                                                                            |    <0.001 |
|     rgb2dvi_0                                                                                                      |     0.004 |
|       U0                                                                                                           |     0.004 |
|         ClockSerializer                                                                                            |    <0.001 |
|         DataEncoders[0].DataEncoder                                                                                |    <0.001 |
|         DataEncoders[0].DataSerializer                                                                             |    <0.001 |
|         DataEncoders[1].DataEncoder                                                                                |    <0.001 |
|         DataEncoders[1].DataSerializer                                                                             |    <0.001 |
|         DataEncoders[2].DataEncoder                                                                                |    <0.001 |
|         DataEncoders[2].DataSerializer                                                                             |    <0.001 |
|         LockLostReset                                                                                              |    <0.001 |
|           SyncAsyncx                                                                                               |    <0.001 |
|     v_axi4s_vid_out_0                                                                                              |     0.004 |
|       inst                                                                                                         |     0.004 |
|         COUPLER_INST                                                                                               |     0.003 |
|           FIFO_INST                                                                                                |     0.003 |
|             inst_fifo_gen                                                                                          |     0.003 |
|               gconvfifo.rf                                                                                         |     0.003 |
|                 grf.rf                                                                                             |     0.003 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                       |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                           |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                              |    <0.001 |
|                     gr1.grdc2.rdc                                                                                  |    <0.001 |
|                     gras.rsts                                                                                      |    <0.001 |
|                       c0                                                                                           |    <0.001 |
|                       c1                                                                                           |    <0.001 |
|                     rpntr                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                         |    <0.001 |
|                     gwas.wsts                                                                                      |    <0.001 |
|                       c1                                                                                           |    <0.001 |
|                       c2                                                                                           |    <0.001 |
|                     wpntr                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                                            |     0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                       |     0.001 |
|                       inst_blk_mem_gen                                                                             |     0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                       |     0.001 |
|                           valid.cstr                                                                               |     0.001 |
|                             ramloop[0].ram.r                                                                       |    <0.001 |
|                               prim_noinit.ram                                                                      |    <0.001 |
|                             ramloop[1].ram.r                                                                       |    <0.001 |
|                               prim_noinit.ram                                                                      |    <0.001 |
|                             ramloop[2].ram.r                                                                       |    <0.001 |
|                               prim_noinit.ram                                                                      |    <0.001 |
|                   rstblk                                                                                           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |    <0.001 |
|         FORMATTER_INST                                                                                             |    <0.001 |
|         SYNC_INST                                                                                                  |    <0.001 |
|     v_tc_0                                                                                                         |     0.012 |
|       U0                                                                                                           |     0.012 |
|         U_TC_TOP                                                                                                   |     0.001 |
|           GEN_GENERATOR.U_TC_GEN                                                                                   |     0.001 |
|         U_VIDEO_CTRL                                                                                               |     0.011 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                                      |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                     |    <0.001 |
|               I_DECODER                                                                                            |    <0.001 |
|                 MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                    |    <0.001 |
|                 MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                    |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                                            |    <0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                                            |     0.002 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                                       |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                                        |     0.001 |
|     v_tc_1                                                                                                         |     0.014 |
|       U0                                                                                                           |     0.014 |
|         U_TC_TOP                                                                                                   |     0.007 |
|           GEN_DETECTION.U_tc_DET                                                                                   |     0.007 |
|         U_VIDEO_CTRL                                                                                               |     0.007 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                                                      |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                                                     |    <0.001 |
|               I_DECODER                                                                                            |    <0.001 |
|                 MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                    |    <0.001 |
|                 MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I                                                    |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                                            |    <0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                                            |     0.003 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                                                       |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                                                        |    <0.001 |
|     v_vid_in_axi4s_0                                                                                               |    <0.001 |
|       inst                                                                                                         |    <0.001 |
|         COUPLER_INST                                                                                               |    <0.001 |
|           FIFO_INST                                                                                                |    <0.001 |
|             inst_fifo_gen                                                                                          |    <0.001 |
|               gconvfifo.rf                                                                                         |    <0.001 |
|                 grf.rf                                                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                                                       |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                           |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                                                              |    <0.001 |
|                     gras.rsts                                                                                      |    <0.001 |
|                       c0                                                                                           |    <0.001 |
|                       c1                                                                                           |    <0.001 |
|                     rpntr                                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                                         |    <0.001 |
|                     gwas.wsts                                                                                      |    <0.001 |
|                       c1                                                                                           |    <0.001 |
|                       c2                                                                                           |    <0.001 |
|                     wpntr                                                                                          |     0.000 |
|                   gntv_or_sync_fifo.mem                                                                            |    <0.001 |
|                     gbm.gbmg.gbmgb.ngecc.bmg                                                                       |    <0.001 |
|                       inst_blk_mem_gen                                                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                                       |    <0.001 |
|                           valid.cstr                                                                               |    <0.001 |
|                             ramloop[0].ram.r                                                                       |    <0.001 |
|                               prim_noinit.ram                                                                      |    <0.001 |
|                   rstblk                                                                                           |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                       |     0.000 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                       |    <0.001 |
|                     ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                       |     0.000 |
|         FORMATTER_INST                                                                                             |    <0.001 |
|     xlconcat_0                                                                                                     |     0.000 |
|   iic_0_scl_iobuf                                                                                                  |     0.004 |
|   iic_0_sda_iobuf                                                                                                  |     0.004 |
+--------------------------------------------------------------------------------------------------------------------+-----------+


