#item ABI
(def(ABI=)|def(ABI=nonempty)|def(ABI=vf)|def(ABI=n))
def(ABI=vf)
(!def(ABI=)|!def(ABI=nonempty))
(!def(ABI=)|!def(ABI=vf))
(!def(ABI=)|!def(ABI=n))
(!def(ABI=nonempty)|!def(ABI=vf))
(!def(ABI=nonempty)|!def(ABI=n))
(!def(ABI=vf)|!def(ABI=n))
#item ABI_VF
def(ABI_VF)
#item AMD64
(!def(AMD64)|def(CHOICE_1))
(!def(AMD64)|def(CHOICE_1))
#item ARM
(!def(ARM)|def(CHOICE_1))
(!def(ARM)|def(CHOICE_1))
#item ARM_1136
(!def(ARM_1136)|(def(CHOICE_15)&def(CAN_ARM_CPU_1136)))
(!def(ARM_1136)|(def(CHOICE_15)&def(CAN_ARM_CPU_1136)))
#item ARM_1176
(!def(ARM_1176)|(def(CHOICE_15)&def(CAN_ARM_CPU_1176)))
(!def(ARM_1176)|(def(CHOICE_15)&def(CAN_ARM_CPU_1176)))
#item ARM_1176_CACHE_ALIAS_FIX
(!def(ARM_1176_CACHE_ALIAS_FIX)|(def(ARM)&def(ARM_1176)))
(!def(ARM_1176_CACHE_ALIAS_FIX)|(def(ARM)&def(ARM_1176)))
#item ARM_920T
(!def(ARM_920T)|(def(CHOICE_15)&def(PF_S3C2410)))
(!def(ARM_920T)|(def(CHOICE_15)&def(PF_S3C2410)))
#item ARM_926
(!def(ARM_926)|(def(CHOICE_15)&def(CAN_ARM_CPU_926)))
(!def(ARM_926)|(def(CHOICE_15)&def(CAN_ARM_CPU_926)))
#item ARM_ALIGNMENT_CHECK
(!def(ARM_ALIGNMENT_CHECK)|def(ARM))
(!def(ARM_ALIGNMENT_CHECK)|def(ARM))
#item ARM_CACHE_L2CXX0
(!def(ARM_CACHE_L2CXX0)|(def(ARM)&def(CAN_ARM_CACHE_L2CXX0)))
(!def(ARM_CACHE_L2CXX0)|(def(ARM)&def(CAN_ARM_CACHE_L2CXX0)))
#item ARM_CORTEX_A15
(!def(ARM_CORTEX_A15)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A15)))
(!def(ARM_CORTEX_A15)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A15)))
#item ARM_CORTEX_A5
(!def(ARM_CORTEX_A5)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A5)))
(!def(ARM_CORTEX_A5)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A5)))
#item ARM_CORTEX_A53
(!def(ARM_CORTEX_A53)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A53)))
(!def(ARM_CORTEX_A53)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A53)))
#item ARM_CORTEX_A57
(!def(ARM_CORTEX_A57)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A57)))
(!def(ARM_CORTEX_A57)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A57)))
#item ARM_CORTEX_A7
(!def(ARM_CORTEX_A7)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A7)))
(!def(ARM_CORTEX_A7)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A7)))
#item ARM_CORTEX_A72
(!def(ARM_CORTEX_A72)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A72)))
(!def(ARM_CORTEX_A72)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A72)))
#item ARM_CORTEX_A8
(!def(ARM_CORTEX_A8)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A8)))
(!def(ARM_CORTEX_A8)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A8)))
#item ARM_CORTEX_A9
(!def(ARM_CORTEX_A9)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A9)))
(!def(ARM_CORTEX_A9)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A9)))
#item ARM_CPU_ERRATA
(!def(ARM_CPU_ERRATA)|def(ARM))
(!def(ARM_CPU_ERRATA)|def(ARM))
#item ARM_EM_NS
(!def(ARM_EM_NS)|(def(CHOICE_21)&(def(ARM_CORTEX_A7)|def(ARM_CORTEX_A15)|def(ARM_1176)|def(ARM_CORTEX_A8)|def(ARM_CORTEX_A9))))
(!def(ARM_EM_NS)|(def(CHOICE_21)&(def(ARM_CORTEX_A7)|def(ARM_CORTEX_A15)|def(ARM_1176)|def(ARM_CORTEX_A8)|def(ARM_CORTEX_A9))))
#item ARM_EM_STD
(!def(ARM_EM_STD)|def(CHOICE_21))
(!def(ARM_EM_STD)|def(CHOICE_21))
#item ARM_EM_TZ
(!def(ARM_EM_TZ)|(!def(CPU_VIRT)&(def(ARM_CORTEX_A7)|def(ARM_CORTEX_A15)|def(ARM_1176)|def(ARM_CORTEX_A8)|def(ARM_CORTEX_A9))&def(CHOICE_21)))
(!def(ARM_EM_TZ)|(!def(CPU_VIRT)&(def(ARM_CORTEX_A7)|def(ARM_CORTEX_A15)|def(ARM_1176)|def(ARM_CORTEX_A8)|def(ARM_CORTEX_A9))&def(CHOICE_21)))
#item ARM_ENABLE_SWP
(!def(ARM_ENABLE_SWP)|(def(ARM)&(def(ARM_CORTEX_A9)|def(ARM_CORTEX_A15)|def(ARM_CORTEX_A7)|def(ARM_CORTEX_A5))))
(!def(ARM_ENABLE_SWP)|(def(ARM)&(def(ARM_CORTEX_A9)|def(ARM_CORTEX_A15)|def(ARM_CORTEX_A7)|def(ARM_CORTEX_A5))))
#item ARM_LPAE
((def(ARM)&(def(ARM_CORTEX_A15)|def(ARM_CORTEX_A7)|def(ARM_V8)))|(def(CHOICE_1)&(def(CPU_VIRT)|def(BIT64))&def(ARM))|!def(ARM_LPAE))
((def(ARM)&(def(ARM_CORTEX_A15)|def(ARM_CORTEX_A7)|def(ARM_V8)))|(def(CHOICE_1)&(def(CPU_VIRT)|def(BIT64))&def(ARM))|!def(ARM_LPAE))
(!def(CHOICE_1)|(!def(CPU_VIRT)&!def(BIT64))|!def(ARM)|def(ARM_LPAE))
(!def(CHOICE_1)|(!def(CPU_VIRT)&!def(BIT64))|!def(ARM)|def(ARM_LPAE))
#item ARM_MPCORE
(!def(ARM_MPCORE)|(def(CHOICE_15)&def(CAN_ARM_CPU_MPCORE)))
(!def(ARM_MPCORE)|(def(CHOICE_15)&def(CAN_ARM_CPU_MPCORE)))
#item ARM_PSCI
((def(ARM)&def(HAS_ARM_PSCI))|(def(CHOICE_2)&def(ARM)&def(PF_RCAR3))|!def(ARM_PSCI))
((def(ARM)&def(HAS_ARM_PSCI))|(def(CHOICE_2)&def(ARM)&def(PF_RCAR3))|!def(ARM_PSCI))
(!def(CHOICE_2)|!def(ARM)|!def(PF_RCAR3)|def(ARM_PSCI))
(!def(CHOICE_2)|!def(ARM)|!def(PF_RCAR3)|def(ARM_PSCI))
#item ARM_PXA
(!def(ARM_PXA)|(def(CHOICE_15)&def(PF_XSCALE)))
(!def(ARM_PXA)|(def(CHOICE_15)&def(PF_XSCALE)))
#item ARM_SA
(!def(ARM_SA)|(def(CHOICE_15)&def(PF_SA1100)))
(!def(ARM_SA)|(def(CHOICE_15)&def(PF_SA1100)))
#item ARM_SECMONIF_MC
(!def(ARM_SECMONIF_MC)|(def(CHOICE_22)&def(HAVE_ARM_SECMONIF_MC)))
(!def(ARM_SECMONIF_MC)|(def(CHOICE_22)&def(HAVE_ARM_SECMONIF_MC)))
#item ARM_SECMONIF_NONE
(!def(ARM_SECMONIF_NONE)|(def(CHOICE_22)&def(HAVE_ARM_SECMONIF_NONE)))
(!def(ARM_SECMONIF_NONE)|(def(CHOICE_22)&def(HAVE_ARM_SECMONIF_NONE)))
#item ARM_V6
(!def(ARM)|(!def(ARM_1136)&!def(ARM_1176)&!def(ARM_MPCORE))|def(ARM_V6))
(!def(ARM_V6)|(def(ARM)&(def(ARM_1136)|def(ARM_1176)|def(ARM_MPCORE))))
(!def(ARM_V6)|def(ARM))
#item ARM_V6PLUS
(!def(ARM)|(!def(ARM_V6)&!def(ARM_V7)&!def(ARM_V8))|def(ARM_V6PLUS))
(!def(ARM_V6PLUS)|(def(ARM)&(def(ARM_V6)|def(ARM_V7)|def(ARM_V8))))
(!def(ARM_V6PLUS)|def(ARM))
#item ARM_V7
(!def(ARM)|(!def(ARM_CORTEX_A8)&!def(ARM_CORTEX_A5)&!def(ARM_CORTEX_A9)&!def(ARM_CORTEX_A7)&!def(ARM_CORTEX_A15))|def(ARM_V7))
(!def(ARM_V7)|(def(ARM)&(def(ARM_CORTEX_A7)|def(ARM_CORTEX_A15)|def(ARM_CORTEX_A8)|def(ARM_CORTEX_A9)|def(ARM_CORTEX_A5))))
(!def(ARM_V7)|def(ARM))
#item ARM_V7PLUS
(!def(ARM)|(!def(ARM_V7)&!def(ARM_V8))|def(ARM_V7PLUS))
(!def(ARM_V7PLUS)|(def(ARM)&(def(ARM_V7)|def(ARM_V8))))
(!def(ARM_V7PLUS)|def(ARM))
#item ARM_V8
(!def(ARM_V8)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A72)&def(ARM_CORTEX_A72))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A57)&def(ARM_CORTEX_A57))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A53)&def(ARM_CORTEX_A53)))
((def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A53)&def(ARM_CORTEX_A53))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A72)&def(ARM_CORTEX_A72))|def(ARM)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A57)&def(ARM_CORTEX_A57))|!def(ARM_V8))
(def(ARM_V8)|((!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A57)|!def(ARM_CORTEX_A57))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A72)|!def(ARM_CORTEX_A72))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A53)|!def(ARM_CORTEX_A53))))
(def(ARM_V8)|((!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A57)|!def(ARM_CORTEX_A57))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A72)|!def(ARM_CORTEX_A72))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A53)|!def(ARM_CORTEX_A53))))
#item BEFORE_IRET_SANITY
(!def(BEFORE_IRET_SANITY)|def(PF_PC))
(!def(BEFORE_IRET_SANITY)|def(PF_PC))
#item BIG_ENDIAN
(!def(BIG_ENDIAN)|(def(MIPS_BIG_ENDIAN)&def(CHOICE_17))|(def(EXPERIMENTAL)&def(INCLUDE_PPC32)&def(CHOICE_1)&def(PPC32)))
(def(BIG_ENDIAN)|((!def(EXPERIMENTAL)|!def(INCLUDE_PPC32)|!def(CHOICE_1)|!def(PPC32))&(!def(MIPS_BIG_ENDIAN)|!def(CHOICE_17))))
(def(BIG_ENDIAN)|((!def(EXPERIMENTAL)|!def(INCLUDE_PPC32)|!def(CHOICE_1)|!def(PPC32))&(!def(MIPS_BIG_ENDIAN)|!def(CHOICE_17))))
#item BIT32
((def(EXPERIMENTAL)&def(INCLUDE_PPC32)&def(CHOICE_1)&def(PPC32))|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R2)|def(SYS_HAS_CPU_MIPS64_R2))&def(CPU_MIPS32_R2))|!def(BIT32)|(def(IA32)&def(CHOICE_1))|(def(CHOICE_1)&!def(BIT64)&def(ARM))|(def(EXPERIMENTAL)&def(INCLUDE_SPARC)&def(CHOICE_1)&def(SPARC))|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R6)|def(SYS_HAS_CPU_MIPS64_R6))&def(CPU_MIPS32_R6)))
(def(BIT32)|((!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R6)&!def(SYS_HAS_CPU_MIPS64_R6))|!def(CPU_MIPS32_R6))&(!def(CHOICE_1)|def(BIT64)|!def(ARM))&(!def(EXPERIMENTAL)|!def(INCLUDE_PPC32)|!def(CHOICE_1)|!def(PPC32))&(!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R2)&!def(SYS_HAS_CPU_MIPS64_R2))|!def(CPU_MIPS32_R2))&(!def(IA32)|!def(CHOICE_1))&(!def(EXPERIMENTAL)|!def(INCLUDE_SPARC)|!def(CHOICE_1)|!def(SPARC))))
(def(BIT32)|((!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R6)&!def(SYS_HAS_CPU_MIPS64_R6))|!def(CPU_MIPS32_R6))&(!def(CHOICE_1)|def(BIT64)|!def(ARM))&(!def(EXPERIMENTAL)|!def(INCLUDE_PPC32)|!def(CHOICE_1)|!def(PPC32))&(!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R2)&!def(SYS_HAS_CPU_MIPS64_R2))|!def(CPU_MIPS32_R2))&(!def(IA32)|!def(CHOICE_1))&(!def(EXPERIMENTAL)|!def(INCLUDE_SPARC)|!def(CHOICE_1)|!def(SPARC))))
#item BIT64
((def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R2)&def(CPU_MIPS64_R2))|!def(BIT64)|(def(ARM)&def(HAS_64BIT)&def(BIT64_CHOICE))|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R6)&def(CPU_MIPS64_R6))|(def(AMD64)&def(CHOICE_1)))
(def(BIT64)|((!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R2)|!def(CPU_MIPS64_R2))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R6)|!def(CPU_MIPS64_R6))&(!def(AMD64)|!def(CHOICE_1))&(!def(ARM)|!def(HAS_64BIT)|!def(BIT64_CHOICE))))
(def(BIT64)|((!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R2)|!def(CPU_MIPS64_R2))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R6)|!def(CPU_MIPS64_R6))&(!def(AMD64)|!def(CHOICE_1))&(!def(ARM)|!def(HAS_64BIT)|!def(BIT64_CHOICE))))
#item BIT64_CHOICE
(!def(BIT64_CHOICE)|(def(ARM)&def(HAS_64BIT)))
(!def(BIT64_CHOICE)|(def(ARM)&def(HAS_64BIT)))
#item BSP_NAME
(def(BSP_NAME=malta)|def(BSP_NAME=boston)|def(BSP_NAME=sunxi)|def(BSP_NAME=realview)|def(BSP_NAME=qemu)|def(BSP_NAME=zynq)|def(BSP_NAME=mpc52xx)|def(BSP_NAME=pxa)|def(BSP_NAME=leon3)|def(BSP_NAME=exynos)|def(BSP_NAME=omap)|def(BSP_NAME=sead3)|def(BSP_NAME=ci40)|def(BSP_NAME=nonempty)|def(BSP_NAME=s3c)|def(BSP_NAME=armada38x)|def(BSP_NAME=kirkwood)|def(BSP_NAME=integrator)|def(BSP_NAME=rcar3)|def(BSP_NAME=tegra)|def(BSP_NAME=)|def(BSP_NAME=ci20)|def(BSP_NAME=sa1100)|def(BSP_NAME=baikal)|def(BSP_NAME=n)|def(BSP_NAME=bcm283x)|def(BSP_NAME=layerscape)|def(BSP_NAME=imx))
(def(PF_SEAD3)|def(PF_EXYNOS)|def(PF_SUNXI)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(PF_KIRKWOOD)|def(PF_IMX)|!def(PF_XSCALE)|def(PF_SA1100)|def(PF_REALVIEW)|def(PF_MALTA)|def(BSP_NAME=pxa)|def(PF_MPC52XX)|def(PF_BAIKAL_T)|def(PF_QEMU)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_S3C2410)|def(PF_BCM283X)|def(PF_TEGRA)|def(PF_ARMADA38X)|def(PF_Boston)|def(PF_OMAP)|def(PF_RCAR3))
(def(BSP_NAME=ci40)|def(PF_BAIKAL_T)|def(PF_CI20)|def(PF_BCM283X)|def(PF_ARMADA38X)|!def(PF_CI40)|def(PF_Boston))
(def(PF_EXYNOS)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(PF_KIRKWOOD)|def(BSP_NAME=realview)|def(PF_IMX)|def(PF_MALTA)|def(PF_MPC52XX)|!def(PF_REALVIEW)|def(PF_BAIKAL_T)|def(PF_QEMU)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_BCM283X)|def(PF_ARMADA38X)|def(PF_Boston)|def(PF_OMAP)|def(PF_RCAR3))
(def(PF_SEAD3)|def(PF_EXYNOS)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(BSP_NAME=sunxi)|def(PF_KIRKWOOD)|def(PF_IMX)|def(PF_SA1100)|def(PF_REALVIEW)|def(PF_MALTA)|def(PF_MPC52XX)|def(PF_BAIKAL_T)|def(PF_QEMU)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_S3C2410)|def(PF_BCM283X)|!def(PF_SUNXI)|def(PF_ARMADA38X)|def(PF_Boston)|def(PF_OMAP)|def(PF_RCAR3))
(def(PF_EXYNOS)|def(PF_CI40)|def(PF_IMX)|def(PF_BAIKAL_T)|def(PF_CI20)|def(BSP_NAME=integrator)|def(PF_BCM283X)|!def(PF_INTEGRATOR)|def(PF_ARMADA38X)|def(PF_Boston))
(def(PF_EXYNOS)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(PF_KIRKWOOD)|def(PF_IMX)|def(BSP_NAME=mpc52xx)|def(PF_MALTA)|def(PF_BAIKAL_T)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_BCM283X)|!def(PF_MPC52XX)|def(PF_ARMADA38X)|def(PF_Boston))
(def(PF_CI40)|def(BSP_NAME=exynos)|def(PF_BAIKAL_T)|!def(PF_EXYNOS)|def(PF_CI20)|def(PF_BCM283X)|def(PF_ARMADA38X)|def(PF_Boston))
(def(PF_EXYNOS)|def(PF_CI40)|def(PF_IMX)|!def(PF_KIRKWOOD)|def(PF_BAIKAL_T)|def(BSP_NAME=kirkwood)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_BCM283X)|def(PF_ARMADA38X)|def(PF_Boston))
(def(PF_BAIKAL_T)|def(PF_BCM283X)|!def(PF_CI20)|def(BSP_NAME=ci20)|def(PF_ARMADA38X)|def(PF_Boston))
(def(PF_SEAD3)|def(PF_EXYNOS)|def(PF_SUNXI)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(PF_KIRKWOOD)|!def(PF_ZYNQ)|def(PF_IMX)|def(PF_SA1100)|def(PF_REALVIEW)|def(BSP_NAME=zynq)|def(PF_MALTA)|def(PF_MPC52XX)|def(PF_BAIKAL_T)|def(PF_QEMU)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_S3C2410)|def(PF_BCM283X)|def(PF_TEGRA)|def(PF_XSCALE)|def(PF_ARMADA38X)|def(PF_Boston)|def(PF_OMAP)|def(PF_RCAR3))
(def(PF_ARMADA38X)|def(PF_BAIKAL_T)|!def(PF_BCM283X)|def(BSP_NAME=bcm283x))
(def(PF_EXYNOS)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(PF_KIRKWOOD)|def(PF_IMX)|def(PF_MALTA)|def(PF_MPC52XX)|!def(PF_RCAR3)|def(PF_BAIKAL_T)|def(PF_QEMU)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_BCM283X)|def(BSP_NAME=rcar3)|def(PF_ARMADA38X)|def(PF_Boston)|def(PF_OMAP))
(def(PF_EXYNOS)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(PF_KIRKWOOD)|def(PF_IMX)|def(PF_REALVIEW)|def(PF_MALTA)|def(PF_MPC52XX)|def(PF_BAIKAL_T)|def(PF_QEMU)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_S3C2410)|def(PF_BCM283X)|def(BSP_NAME=sa1100)|def(PF_ARMADA38X)|!def(PF_SA1100)|def(PF_Boston)|def(PF_OMAP)|def(PF_RCAR3))
(def(PF_EXYNOS)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(PF_KIRKWOOD)|def(PF_IMX)|def(PF_REALVIEW)|def(PF_MALTA)|def(PF_MPC52XX)|def(PF_BAIKAL_T)|def(PF_QEMU)|def(PF_LEON3)|def(BSP_NAME=s3c)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_BCM283X)|def(PF_ARMADA38X)|def(PF_Boston)|!def(PF_S3C2410)|def(PF_OMAP)|def(PF_RCAR3))
(def(PF_EXYNOS)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(PF_KIRKWOOD)|def(PF_IMX)|def(BSP_NAME=leon3)|def(PF_BAIKAL_T)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_BCM283X)|!def(PF_LEON3)|def(PF_ARMADA38X)|def(PF_Boston))
(def(PF_EXYNOS)|def(PF_CI40)|!def(PF_IMX)|def(PF_BAIKAL_T)|def(PF_CI20)|def(PF_BCM283X)|def(PF_ARMADA38X)|def(PF_Boston)|def(BSP_NAME=imx))
(def(PF_EXYNOS)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(PF_KIRKWOOD)|def(PF_IMX)|def(BSP_NAME=qemu)|def(PF_MALTA)|def(PF_MPC52XX)|def(PF_BAIKAL_T)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_BCM283X)|!def(PF_QEMU)|def(PF_ARMADA38X)|def(PF_Boston)|def(PF_OMAP))
(def(PF_EXYNOS)|def(PF_CI40)|def(PF_KIRKWOOD)|def(PF_IMX)|def(PF_BAIKAL_T)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_BCM283X)|!def(PF_LAYERSCAPE)|def(BSP_NAME=layerscape)|def(PF_ARMADA38X)|def(PF_Boston))
(def(PF_EXYNOS)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(PF_KIRKWOOD)|!def(PF_SEAD3)|def(PF_IMX)|def(PF_SA1100)|def(PF_REALVIEW)|def(PF_MALTA)|def(PF_MPC52XX)|def(BSP_NAME=sead3)|def(PF_BAIKAL_T)|def(PF_QEMU)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_S3C2410)|def(PF_BCM283X)|def(PF_ARMADA38X)|def(PF_Boston)|def(PF_OMAP)|def(PF_RCAR3))
(!def(PF_BAIKAL_T)|def(PF_ARMADA38X)|def(BSP_NAME=baikal))
(def(BSP_NAME=boston)|def(PF_BAIKAL_T)|!def(PF_Boston)|def(PF_BCM283X)|def(PF_ARMADA38X))
(def(PF_EXYNOS)|def(BSP_NAME=malta)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(PF_KIRKWOOD)|def(PF_IMX)|def(PF_BAIKAL_T)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_BCM283X)|!def(PF_MALTA)|def(PF_ARMADA38X)|def(PF_Boston))
(def(PF_EXYNOS)|def(PF_LAYERSCAPE)|!def(PF_OMAP)|def(PF_CI40)|def(PF_KIRKWOOD)|def(PF_IMX)|def(PF_MALTA)|def(BSP_NAME=omap)|def(PF_MPC52XX)|def(PF_BAIKAL_T)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_BCM283X)|def(PF_ARMADA38X)|def(PF_Boston))
(!def(PF_ARMADA38X)|def(BSP_NAME=armada38x))
(def(PF_SEAD3)|def(PF_EXYNOS)|def(PF_SUNXI)|def(PF_LAYERSCAPE)|def(PF_CI40)|def(PF_KIRKWOOD)|def(PF_IMX)|def(PF_SA1100)|def(PF_REALVIEW)|def(PF_MALTA)|!def(PF_TEGRA)|def(PF_MPC52XX)|def(PF_BAIKAL_T)|def(PF_QEMU)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_S3C2410)|def(PF_BCM283X)|def(BSP_NAME=tegra)|def(PF_ARMADA38X)|def(PF_Boston)|def(PF_OMAP)|def(PF_RCAR3))
((def(PF_KIRKWOOD)&!def(PF_ARMADA38X)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_CI40))|(!def(PF_ARMADA38X)&!def(PF_IMX)&!def(PF_BCM283X)&def(PF_INTEGRATOR)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_CI40))|(!def(PF_ARMADA38X)&!def(PF_BAIKAL_T)&!def(PF_BCM283X)&def(PF_Boston))|(def(PF_LAYERSCAPE)&!def(PF_ARMADA38X)&!def(PF_KIRKWOOD)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_CI40))|(def(PF_CI40)&!def(PF_ARMADA38X)&!def(PF_BCM283X)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20))|(!def(PF_ARMADA38X)&!def(PF_KIRKWOOD)&def(PF_MPC52XX)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&!def(PF_LAYERSCAPE)&!def(PF_MALTA)&!def(PF_CI40))|(def(PF_IMX)&!def(PF_ARMADA38X)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_CI40))|(!def(PF_OMAP)&!def(PF_SEAD3)&!def(PF_ARMADA38X)&!def(PF_TEGRA)&!def(PF_KIRKWOOD)&!def(PF_REALVIEW)&!def(PF_RCAR3)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_SUNXI)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&!def(PF_QEMU)&!def(PF_LAYERSCAPE)&!def(PF_MPC52XX)&!def(PF_MALTA)&def(PF_XSCALE)&!def(PF_CI40)&!def(PF_SA1100)&!def(PF_S3C2410))|(def(PF_BAIKAL_T)&!def(PF_ARMADA38X))|(!def(PF_OMAP)&!def(PF_ARMADA38X)&!def(PF_KIRKWOOD)&!def(PF_IMX)&def(PF_QEMU)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&!def(PF_LAYERSCAPE)&!def(PF_MPC52XX)&!def(PF_MALTA)&!def(PF_CI40))|(!def(PF_ARMADA38X)&!def(PF_KIRKWOOD)&!def(PF_IMX)&def(PF_LEON3)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LAYERSCAPE)&!def(PF_CI40))|(!def(PF_OMAP)&!def(PF_ARMADA38X)&!def(PF_KIRKWOOD)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&!def(PF_QEMU)&!def(PF_LAYERSCAPE)&!def(PF_MPC52XX)&!def(PF_MALTA)&!def(PF_CI40)&def(PF_RCAR3))|(!def(PF_ARMADA38X)&!def(PF_BCM283X)&def(PF_CI20)&!def(PF_BAIKAL_T)&!def(PF_Boston))|(!def(PF_OMAP)&!def(PF_ARMADA38X)&def(PF_REALVIEW)&!def(PF_KIRKWOOD)&!def(PF_RCAR3)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&!def(PF_QEMU)&!def(PF_LAYERSCAPE)&!def(PF_MPC52XX)&!def(PF_MALTA)&!def(PF_CI40))|(!def(BSP_NAME=tegra)&!def(BSP_NAME=leon3)&!def(BSP_NAME=sa1100)&!def(BSP_NAME=mpc52xx)&!def(BSP_NAME=zynq)&!def(BSP_NAME=nonempty)&!def(BSP_NAME=sunxi)&!def(BSP_NAME=baikal)&!def(BSP_NAME=kirkwood)&!def(BSP_NAME=sead3)&!def(BSP_NAME=armada38x)&!def(BSP_NAME=)&!def(BSP_NAME=qemu)&!def(BSP_NAME=ci20)&!def(BSP_NAME=pxa)&!def(BSP_NAME=layerscape)&!def(BSP_NAME=bcm283x)&!def(BSP_NAME=imx)&!def(BSP_NAME=boston)&!def(BSP_NAME=exynos)&!def(BSP_NAME=s3c)&!def(BSP_NAME=realview)&!def(BSP_NAME=omap)&!def(BSP_NAME=rcar3)&!def(BSP_NAME=ci40)&!def(BSP_NAME=integrator)&!def(BSP_NAME=malta))|(def(PF_EXYNOS)&!def(PF_ARMADA38X)&!def(PF_BCM283X)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_CI40))|(!def(PF_OMAP)&!def(PF_SEAD3)&!def(PF_KIRKWOOD)&!def(PF_REALVIEW)&!def(PF_RCAR3)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_SUNXI)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&def(PF_TEGRA)&!def(PF_QEMU)&!def(PF_LAYERSCAPE)&!def(PF_MPC52XX)&!def(PF_MALTA)&!def(PF_CI40)&!def(PF_SA1100)&!def(PF_S3C2410))|(!def(PF_ARMADA38X)&!def(PF_KIRKWOOD)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&!def(PF_LAYERSCAPE)&!def(PF_MPC52XX)&!def(PF_MALTA)&!def(PF_CI40)&def(PF_OMAP))|(def(PF_SUNXI)&!def(PF_OMAP)&!def(PF_SEAD3)&!def(PF_ARMADA38X)&!def(PF_KIRKWOOD)&!def(PF_REALVIEW)&!def(PF_RCAR3)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&!def(PF_QEMU)&!def(PF_LAYERSCAPE)&!def(PF_MPC52XX)&!def(PF_MALTA)&!def(PF_CI40)&!def(PF_SA1100)&!def(PF_S3C2410))|(!def(PF_ARMADA38X)&!def(PF_BAIKAL_T)&def(PF_BCM283X))|(!def(PF_ARMADA38X)&def(PF_MALTA)&!def(PF_KIRKWOOD)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&!def(PF_LAYERSCAPE)&!def(PF_CI40))|(def(PF_SEAD3)&!def(PF_OMAP)&!def(PF_ARMADA38X)&!def(PF_KIRKWOOD)&!def(PF_REALVIEW)&!def(PF_RCAR3)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&!def(PF_QEMU)&!def(PF_LAYERSCAPE)&!def(PF_MPC52XX)&!def(PF_MALTA)&!def(PF_CI40)&!def(PF_SA1100)&!def(PF_S3C2410))|(!def(PF_OMAP)&!def(PF_ARMADA38X)&def(PF_SA1100)&!def(PF_KIRKWOOD)&!def(PF_REALVIEW)&!def(PF_RCAR3)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&!def(PF_QEMU)&!def(PF_LAYERSCAPE)&!def(PF_MPC52XX)&!def(PF_MALTA)&!def(PF_CI40)&!def(PF_S3C2410))|(!def(PF_OMAP)&!def(PF_ARMADA38X)&!def(PF_KIRKWOOD)&!def(PF_REALVIEW)&!def(PF_RCAR3)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&def(PF_S3C2410)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&!def(PF_QEMU)&!def(PF_LAYERSCAPE)&!def(PF_MPC52XX)&!def(PF_MALTA)&!def(PF_CI40))|def(PF_ARMADA38X)|(!def(PF_OMAP)&!def(PF_SEAD3)&!def(PF_ARMADA38X)&!def(PF_XSCALE)&!def(PF_TEGRA)&!def(PF_KIRKWOOD)&!def(PF_REALVIEW)&!def(PF_RCAR3)&!def(PF_IMX)&!def(PF_BCM283X)&!def(PF_EXYNOS)&!def(PF_BAIKAL_T)&!def(PF_Boston)&!def(PF_SUNXI)&!def(PF_CI20)&!def(PF_INTEGRATOR)&!def(PF_LEON3)&!def(PF_QEMU)&!def(PF_LAYERSCAPE)&def(PF_ZYNQ)&!def(PF_MPC52XX)&!def(PF_MALTA)&!def(PF_CI40)&!def(PF_SA1100)&!def(PF_S3C2410)))
(!def(BSP_NAME=malta)|!def(BSP_NAME=boston))
(!def(BSP_NAME=malta)|!def(BSP_NAME=sunxi))
(!def(BSP_NAME=malta)|!def(BSP_NAME=realview))
(!def(BSP_NAME=malta)|!def(BSP_NAME=qemu))
(!def(BSP_NAME=malta)|!def(BSP_NAME=zynq))
(!def(BSP_NAME=malta)|!def(BSP_NAME=mpc52xx))
(!def(BSP_NAME=malta)|!def(BSP_NAME=pxa))
(!def(BSP_NAME=malta)|!def(BSP_NAME=leon3))
(!def(BSP_NAME=malta)|!def(BSP_NAME=exynos))
(!def(BSP_NAME=malta)|!def(BSP_NAME=omap))
(!def(BSP_NAME=malta)|!def(BSP_NAME=sead3))
(!def(BSP_NAME=malta)|!def(BSP_NAME=ci40))
(!def(BSP_NAME=malta)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=malta)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=malta)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=malta)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=malta)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=malta)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=malta)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=malta)|!def(BSP_NAME=))
(!def(BSP_NAME=malta)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=malta)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=malta)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=malta)|!def(BSP_NAME=n))
(!def(BSP_NAME=malta)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=malta)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=malta)|!def(BSP_NAME=imx))
(!def(BSP_NAME=boston)|!def(BSP_NAME=sunxi))
(!def(BSP_NAME=boston)|!def(BSP_NAME=realview))
(!def(BSP_NAME=boston)|!def(BSP_NAME=qemu))
(!def(BSP_NAME=boston)|!def(BSP_NAME=zynq))
(!def(BSP_NAME=boston)|!def(BSP_NAME=mpc52xx))
(!def(BSP_NAME=boston)|!def(BSP_NAME=pxa))
(!def(BSP_NAME=boston)|!def(BSP_NAME=leon3))
(!def(BSP_NAME=boston)|!def(BSP_NAME=exynos))
(!def(BSP_NAME=boston)|!def(BSP_NAME=omap))
(!def(BSP_NAME=boston)|!def(BSP_NAME=sead3))
(!def(BSP_NAME=boston)|!def(BSP_NAME=ci40))
(!def(BSP_NAME=boston)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=boston)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=boston)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=boston)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=boston)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=boston)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=boston)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=boston)|!def(BSP_NAME=))
(!def(BSP_NAME=boston)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=boston)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=boston)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=boston)|!def(BSP_NAME=n))
(!def(BSP_NAME=boston)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=boston)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=boston)|!def(BSP_NAME=imx))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=realview))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=qemu))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=zynq))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=mpc52xx))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=pxa))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=leon3))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=exynos))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=omap))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=sead3))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=ci40))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=n))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=sunxi)|!def(BSP_NAME=imx))
(!def(BSP_NAME=realview)|!def(BSP_NAME=qemu))
(!def(BSP_NAME=realview)|!def(BSP_NAME=zynq))
(!def(BSP_NAME=realview)|!def(BSP_NAME=mpc52xx))
(!def(BSP_NAME=realview)|!def(BSP_NAME=pxa))
(!def(BSP_NAME=realview)|!def(BSP_NAME=leon3))
(!def(BSP_NAME=realview)|!def(BSP_NAME=exynos))
(!def(BSP_NAME=realview)|!def(BSP_NAME=omap))
(!def(BSP_NAME=realview)|!def(BSP_NAME=sead3))
(!def(BSP_NAME=realview)|!def(BSP_NAME=ci40))
(!def(BSP_NAME=realview)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=realview)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=realview)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=realview)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=realview)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=realview)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=realview)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=realview)|!def(BSP_NAME=))
(!def(BSP_NAME=realview)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=realview)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=realview)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=realview)|!def(BSP_NAME=n))
(!def(BSP_NAME=realview)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=realview)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=realview)|!def(BSP_NAME=imx))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=zynq))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=mpc52xx))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=pxa))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=leon3))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=exynos))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=omap))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=sead3))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=ci40))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=n))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=qemu)|!def(BSP_NAME=imx))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=mpc52xx))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=pxa))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=leon3))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=exynos))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=omap))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=sead3))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=ci40))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=n))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=zynq)|!def(BSP_NAME=imx))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=pxa))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=leon3))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=exynos))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=omap))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=sead3))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=ci40))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=n))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=mpc52xx)|!def(BSP_NAME=imx))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=leon3))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=exynos))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=omap))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=sead3))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=ci40))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=n))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=pxa)|!def(BSP_NAME=imx))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=exynos))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=omap))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=sead3))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=ci40))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=n))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=leon3)|!def(BSP_NAME=imx))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=omap))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=sead3))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=ci40))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=n))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=exynos)|!def(BSP_NAME=imx))
(!def(BSP_NAME=omap)|!def(BSP_NAME=sead3))
(!def(BSP_NAME=omap)|!def(BSP_NAME=ci40))
(!def(BSP_NAME=omap)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=omap)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=omap)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=omap)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=omap)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=omap)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=omap)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=omap)|!def(BSP_NAME=))
(!def(BSP_NAME=omap)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=omap)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=omap)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=omap)|!def(BSP_NAME=n))
(!def(BSP_NAME=omap)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=omap)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=omap)|!def(BSP_NAME=imx))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=ci40))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=n))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=sead3)|!def(BSP_NAME=imx))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=nonempty))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=n))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=ci40)|!def(BSP_NAME=imx))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=s3c))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=n))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=nonempty)|!def(BSP_NAME=imx))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=armada38x))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=n))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=s3c)|!def(BSP_NAME=imx))
(!def(BSP_NAME=armada38x)|!def(BSP_NAME=kirkwood))
(!def(BSP_NAME=armada38x)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=armada38x)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=armada38x)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=armada38x)|!def(BSP_NAME=))
(!def(BSP_NAME=armada38x)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=armada38x)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=armada38x)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=armada38x)|!def(BSP_NAME=n))
(!def(BSP_NAME=armada38x)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=armada38x)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=armada38x)|!def(BSP_NAME=imx))
(!def(BSP_NAME=kirkwood)|!def(BSP_NAME=integrator))
(!def(BSP_NAME=kirkwood)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=kirkwood)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=kirkwood)|!def(BSP_NAME=))
(!def(BSP_NAME=kirkwood)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=kirkwood)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=kirkwood)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=kirkwood)|!def(BSP_NAME=n))
(!def(BSP_NAME=kirkwood)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=kirkwood)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=kirkwood)|!def(BSP_NAME=imx))
(!def(BSP_NAME=integrator)|!def(BSP_NAME=rcar3))
(!def(BSP_NAME=integrator)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=integrator)|!def(BSP_NAME=))
(!def(BSP_NAME=integrator)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=integrator)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=integrator)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=integrator)|!def(BSP_NAME=n))
(!def(BSP_NAME=integrator)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=integrator)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=integrator)|!def(BSP_NAME=imx))
(!def(BSP_NAME=rcar3)|!def(BSP_NAME=tegra))
(!def(BSP_NAME=rcar3)|!def(BSP_NAME=))
(!def(BSP_NAME=rcar3)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=rcar3)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=rcar3)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=rcar3)|!def(BSP_NAME=n))
(!def(BSP_NAME=rcar3)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=rcar3)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=rcar3)|!def(BSP_NAME=imx))
(!def(BSP_NAME=tegra)|!def(BSP_NAME=))
(!def(BSP_NAME=tegra)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=tegra)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=tegra)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=tegra)|!def(BSP_NAME=n))
(!def(BSP_NAME=tegra)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=tegra)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=tegra)|!def(BSP_NAME=imx))
(!def(BSP_NAME=)|!def(BSP_NAME=ci20))
(!def(BSP_NAME=)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=)|!def(BSP_NAME=n))
(!def(BSP_NAME=)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=)|!def(BSP_NAME=imx))
(!def(BSP_NAME=ci20)|!def(BSP_NAME=sa1100))
(!def(BSP_NAME=ci20)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=ci20)|!def(BSP_NAME=n))
(!def(BSP_NAME=ci20)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=ci20)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=ci20)|!def(BSP_NAME=imx))
(!def(BSP_NAME=sa1100)|!def(BSP_NAME=baikal))
(!def(BSP_NAME=sa1100)|!def(BSP_NAME=n))
(!def(BSP_NAME=sa1100)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=sa1100)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=sa1100)|!def(BSP_NAME=imx))
(!def(BSP_NAME=baikal)|!def(BSP_NAME=n))
(!def(BSP_NAME=baikal)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=baikal)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=baikal)|!def(BSP_NAME=imx))
(!def(BSP_NAME=n)|!def(BSP_NAME=bcm283x))
(!def(BSP_NAME=n)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=n)|!def(BSP_NAME=imx))
(!def(BSP_NAME=bcm283x)|!def(BSP_NAME=layerscape))
(!def(BSP_NAME=bcm283x)|!def(BSP_NAME=imx))
(!def(BSP_NAME=layerscape)|!def(BSP_NAME=imx))
#item CAN_ARM_CACHE_L2CXX0
((def(CHOICE_2)&def(ARM)&def(PF_ZYNQ))|(def(CHOICE_9)&def(PF_OMAP)&def(PF_OMAP4_PANDABOARD))|(def(CHOICE_2)&def(ARM)&def(PF_ARMADA38X))|!def(CAN_ARM_CACHE_L2CXX0)|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_PB11MP))|(def(PF_EXYNOS4)&def(PF_EXYNOS))|(def(CHOICE_2)&def(ARM)&def(PF_TEGRA))|(def(CHOICE_10)&def(PF_REALVIEW)&def(ARM_MPCORE)&def(PF_REALVIEW_EB))|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_6))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_PBX)))
((def(CHOICE_2)&def(ARM)&def(PF_ZYNQ))|(def(CHOICE_9)&def(PF_OMAP)&def(PF_OMAP4_PANDABOARD))|(def(CHOICE_2)&def(ARM)&def(PF_ARMADA38X))|!def(CAN_ARM_CACHE_L2CXX0)|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_PB11MP))|(def(PF_EXYNOS4)&def(PF_EXYNOS))|def(ARM)|(def(CHOICE_2)&def(ARM)&def(PF_TEGRA))|(def(CHOICE_10)&def(PF_REALVIEW)&def(ARM_MPCORE)&def(PF_REALVIEW_EB))|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_6))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_PBX)))
(def(CAN_ARM_CACHE_L2CXX0)|((!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_PBX))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(ARM_MPCORE)|!def(PF_REALVIEW_EB))&(!def(CHOICE_2)|!def(ARM)|!def(PF_ARMADA38X))&(!def(PF_EXYNOS4)|!def(PF_EXYNOS))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_PB11MP))&(!def(CHOICE_2)|!def(ARM)|!def(PF_TEGRA))&(!def(CHOICE_2)|!def(ARM)|!def(PF_ZYNQ))&(!def(CHOICE_9)|!def(PF_OMAP)|!def(PF_OMAP4_PANDABOARD))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_6))))
(def(CAN_ARM_CACHE_L2CXX0)|((!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_PBX))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(ARM_MPCORE)|!def(PF_REALVIEW_EB))&(!def(CHOICE_2)|!def(ARM)|!def(PF_ARMADA38X))&(!def(PF_EXYNOS4)|!def(PF_EXYNOS))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_PB11MP))&(!def(CHOICE_2)|!def(ARM)|!def(PF_TEGRA))&(!def(CHOICE_2)|!def(ARM)|!def(PF_ZYNQ))&(!def(CHOICE_9)|!def(PF_OMAP)|!def(PF_OMAP4_PANDABOARD))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_6))))
#item CAN_ARM_CPU_1136
(!def(CAN_ARM_CPU_1136)|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_35)))
(def(ARM)|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_35))|!def(CAN_ARM_CPU_1136))
(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_35)|def(CAN_ARM_CPU_1136))
(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_35)|def(CAN_ARM_CPU_1136))
#item CAN_ARM_CPU_1176
(!def(CAN_ARM_CPU_1176)|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_EB))|(def(CHOICE_3)&def(PF_BCM283X)&def(PF_BCM283X_RPI1))|(def(CHOICE_2)&def(ARM)&def(PF_INTEGRATOR)))
((def(CHOICE_3)&def(PF_BCM283X)&def(PF_BCM283X_RPI1))|(def(CHOICE_2)&def(ARM)&def(PF_INTEGRATOR))|!def(CAN_ARM_CPU_1176)|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_EB))|def(ARM))
(def(CAN_ARM_CPU_1176)|((!def(CHOICE_3)|!def(PF_BCM283X)|!def(PF_BCM283X_RPI1))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_EB))&(!def(CHOICE_2)|!def(ARM)|!def(PF_INTEGRATOR))))
(def(CAN_ARM_CPU_1176)|((!def(CHOICE_3)|!def(PF_BCM283X)|!def(PF_BCM283X_RPI1))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_EB))&(!def(CHOICE_2)|!def(ARM)|!def(PF_INTEGRATOR))))
#item CAN_ARM_CPU_920T
(!def(CAN_ARM_CPU_920T)|(def(CHOICE_2)&def(ARM)&def(PF_S3C2410)))
(!def(CAN_ARM_CPU_920T)|def(ARM))
(!def(CHOICE_2)|!def(ARM)|!def(PF_S3C2410)|def(CAN_ARM_CPU_920T))
(!def(CHOICE_2)|!def(ARM)|!def(PF_S3C2410)|def(CAN_ARM_CPU_920T))
#item CAN_ARM_CPU_926
(!def(CAN_ARM_CPU_926)|(def(CHOICE_2)&def(ARM)&def(PF_INTEGRATOR))|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_28))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_EB))|(def(CHOICE_2)&def(ARM)&def(PF_KIRKWOOD))|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_21)))
(!def(CAN_ARM_CPU_926)|(def(CHOICE_2)&def(ARM)&def(PF_INTEGRATOR))|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_28))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_EB))|(def(CHOICE_2)&def(ARM)&def(PF_KIRKWOOD))|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_21))|def(ARM))
(def(CAN_ARM_CPU_926)|((!def(CHOICE_2)|!def(ARM)|!def(PF_INTEGRATOR))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_EB))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_21))&(!def(CHOICE_2)|!def(ARM)|!def(PF_KIRKWOOD))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_28))))
(def(CAN_ARM_CPU_926)|((!def(CHOICE_2)|!def(ARM)|!def(PF_INTEGRATOR))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_EB))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_21))&(!def(CHOICE_2)|!def(ARM)|!def(PF_KIRKWOOD))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_28))))
#item CAN_ARM_CPU_CORTEX_A15
(!def(CAN_ARM_CPU_CORTEX_A15)|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_VEXPRESS))|(def(PF_OMAP5_5432EVM)&def(CHOICE_9))|(def(PF_EXYNOS5)&def(PF_EXYNOS)))
(!def(CAN_ARM_CPU_CORTEX_A15)|(def(PF_EXYNOS5)&def(PF_EXYNOS))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_VEXPRESS))|(def(PF_OMAP5_5432EVM)&def(CHOICE_9))|def(ARM))
(def(CAN_ARM_CPU_CORTEX_A15)|((!def(PF_OMAP5_5432EVM)|!def(CHOICE_9))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_VEXPRESS))&(!def(PF_EXYNOS5)|!def(PF_EXYNOS))))
(def(CAN_ARM_CPU_CORTEX_A15)|((!def(PF_OMAP5_5432EVM)|!def(CHOICE_9))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_VEXPRESS))&(!def(PF_EXYNOS5)|!def(PF_EXYNOS))))
#item CAN_ARM_CPU_CORTEX_A5
!def(CAN_ARM_CPU_CORTEX_A5)
(!def(CAN_ARM_CPU_CORTEX_A5)|def(ARM))
#item CAN_ARM_CPU_CORTEX_A53
((def(CHOICE_3)&def(PF_BCM283X)&def(PF_BCM283X_RPI3))|!def(CAN_ARM_CPU_CORTEX_A53)|(def(CHOICE_2)&def(ARM)&def(PF_RCAR3))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_VEXPRESS))|(def(PF_LS1012A)&def(CHOICE_8)))
((def(CHOICE_3)&def(PF_BCM283X)&def(PF_BCM283X_RPI3))|!def(CAN_ARM_CPU_CORTEX_A53)|(def(CHOICE_2)&def(ARM)&def(PF_RCAR3))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_VEXPRESS))|def(ARM)|(def(PF_LS1012A)&def(CHOICE_8)))
(def(CAN_ARM_CPU_CORTEX_A53)|((!def(PF_LS1012A)|!def(CHOICE_8))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_VEXPRESS))&(!def(CHOICE_3)|!def(PF_BCM283X)|!def(PF_BCM283X_RPI3))&(!def(CHOICE_2)|!def(ARM)|!def(PF_RCAR3))))
(def(CAN_ARM_CPU_CORTEX_A53)|((!def(PF_LS1012A)|!def(CHOICE_8))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_VEXPRESS))&(!def(CHOICE_3)|!def(PF_BCM283X)|!def(PF_BCM283X_RPI3))&(!def(CHOICE_2)|!def(ARM)|!def(PF_RCAR3))))
#item CAN_ARM_CPU_CORTEX_A57
(!def(CAN_ARM_CPU_CORTEX_A57)|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_VEXPRESS))|(def(CHOICE_2)&def(ARM)&def(PF_RCAR3)))
((def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_VEXPRESS))|(def(CHOICE_2)&def(ARM)&def(PF_RCAR3))|def(ARM)|!def(CAN_ARM_CPU_CORTEX_A57))
(def(CAN_ARM_CPU_CORTEX_A57)|((!def(CHOICE_2)|!def(ARM)|!def(PF_RCAR3))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_VEXPRESS))))
(def(CAN_ARM_CPU_CORTEX_A57)|((!def(CHOICE_2)|!def(ARM)|!def(PF_RCAR3))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_VEXPRESS))))
#item CAN_ARM_CPU_CORTEX_A7
((def(CHOICE_2)&def(ARM)&def(PF_SUNXI))|(def(CHOICE_3)&def(PF_BCM283X)&def(PF_BCM283X_RPI2))|!def(CAN_ARM_CPU_CORTEX_A7)|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_7))|(def(PF_LS1021A)&def(CHOICE_8))|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_6UL))|(def(PF_LS1012A)&def(CHOICE_8)))
((def(CHOICE_2)&def(ARM)&def(PF_SUNXI))|(def(CHOICE_3)&def(PF_BCM283X)&def(PF_BCM283X_RPI2))|!def(CAN_ARM_CPU_CORTEX_A7)|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_7))|(def(PF_LS1021A)&def(CHOICE_8))|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_6UL))|def(ARM)|(def(PF_LS1012A)&def(CHOICE_8)))
(def(CAN_ARM_CPU_CORTEX_A7)|((!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_6UL))&(!def(PF_LS1012A)|!def(CHOICE_8))&(!def(PF_LS1021A)|!def(CHOICE_8))&(!def(CHOICE_2)|!def(ARM)|!def(PF_SUNXI))&(!def(CHOICE_3)|!def(PF_BCM283X)|!def(PF_BCM283X_RPI2))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_7))))
(def(CAN_ARM_CPU_CORTEX_A7)|((!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_6UL))&(!def(PF_LS1012A)|!def(CHOICE_8))&(!def(PF_LS1021A)|!def(CHOICE_8))&(!def(CHOICE_2)|!def(ARM)|!def(PF_SUNXI))&(!def(CHOICE_3)|!def(PF_BCM283X)|!def(PF_BCM283X_RPI2))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_7))))
#item CAN_ARM_CPU_CORTEX_A72
!def(CAN_ARM_CPU_CORTEX_A72)
(!def(CAN_ARM_CPU_CORTEX_A72)|def(ARM))
#item CAN_ARM_CPU_CORTEX_A8
((def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_EB))|!def(CAN_ARM_CPU_CORTEX_A8)|(def(PF_OMAP3_BEAGLEBOARD)&def(CHOICE_9))|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_51))|(def(PF_OMAP3_AM33XX)&def(CHOICE_9))|(def(PF_OMAP3_OMAP35XEVM)&def(CHOICE_9)))
((def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_EB))|!def(CAN_ARM_CPU_CORTEX_A8)|(def(PF_OMAP3_BEAGLEBOARD)&def(CHOICE_9))|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_51))|(def(PF_OMAP3_AM33XX)&def(CHOICE_9))|def(ARM)|(def(PF_OMAP3_OMAP35XEVM)&def(CHOICE_9)))
(def(CAN_ARM_CPU_CORTEX_A8)|((!def(PF_OMAP3_OMAP35XEVM)|!def(CHOICE_9))&(!def(PF_OMAP3_BEAGLEBOARD)|!def(CHOICE_9))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_51))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_EB))&(!def(PF_OMAP3_AM33XX)|!def(CHOICE_9))))
(def(CAN_ARM_CPU_CORTEX_A8)|((!def(PF_OMAP3_OMAP35XEVM)|!def(CHOICE_9))&(!def(PF_OMAP3_BEAGLEBOARD)|!def(CHOICE_9))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_51))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_EB))&(!def(PF_OMAP3_AM33XX)|!def(CHOICE_9))))
#item CAN_ARM_CPU_CORTEX_A9
((def(CHOICE_2)&def(ARM)&def(PF_ZYNQ))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_EB))|(def(CHOICE_9)&def(PF_OMAP)&def(PF_OMAP4_PANDABOARD))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_VEXPRESS))|(def(CHOICE_2)&def(ARM)&def(PF_ARMADA38X))|(def(PF_EXYNOS4)&def(PF_EXYNOS))|(def(CHOICE_2)&def(ARM)&def(PF_TEGRA))|!def(CAN_ARM_CPU_CORTEX_A9)|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_6))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_PBX)))
((def(CHOICE_2)&def(ARM)&def(PF_ZYNQ))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_EB))|(def(CHOICE_9)&def(PF_OMAP)&def(PF_OMAP4_PANDABOARD))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_VEXPRESS))|(def(CHOICE_2)&def(ARM)&def(PF_ARMADA38X))|(def(PF_EXYNOS4)&def(PF_EXYNOS))|def(ARM)|(def(CHOICE_2)&def(ARM)&def(PF_TEGRA))|!def(CAN_ARM_CPU_CORTEX_A9)|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_6))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_PBX)))
(def(CAN_ARM_CPU_CORTEX_A9)|((!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_PBX))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_VEXPRESS))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_EB))&(!def(CHOICE_2)|!def(ARM)|!def(PF_ARMADA38X))&(!def(PF_EXYNOS4)|!def(PF_EXYNOS))&(!def(CHOICE_2)|!def(ARM)|!def(PF_TEGRA))&(!def(CHOICE_2)|!def(ARM)|!def(PF_ZYNQ))&(!def(CHOICE_9)|!def(PF_OMAP)|!def(PF_OMAP4_PANDABOARD))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_6))))
(def(CAN_ARM_CPU_CORTEX_A9)|((!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_PBX))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_VEXPRESS))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_EB))&(!def(CHOICE_2)|!def(ARM)|!def(PF_ARMADA38X))&(!def(PF_EXYNOS4)|!def(PF_EXYNOS))&(!def(CHOICE_2)|!def(ARM)|!def(PF_TEGRA))&(!def(CHOICE_2)|!def(ARM)|!def(PF_ZYNQ))&(!def(CHOICE_9)|!def(PF_OMAP)|!def(PF_OMAP4_PANDABOARD))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_6))))
#item CAN_ARM_CPU_MPCORE
(!def(CAN_ARM_CPU_MPCORE)|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_PB11MP))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_EB)))
((def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_PB11MP))|(def(CHOICE_10)&def(PF_REALVIEW)&def(PF_REALVIEW_EB))|def(ARM)|!def(CAN_ARM_CPU_MPCORE))
(def(CAN_ARM_CPU_MPCORE)|((!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_EB))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_PB11MP))))
(def(CAN_ARM_CPU_MPCORE)|((!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_EB))&(!def(CHOICE_10)|!def(PF_REALVIEW)|!def(PF_REALVIEW_PB11MP))))
#item CAN_ARM_CPU_SA1100
(!def(CAN_ARM_CPU_SA1100)|(def(CHOICE_2)&def(ARM)&def(PF_SA1100)))
(!def(CAN_ARM_CPU_SA1100)|def(ARM))
(!def(CHOICE_2)|!def(ARM)|!def(PF_SA1100)|def(CAN_ARM_CPU_SA1100))
(!def(CHOICE_2)|!def(ARM)|!def(PF_SA1100)|def(CAN_ARM_CPU_SA1100))
#item CAN_ARM_CPU_XSCALE
(!def(CAN_ARM_CPU_XSCALE)|(def(CHOICE_2)&def(ARM)&def(PF_XSCALE)))
(!def(CAN_ARM_CPU_XSCALE)|def(ARM))
(!def(CHOICE_2)|!def(ARM)|!def(PF_XSCALE)|def(CAN_ARM_CPU_XSCALE))
(!def(CHOICE_2)|!def(ARM)|!def(PF_XSCALE)|def(CAN_ARM_CPU_XSCALE))
#item CAN_MIPS_VZ_ASE
(!def(CAN_MIPS_VZ_ASE)|(def(CHOICE_14)&def(PF_MALTA)&def(PF_MALTA_MP))|(def(CHOICE_14)&def(PF_MALTA)&def(PF_MALTA_UP)))
((def(CHOICE_14)&def(PF_MALTA)&def(PF_MALTA_MP))|(def(CHOICE_14)&def(PF_MALTA)&def(PF_MALTA_UP))|def(MIPS)|!def(CAN_MIPS_VZ_ASE))
(def(CAN_MIPS_VZ_ASE)|((!def(CHOICE_14)|!def(PF_MALTA)|!def(PF_MALTA_UP))&(!def(CHOICE_14)|!def(PF_MALTA)|!def(PF_MALTA_MP))))
(def(CAN_MIPS_VZ_ASE)|((!def(CHOICE_14)|!def(PF_MALTA)|!def(PF_MALTA_UP))&(!def(CHOICE_14)|!def(PF_MALTA)|!def(PF_MALTA_MP))))
#item CC
!def(CC=n)
(def(CC=)|def(CC=nonempty)|def(CC=gcc)|def(CC=n))
(!def(CC=)|!def(CC=nonempty))
(!def(CC=)|!def(CC=gcc))
(!def(CC=)|!def(CC=n))
(!def(CC=nonempty)|!def(CC=gcc))
(!def(CC=nonempty)|!def(CC=n))
(!def(CC=gcc)|!def(CC=n))
#item CHOICE_1
def(CHOICE_1)
#item CHOICE_10
(!def(CHOICE_10)|def(PF_REALVIEW))
(!def(PF_REALVIEW)|def(CHOICE_10))
(!def(CHOICE_10)|(def(PF_REALVIEW_EB)&def(PF_REALVIEW))|def(PF_REALVIEW))
(!def(CHOICE_10)|def(PF_REALVIEW))
#item CHOICE_11
(!def(CHOICE_11)|(def(PF_REALVIEW)&!def(PF_REALVIEW_EB)))
(!def(PF_REALVIEW)|def(PF_REALVIEW_EB)|def(CHOICE_11))
(def(CHOICE_11)|((!def(PF_REALVIEW_RAM_PHYS_BASE_0x0)|!def(PF_REALVIEW))&(!def(PF_REALVIEW)|!def(PF_REALVIEW_VEXPRESS_A9)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x6)))|(def(PF_REALVIEW)&!def(PF_REALVIEW_EB)))
((def(PF_REALVIEW)&def(PF_REALVIEW_VEXPRESS_A9)&def(PF_REALVIEW_RAM_PHYS_BASE_0x6))|(def(PF_REALVIEW_RAM_PHYS_BASE_0x0)&def(PF_REALVIEW))|!def(CHOICE_11)|(def(PF_REALVIEW)&!def(PF_REALVIEW_EB)))
(!def(CHOICE_11)|def(PF_REALVIEW))
#item CHOICE_12
(!def(CHOICE_12)|def(PF_TEGRA))
(!def(PF_TEGRA)|def(CHOICE_12))
(!def(CHOICE_12)|(def(PF_TEGRA2)&def(PF_TEGRA))|def(PF_TEGRA))
(!def(CHOICE_12)|def(PF_TEGRA))
#item CHOICE_13
(!def(CHOICE_13)|def(PF_TEGRA))
(!def(PF_TEGRA)|def(CHOICE_13))
(!def(CHOICE_13)|(def(PF_TEGRA_TIMER_MP)&def(PF_TEGRA))|def(PF_TEGRA))
(!def(CHOICE_13)|def(PF_TEGRA))
#item CHOICE_14
(!def(CHOICE_14)|def(PF_MALTA))
(!def(PF_MALTA)|def(CHOICE_14))
(!def(CHOICE_14)|(def(PF_MALTA_UP)&def(PF_MALTA))|def(PF_MALTA))
(!def(CHOICE_14)|def(PF_MALTA))
#item CHOICE_15
(!def(CHOICE_15)|def(ARM))
(!def(ARM)|def(CHOICE_15))
(!def(CHOICE_15)|(def(ARM_926)&def(ARM))|def(ARM))
(!def(CHOICE_15)|def(ARM))
#item CHOICE_16
(!def(CHOICE_16)|def(MIPS))
(!def(MIPS)|def(CHOICE_16))
(!def(CHOICE_16)|(def(CPU_MIPS32_R2)&def(MIPS))|def(MIPS))
(!def(CHOICE_16)|def(MIPS))
#item CHOICE_17
(!def(CHOICE_17)|def(MIPS))
(!def(MIPS)|def(CHOICE_17))
(!def(CHOICE_17)|(def(MIPS_LITTLE_ENDIAN)&def(MIPS))|def(MIPS))
(!def(CHOICE_17)|def(MIPS))
#item CHOICE_18
(!def(CHOICE_18)|def(PPC32))
(!def(PPC32)|def(CHOICE_18))
(!def(CHOICE_18)|(def(PPC32_603e)&def(PPC32))|def(PPC32))
(!def(CHOICE_18)|def(PPC32))
#item CHOICE_19
(!def(CHOICE_19)|def(SPARC))
(!def(SPARC)|def(CHOICE_19))
(!def(CHOICE_19)|(def(LEON3)&def(SPARC))|def(SPARC))
(!def(CHOICE_19)|def(SPARC))
#item CHOICE_2
def(CHOICE_2)
#item CHOICE_20
(def(PF_UX)|def(PF_PC)|!def(CHOICE_20))
(def(CHOICE_20)|(!def(PF_UX)&!def(PF_PC)))
(def(PF_UX)|def(PF_PC)|!def(CHOICE_20)|(def(SCHED_APIC)&(def(PF_UX)|def(PF_PC))))
(def(PF_UX)|def(PF_PC)|!def(CHOICE_20))
#item CHOICE_21
(!def(CHOICE_21)|def(ARM))
(!def(ARM)|def(CHOICE_21))
((def(ARM)&def(DEFAULT_ARM_EM_TZ)&def(ARM_EM_TZ))|(def(ARM)&def(DEFAULT_ARM_EM_NS)&def(ARM_EM_NS))|(!def(DEFAULT_ARM_EM_NS)&def(ARM_EM_STD)&!def(DEFAULT_ARM_EM_TZ)&(!def(ARM)|!def(DEFAULT_ARM_EM_NS)|!def(ARM_EM_NS))&def(ARM)&(!def(ARM)|!def(DEFAULT_ARM_EM_TZ)|!def(ARM_EM_TZ)))|!def(CHOICE_21)|def(ARM))
(!def(CHOICE_21)|def(ARM))
#item CHOICE_22
(!def(CHOICE_22)|(def(ARM)&def(ARM_EM_NS)))
(!def(ARM)|!def(ARM_EM_NS)|def(CHOICE_22))
(!def(CHOICE_22)|(def(ARM)&def(ARM_EM_NS)))
(!def(CHOICE_22)|(def(ARM)&def(ARM_EM_NS)))
#item CHOICE_23
(!def(CHOICE_23)|def(MIPS))
(!def(MIPS)|def(CHOICE_23))
(!def(CHOICE_23)|(def(MIPS_PAGE_SIZE_16K)&def(MIPS))|def(MIPS))
(!def(CHOICE_23)|def(MIPS))
#item CHOICE_24
def(CHOICE_24)
#item CHOICE_25
def(CHOICE_25)
#item CHOICE_3
(!def(CHOICE_3)|def(PF_BCM283X))
(!def(PF_BCM283X)|def(CHOICE_3))
(!def(CHOICE_3)|(def(PF_BCM283X_RPI3)&def(PF_BCM283X))|def(PF_BCM283X))
(!def(CHOICE_3)|def(PF_BCM283X))
#item CHOICE_4
(!def(CHOICE_4)|def(PF_EXYNOS))
(!def(PF_EXYNOS)|def(CHOICE_4))
(!def(CHOICE_4)|def(PF_EXYNOS))
(!def(CHOICE_4)|def(PF_EXYNOS))
#item CHOICE_5
(!def(CHOICE_5)|def(PF_EXYNOS))
(!def(PF_EXYNOS)|def(CHOICE_5))
(!def(CHOICE_5)|(def(PF_EXYNOS_TIMER_MCT)&def(PF_EXYNOS))|def(PF_EXYNOS))
(!def(CHOICE_5)|def(PF_EXYNOS))
#item CHOICE_6
(!def(CHOICE_6)|def(PF_IMX))
(!def(PF_IMX)|def(CHOICE_6))
(!def(CHOICE_6)|(def(PF_IMX_51)&def(PF_IMX))|def(PF_IMX))
(!def(CHOICE_6)|def(PF_IMX))
#item CHOICE_7
(!def(CHOICE_7)|(def(PF_IMX)&def(ARM_CORTEX_A9)))
(!def(PF_IMX)|!def(ARM_CORTEX_A9)|def(CHOICE_7))
(!def(CHOICE_7)|(def(PF_IMX)&def(ARM_CORTEX_A9)&def(PF_IMX_6_TIMER_MPTIMER))|(def(PF_IMX)&def(ARM_CORTEX_A9)))
(!def(CHOICE_7)|(def(PF_IMX)&def(ARM_CORTEX_A9)))
#item CHOICE_8
(!def(CHOICE_8)|def(PF_LAYERSCAPE))
(!def(PF_LAYERSCAPE)|def(CHOICE_8))
(!def(CHOICE_8)|(def(PF_LS1021A)&def(PF_LAYERSCAPE))|def(PF_LAYERSCAPE))
(!def(CHOICE_8)|def(PF_LAYERSCAPE))
#item CHOICE_9
(!def(CHOICE_9)|def(PF_OMAP))
(!def(PF_OMAP)|def(CHOICE_9))
(!def(CHOICE_9)|(def(PF_OMAP4_PANDABOARD)&def(PF_OMAP))|def(PF_OMAP))
(!def(CHOICE_9)|def(PF_OMAP))
#item CONTEXT_4K
(def(CONTEXT_8K)|def(CONTEXT_4K))
(!def(CONTEXT_4K)|(def(EXPERIMENTAL)&def(INCLUDE_SPARC)&def(CHOICE_1)&def(SPARC))|(def(EXPERIMENTAL)&def(INCLUDE_PPC32)&def(CHOICE_1)&def(PPC32))|!def(CONTEXT_8K))
(def(CONTEXT_4K)|((!def(EXPERIMENTAL)|!def(INCLUDE_PPC32)|!def(CHOICE_1)|!def(PPC32))&(!def(EXPERIMENTAL)|!def(INCLUDE_SPARC)|!def(CHOICE_1)|!def(SPARC))))
(def(CONTEXT_4K)|((!def(EXPERIMENTAL)|!def(INCLUDE_PPC32)|!def(CHOICE_1)|!def(PPC32))&(!def(EXPERIMENTAL)|!def(INCLUDE_SPARC)|!def(CHOICE_1)|!def(SPARC))))
#item CONTEXT_8K
(!def(CONTEXT_8K)|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R6)&def(CPU_MIPS64_R6))|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R2)&def(CPU_MIPS64_R2))|(def(AMD64)&def(CHOICE_1)))
(def(CONTEXT_8K)|((!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R2)|!def(CPU_MIPS64_R2))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R6)|!def(CPU_MIPS64_R6))&(!def(AMD64)|!def(CHOICE_1))))
(def(CONTEXT_8K)|((!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R2)|!def(CPU_MIPS64_R2))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R6)|!def(CPU_MIPS64_R6))&(!def(AMD64)|!def(CHOICE_1))))
#item CPU_MIPS32
(!def(CPU_MIPS32)|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R6)|def(SYS_HAS_CPU_MIPS64_R6))&def(CPU_MIPS32_R6))|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R2)|def(SYS_HAS_CPU_MIPS64_R2))&def(CPU_MIPS32_R2)))
((def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R6)|def(SYS_HAS_CPU_MIPS64_R6))&def(CPU_MIPS32_R6))|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R2)|def(SYS_HAS_CPU_MIPS64_R2))&def(CPU_MIPS32_R2))|def(MIPS)|!def(CPU_MIPS32))
(def(CPU_MIPS32)|((!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R2)&!def(SYS_HAS_CPU_MIPS64_R2))|!def(CPU_MIPS32_R2))&(!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R6)&!def(SYS_HAS_CPU_MIPS64_R6))|!def(CPU_MIPS32_R6))))
(def(CPU_MIPS32)|((!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R2)&!def(SYS_HAS_CPU_MIPS64_R2))|!def(CPU_MIPS32_R2))&(!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R6)&!def(SYS_HAS_CPU_MIPS64_R6))|!def(CPU_MIPS32_R6))))
#item CPU_MIPS32_R2
(!def(CPU_MIPS32_R2)|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R2)|def(SYS_HAS_CPU_MIPS64_R2))))
(!def(CPU_MIPS32_R2)|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R2)|def(SYS_HAS_CPU_MIPS64_R2))))
#item CPU_MIPS32_R6
(!def(CPU_MIPS32_R6)|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R6)|def(SYS_HAS_CPU_MIPS64_R6))))
(!def(CPU_MIPS32_R6)|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R6)|def(SYS_HAS_CPU_MIPS64_R6))))
#item CPU_MIPS64
(!def(CPU_MIPS64)|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R6)&def(CPU_MIPS64_R6))|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R2)&def(CPU_MIPS64_R2)))
((def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R6)&def(CPU_MIPS64_R6))|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R2)&def(CPU_MIPS64_R2))|def(MIPS)|!def(CPU_MIPS64))
(def(CPU_MIPS64)|((!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R2)|!def(CPU_MIPS64_R2))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R6)|!def(CPU_MIPS64_R6))))
(def(CPU_MIPS64)|((!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R2)|!def(CPU_MIPS64_R2))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R6)|!def(CPU_MIPS64_R6))))
#item CPU_MIPS64_R2
(!def(CPU_MIPS64_R2)|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R2)))
(!def(CPU_MIPS64_R2)|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R2)))
#item CPU_MIPS64_R6
(!def(CPU_MIPS64_R6)|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R6)))
(!def(CPU_MIPS64_R6)|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R6)))
#item CPU_MIPSR2
(!def(CPU_MIPSR2)|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R2)&def(CPU_MIPS64_R2))|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R2)|def(SYS_HAS_CPU_MIPS64_R2))&def(CPU_MIPS32_R2)))
((def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R2)&def(CPU_MIPS64_R2))|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R2)|def(SYS_HAS_CPU_MIPS64_R2))&def(CPU_MIPS32_R2))|def(MIPS)|!def(CPU_MIPSR2))
(def(CPU_MIPSR2)|((!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R2)&!def(SYS_HAS_CPU_MIPS64_R2))|!def(CPU_MIPS32_R2))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R2)|!def(CPU_MIPS64_R2))))
(def(CPU_MIPSR2)|((!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R2)&!def(SYS_HAS_CPU_MIPS64_R2))|!def(CPU_MIPS32_R2))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R2)|!def(CPU_MIPS64_R2))))
#item CPU_MIPSR6
(!def(CPU_MIPSR6)|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R6)&def(CPU_MIPS64_R6))|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R6)|def(SYS_HAS_CPU_MIPS64_R6))&def(CPU_MIPS32_R6)))
((def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R6)&def(CPU_MIPS64_R6))|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R6)|def(SYS_HAS_CPU_MIPS64_R6))&def(CPU_MIPS32_R6))|def(MIPS)|!def(CPU_MIPSR6))
(def(CPU_MIPSR6)|((!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R6)&!def(SYS_HAS_CPU_MIPS64_R6))|!def(CPU_MIPS32_R6))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R6)|!def(CPU_MIPS64_R6))))
(def(CPU_MIPSR6)|((!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R6)&!def(SYS_HAS_CPU_MIPS64_R6))|!def(CPU_MIPS32_R6))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R6)|!def(CPU_MIPS64_R6))))
#item CPU_SUSPEND
(!def(PF_EXYNOS)|(!def(PF_EXYNOS_EXTGIC)&!def(PF_EXYNOS5))|def(CPU_SUSPEND))
(!def(CPU_SUSPEND)|(def(PF_EXYNOS)&(def(PF_EXYNOS_EXTGIC)|def(PF_EXYNOS5))))
(!def(CPU_SUSPEND)|(def(PF_EXYNOS)&(def(PF_EXYNOS_EXTGIC)|def(PF_EXYNOS5))))
#item CPU_VIRT
(!def(CPU_VIRT)|def(HAS_CPU_VIRT))
(!def(CPU_VIRT)|def(HAS_CPU_VIRT))
#item CXX
!def(CXX=n)
(def(CXX=)|def(CXX=nonempty)|def(CXX=g++)|def(CXX=n))
(!def(CXX=)|!def(CXX=nonempty))
(!def(CXX=)|!def(CXX=g++))
(!def(CXX=)|!def(CXX=n))
(!def(CXX=nonempty)|!def(CXX=g++))
(!def(CXX=nonempty)|!def(CXX=n))
(!def(CXX=g++)|!def(CXX=n))
#item DEBUG_KERNEL_PAGE_FAULTS
(!def(DEBUG_KERNEL_PAGE_FAULTS)|def(ARM))
(!def(DEBUG_KERNEL_PAGE_FAULTS)|def(ARM))
#item DEFAULT_ARM_EM_NS
(!def(DEFAULT_ARM_EM_NS)|(def(CHOICE_9)&def(CPU_VIRT)&def(PF_OMAP5_5432EVM))|(def(PF_EXYNOS)&def(CPU_VIRT)&def(PF_EXYNOS5)))
((def(CHOICE_9)&def(CPU_VIRT)&def(PF_OMAP5_5432EVM))|(def(PF_EXYNOS)&def(CPU_VIRT)&def(PF_EXYNOS5))|def(ARM)|!def(DEFAULT_ARM_EM_NS))
(def(DEFAULT_ARM_EM_NS)|((!def(PF_EXYNOS)|!def(CPU_VIRT)|!def(PF_EXYNOS5))&(!def(CHOICE_9)|!def(CPU_VIRT)|!def(PF_OMAP5_5432EVM))))
(def(DEFAULT_ARM_EM_NS)|((!def(PF_EXYNOS)|!def(CPU_VIRT)|!def(PF_EXYNOS5))&(!def(CHOICE_9)|!def(CPU_VIRT)|!def(PF_OMAP5_5432EVM))))
#item DEFAULT_ARM_EM_TZ
!def(DEFAULT_ARM_EM_TZ)
(!def(DEFAULT_ARM_EM_TZ)|def(ARM))
#item DISABLE_VIRT_OBJ_SPACE
(!def(DISABLE_VIRT_OBJ_SPACE)|(def(HAS_VIRT_OBJ_SPACE_OPTION)&def(EXPERIMENTAL)))
(!def(DISABLE_VIRT_OBJ_SPACE)|(def(HAS_VIRT_OBJ_SPACE_OPTION)&def(EXPERIMENTAL)))
#item EXPERIMENTAL
#item FINE_GRAINED_CPUTIME
#item FPU
(def(HAS_FPU_OPTION)|(def(CHOICE_1)&def(CPU_VIRT)&def(ARM))|!def(FPU))
(def(HAS_FPU_OPTION)|(def(CHOICE_1)&def(CPU_VIRT)&def(ARM))|!def(FPU))
(!def(CHOICE_1)|!def(CPU_VIRT)|!def(ARM)|def(FPU))
(!def(CHOICE_1)|!def(CPU_VIRT)|!def(ARM)|def(FPU))
#item GSTABS
!def(GSTABS)
!def(GSTABS)
#item HAS_64BIT
(!def(HAS_64BIT)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A72)&def(ARM_CORTEX_A72))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A57)&def(ARM_CORTEX_A57))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A53)&def(ARM_CORTEX_A53)))
((def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A53)&def(ARM_CORTEX_A53))|!def(HAS_64BIT)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A72)&def(ARM_CORTEX_A72))|def(ARM)|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A57)&def(ARM_CORTEX_A57)))
(def(HAS_64BIT)|((!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A57)|!def(ARM_CORTEX_A57))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A72)|!def(ARM_CORTEX_A72))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A53)|!def(ARM_CORTEX_A53))))
(def(HAS_64BIT)|((!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A57)|!def(ARM_CORTEX_A57))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A72)|!def(ARM_CORTEX_A72))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A53)|!def(ARM_CORTEX_A53))))
#item HAS_ARM_PSCI
(!def(HAS_ARM_PSCI)|(def(CHOICE_2)&def(ARM)&def(PF_RCAR3))|(def(CHOICE_2)&def(ARM)&def(PF_IMX))|(def(CHOICE_2)&def(ARM)&def(PF_LAYERSCAPE)))
((def(CHOICE_2)&def(ARM)&def(PF_RCAR3))|(def(CHOICE_2)&def(ARM)&def(PF_LAYERSCAPE))|def(ARM)|(def(CHOICE_2)&def(ARM)&def(PF_IMX))|!def(HAS_ARM_PSCI))
(def(HAS_ARM_PSCI)|((!def(CHOICE_2)|!def(ARM)|!def(PF_IMX))&(!def(CHOICE_2)|!def(ARM)|!def(PF_RCAR3))&(!def(CHOICE_2)|!def(ARM)|!def(PF_LAYERSCAPE))))
(def(HAS_ARM_PSCI)|((!def(CHOICE_2)|!def(ARM)|!def(PF_IMX))&(!def(CHOICE_2)|!def(ARM)|!def(PF_RCAR3))&(!def(CHOICE_2)|!def(ARM)|!def(PF_LAYERSCAPE))))
#item HAS_CPU_VIRT
((def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A15)&def(ARM_CORTEX_A15))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A53)&def(ARM_CORTEX_A53))|(def(PF_EXYNOS5)&def(PF_EXYNOS))|(def(CHOICE_2)&def(ARM)&def(PF_LAYERSCAPE))|!def(HAS_CPU_VIRT)|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_7))|(def(PF_OMAP5_5432EVM)&def(CHOICE_9))|(def(CHOICE_6)&def(PF_IMX)&def(PF_IMX_6UL))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A72)&def(ARM_CORTEX_A72))|(def(CHOICE_2)&(def(IA32)|def(AMD64))&def(PF_PC))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A57)&def(ARM_CORTEX_A57))|(def(MIPS)&def(CHOICE_1)))
(def(HAS_CPU_VIRT)|((!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_6UL))&(!def(PF_OMAP5_5432EVM)|!def(CHOICE_9))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A72)|!def(ARM_CORTEX_A72))&(!def(MIPS)|!def(CHOICE_1))&(!def(PF_EXYNOS5)|!def(PF_EXYNOS))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A57)|!def(ARM_CORTEX_A57))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A15)|!def(ARM_CORTEX_A15))&(!def(CHOICE_2)|!def(ARM)|!def(PF_LAYERSCAPE))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A53)|!def(ARM_CORTEX_A53))&(!def(CHOICE_2)|(!def(IA32)&!def(AMD64))|!def(PF_PC))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_7))))
(def(HAS_CPU_VIRT)|((!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_6UL))&(!def(PF_OMAP5_5432EVM)|!def(CHOICE_9))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A72)|!def(ARM_CORTEX_A72))&(!def(MIPS)|!def(CHOICE_1))&(!def(PF_EXYNOS5)|!def(PF_EXYNOS))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A57)|!def(ARM_CORTEX_A57))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A15)|!def(ARM_CORTEX_A15))&(!def(CHOICE_2)|!def(ARM)|!def(PF_LAYERSCAPE))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A53)|!def(ARM_CORTEX_A53))&(!def(CHOICE_2)|(!def(IA32)&!def(AMD64))|!def(PF_PC))&(!def(CHOICE_6)|!def(PF_IMX)|!def(PF_IMX_7))))
#item HAS_FPU_OPTION
(!def(HAS_FPU_OPTION)|(def(MIPS)&def(CHOICE_1))|(def(ARM)&def(CHOICE_1)))
(def(HAS_FPU_OPTION)|((!def(ARM)|!def(CHOICE_1))&(!def(MIPS)|!def(CHOICE_1))))
(def(HAS_FPU_OPTION)|((!def(ARM)|!def(CHOICE_1))&(!def(MIPS)|!def(CHOICE_1))))
#item HAS_IOMMU_OPTION
(!def(HAS_IOMMU_OPTION)|(def(CHOICE_2)&(def(IA32)|def(AMD64))&def(PF_PC)))
(!def(CHOICE_2)|(!def(IA32)&!def(AMD64))|!def(PF_PC)|def(HAS_IOMMU_OPTION))
(!def(CHOICE_2)|(!def(IA32)&!def(AMD64))|!def(PF_PC)|def(HAS_IOMMU_OPTION))
#item HAS_JDB_DISASM_OPTION
(!def(HAS_JDB_DISASM_OPTION)|(def(AMD64)&def(CHOICE_1))|(def(IA32)&def(CHOICE_1)))
(def(HAS_JDB_DISASM_OPTION)|((!def(IA32)|!def(CHOICE_1))&(!def(AMD64)|!def(CHOICE_1))))
(def(HAS_JDB_DISASM_OPTION)|((!def(IA32)|!def(CHOICE_1))&(!def(AMD64)|!def(CHOICE_1))))
#item HAS_JDB_GZIP_OPTION
(!def(HAS_JDB_GZIP_OPTION)|(def(ARM)&def(CHOICE_1))|(def(AMD64)&def(CHOICE_1))|(def(IA32)&def(CHOICE_1)))
(def(HAS_JDB_GZIP_OPTION)|((!def(AMD64)|!def(CHOICE_1))&(!def(ARM)|!def(CHOICE_1))&(!def(IA32)|!def(CHOICE_1))))
(def(HAS_JDB_GZIP_OPTION)|((!def(AMD64)|!def(CHOICE_1))&(!def(ARM)|!def(CHOICE_1))&(!def(IA32)|!def(CHOICE_1))))
#item HAS_LIGHTWEIGHT_BARRIERS_OPTION
((def(CHOICE_2)&def(MIPS)&def(PF_SEAD3))|(def(CHOICE_2)&def(MIPS)&def(PF_Boston))|!def(HAS_LIGHTWEIGHT_BARRIERS_OPTION)|(def(CHOICE_2)&def(MIPS)&def(PF_MALTA))|(def(CHOICE_2)&def(MIPS)&def(PF_CI40))|(def(CHOICE_2)&def(MIPS)&def(PF_BAIKAL_T)))
((def(CHOICE_2)&def(MIPS)&def(PF_SEAD3))|(def(CHOICE_2)&def(MIPS)&def(PF_Boston))|!def(HAS_LIGHTWEIGHT_BARRIERS_OPTION)|(def(CHOICE_2)&def(MIPS)&def(PF_MALTA))|def(MIPS)|(def(CHOICE_2)&def(MIPS)&def(PF_CI40))|(def(CHOICE_2)&def(MIPS)&def(PF_BAIKAL_T)))
(def(HAS_LIGHTWEIGHT_BARRIERS_OPTION)|((!def(CHOICE_2)|!def(MIPS)|!def(PF_Boston))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_SEAD3))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_BAIKAL_T))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_CI40))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_MALTA))))
(def(HAS_LIGHTWEIGHT_BARRIERS_OPTION)|((!def(CHOICE_2)|!def(MIPS)|!def(PF_Boston))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_SEAD3))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_BAIKAL_T))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_CI40))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_MALTA))))
#item HAS_MP_OPTION
((def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A7)&def(ARM_CORTEX_A7))|(def(CHOICE_2)&def(MIPS)&def(PF_CI20))|(def(CHOICE_2)&def(MIPS)&def(PF_Boston))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A15)&def(ARM_CORTEX_A15))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A53)&def(ARM_CORTEX_A53))|(def(CHOICE_15)&def(CAN_ARM_CPU_MPCORE)&def(ARM_MPCORE))|!def(HAS_MP_OPTION)|(def(CHOICE_14)&def(PF_MALTA)&def(PF_MALTA_MP))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A9)&def(ARM_CORTEX_A9))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A72)&def(ARM_CORTEX_A72))|(def(CHOICE_2)&(def(IA32)|def(AMD64))&def(PF_PC))|(def(CHOICE_15)&def(CAN_ARM_CPU_CORTEX_A57)&def(ARM_CORTEX_A57))|(def(CHOICE_2)&def(MIPS)&def(PF_CI40))|(def(CHOICE_2)&def(MIPS)&def(PF_BAIKAL_T)))
(def(HAS_MP_OPTION)|((!def(CHOICE_2)|!def(MIPS)|!def(PF_Boston))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_CI20))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_BAIKAL_T))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A72)|!def(ARM_CORTEX_A72))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_CI40))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_MPCORE)|!def(ARM_MPCORE))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A7)|!def(ARM_CORTEX_A7))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A57)|!def(ARM_CORTEX_A57))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A15)|!def(ARM_CORTEX_A15))&(!def(CHOICE_14)|!def(PF_MALTA)|!def(PF_MALTA_MP))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A53)|!def(ARM_CORTEX_A53))&(!def(CHOICE_2)|(!def(IA32)&!def(AMD64))|!def(PF_PC))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A9)|!def(ARM_CORTEX_A9))))
(def(HAS_MP_OPTION)|((!def(CHOICE_2)|!def(MIPS)|!def(PF_Boston))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_CI20))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_BAIKAL_T))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A72)|!def(ARM_CORTEX_A72))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_CI40))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_MPCORE)|!def(ARM_MPCORE))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A7)|!def(ARM_CORTEX_A7))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A57)|!def(ARM_CORTEX_A57))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A15)|!def(ARM_CORTEX_A15))&(!def(CHOICE_14)|!def(PF_MALTA)|!def(PF_MALTA_MP))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A53)|!def(ARM_CORTEX_A53))&(!def(CHOICE_2)|(!def(IA32)&!def(AMD64))|!def(PF_PC))&(!def(CHOICE_15)|!def(CAN_ARM_CPU_CORTEX_A9)|!def(ARM_CORTEX_A9))))
#item HAS_SERIAL_OPTION
((def(EXPERIMENTAL)&def(INCLUDE_PPC32)&def(CHOICE_1)&def(PPC32))|!def(HAS_SERIAL_OPTION)|(def(ARM)&def(CHOICE_1))|(def(CHOICE_2)&(def(IA32)|def(AMD64))&def(PF_PC))|(def(EXPERIMENTAL)&def(INCLUDE_SPARC)&def(CHOICE_1)&def(SPARC))|(def(MIPS)&def(CHOICE_1)))
(def(HAS_SERIAL_OPTION)|((!def(EXPERIMENTAL)|!def(INCLUDE_PPC32)|!def(CHOICE_1)|!def(PPC32))&(!def(MIPS)|!def(CHOICE_1))&(!def(ARM)|!def(CHOICE_1))&(!def(EXPERIMENTAL)|!def(INCLUDE_SPARC)|!def(CHOICE_1)|!def(SPARC))&(!def(CHOICE_2)|(!def(IA32)&!def(AMD64))|!def(PF_PC))))
(def(HAS_SERIAL_OPTION)|((!def(EXPERIMENTAL)|!def(INCLUDE_PPC32)|!def(CHOICE_1)|!def(PPC32))&(!def(MIPS)|!def(CHOICE_1))&(!def(ARM)|!def(CHOICE_1))&(!def(EXPERIMENTAL)|!def(INCLUDE_SPARC)|!def(CHOICE_1)|!def(SPARC))&(!def(CHOICE_2)|(!def(IA32)&!def(AMD64))|!def(PF_PC))))
#item HAS_VIRT_OBJ_SPACE_OPTION
(!def(HAS_VIRT_OBJ_SPACE_OPTION)|(def(CHOICE_1)&!def(CPU_VIRT)&!def(ARM_1176_CACHE_ALIAS_FIX)&def(ARM)&def(ARM_V6PLUS))|(def(AMD64)&def(CHOICE_1))|(def(IA32)&def(CHOICE_1)))
(def(HAS_VIRT_OBJ_SPACE_OPTION)|((!def(AMD64)|!def(CHOICE_1))&(!def(ARM_V6PLUS)|!def(ARM)|def(ARM_1176_CACHE_ALIAS_FIX)|!def(CHOICE_1)|def(CPU_VIRT))&(!def(IA32)|!def(CHOICE_1))))
(def(HAS_VIRT_OBJ_SPACE_OPTION)|((!def(AMD64)|!def(CHOICE_1))&(!def(ARM_V6PLUS)|!def(ARM)|def(ARM_1176_CACHE_ALIAS_FIX)|!def(CHOICE_1)|def(CPU_VIRT))&(!def(IA32)|!def(CHOICE_1))))
#item HAS_WATCHDOG_OPTION
(!def(HAS_WATCHDOG_OPTION)|(def(CHOICE_2)&(def(IA32)|def(AMD64))&def(PF_PC)))
(!def(CHOICE_2)|(!def(IA32)&!def(AMD64))|!def(PF_PC)|def(HAS_WATCHDOG_OPTION))
(!def(CHOICE_2)|(!def(IA32)&!def(AMD64))|!def(PF_PC)|def(HAS_WATCHDOG_OPTION))
#item HAS_WEAK_ORDERING_OPTION
(!def(HAS_WEAK_ORDERING_OPTION)|(def(CHOICE_2)&def(MIPS)&def(PF_SEAD3))|(def(CHOICE_2)&def(MIPS)&def(PF_MALTA)))
((def(CHOICE_2)&def(MIPS)&def(PF_SEAD3))|(def(CHOICE_2)&def(MIPS)&def(PF_MALTA))|def(MIPS)|!def(HAS_WEAK_ORDERING_OPTION))
(def(HAS_WEAK_ORDERING_OPTION)|((!def(CHOICE_2)|!def(MIPS)|!def(PF_MALTA))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_SEAD3))))
(def(HAS_WEAK_ORDERING_OPTION)|((!def(CHOICE_2)|!def(MIPS)|!def(PF_MALTA))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_SEAD3))))
#item HAVE_ARM_SECMONIF_MC
(!def(HAVE_ARM_SECMONIF_MC)|(def(CHOICE_2)&def(ARM)&def(PF_EXYNOS)))
(!def(HAVE_ARM_SECMONIF_MC)|def(ARM))
(!def(CHOICE_2)|!def(ARM)|!def(PF_EXYNOS)|def(HAVE_ARM_SECMONIF_MC))
(!def(CHOICE_2)|!def(ARM)|!def(PF_EXYNOS)|def(HAVE_ARM_SECMONIF_MC))
#item HAVE_ARM_SECMONIF_NONE
(!def(HAVE_ARM_SECMONIF_NONE)|(def(CHOICE_2)&def(ARM)&def(PF_EXYNOS)))
(!def(HAVE_ARM_SECMONIF_NONE)|def(ARM))
(!def(CHOICE_2)|!def(ARM)|!def(PF_EXYNOS)|def(HAVE_ARM_SECMONIF_NONE))
(!def(CHOICE_2)|!def(ARM)|!def(PF_EXYNOS)|def(HAVE_ARM_SECMONIF_NONE))
#item HOST_CC
!def(HOST_CC=n)
(def(HOST_CC=)|def(HOST_CC=nonempty)|def(HOST_CC=gcc)|def(HOST_CC=n))
(!def(HOST_CC=)|!def(HOST_CC=nonempty))
(!def(HOST_CC=)|!def(HOST_CC=gcc))
(!def(HOST_CC=)|!def(HOST_CC=n))
(!def(HOST_CC=nonempty)|!def(HOST_CC=gcc))
(!def(HOST_CC=nonempty)|!def(HOST_CC=n))
(!def(HOST_CC=gcc)|!def(HOST_CC=n))
#item HOST_CXX
!def(HOST_CXX=n)
(def(HOST_CXX=)|def(HOST_CXX=nonempty)|def(HOST_CXX=g++)|def(HOST_CXX=n))
(!def(HOST_CXX=)|!def(HOST_CXX=nonempty))
(!def(HOST_CXX=)|!def(HOST_CXX=g++))
(!def(HOST_CXX=)|!def(HOST_CXX=n))
(!def(HOST_CXX=nonempty)|!def(HOST_CXX=g++))
(!def(HOST_CXX=nonempty)|!def(HOST_CXX=n))
(!def(HOST_CXX=g++)|!def(HOST_CXX=n))
#item IA32
(!def(IA32)|def(CHOICE_1))
(!def(IA32)|def(CHOICE_1))
#item INCLUDE_PPC32
!def(INCLUDE_PPC32)
#item INCLUDE_SPARC
!def(INCLUDE_SPARC)
#item INLINE
#item IOMMU
(!def(IOMMU)|def(HAS_IOMMU_OPTION))
(!def(IOMMU)|def(HAS_IOMMU_OPTION))
#item IRQ_SPINNER
(!def(IRQ_SPINNER)|def(PF_PC))
(!def(IRQ_SPINNER)|def(PF_PC))
#item JDB
(!def(CHOICE_2)|!def(IA32)|!def(PF_UX)|def(JDB))
(!def(CHOICE_2)|!def(IA32)|!def(PF_UX)|def(JDB))
#item JDB_ACCOUNTING
(!def(JDB_ACCOUNTING)|def(JDB))
(!def(JDB_ACCOUNTING)|def(JDB))
#item JDB_DISASM
(!def(JDB_DISASM)|(def(JDB)&def(HAS_JDB_DISASM_OPTION)))
(!def(JDB_DISASM)|def(JDB))
#item JDB_GZIP
(!def(JDB_GZIP)|(def(JDB)&def(HAS_JDB_GZIP_OPTION)))
(!def(JDB_GZIP)|def(JDB))
#item JDB_LOGGING
(!def(JDB_LOGGING)|(def(JDB)&!def(PF_UX))|def(JDB))
(!def(JDB_LOGGING)|def(JDB))
#item JDB_MISC
(!def(JDB_MISC)|(def(JDB)&(def(PF_UX)|def(PF_PC))))
(!def(JDB_MISC)|(def(JDB)&(def(PF_UX)|def(PF_PC))))
#item KERNELVERSION
(def(KERNELVERSION=)|def(KERNELVERSION=nonempty)|def(KERNELVERSION=2.6.30-vamos)|def(KERNELVERSION=n))
def(KERNELVERSION=2.6.30-vamos)
(!def(KERNELVERSION=)|!def(KERNELVERSION=nonempty))
(!def(KERNELVERSION=)|!def(KERNELVERSION=2.6.30-vamos))
(!def(KERNELVERSION=)|!def(KERNELVERSION=n))
(!def(KERNELVERSION=nonempty)|!def(KERNELVERSION=2.6.30-vamos))
(!def(KERNELVERSION=nonempty)|!def(KERNELVERSION=n))
(!def(KERNELVERSION=2.6.30-vamos)|!def(KERNELVERSION=n))
#item LABEL
!def(LABEL=n)
(def(LABEL=)|def(LABEL=nonempty)|def(LABEL=n))
(!def(LABEL=)|!def(LABEL=nonempty))
(!def(LABEL=)|!def(LABEL=n))
(!def(LABEL=nonempty)|!def(LABEL=n))
#item LEON3
(!def(LEON3)|(def(CHOICE_19)&def(SPARC)))
(!def(LEON3)|(def(CHOICE_19)&def(SPARC)))
#item LIGHTWEIGHT_BARRIERS
(!def(LIGHTWEIGHT_BARRIERS)|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R6)&def(CPU_MIPS64_R6))|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R6)|def(SYS_HAS_CPU_MIPS64_R6))&def(CPU_MIPS32_R6))|(def(HAS_LIGHTWEIGHT_BARRIERS_OPTION)&!def(CPU_MIPSR6)&def(WEAK_ORDERING)&def(MIPS)))
((def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R6)&def(CPU_MIPS64_R6))|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R6)|def(SYS_HAS_CPU_MIPS64_R6))&def(CPU_MIPS32_R6))|def(MIPS)|!def(LIGHTWEIGHT_BARRIERS))
(def(LIGHTWEIGHT_BARRIERS)|((!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R6)&!def(SYS_HAS_CPU_MIPS64_R6))|!def(CPU_MIPS32_R6))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R6)|!def(CPU_MIPS64_R6))))
(def(LIGHTWEIGHT_BARRIERS)|((!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R6)&!def(SYS_HAS_CPU_MIPS64_R6))|!def(CPU_MIPS32_R6))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R6)|!def(CPU_MIPS64_R6))))
#item LIST_ALLOC_SANITY
#item MAINTAINER_MODE
#item MIPS
(!def(MIPS)|def(CHOICE_1))
(!def(MIPS)|def(CHOICE_1))
#item MIPS_BIG_ENDIAN
(!def(MIPS_BIG_ENDIAN)|def(CHOICE_17))
(!def(MIPS_BIG_ENDIAN)|def(CHOICE_17))
#item MIPS_CPU_FREQUENCY
(!def(MIPS)|!def(MIPS_CPU_FREQUENCY=n))
(def(MIPS_CPU_FREQUENCY=0)|def(MIPS_CPU_FREQUENCY=1)|def(MIPS_CPU_FREQUENCY=200)|def(MIPS_CPU_FREQUENCY=n))
(def(MIPS)|(!def(MIPS_CPU_FREQUENCY=0)&!def(MIPS_CPU_FREQUENCY=1)&!def(MIPS_CPU_FREQUENCY=200)))
(def(MIPS)|(!def(MIPS_CPU_FREQUENCY=0)&!def(MIPS_CPU_FREQUENCY=1)&!def(MIPS_CPU_FREQUENCY=200)))
(!def(MIPS_CPU_FREQUENCY=0)|!def(MIPS_CPU_FREQUENCY=1))
(!def(MIPS_CPU_FREQUENCY=0)|!def(MIPS_CPU_FREQUENCY=200))
(!def(MIPS_CPU_FREQUENCY=0)|!def(MIPS_CPU_FREQUENCY=n))
(!def(MIPS_CPU_FREQUENCY=1)|!def(MIPS_CPU_FREQUENCY=200))
(!def(MIPS_CPU_FREQUENCY=1)|!def(MIPS_CPU_FREQUENCY=n))
(!def(MIPS_CPU_FREQUENCY=200)|!def(MIPS_CPU_FREQUENCY=n))
#item MIPS_LITTLE_ENDIAN
(!def(MIPS_LITTLE_ENDIAN)|def(CHOICE_17))
(!def(MIPS_LITTLE_ENDIAN)|def(CHOICE_17))
#item MIPS_PAGE_SIZE_16K
(!def(MIPS_PAGE_SIZE_16K)|def(CHOICE_23))
(!def(MIPS_PAGE_SIZE_16K)|def(CHOICE_23))
#item MIPS_PAGE_SIZE_4K
(!def(MIPS_PAGE_SIZE_4K)|def(CHOICE_23))
(!def(MIPS_PAGE_SIZE_4K)|def(CHOICE_23))
#item MP
(!def(MP)|def(HAS_MP_OPTION))
(!def(MP)|def(HAS_MP_OPTION))
#item MP_MAX_CPUS
(!def(MP)|!def(MP_MAX_CPUS=n))
(def(MP_MAX_CPUS=1)|def(MP_MAX_CPUS=0)|def(MP_MAX_CPUS=4)|def(MP_MAX_CPUS=n)|def(MP_MAX_CPUS=128))
(def(MP)|(!def(MP_MAX_CPUS=0)&!def(MP_MAX_CPUS=1)&!def(MP_MAX_CPUS=4)&!def(MP_MAX_CPUS=128)))
(def(MP)|(!def(MP_MAX_CPUS=0)&!def(MP_MAX_CPUS=1)&!def(MP_MAX_CPUS=4)&!def(MP_MAX_CPUS=128)))
(!def(MP_MAX_CPUS=1)|!def(MP_MAX_CPUS=0))
(!def(MP_MAX_CPUS=1)|!def(MP_MAX_CPUS=4))
(!def(MP_MAX_CPUS=1)|!def(MP_MAX_CPUS=n))
(!def(MP_MAX_CPUS=1)|!def(MP_MAX_CPUS=128))
(!def(MP_MAX_CPUS=0)|!def(MP_MAX_CPUS=4))
(!def(MP_MAX_CPUS=0)|!def(MP_MAX_CPUS=n))
(!def(MP_MAX_CPUS=0)|!def(MP_MAX_CPUS=128))
(!def(MP_MAX_CPUS=4)|!def(MP_MAX_CPUS=n))
(!def(MP_MAX_CPUS=4)|!def(MP_MAX_CPUS=128))
(!def(MP_MAX_CPUS=n)|!def(MP_MAX_CPUS=128))
(!def(MP)|!def(MP_MAX_CPUS=0))
#item NDEBUG
#item NO_FRAME_PTR
#item ONE_SHOT
(!def(ONE_SHOT)|(def(SCHED_APIC)&def(SYNC_TSC)))
(!def(ONE_SHOT)|(def(SCHED_APIC)&def(SYNC_TSC)))
#item PERF_CNT
(!def(JDB)|(!def(IA32)&!def(AMD64)&!def(ARM)&!def(MIPS))|def(PERF_CNT))
(!def(PERF_CNT)|(def(JDB)&(def(IA32)|def(AMD64)|def(ARM)|def(MIPS))))
#item PF_ARMADA38X
(!def(PF_ARMADA38X)|(def(CHOICE_2)&def(ARM)))
(!def(PF_ARMADA38X)|(def(CHOICE_2)&def(ARM)))
#item PF_BAIKAL_T
(!def(PF_BAIKAL_T)|(def(CHOICE_2)&def(MIPS)))
(!def(PF_BAIKAL_T)|(def(CHOICE_2)&def(MIPS)))
#item PF_BCM283X
(!def(PF_BCM283X)|(def(CHOICE_2)&def(ARM)))
(!def(PF_BCM283X)|(def(CHOICE_2)&def(ARM)))
#item PF_BCM283X_RPI1
(!def(PF_BCM283X_RPI1)|(def(CHOICE_3)&def(PF_BCM283X)))
(!def(PF_BCM283X_RPI1)|(def(CHOICE_3)&def(PF_BCM283X)))
#item PF_BCM283X_RPI2
(!def(PF_BCM283X_RPI2)|(def(CHOICE_3)&def(PF_BCM283X)))
(!def(PF_BCM283X_RPI2)|(def(CHOICE_3)&def(PF_BCM283X)))
#item PF_BCM283X_RPI3
(!def(PF_BCM283X_RPI3)|(def(CHOICE_3)&def(PF_BCM283X)))
(!def(PF_BCM283X_RPI3)|(def(CHOICE_3)&def(PF_BCM283X)))
#item PF_Boston
(!def(PF_Boston)|(def(CHOICE_2)&def(MIPS)))
(!def(PF_Boston)|(def(CHOICE_2)&def(MIPS)))
#item PF_CI20
(!def(PF_CI20)|(def(CHOICE_2)&def(MIPS)))
(!def(PF_CI20)|(def(CHOICE_2)&def(MIPS)))
#item PF_CI40
(!def(PF_CI40)|(def(CHOICE_2)&def(MIPS)))
(!def(PF_CI40)|(def(CHOICE_2)&def(MIPS)))
#item PF_EXYNOS
(!def(PF_EXYNOS)|(def(CHOICE_2)&def(ARM)))
(!def(PF_EXYNOS)|(def(CHOICE_2)&def(ARM)))
#item PF_EXYNOS4
(!def(PF_EXYNOS4)|(def(CHOICE_4)&def(PF_EXYNOS)&def(PF_EXYNOS4_4412))|(def(CHOICE_4)&def(PF_EXYNOS)&def(PF_EXYNOS4_4210)))
((def(CHOICE_4)&def(PF_EXYNOS)&def(PF_EXYNOS4_4412))|(def(CHOICE_4)&def(PF_EXYNOS)&def(PF_EXYNOS4_4210))|def(PF_EXYNOS)|!def(PF_EXYNOS4))
(def(PF_EXYNOS4)|((!def(CHOICE_4)|!def(PF_EXYNOS)|!def(PF_EXYNOS4_4210))&(!def(CHOICE_4)|!def(PF_EXYNOS)|!def(PF_EXYNOS4_4412))))
(def(PF_EXYNOS4)|((!def(CHOICE_4)|!def(PF_EXYNOS)|!def(PF_EXYNOS4_4210))&(!def(CHOICE_4)|!def(PF_EXYNOS)|!def(PF_EXYNOS4_4412))))
#item PF_EXYNOS4_4210
(!def(PF_EXYNOS4_4210)|(def(CHOICE_4)&def(PF_EXYNOS)))
(!def(PF_EXYNOS4_4210)|(def(CHOICE_4)&def(PF_EXYNOS)))
#item PF_EXYNOS4_4412
(!def(PF_EXYNOS4_4412)|(def(CHOICE_4)&def(PF_EXYNOS)))
(!def(PF_EXYNOS4_4412)|(def(CHOICE_4)&def(PF_EXYNOS)))
#item PF_EXYNOS5
(!def(PF_EXYNOS5)|(def(CHOICE_4)&def(PF_EXYNOS)&def(PF_EXYNOS5_5410))|(def(CHOICE_4)&def(PF_EXYNOS)&def(PF_EXYNOS5_5250)))
((def(CHOICE_4)&def(PF_EXYNOS)&def(PF_EXYNOS5_5410))|(def(CHOICE_4)&def(PF_EXYNOS)&def(PF_EXYNOS5_5250))|def(PF_EXYNOS)|!def(PF_EXYNOS5))
(def(PF_EXYNOS5)|((!def(CHOICE_4)|!def(PF_EXYNOS)|!def(PF_EXYNOS5_5250))&(!def(CHOICE_4)|!def(PF_EXYNOS)|!def(PF_EXYNOS5_5410))))
(def(PF_EXYNOS5)|((!def(CHOICE_4)|!def(PF_EXYNOS)|!def(PF_EXYNOS5_5250))&(!def(CHOICE_4)|!def(PF_EXYNOS)|!def(PF_EXYNOS5_5410))))
#item PF_EXYNOS5_5250
(!def(PF_EXYNOS5_5250)|(def(CHOICE_4)&def(PF_EXYNOS)))
(!def(PF_EXYNOS5_5250)|(def(CHOICE_4)&def(PF_EXYNOS)))
#item PF_EXYNOS5_5410
(!def(PF_EXYNOS5_5410)|(def(CHOICE_4)&def(PF_EXYNOS)))
(!def(PF_EXYNOS5_5410)|(def(CHOICE_4)&def(PF_EXYNOS)))
#item PF_EXYNOS_EXTGIC
(!def(PF_EXYNOS_EXTGIC)|(def(PF_EXYNOS_TIMER_MCT)&def(PF_EXYNOS4)&def(PF_EXYNOS)))
(!def(PF_EXYNOS_EXTGIC)|(def(PF_EXYNOS_TIMER_MCT)&def(PF_EXYNOS4)&def(PF_EXYNOS)))
#item PF_EXYNOS_PKG_IDS
(!def(PF_EXYNOS)|!def(PF_EXYNOS_PKG_IDS=n))
(def(PF_EXYNOS_PKG_IDS=)|def(PF_EXYNOS_PKG_IDS=nonempty)|def(PF_EXYNOS_PKG_IDS=n))
(def(PF_EXYNOS)|(!def(PF_EXYNOS_PKG_IDS=)&!def(PF_EXYNOS_PKG_IDS=nonempty)))
(def(PF_EXYNOS)|(!def(PF_EXYNOS_PKG_IDS=)&!def(PF_EXYNOS_PKG_IDS=nonempty)))
(!def(PF_EXYNOS_PKG_IDS=)|!def(PF_EXYNOS_PKG_IDS=nonempty))
(!def(PF_EXYNOS_PKG_IDS=)|!def(PF_EXYNOS_PKG_IDS=n))
(!def(PF_EXYNOS_PKG_IDS=nonempty)|!def(PF_EXYNOS_PKG_IDS=n))
#item PF_EXYNOS_TIMER_GEN
(!def(PF_EXYNOS_TIMER_GEN)|(def(CHOICE_5)&def(ARM_CORTEX_A15)))
(!def(PF_EXYNOS_TIMER_GEN)|(def(CHOICE_5)&def(ARM_CORTEX_A15)))
#item PF_EXYNOS_TIMER_MCT
(!def(PF_EXYNOS_TIMER_MCT)|(def(CHOICE_5)&!def(CPU_VIRT)))
(!def(PF_EXYNOS_TIMER_MCT)|(def(CHOICE_5)&!def(CPU_VIRT)))
#item PF_EXYNOS_TIMER_MP
(!def(PF_EXYNOS_TIMER_MP)|(def(CHOICE_5)&def(ARM_CORTEX_A9)))
(!def(PF_EXYNOS_TIMER_MP)|(def(CHOICE_5)&def(ARM_CORTEX_A9)))
#item PF_EXYNOS_TIMER_PWM
(!def(PF_EXYNOS_TIMER_PWM)|(def(CHOICE_5)&!def(CPU_VIRT)))
(!def(PF_EXYNOS_TIMER_PWM)|(def(CHOICE_5)&!def(CPU_VIRT)))
#item PF_EXYNOS_UART_NATIVE
(!def(PF_EXYNOS)|def(PF_EXYNOS_UART_NATIVE))
(!def(PF_EXYNOS_UART_NATIVE)|def(PF_EXYNOS))
(!def(PF_EXYNOS_UART_NATIVE)|def(PF_EXYNOS))
#item PF_EXYNOS_UART_NR
(!def(PF_EXYNOS)|!def(PF_EXYNOS_UART_NATIVE)|!def(PF_EXYNOS_UART_NR=n))
(def(PF_EXYNOS_UART_NR=1)|def(PF_EXYNOS_UART_NR=3)|def(PF_EXYNOS_UART_NR=2)|def(PF_EXYNOS_UART_NR=0)|def(PF_EXYNOS_UART_NR=n))
((!def(PF_EXYNOS_UART_NR=0)&!def(PF_EXYNOS_UART_NR=1)&!def(PF_EXYNOS_UART_NR=2)&!def(PF_EXYNOS_UART_NR=3))|(def(PF_EXYNOS)&def(PF_EXYNOS_UART_NATIVE)))
((!def(PF_EXYNOS_UART_NR=0)&!def(PF_EXYNOS_UART_NR=1)&!def(PF_EXYNOS_UART_NR=2)&!def(PF_EXYNOS_UART_NR=3))|(def(PF_EXYNOS)&def(PF_EXYNOS_UART_NATIVE)))
(!def(PF_EXYNOS_UART_NR=1)|!def(PF_EXYNOS_UART_NR=3))
(!def(PF_EXYNOS_UART_NR=1)|!def(PF_EXYNOS_UART_NR=2))
(!def(PF_EXYNOS_UART_NR=1)|!def(PF_EXYNOS_UART_NR=0))
(!def(PF_EXYNOS_UART_NR=1)|!def(PF_EXYNOS_UART_NR=n))
(!def(PF_EXYNOS_UART_NR=3)|!def(PF_EXYNOS_UART_NR=2))
(!def(PF_EXYNOS_UART_NR=3)|!def(PF_EXYNOS_UART_NR=0))
(!def(PF_EXYNOS_UART_NR=3)|!def(PF_EXYNOS_UART_NR=n))
(!def(PF_EXYNOS_UART_NR=2)|!def(PF_EXYNOS_UART_NR=0))
(!def(PF_EXYNOS_UART_NR=2)|!def(PF_EXYNOS_UART_NR=n))
(!def(PF_EXYNOS_UART_NR=0)|!def(PF_EXYNOS_UART_NR=n))
#item PF_IMX
(!def(PF_IMX)|(def(CHOICE_2)&def(ARM)))
(!def(PF_IMX)|(def(CHOICE_2)&def(ARM)))
#item PF_IMX_21
(!def(PF_IMX_21)|(def(CHOICE_6)&def(PF_IMX)))
(!def(PF_IMX_21)|(def(CHOICE_6)&def(PF_IMX)))
#item PF_IMX_28
(!def(PF_IMX_28)|(def(CHOICE_6)&def(PF_IMX)))
(!def(PF_IMX_28)|(def(CHOICE_6)&def(PF_IMX)))
#item PF_IMX_35
(!def(PF_IMX_35)|(def(CHOICE_6)&def(PF_IMX)))
(!def(PF_IMX_35)|(def(CHOICE_6)&def(PF_IMX)))
#item PF_IMX_51
(!def(PF_IMX_51)|(def(CHOICE_6)&def(PF_IMX)))
(!def(PF_IMX_51)|(def(CHOICE_6)&def(PF_IMX)))
#item PF_IMX_6
(!def(PF_IMX_6)|(def(CHOICE_6)&def(PF_IMX)))
(!def(PF_IMX_6)|(def(CHOICE_6)&def(PF_IMX)))
#item PF_IMX_6UL
(!def(PF_IMX_6UL)|(def(CHOICE_6)&def(PF_IMX)))
(!def(PF_IMX_6UL)|(def(CHOICE_6)&def(PF_IMX)))
#item PF_IMX_6_TIMER_EPIT
(!def(PF_IMX_6_TIMER_EPIT)|def(CHOICE_7))
(!def(PF_IMX_6_TIMER_EPIT)|def(CHOICE_7))
#item PF_IMX_6_TIMER_MPTIMER
(!def(PF_IMX_6_TIMER_MPTIMER)|def(CHOICE_7))
(!def(PF_IMX_6_TIMER_MPTIMER)|def(CHOICE_7))
#item PF_IMX_7
(!def(PF_IMX_7)|(def(CHOICE_6)&def(PF_IMX)))
(!def(PF_IMX_7)|(def(CHOICE_6)&def(PF_IMX)))
#item PF_IMX_RAM_PHYS_BASE
(def(PF_IMX_RAM_PHYS_BASE=0x1)|def(PF_IMX_RAM_PHYS_BASE=0x10000000)|def(PF_IMX_RAM_PHYS_BASE=n)|def(PF_IMX_RAM_PHYS_BASE=0x90000000)|def(PF_IMX_RAM_PHYS_BASE=0x0)|def(PF_IMX_RAM_PHYS_BASE=0x80000000)|def(PF_IMX_RAM_PHYS_BASE=0x40000000)|def(PF_IMX_RAM_PHYS_BASE=0xc0000000))
(!def(PF_IMX)|!def(PF_IMX_28)|(def(PF_IMX)&def(PF_IMX_21))|def(PF_IMX_RAM_PHYS_BASE=0x40000000))
(!def(PF_IMX_51)|!def(PF_IMX)|def(PF_IMX_RAM_PHYS_BASE=0x90000000)|(def(PF_IMX)&def(PF_IMX_28))|(def(PF_IMX)&def(PF_IMX_21))|(def(PF_IMX)&(def(PF_IMX_35)|def(PF_IMX_6UL)|def(PF_IMX_7))))
(!def(PF_IMX)|(!def(PF_IMX_35)&!def(PF_IMX_6UL)&!def(PF_IMX_7))|(def(PF_IMX)&def(PF_IMX_28))|(def(PF_IMX)&def(PF_IMX_21))|def(PF_IMX_RAM_PHYS_BASE=0x80000000))
(def(PF_IMX_28)|def(PF_IMX_RAM_PHYS_BASE=0x10000000)|!def(PF_IMX)|(def(PF_IMX)&def(PF_IMX_21))|(def(PF_IMX)&(def(PF_IMX_35)|def(PF_IMX_6UL)|def(PF_IMX_7)))|!def(PF_IMX_6)|(def(PF_IMX_51)&def(PF_IMX)))
(!def(PF_IMX)|!def(PF_IMX_21)|def(PF_IMX_RAM_PHYS_BASE=0xc0000000))
((!def(PF_IMX_RAM_PHYS_BASE=0x10000000)&!def(PF_IMX_RAM_PHYS_BASE=0x40000000)&!def(PF_IMX_RAM_PHYS_BASE=0xc0000000)&!def(PF_IMX_RAM_PHYS_BASE=0x0)&!def(PF_IMX_RAM_PHYS_BASE=0x1)&!def(PF_IMX_RAM_PHYS_BASE=0x80000000)&!def(PF_IMX_RAM_PHYS_BASE=0x90000000))|(def(PF_IMX)&(!def(PF_IMX)|!def(PF_IMX_28))&def(PF_IMX_51)&(!def(PF_IMX)|(!def(PF_IMX_35)&!def(PF_IMX_6UL)&!def(PF_IMX_7)))&(!def(PF_IMX)|!def(PF_IMX_21)))|(def(PF_IMX)&(!def(PF_IMX_51)|!def(PF_IMX))&(!def(PF_IMX)|(!def(PF_IMX_35)&!def(PF_IMX_6UL)&!def(PF_IMX_7)))&!def(PF_IMX_28)&def(PF_IMX_6))|(def(PF_IMX)&def(PF_IMX_28)&(!def(PF_IMX)|!def(PF_IMX_21)))|(def(PF_IMX)&def(PF_IMX_21))|(def(PF_IMX)&(def(PF_IMX_35)|def(PF_IMX_6UL)|def(PF_IMX_7))&(!def(PF_IMX)|!def(PF_IMX_28))&(!def(PF_IMX)|!def(PF_IMX_21))))
(def(PF_IMX)|(!def(PF_IMX_RAM_PHYS_BASE=0x10000000)&!def(PF_IMX_RAM_PHYS_BASE=0x40000000)&!def(PF_IMX_RAM_PHYS_BASE=0xc0000000)&!def(PF_IMX_RAM_PHYS_BASE=0x0)&!def(PF_IMX_RAM_PHYS_BASE=0x1)&!def(PF_IMX_RAM_PHYS_BASE=0x80000000)&!def(PF_IMX_RAM_PHYS_BASE=0x90000000)))
(!def(PF_IMX_RAM_PHYS_BASE=0x1)|!def(PF_IMX_RAM_PHYS_BASE=0x10000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x1)|!def(PF_IMX_RAM_PHYS_BASE=n))
(!def(PF_IMX_RAM_PHYS_BASE=0x1)|!def(PF_IMX_RAM_PHYS_BASE=0x90000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x1)|!def(PF_IMX_RAM_PHYS_BASE=0x0))
(!def(PF_IMX_RAM_PHYS_BASE=0x1)|!def(PF_IMX_RAM_PHYS_BASE=0x80000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x1)|!def(PF_IMX_RAM_PHYS_BASE=0x40000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x1)|!def(PF_IMX_RAM_PHYS_BASE=0xc0000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x10000000)|!def(PF_IMX_RAM_PHYS_BASE=n))
(!def(PF_IMX_RAM_PHYS_BASE=0x10000000)|!def(PF_IMX_RAM_PHYS_BASE=0x90000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x10000000)|!def(PF_IMX_RAM_PHYS_BASE=0x0))
(!def(PF_IMX_RAM_PHYS_BASE=0x10000000)|!def(PF_IMX_RAM_PHYS_BASE=0x80000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x10000000)|!def(PF_IMX_RAM_PHYS_BASE=0x40000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x10000000)|!def(PF_IMX_RAM_PHYS_BASE=0xc0000000))
(!def(PF_IMX_RAM_PHYS_BASE=n)|!def(PF_IMX_RAM_PHYS_BASE=0x90000000))
(!def(PF_IMX_RAM_PHYS_BASE=n)|!def(PF_IMX_RAM_PHYS_BASE=0x0))
(!def(PF_IMX_RAM_PHYS_BASE=n)|!def(PF_IMX_RAM_PHYS_BASE=0x80000000))
(!def(PF_IMX_RAM_PHYS_BASE=n)|!def(PF_IMX_RAM_PHYS_BASE=0x40000000))
(!def(PF_IMX_RAM_PHYS_BASE=n)|!def(PF_IMX_RAM_PHYS_BASE=0xc0000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x90000000)|!def(PF_IMX_RAM_PHYS_BASE=0x0))
(!def(PF_IMX_RAM_PHYS_BASE=0x90000000)|!def(PF_IMX_RAM_PHYS_BASE=0x80000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x90000000)|!def(PF_IMX_RAM_PHYS_BASE=0x40000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x90000000)|!def(PF_IMX_RAM_PHYS_BASE=0xc0000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x0)|!def(PF_IMX_RAM_PHYS_BASE=0x80000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x0)|!def(PF_IMX_RAM_PHYS_BASE=0x40000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x0)|!def(PF_IMX_RAM_PHYS_BASE=0xc0000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x80000000)|!def(PF_IMX_RAM_PHYS_BASE=0x40000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x80000000)|!def(PF_IMX_RAM_PHYS_BASE=0xc0000000))
(!def(PF_IMX_RAM_PHYS_BASE=0x40000000)|!def(PF_IMX_RAM_PHYS_BASE=0xc0000000))
#item PF_INTEGRATOR
(!def(PF_INTEGRATOR)|(def(CHOICE_2)&def(ARM)))
(!def(PF_INTEGRATOR)|(def(CHOICE_2)&def(ARM)))
#item PF_KIRKWOOD
(!def(PF_KIRKWOOD)|(def(CHOICE_2)&def(ARM)))
(!def(PF_KIRKWOOD)|(def(CHOICE_2)&def(ARM)))
#item PF_LAYERSCAPE
(!def(PF_LAYERSCAPE)|(def(CHOICE_2)&def(ARM)))
(!def(PF_LAYERSCAPE)|(def(CHOICE_2)&def(ARM)))
#item PF_LEON3
(!def(PF_LEON3)|(def(CHOICE_2)&def(SPARC)))
(!def(PF_LEON3)|(def(CHOICE_2)&def(SPARC)))
#item PF_LS1012A
(!def(PF_LS1012A)|def(CHOICE_8))
(!def(PF_LS1012A)|def(CHOICE_8))
#item PF_LS1021A
(!def(PF_LS1021A)|def(CHOICE_8))
(!def(PF_LS1021A)|def(CHOICE_8))
#item PF_MALTA
(!def(PF_MALTA)|(def(CHOICE_2)&def(MIPS)))
(!def(PF_MALTA)|(def(CHOICE_2)&def(MIPS)))
#item PF_MALTA_MP
(!def(PF_MALTA_MP)|(def(CHOICE_14)&def(PF_MALTA)))
(!def(PF_MALTA_MP)|(def(CHOICE_14)&def(PF_MALTA)))
#item PF_MALTA_UP
(!def(PF_MALTA_UP)|(def(CHOICE_14)&def(PF_MALTA)))
(!def(PF_MALTA_UP)|(def(CHOICE_14)&def(PF_MALTA)))
#item PF_MPC52XX
(!def(PF_MPC52XX)|(def(CHOICE_2)&def(PPC32)))
(!def(PF_MPC52XX)|(def(CHOICE_2)&def(PPC32)))
#item PF_OMAP
(!def(PF_OMAP)|(def(CHOICE_2)&def(ARM)))
(!def(PF_OMAP)|(def(CHOICE_2)&def(ARM)))
#item PF_OMAP3_AM33XX
(!def(PF_OMAP3_AM33XX)|def(CHOICE_9))
(!def(PF_OMAP3_AM33XX)|def(CHOICE_9))
#item PF_OMAP3_BEAGLEBOARD
(!def(PF_OMAP3_BEAGLEBOARD)|def(CHOICE_9))
(!def(PF_OMAP3_BEAGLEBOARD)|def(CHOICE_9))
#item PF_OMAP3_OMAP35XEVM
(!def(PF_OMAP3_OMAP35XEVM)|def(CHOICE_9))
(!def(PF_OMAP3_OMAP35XEVM)|def(CHOICE_9))
#item PF_OMAP4_PANDABOARD
(!def(PF_OMAP4_PANDABOARD)|(def(CHOICE_9)&def(PF_OMAP)))
(!def(PF_OMAP4_PANDABOARD)|(def(CHOICE_9)&def(PF_OMAP)))
#item PF_OMAP5_5432EVM
(!def(PF_OMAP5_5432EVM)|def(CHOICE_9))
(!def(PF_OMAP5_5432EVM)|def(CHOICE_9))
#item PF_PC
(!def(PF_PC)|(def(CHOICE_2)&(def(IA32)|def(AMD64))))
(!def(PF_PC)|(def(CHOICE_2)&(def(IA32)|def(AMD64))))
#item PF_QEMU
(!def(PF_QEMU)|(def(CHOICE_2)&def(PPC32)))
(!def(PF_QEMU)|(def(CHOICE_2)&def(PPC32)))
#item PF_RCAR3
(!def(PF_RCAR3)|(def(CHOICE_2)&def(ARM)))
(!def(PF_RCAR3)|(def(CHOICE_2)&def(ARM)))
#item PF_REALVIEW
(!def(PF_REALVIEW)|(def(CHOICE_2)&def(ARM)))
(!def(PF_REALVIEW)|(def(CHOICE_2)&def(ARM)))
#item PF_REALVIEW_EB
(!def(PF_REALVIEW_EB)|(def(CHOICE_10)&def(PF_REALVIEW)))
(!def(PF_REALVIEW_EB)|(def(CHOICE_10)&def(PF_REALVIEW)))
#item PF_REALVIEW_PB11MP
(!def(PF_REALVIEW_PB11MP)|(def(CHOICE_10)&def(PF_REALVIEW)))
(!def(PF_REALVIEW_PB11MP)|(def(CHOICE_10)&def(PF_REALVIEW)))
#item PF_REALVIEW_PBX
(!def(PF_REALVIEW_PBX)|(def(CHOICE_10)&def(PF_REALVIEW)))
(!def(PF_REALVIEW_PBX)|(def(CHOICE_10)&def(PF_REALVIEW)))
#item PF_REALVIEW_RAM_PHYS_BASE
(def(PF_REALVIEW_RAM_PHYS_BASE=n)|def(PF_REALVIEW_RAM_PHYS_BASE=0x80000000)|def(PF_REALVIEW_RAM_PHYS_BASE=0x20000000)|def(PF_REALVIEW_RAM_PHYS_BASE=0x60000000)|def(PF_REALVIEW_RAM_PHYS_BASE=0x0)|def(PF_REALVIEW_RAM_PHYS_BASE=0x70000000)|def(PF_REALVIEW_RAM_PHYS_BASE=0x1))
(!def(PF_REALVIEW)|(def(PF_REALVIEW)&def(PF_REALVIEW_RAM_PHYS_BASE_0x2))|def(PF_REALVIEW_RAM_PHYS_BASE=0x60000000)|(def(PF_REALVIEW)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x2)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x7)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x6)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x8))|!def(PF_REALVIEW_RAM_PHYS_BASE_0x6))
(!def(PF_REALVIEW)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x2)|(def(PF_REALVIEW)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x2)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x7)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x6)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x8))|def(PF_REALVIEW_RAM_PHYS_BASE=0x20000000))
(def(PF_REALVIEW_RAM_PHYS_BASE=0x80000000)|!def(PF_REALVIEW)|def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|(def(PF_REALVIEW)&def(PF_REALVIEW_RAM_PHYS_BASE_0x2))|(def(PF_REALVIEW)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x2)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x7)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x6)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x8))|(def(PF_REALVIEW)&def(PF_REALVIEW_RAM_PHYS_BASE_0x6))|!def(PF_REALVIEW_RAM_PHYS_BASE_0x8))
(def(PF_REALVIEW_RAM_PHYS_BASE_0x2)|!def(PF_REALVIEW)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|def(PF_REALVIEW_RAM_PHYS_BASE=0x70000000)|(def(PF_REALVIEW)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x2)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x7)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x6)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x8))|(def(PF_REALVIEW)&def(PF_REALVIEW_RAM_PHYS_BASE_0x6)))
(def(PF_REALVIEW_RAM_PHYS_BASE_0x8)|def(PF_REALVIEW_RAM_PHYS_BASE_0x2)|!def(PF_REALVIEW)|def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|def(PF_REALVIEW_RAM_PHYS_BASE_0x6)|def(PF_REALVIEW_RAM_PHYS_BASE=0x0))
((def(PF_REALVIEW)&def(PF_REALVIEW_RAM_PHYS_BASE_0x6)&(!def(PF_REALVIEW)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x2))&(def(PF_REALVIEW_RAM_PHYS_BASE_0x8)|def(PF_REALVIEW_RAM_PHYS_BASE_0x2)|!def(PF_REALVIEW)|def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|def(PF_REALVIEW_RAM_PHYS_BASE_0x6)))|(def(PF_REALVIEW)&def(PF_REALVIEW_RAM_PHYS_BASE_0x8)&(!def(PF_REALVIEW)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x7))&(!def(PF_REALVIEW)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x6))&(!def(PF_REALVIEW)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x2))&(def(PF_REALVIEW_RAM_PHYS_BASE_0x8)|def(PF_REALVIEW_RAM_PHYS_BASE_0x2)|!def(PF_REALVIEW)|def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|def(PF_REALVIEW_RAM_PHYS_BASE_0x6)))|(def(PF_REALVIEW)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x2)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x7)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x6)&!def(PF_REALVIEW_RAM_PHYS_BASE_0x8))|(!def(PF_REALVIEW_RAM_PHYS_BASE=0x20000000)&!def(PF_REALVIEW_RAM_PHYS_BASE=0x60000000)&!def(PF_REALVIEW_RAM_PHYS_BASE=0x70000000)&!def(PF_REALVIEW_RAM_PHYS_BASE=0x80000000)&!def(PF_REALVIEW_RAM_PHYS_BASE=0x1)&!def(PF_REALVIEW_RAM_PHYS_BASE=0x0))|(def(PF_REALVIEW)&def(PF_REALVIEW_RAM_PHYS_BASE_0x2)&(def(PF_REALVIEW_RAM_PHYS_BASE_0x8)|def(PF_REALVIEW_RAM_PHYS_BASE_0x2)|!def(PF_REALVIEW)|def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|def(PF_REALVIEW_RAM_PHYS_BASE_0x6)))|(def(PF_REALVIEW)&def(PF_REALVIEW_RAM_PHYS_BASE_0x7)&(!def(PF_REALVIEW)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x6))&(!def(PF_REALVIEW)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x2))))
(def(PF_REALVIEW)|(!def(PF_REALVIEW_RAM_PHYS_BASE=0x20000000)&!def(PF_REALVIEW_RAM_PHYS_BASE=0x60000000)&!def(PF_REALVIEW_RAM_PHYS_BASE=0x70000000)&!def(PF_REALVIEW_RAM_PHYS_BASE=0x80000000)&!def(PF_REALVIEW_RAM_PHYS_BASE=0x1)&!def(PF_REALVIEW_RAM_PHYS_BASE=0x0)))
(!def(PF_REALVIEW_RAM_PHYS_BASE=n)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x80000000))
(!def(PF_REALVIEW_RAM_PHYS_BASE=n)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x20000000))
(!def(PF_REALVIEW_RAM_PHYS_BASE=n)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x60000000))
(!def(PF_REALVIEW_RAM_PHYS_BASE=n)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x0))
(!def(PF_REALVIEW_RAM_PHYS_BASE=n)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x70000000))
(!def(PF_REALVIEW_RAM_PHYS_BASE=n)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x1))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x80000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x20000000))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x80000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x60000000))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x80000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x0))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x80000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x70000000))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x80000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x1))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x20000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x60000000))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x20000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x0))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x20000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x70000000))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x20000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x1))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x60000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x0))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x60000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x70000000))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x60000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x1))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x0)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x70000000))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x0)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x1))
(!def(PF_REALVIEW_RAM_PHYS_BASE=0x70000000)|!def(PF_REALVIEW_RAM_PHYS_BASE=0x1))
#item PF_REALVIEW_RAM_PHYS_BASE_0x0
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x0)|(def(CHOICE_11)&!def(ARM_CORTEX_A15)))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x0)|(def(CHOICE_11)&!def(ARM_CORTEX_A15)))
#item PF_REALVIEW_RAM_PHYS_BASE_0x2
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x2)|(def(CHOICE_11)&def(PF_REALVIEW_PBX)))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x2)|(def(CHOICE_11)&def(PF_REALVIEW_PBX)))
#item PF_REALVIEW_RAM_PHYS_BASE_0x6
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x6)|(def(CHOICE_11)&def(PF_REALVIEW_VEXPRESS_A9)))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x6)|(def(CHOICE_11)&def(PF_REALVIEW_VEXPRESS_A9)))
#item PF_REALVIEW_RAM_PHYS_BASE_0x7
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|(def(CHOICE_11)&(def(PF_REALVIEW_PBX)|def(PF_REALVIEW_PB11MP))))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|(def(CHOICE_11)&(def(PF_REALVIEW_PBX)|def(PF_REALVIEW_PB11MP))))
#item PF_REALVIEW_RAM_PHYS_BASE_0x8
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x8)|(def(CHOICE_11)&(def(PF_REALVIEW_VEXPRESS_A15)|def(PF_REALVIEW_VEXPRESS_A53)|def(PF_REALVIEW_VEXPRESS_A57))))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x8)|(def(CHOICE_11)&(def(PF_REALVIEW_VEXPRESS_A15)|def(PF_REALVIEW_VEXPRESS_A53)|def(PF_REALVIEW_VEXPRESS_A57))))
#item PF_REALVIEW_VEXPRESS
(!def(PF_REALVIEW_VEXPRESS)|(def(CHOICE_10)&def(PF_REALVIEW)))
(!def(PF_REALVIEW_VEXPRESS)|(def(CHOICE_10)&def(PF_REALVIEW)))
#item PF_REALVIEW_VEXPRESS_A15
(!def(PF_REALVIEW_VEXPRESS)|!def(ARM_CORTEX_A15)|!def(PF_REALVIEW)|def(PF_REALVIEW_VEXPRESS_A15))
(!def(PF_REALVIEW_VEXPRESS_A15)|(def(PF_REALVIEW_VEXPRESS)&def(ARM_CORTEX_A15)&def(PF_REALVIEW)))
(!def(PF_REALVIEW_VEXPRESS_A15)|(def(PF_REALVIEW_VEXPRESS)&def(ARM_CORTEX_A15)&def(PF_REALVIEW)))
#item PF_REALVIEW_VEXPRESS_A53
(!def(PF_REALVIEW_VEXPRESS)|!def(ARM_CORTEX_A53)|!def(PF_REALVIEW)|def(PF_REALVIEW_VEXPRESS_A53))
(!def(PF_REALVIEW_VEXPRESS_A53)|(def(PF_REALVIEW_VEXPRESS)&def(ARM_CORTEX_A53)&def(PF_REALVIEW)))
(!def(PF_REALVIEW_VEXPRESS_A53)|(def(PF_REALVIEW_VEXPRESS)&def(ARM_CORTEX_A53)&def(PF_REALVIEW)))
#item PF_REALVIEW_VEXPRESS_A57
(!def(PF_REALVIEW_VEXPRESS)|!def(ARM_CORTEX_A57)|!def(PF_REALVIEW)|def(PF_REALVIEW_VEXPRESS_A57))
(!def(PF_REALVIEW_VEXPRESS_A57)|(def(PF_REALVIEW_VEXPRESS)&def(ARM_CORTEX_A57)&def(PF_REALVIEW)))
(!def(PF_REALVIEW_VEXPRESS_A57)|(def(PF_REALVIEW_VEXPRESS)&def(ARM_CORTEX_A57)&def(PF_REALVIEW)))
#item PF_REALVIEW_VEXPRESS_A9
(!def(PF_REALVIEW_VEXPRESS)|!def(ARM_CORTEX_A9)|!def(PF_REALVIEW)|def(PF_REALVIEW_VEXPRESS_A9))
(!def(PF_REALVIEW_VEXPRESS_A9)|(def(PF_REALVIEW_VEXPRESS)&def(ARM_CORTEX_A9)&def(PF_REALVIEW)))
(!def(PF_REALVIEW_VEXPRESS_A9)|(def(PF_REALVIEW_VEXPRESS)&def(ARM_CORTEX_A9)&def(PF_REALVIEW)))
#item PF_S3C2410
(!def(PF_S3C2410)|(def(CHOICE_2)&def(ARM)))
(!def(PF_S3C2410)|(def(CHOICE_2)&def(ARM)))
#item PF_SA1100
(!def(PF_SA1100)|(def(CHOICE_2)&def(ARM)))
(!def(PF_SA1100)|(def(CHOICE_2)&def(ARM)))
#item PF_SEAD3
(!def(PF_SEAD3)|(def(CHOICE_2)&def(MIPS)))
(!def(PF_SEAD3)|(def(CHOICE_2)&def(MIPS)))
#item PF_SUNXI
(!def(PF_SUNXI)|(def(CHOICE_2)&def(ARM)))
(!def(PF_SUNXI)|(def(CHOICE_2)&def(ARM)))
#item PF_TEGRA
(!def(PF_TEGRA)|(def(CHOICE_2)&def(ARM)))
(!def(PF_TEGRA)|(def(CHOICE_2)&def(ARM)))
#item PF_TEGRA2
(!def(PF_TEGRA2)|(def(CHOICE_12)&def(PF_TEGRA)))
(!def(PF_TEGRA2)|(def(CHOICE_12)&def(PF_TEGRA)))
#item PF_TEGRA3
(!def(PF_TEGRA3)|(def(CHOICE_12)&def(PF_TEGRA)))
(!def(PF_TEGRA3)|(def(CHOICE_12)&def(PF_TEGRA)))
#item PF_TEGRA_TIMER_MP
(!def(PF_TEGRA_TIMER_MP)|def(CHOICE_13))
(!def(PF_TEGRA_TIMER_MP)|def(CHOICE_13))
#item PF_TEGRA_TIMER_TMR
(!def(PF_TEGRA_TIMER_TMR)|def(CHOICE_13))
(!def(PF_TEGRA_TIMER_TMR)|def(CHOICE_13))
#item PF_UX
(!def(PF_UX)|(def(CHOICE_2)&def(IA32)))
(!def(PF_UX)|(def(CHOICE_2)&def(IA32)))
#item PF_XSCALE
(!def(PF_XSCALE)|(def(CHOICE_2)&def(ARM)))
(!def(PF_XSCALE)|(def(CHOICE_2)&def(ARM)))
#item PF_ZYNQ
(!def(PF_ZYNQ)|(def(CHOICE_2)&def(ARM)))
(!def(PF_ZYNQ)|(def(CHOICE_2)&def(ARM)))
#item POWERSAVE_GETCHAR
(!def(POWERSAVE_GETCHAR)|def(PF_PC))
(!def(POWERSAVE_GETCHAR)|def(PF_PC))
#item PPC32
(!def(PPC32)|(def(EXPERIMENTAL)&def(INCLUDE_PPC32)&def(CHOICE_1)))
(!def(PPC32)|(def(EXPERIMENTAL)&def(INCLUDE_PPC32)&def(CHOICE_1)))
#item PPC32_603e
(!def(PPC32_603e)|(def(CHOICE_18)&def(PPC32)))
(!def(PPC32_603e)|(def(CHOICE_18)&def(PPC32)))
#item REGPARM3
(!def(IA32)|!def(PF_PC)|def(REGPARM3))
(!def(REGPARM3)|(def(IA32)&def(PF_PC)))
(!def(REGPARM3)|(def(IA32)&def(PF_PC)))
#item SCHED_APIC
(!def(SCHED_APIC)|(def(CHOICE_20)&def(PF_PC)))
(!def(SCHED_APIC)|(def(CHOICE_20)&def(PF_PC)))
#item SCHED_FIXED_PRIO
(!def(SCHED_FIXED_PRIO)|def(CHOICE_24))
(!def(SCHED_FIXED_PRIO)|def(CHOICE_24))
#item SCHED_FP_WFQ
(!def(SCHED_FP_WFQ)|(def(CHOICE_24)&def(EXPERIMENTAL)))
(!def(SCHED_FP_WFQ)|(def(CHOICE_24)&def(EXPERIMENTAL)))
#item SCHED_HPET
(!def(SCHED_HPET)|(def(PF_PC)&!def(MP)&def(EXPERIMENTAL)&def(CHOICE_20)))
(!def(SCHED_HPET)|(def(PF_PC)&!def(MP)&def(EXPERIMENTAL)&def(CHOICE_20)))
#item SCHED_PIT
(!def(SCHED_PIT)|(!def(MP)&(def(PF_UX)|def(PF_PC))&def(CHOICE_20)))
(!def(SCHED_PIT)|(!def(MP)&(def(PF_UX)|def(PF_PC))&def(CHOICE_20)))
#item SCHED_RTC
(!def(SCHED_RTC)|(def(PF_PC)&!def(MP)&def(CHOICE_20)))
(!def(SCHED_RTC)|(def(PF_PC)&!def(MP)&def(CHOICE_20)))
#item SCHED_WFQ
(!def(SCHED_WFQ)|(def(CHOICE_24)&def(EXPERIMENTAL)))
(!def(SCHED_WFQ)|(def(CHOICE_24)&def(EXPERIMENTAL)))
#item SERIAL
(!def(SERIAL)|def(HAS_SERIAL_OPTION))
(!def(SERIAL)|def(HAS_SERIAL_OPTION))
#item SLOW_RTC
(!def(SLOW_RTC)|def(SCHED_RTC))
(!def(SLOW_RTC)|def(SCHED_RTC))
#item SPARC
(!def(SPARC)|(def(EXPERIMENTAL)&def(INCLUDE_SPARC)&def(CHOICE_1)))
(!def(SPARC)|(def(EXPERIMENTAL)&def(INCLUDE_SPARC)&def(CHOICE_1)))
#item STACK_DEPTH
#item SYNC_TSC
(!def(SYNC_TSC)|(def(PF_PC)&(def(IA32)|def(AMD64))))
(!def(SYNC_TSC)|(def(PF_PC)&(def(IA32)|def(AMD64))))
#item SYS_HAS_CPU_MIPS32_R2
((def(CHOICE_2)&def(MIPS)&def(PF_SEAD3))|(def(CHOICE_2)&def(MIPS)&def(PF_CI20))|!def(SYS_HAS_CPU_MIPS32_R2)|(def(CHOICE_2)&def(MIPS)&def(PF_CI40))|(def(CHOICE_2)&def(MIPS)&def(PF_BAIKAL_T)))
((def(CHOICE_2)&def(MIPS)&def(PF_SEAD3))|(def(CHOICE_2)&def(MIPS)&def(PF_CI20))|!def(SYS_HAS_CPU_MIPS32_R2)|def(MIPS)|(def(CHOICE_2)&def(MIPS)&def(PF_CI40))|(def(CHOICE_2)&def(MIPS)&def(PF_BAIKAL_T)))
(def(SYS_HAS_CPU_MIPS32_R2)|((!def(CHOICE_2)|!def(MIPS)|!def(PF_CI40))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_SEAD3))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_BAIKAL_T))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_CI20))))
(def(SYS_HAS_CPU_MIPS32_R2)|((!def(CHOICE_2)|!def(MIPS)|!def(PF_CI40))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_SEAD3))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_BAIKAL_T))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_CI20))))
#item SYS_HAS_CPU_MIPS32_R6
!def(SYS_HAS_CPU_MIPS32_R6)
(!def(SYS_HAS_CPU_MIPS32_R6)|def(MIPS))
#item SYS_HAS_CPU_MIPS64_R2
(!def(SYS_HAS_CPU_MIPS64_R2)|(def(CHOICE_2)&def(MIPS)&def(PF_MALTA)))
(!def(SYS_HAS_CPU_MIPS64_R2)|def(MIPS))
(!def(CHOICE_2)|!def(MIPS)|!def(PF_MALTA)|def(SYS_HAS_CPU_MIPS64_R2))
(!def(CHOICE_2)|!def(MIPS)|!def(PF_MALTA)|def(SYS_HAS_CPU_MIPS64_R2))
#item SYS_HAS_CPU_MIPS64_R6
(!def(SYS_HAS_CPU_MIPS64_R6)|(def(CHOICE_2)&def(MIPS)&def(PF_MALTA))|(def(CHOICE_2)&def(MIPS)&def(PF_Boston)))
((def(CHOICE_2)&def(MIPS)&def(PF_MALTA))|(def(CHOICE_2)&def(MIPS)&def(PF_Boston))|def(MIPS)|!def(SYS_HAS_CPU_MIPS64_R6))
(def(SYS_HAS_CPU_MIPS64_R6)|((!def(CHOICE_2)|!def(MIPS)|!def(PF_Boston))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_MALTA))))
(def(SYS_HAS_CPU_MIPS64_R6)|((!def(CHOICE_2)|!def(MIPS)|!def(PF_Boston))&(!def(CHOICE_2)|!def(MIPS)|!def(PF_MALTA))))
#item UX_CON
(!def(UX_CON)|def(PF_UX))
(!def(UX_CON)|def(PF_UX))
#item UX_NET
(!def(UX_NET)|def(PF_UX))
(!def(UX_NET)|def(PF_UX))
#item VIRT_OBJ_SPACE
(!def(HAS_VIRT_OBJ_SPACE_OPTION)|def(DISABLE_VIRT_OBJ_SPACE)|def(VIRT_OBJ_SPACE))
(!def(VIRT_OBJ_SPACE)|(def(HAS_VIRT_OBJ_SPACE_OPTION)&!def(DISABLE_VIRT_OBJ_SPACE)))
(!def(VIRT_OBJ_SPACE)|(def(HAS_VIRT_OBJ_SPACE_OPTION)&!def(DISABLE_VIRT_OBJ_SPACE)))
#item VMEM_ALLOC_TEST
(!def(VMEM_ALLOC_TEST)|def(ARM))
(!def(VMEM_ALLOC_TEST)|def(ARM))
#item WARN_ANY
(!def(WARN_ANY)|def(CHOICE_25))
(!def(WARN_ANY)|def(CHOICE_25))
#item WARN_LEVEL
(def(WARN_LEVEL=0)|def(WARN_LEVEL=1)|def(WARN_LEVEL=2)|def(WARN_LEVEL=n))
(def(WARN_ANY)|def(WARN_WARNING)|!def(WARN_NONE)|def(WARN_LEVEL=0))
(!def(WARN_WARNING)|def(WARN_ANY)|def(WARN_LEVEL=1))
(!def(WARN_ANY)|def(WARN_LEVEL=2))
(def(WARN_ANY)|def(WARN_WARNING)|(!def(WARN_ANY)&!def(WARN_WARNING)&def(WARN_NONE))|(!def(WARN_LEVEL=0)&!def(WARN_LEVEL=1)&!def(WARN_LEVEL=2)))
(!def(WARN_LEVEL=0)|!def(WARN_LEVEL=1))
(!def(WARN_LEVEL=0)|!def(WARN_LEVEL=2))
(!def(WARN_LEVEL=0)|!def(WARN_LEVEL=n))
(!def(WARN_LEVEL=1)|!def(WARN_LEVEL=2))
(!def(WARN_LEVEL=1)|!def(WARN_LEVEL=n))
(!def(WARN_LEVEL=2)|!def(WARN_LEVEL=n))
#item WARN_NONE
(!def(WARN_NONE)|def(CHOICE_25))
(!def(WARN_NONE)|def(CHOICE_25))
#item WARN_WARNING
(!def(WARN_WARNING)|def(CHOICE_25))
(!def(WARN_WARNING)|def(CHOICE_25))
#item WATCHDOG
(!def(WATCHDOG)|def(HAS_WATCHDOG_OPTION))
(!def(WATCHDOG)|def(HAS_WATCHDOG_OPTION))
#item WEAK_ORDERING
(!def(MIPS)|def(WEAK_ORDERING)|(def(HAS_WEAK_ORDERING_OPTION)&!def(CPU_MIPSR6)&def(MIPS)))
(!def(WEAK_ORDERING)|(def(HAS_WEAK_ORDERING_OPTION)&!def(CPU_MIPSR6)&def(MIPS))|def(MIPS)|(def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R6)&def(CPU_MIPS64_R6))|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R6)|def(SYS_HAS_CPU_MIPS64_R6))&def(CPU_MIPS32_R6)))
((def(CHOICE_16)&def(SYS_HAS_CPU_MIPS64_R6)&def(CPU_MIPS64_R6))|(def(CHOICE_16)&(def(SYS_HAS_CPU_MIPS32_R6)|def(SYS_HAS_CPU_MIPS64_R6))&def(CPU_MIPS32_R6))|def(MIPS)|!def(WEAK_ORDERING))
(def(WEAK_ORDERING)|((!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R6)&!def(SYS_HAS_CPU_MIPS64_R6))|!def(CPU_MIPS32_R6))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R6)|!def(CPU_MIPS64_R6))))
(def(WEAK_ORDERING)|((!def(CHOICE_16)|(!def(SYS_HAS_CPU_MIPS32_R6)&!def(SYS_HAS_CPU_MIPS64_R6))|!def(CPU_MIPS32_R6))&(!def(CHOICE_16)|!def(SYS_HAS_CPU_MIPS64_R6)|!def(CPU_MIPS64_R6))))
#item WORKAROUND_AMD_FPU_LEAK
(!def(WORKAROUND_AMD_FPU_LEAK)|def(PF_PC))
(!def(WORKAROUND_AMD_FPU_LEAK)|def(PF_PC))
#item XARCH
(def(XARCH=n)|def(XARCH=ia32)|def(XARCH=)|def(XARCH=mips)|def(XARCH=ppc32)|def(XARCH=sparc)|def(XARCH=amd64)|def(XARCH=nonempty)|def(XARCH=ux)|def(XARCH=arm))
(!def(PF_PC)|def(XARCH=ia32)|def(PF_UX)|!def(IA32)|(def(AMD64)&def(PF_PC)))
(def(PF_UX)|def(XARCH=ppc32)|(def(AMD64)&def(PF_PC))|!def(PPC32)|(def(IA32)&def(PF_PC))|def(ARM)|def(MIPS))
(!def(PF_UX)|def(XARCH=ux))
(def(PF_UX)|!def(ARM)|(def(AMD64)&def(PF_PC))|(def(IA32)&def(PF_PC))|def(XARCH=arm))
(def(PF_UX)|def(XARCH=mips)|!def(MIPS)|(def(AMD64)&def(PF_PC))|(def(IA32)&def(PF_PC))|def(ARM))
(def(PF_UX)|!def(SPARC)|def(XARCH=sparc)|def(PPC32)|(def(AMD64)&def(PF_PC))|(def(IA32)&def(PF_PC))|def(ARM)|def(MIPS))
(!def(AMD64)|!def(PF_PC)|def(PF_UX)|def(XARCH=amd64))
(((!def(AMD64)|!def(PF_PC))&!def(ARM)&(!def(IA32)|!def(PF_PC))&def(MIPS)&!def(PF_UX))|def(PF_UX)|(!def(XARCH=ppc32)&!def(XARCH=arm)&!def(XARCH=)&!def(XARCH=ia32)&!def(XARCH=sparc)&!def(XARCH=amd64)&!def(XARCH=mips)&!def(XARCH=nonempty)&!def(XARCH=ux))|(def(IA32)&def(PF_PC)&!def(PF_UX)&(!def(AMD64)|!def(PF_PC)))|((!def(AMD64)|!def(PF_PC))&!def(ARM)&!def(MIPS)&def(SPARC)&(!def(IA32)|!def(PF_PC))&!def(PPC32)&!def(PF_UX))|(!def(PF_UX)&(!def(AMD64)|!def(PF_PC))&(!def(IA32)|!def(PF_PC))&def(ARM))|(def(AMD64)&def(PF_PC)&!def(PF_UX))|((!def(AMD64)|!def(PF_PC))&!def(ARM)&!def(MIPS)&(!def(IA32)|!def(PF_PC))&def(PPC32)&!def(PF_UX)))
(!def(XARCH=n)|!def(XARCH=ia32))
(!def(XARCH=n)|!def(XARCH=))
(!def(XARCH=n)|!def(XARCH=mips))
(!def(XARCH=n)|!def(XARCH=ppc32))
(!def(XARCH=n)|!def(XARCH=sparc))
(!def(XARCH=n)|!def(XARCH=amd64))
(!def(XARCH=n)|!def(XARCH=nonempty))
(!def(XARCH=n)|!def(XARCH=ux))
(!def(XARCH=n)|!def(XARCH=arm))
(!def(XARCH=ia32)|!def(XARCH=))
(!def(XARCH=ia32)|!def(XARCH=mips))
(!def(XARCH=ia32)|!def(XARCH=ppc32))
(!def(XARCH=ia32)|!def(XARCH=sparc))
(!def(XARCH=ia32)|!def(XARCH=amd64))
(!def(XARCH=ia32)|!def(XARCH=nonempty))
(!def(XARCH=ia32)|!def(XARCH=ux))
(!def(XARCH=ia32)|!def(XARCH=arm))
(!def(XARCH=)|!def(XARCH=mips))
(!def(XARCH=)|!def(XARCH=ppc32))
(!def(XARCH=)|!def(XARCH=sparc))
(!def(XARCH=)|!def(XARCH=amd64))
(!def(XARCH=)|!def(XARCH=nonempty))
(!def(XARCH=)|!def(XARCH=ux))
(!def(XARCH=)|!def(XARCH=arm))
(!def(XARCH=mips)|!def(XARCH=ppc32))
(!def(XARCH=mips)|!def(XARCH=sparc))
(!def(XARCH=mips)|!def(XARCH=amd64))
(!def(XARCH=mips)|!def(XARCH=nonempty))
(!def(XARCH=mips)|!def(XARCH=ux))
(!def(XARCH=mips)|!def(XARCH=arm))
(!def(XARCH=ppc32)|!def(XARCH=sparc))
(!def(XARCH=ppc32)|!def(XARCH=amd64))
(!def(XARCH=ppc32)|!def(XARCH=nonempty))
(!def(XARCH=ppc32)|!def(XARCH=ux))
(!def(XARCH=ppc32)|!def(XARCH=arm))
(!def(XARCH=sparc)|!def(XARCH=amd64))
(!def(XARCH=sparc)|!def(XARCH=nonempty))
(!def(XARCH=sparc)|!def(XARCH=ux))
(!def(XARCH=sparc)|!def(XARCH=arm))
(!def(XARCH=amd64)|!def(XARCH=nonempty))
(!def(XARCH=amd64)|!def(XARCH=ux))
(!def(XARCH=amd64)|!def(XARCH=arm))
(!def(XARCH=nonempty)|!def(XARCH=ux))
(!def(XARCH=nonempty)|!def(XARCH=arm))
(!def(XARCH=ux)|!def(XARCH=arm))
#choice CHOICE_1
(!def(CHOICE_1)|def(SPARC)|def(PPC32)|def(AMD64)|def(ARM)|def(MIPS)|def(IA32))
(!def(SPARC)|def(CHOICE_1))
(!def(PPC32)|def(CHOICE_1))
(!def(MIPS)|def(CHOICE_1))
(!def(ARM)|def(CHOICE_1))
(!def(AMD64)|def(CHOICE_1))
(!def(IA32)|def(CHOICE_1))
(!def(SPARC)|!def(PPC32))
(!def(SPARC)|!def(MIPS))
(!def(SPARC)|!def(ARM))
(!def(SPARC)|!def(AMD64))
(!def(SPARC)|!def(IA32))
(!def(PPC32)|!def(MIPS))
(!def(PPC32)|!def(ARM))
(!def(PPC32)|!def(AMD64))
(!def(PPC32)|!def(IA32))
(!def(MIPS)|!def(ARM))
(!def(MIPS)|!def(AMD64))
(!def(MIPS)|!def(IA32))
(!def(ARM)|!def(AMD64))
(!def(ARM)|!def(IA32))
(!def(AMD64)|!def(IA32))
#choice CHOICE_10
(def(PF_REALVIEW_EB)|def(PF_REALVIEW_PBX)|!def(CHOICE_10)|def(PF_REALVIEW_PB11MP)|def(PF_REALVIEW_VEXPRESS))
(!def(PF_REALVIEW_VEXPRESS)|def(CHOICE_10))
(!def(PF_REALVIEW_PBX)|def(CHOICE_10))
(!def(PF_REALVIEW_PB11MP)|def(CHOICE_10))
(!def(PF_REALVIEW_EB)|def(CHOICE_10))
(!def(PF_REALVIEW_VEXPRESS)|!def(PF_REALVIEW_PBX))
(!def(PF_REALVIEW_VEXPRESS)|!def(PF_REALVIEW_PB11MP))
(!def(PF_REALVIEW_VEXPRESS)|!def(PF_REALVIEW_EB))
(!def(PF_REALVIEW_PBX)|!def(PF_REALVIEW_PB11MP))
(!def(PF_REALVIEW_PBX)|!def(PF_REALVIEW_EB))
(!def(PF_REALVIEW_PB11MP)|!def(PF_REALVIEW_EB))
#choice CHOICE_11
(def(PF_REALVIEW_RAM_PHYS_BASE_0x8)|def(PF_REALVIEW_RAM_PHYS_BASE_0x2)|def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|def(PF_REALVIEW_RAM_PHYS_BASE_0x0)|!def(CHOICE_11)|def(PF_REALVIEW_RAM_PHYS_BASE_0x6))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x8)|def(CHOICE_11))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|def(CHOICE_11))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x6)|def(CHOICE_11))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x2)|def(CHOICE_11))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x0)|def(CHOICE_11))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x8)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x7))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x8)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x6))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x8)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x2))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x8)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x0))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x6))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x2))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x7)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x0))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x6)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x2))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x6)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x0))
(!def(PF_REALVIEW_RAM_PHYS_BASE_0x2)|!def(PF_REALVIEW_RAM_PHYS_BASE_0x0))
#choice CHOICE_12
(def(PF_TEGRA3)|def(PF_TEGRA2)|!def(CHOICE_12))
(!def(PF_TEGRA3)|def(CHOICE_12))
(!def(PF_TEGRA2)|def(CHOICE_12))
(!def(PF_TEGRA3)|!def(PF_TEGRA2))
#choice CHOICE_13
(def(PF_TEGRA_TIMER_TMR)|def(PF_TEGRA_TIMER_MP)|!def(CHOICE_13))
(!def(PF_TEGRA_TIMER_TMR)|def(CHOICE_13))
(!def(PF_TEGRA_TIMER_MP)|def(CHOICE_13))
(!def(PF_TEGRA_TIMER_TMR)|!def(PF_TEGRA_TIMER_MP))
#choice CHOICE_14
(def(PF_MALTA_MP)|def(PF_MALTA_UP)|!def(CHOICE_14))
(!def(PF_MALTA_MP)|def(CHOICE_14))
(!def(PF_MALTA_UP)|def(CHOICE_14))
(!def(PF_MALTA_MP)|!def(PF_MALTA_UP))
#choice CHOICE_15
(def(ARM_CORTEX_A7)|def(ARM_CORTEX_A72)|def(ARM_926)|def(ARM_1136)|def(ARM_CORTEX_A15)|def(ARM_1176)|def(ARM_PXA)|def(ARM_CORTEX_A53)|def(ARM_CORTEX_A8)|def(ARM_CORTEX_A9)|def(ARM_CORTEX_A57)|def(ARM_SA)|def(ARM_920T)|def(ARM_MPCORE)|!def(CHOICE_15)|def(ARM_CORTEX_A5))
(!def(ARM_CORTEX_A72)|def(CHOICE_15))
(!def(ARM_CORTEX_A57)|def(CHOICE_15))
(!def(ARM_CORTEX_A53)|def(CHOICE_15))
(!def(ARM_CORTEX_A15)|def(CHOICE_15))
(!def(ARM_CORTEX_A9)|def(CHOICE_15))
(!def(ARM_CORTEX_A8)|def(CHOICE_15))
(!def(ARM_CORTEX_A7)|def(CHOICE_15))
(!def(ARM_CORTEX_A5)|def(CHOICE_15))
(!def(ARM_MPCORE)|def(CHOICE_15))
(!def(ARM_1176)|def(CHOICE_15))
(!def(ARM_1136)|def(CHOICE_15))
(!def(ARM_926)|def(CHOICE_15))
(!def(ARM_920T)|def(CHOICE_15))
(!def(ARM_SA)|def(CHOICE_15))
(!def(ARM_PXA)|def(CHOICE_15))
(!def(ARM_CORTEX_A72)|!def(ARM_CORTEX_A57))
(!def(ARM_CORTEX_A72)|!def(ARM_CORTEX_A53))
(!def(ARM_CORTEX_A72)|!def(ARM_CORTEX_A15))
(!def(ARM_CORTEX_A72)|!def(ARM_CORTEX_A9))
(!def(ARM_CORTEX_A72)|!def(ARM_CORTEX_A8))
(!def(ARM_CORTEX_A72)|!def(ARM_CORTEX_A7))
(!def(ARM_CORTEX_A72)|!def(ARM_CORTEX_A5))
(!def(ARM_CORTEX_A72)|!def(ARM_MPCORE))
(!def(ARM_CORTEX_A72)|!def(ARM_1176))
(!def(ARM_CORTEX_A72)|!def(ARM_1136))
(!def(ARM_CORTEX_A72)|!def(ARM_926))
(!def(ARM_CORTEX_A72)|!def(ARM_920T))
(!def(ARM_CORTEX_A72)|!def(ARM_SA))
(!def(ARM_CORTEX_A72)|!def(ARM_PXA))
(!def(ARM_CORTEX_A57)|!def(ARM_CORTEX_A53))
(!def(ARM_CORTEX_A57)|!def(ARM_CORTEX_A15))
(!def(ARM_CORTEX_A57)|!def(ARM_CORTEX_A9))
(!def(ARM_CORTEX_A57)|!def(ARM_CORTEX_A8))
(!def(ARM_CORTEX_A57)|!def(ARM_CORTEX_A7))
(!def(ARM_CORTEX_A57)|!def(ARM_CORTEX_A5))
(!def(ARM_CORTEX_A57)|!def(ARM_MPCORE))
(!def(ARM_CORTEX_A57)|!def(ARM_1176))
(!def(ARM_CORTEX_A57)|!def(ARM_1136))
(!def(ARM_CORTEX_A57)|!def(ARM_926))
(!def(ARM_CORTEX_A57)|!def(ARM_920T))
(!def(ARM_CORTEX_A57)|!def(ARM_SA))
(!def(ARM_CORTEX_A57)|!def(ARM_PXA))
(!def(ARM_CORTEX_A53)|!def(ARM_CORTEX_A15))
(!def(ARM_CORTEX_A53)|!def(ARM_CORTEX_A9))
(!def(ARM_CORTEX_A53)|!def(ARM_CORTEX_A8))
(!def(ARM_CORTEX_A53)|!def(ARM_CORTEX_A7))
(!def(ARM_CORTEX_A53)|!def(ARM_CORTEX_A5))
(!def(ARM_CORTEX_A53)|!def(ARM_MPCORE))
(!def(ARM_CORTEX_A53)|!def(ARM_1176))
(!def(ARM_CORTEX_A53)|!def(ARM_1136))
(!def(ARM_CORTEX_A53)|!def(ARM_926))
(!def(ARM_CORTEX_A53)|!def(ARM_920T))
(!def(ARM_CORTEX_A53)|!def(ARM_SA))
(!def(ARM_CORTEX_A53)|!def(ARM_PXA))
(!def(ARM_CORTEX_A15)|!def(ARM_CORTEX_A9))
(!def(ARM_CORTEX_A15)|!def(ARM_CORTEX_A8))
(!def(ARM_CORTEX_A15)|!def(ARM_CORTEX_A7))
(!def(ARM_CORTEX_A15)|!def(ARM_CORTEX_A5))
(!def(ARM_CORTEX_A15)|!def(ARM_MPCORE))
(!def(ARM_CORTEX_A15)|!def(ARM_1176))
(!def(ARM_CORTEX_A15)|!def(ARM_1136))
(!def(ARM_CORTEX_A15)|!def(ARM_926))
(!def(ARM_CORTEX_A15)|!def(ARM_920T))
(!def(ARM_CORTEX_A15)|!def(ARM_SA))
(!def(ARM_CORTEX_A15)|!def(ARM_PXA))
(!def(ARM_CORTEX_A9)|!def(ARM_CORTEX_A8))
(!def(ARM_CORTEX_A9)|!def(ARM_CORTEX_A7))
(!def(ARM_CORTEX_A9)|!def(ARM_CORTEX_A5))
(!def(ARM_CORTEX_A9)|!def(ARM_MPCORE))
(!def(ARM_CORTEX_A9)|!def(ARM_1176))
(!def(ARM_CORTEX_A9)|!def(ARM_1136))
(!def(ARM_CORTEX_A9)|!def(ARM_926))
(!def(ARM_CORTEX_A9)|!def(ARM_920T))
(!def(ARM_CORTEX_A9)|!def(ARM_SA))
(!def(ARM_CORTEX_A9)|!def(ARM_PXA))
(!def(ARM_CORTEX_A8)|!def(ARM_CORTEX_A7))
(!def(ARM_CORTEX_A8)|!def(ARM_CORTEX_A5))
(!def(ARM_CORTEX_A8)|!def(ARM_MPCORE))
(!def(ARM_CORTEX_A8)|!def(ARM_1176))
(!def(ARM_CORTEX_A8)|!def(ARM_1136))
(!def(ARM_CORTEX_A8)|!def(ARM_926))
(!def(ARM_CORTEX_A8)|!def(ARM_920T))
(!def(ARM_CORTEX_A8)|!def(ARM_SA))
(!def(ARM_CORTEX_A8)|!def(ARM_PXA))
(!def(ARM_CORTEX_A7)|!def(ARM_CORTEX_A5))
(!def(ARM_CORTEX_A7)|!def(ARM_MPCORE))
(!def(ARM_CORTEX_A7)|!def(ARM_1176))
(!def(ARM_CORTEX_A7)|!def(ARM_1136))
(!def(ARM_CORTEX_A7)|!def(ARM_926))
(!def(ARM_CORTEX_A7)|!def(ARM_920T))
(!def(ARM_CORTEX_A7)|!def(ARM_SA))
(!def(ARM_CORTEX_A7)|!def(ARM_PXA))
(!def(ARM_CORTEX_A5)|!def(ARM_MPCORE))
(!def(ARM_CORTEX_A5)|!def(ARM_1176))
(!def(ARM_CORTEX_A5)|!def(ARM_1136))
(!def(ARM_CORTEX_A5)|!def(ARM_926))
(!def(ARM_CORTEX_A5)|!def(ARM_920T))
(!def(ARM_CORTEX_A5)|!def(ARM_SA))
(!def(ARM_CORTEX_A5)|!def(ARM_PXA))
(!def(ARM_MPCORE)|!def(ARM_1176))
(!def(ARM_MPCORE)|!def(ARM_1136))
(!def(ARM_MPCORE)|!def(ARM_926))
(!def(ARM_MPCORE)|!def(ARM_920T))
(!def(ARM_MPCORE)|!def(ARM_SA))
(!def(ARM_MPCORE)|!def(ARM_PXA))
(!def(ARM_1176)|!def(ARM_1136))
(!def(ARM_1176)|!def(ARM_926))
(!def(ARM_1176)|!def(ARM_920T))
(!def(ARM_1176)|!def(ARM_SA))
(!def(ARM_1176)|!def(ARM_PXA))
(!def(ARM_1136)|!def(ARM_926))
(!def(ARM_1136)|!def(ARM_920T))
(!def(ARM_1136)|!def(ARM_SA))
(!def(ARM_1136)|!def(ARM_PXA))
(!def(ARM_926)|!def(ARM_920T))
(!def(ARM_926)|!def(ARM_SA))
(!def(ARM_926)|!def(ARM_PXA))
(!def(ARM_920T)|!def(ARM_SA))
(!def(ARM_920T)|!def(ARM_PXA))
(!def(ARM_SA)|!def(ARM_PXA))
#choice CHOICE_16
(def(CPU_MIPS32_R2)|def(CPU_MIPS64_R2)|def(CPU_MIPS32_R6)|!def(CHOICE_16)|def(CPU_MIPS64_R6))
(!def(CPU_MIPS64_R6)|def(CHOICE_16))
(!def(CPU_MIPS64_R2)|def(CHOICE_16))
(!def(CPU_MIPS32_R6)|def(CHOICE_16))
(!def(CPU_MIPS32_R2)|def(CHOICE_16))
(!def(CPU_MIPS64_R6)|!def(CPU_MIPS64_R2))
(!def(CPU_MIPS64_R6)|!def(CPU_MIPS32_R6))
(!def(CPU_MIPS64_R6)|!def(CPU_MIPS32_R2))
(!def(CPU_MIPS64_R2)|!def(CPU_MIPS32_R6))
(!def(CPU_MIPS64_R2)|!def(CPU_MIPS32_R2))
(!def(CPU_MIPS32_R6)|!def(CPU_MIPS32_R2))
#choice CHOICE_17
(def(MIPS_BIG_ENDIAN)|def(MIPS_LITTLE_ENDIAN)|!def(CHOICE_17))
(!def(MIPS_BIG_ENDIAN)|def(CHOICE_17))
(!def(MIPS_LITTLE_ENDIAN)|def(CHOICE_17))
(!def(MIPS_BIG_ENDIAN)|!def(MIPS_LITTLE_ENDIAN))
#choice CHOICE_18
(!def(CHOICE_18)|def(PPC32_603e))
(!def(PPC32_603e)|def(CHOICE_18))
#choice CHOICE_19
(!def(CHOICE_19)|def(LEON3))
(!def(LEON3)|def(CHOICE_19))
#choice CHOICE_2
(def(PF_SEAD3)|def(PF_EXYNOS)|def(PF_SUNXI)|def(PF_LAYERSCAPE)|def(PF_UX)|def(PF_CI40)|def(PF_KIRKWOOD)|def(PF_IMX)|def(PF_SA1100)|def(PF_REALVIEW)|def(PF_MALTA)|def(PF_MPC52XX)|!def(CHOICE_2)|def(PF_BAIKAL_T)|def(PF_QEMU)|def(PF_LEON3)|def(PF_INTEGRATOR)|def(PF_CI20)|def(PF_S3C2410)|def(PF_BCM283X)|def(PF_TEGRA)|def(PF_ZYNQ)|def(PF_XSCALE)|def(PF_ARMADA38X)|def(PF_Boston)|def(PF_OMAP)|def(PF_PC)|def(PF_RCAR3))
(!def(PF_ZYNQ)|def(CHOICE_2))
(!def(PF_OMAP)|def(CHOICE_2))
(!def(PF_S3C2410)|def(CHOICE_2))
(!def(PF_EXYNOS)|def(CHOICE_2))
(!def(PF_RCAR3)|def(CHOICE_2))
(!def(PF_QEMU)|def(CHOICE_2))
(!def(PF_IMX)|def(CHOICE_2))
(!def(PF_LAYERSCAPE)|def(CHOICE_2))
(!def(PF_TEGRA)|def(CHOICE_2))
(!def(PF_KIRKWOOD)|def(CHOICE_2))
(!def(PF_ARMADA38X)|def(CHOICE_2))
(!def(PF_SEAD3)|def(CHOICE_2))
(!def(PF_MALTA)|def(CHOICE_2))
(!def(PF_CI40)|def(CHOICE_2))
(!def(PF_Boston)|def(CHOICE_2))
(!def(PF_BAIKAL_T)|def(CHOICE_2))
(!def(PF_LEON3)|def(CHOICE_2))
(!def(PF_XSCALE)|def(CHOICE_2))
(!def(PF_SA1100)|def(CHOICE_2))
(!def(PF_CI20)|def(CHOICE_2))
(!def(PF_MPC52XX)|def(CHOICE_2))
(!def(PF_BCM283X)|def(CHOICE_2))
(!def(PF_SUNXI)|def(CHOICE_2))
(!def(PF_REALVIEW)|def(CHOICE_2))
(!def(PF_INTEGRATOR)|def(CHOICE_2))
(!def(PF_UX)|def(CHOICE_2))
(!def(PF_PC)|def(CHOICE_2))
(!def(PF_ZYNQ)|!def(PF_OMAP))
(!def(PF_ZYNQ)|!def(PF_S3C2410))
(!def(PF_ZYNQ)|!def(PF_EXYNOS))
(!def(PF_ZYNQ)|!def(PF_RCAR3))
(!def(PF_ZYNQ)|!def(PF_QEMU))
(!def(PF_ZYNQ)|!def(PF_IMX))
(!def(PF_ZYNQ)|!def(PF_LAYERSCAPE))
(!def(PF_ZYNQ)|!def(PF_TEGRA))
(!def(PF_ZYNQ)|!def(PF_KIRKWOOD))
(!def(PF_ZYNQ)|!def(PF_ARMADA38X))
(!def(PF_ZYNQ)|!def(PF_SEAD3))
(!def(PF_ZYNQ)|!def(PF_MALTA))
(!def(PF_ZYNQ)|!def(PF_CI40))
(!def(PF_ZYNQ)|!def(PF_Boston))
(!def(PF_ZYNQ)|!def(PF_BAIKAL_T))
(!def(PF_ZYNQ)|!def(PF_LEON3))
(!def(PF_ZYNQ)|!def(PF_XSCALE))
(!def(PF_ZYNQ)|!def(PF_SA1100))
(!def(PF_ZYNQ)|!def(PF_CI20))
(!def(PF_ZYNQ)|!def(PF_MPC52XX))
(!def(PF_ZYNQ)|!def(PF_BCM283X))
(!def(PF_ZYNQ)|!def(PF_SUNXI))
(!def(PF_ZYNQ)|!def(PF_REALVIEW))
(!def(PF_ZYNQ)|!def(PF_INTEGRATOR))
(!def(PF_ZYNQ)|!def(PF_UX))
(!def(PF_ZYNQ)|!def(PF_PC))
(!def(PF_OMAP)|!def(PF_S3C2410))
(!def(PF_OMAP)|!def(PF_EXYNOS))
(!def(PF_OMAP)|!def(PF_RCAR3))
(!def(PF_OMAP)|!def(PF_QEMU))
(!def(PF_OMAP)|!def(PF_IMX))
(!def(PF_OMAP)|!def(PF_LAYERSCAPE))
(!def(PF_OMAP)|!def(PF_TEGRA))
(!def(PF_OMAP)|!def(PF_KIRKWOOD))
(!def(PF_OMAP)|!def(PF_ARMADA38X))
(!def(PF_OMAP)|!def(PF_SEAD3))
(!def(PF_OMAP)|!def(PF_MALTA))
(!def(PF_OMAP)|!def(PF_CI40))
(!def(PF_OMAP)|!def(PF_Boston))
(!def(PF_OMAP)|!def(PF_BAIKAL_T))
(!def(PF_OMAP)|!def(PF_LEON3))
(!def(PF_OMAP)|!def(PF_XSCALE))
(!def(PF_OMAP)|!def(PF_SA1100))
(!def(PF_OMAP)|!def(PF_CI20))
(!def(PF_OMAP)|!def(PF_MPC52XX))
(!def(PF_OMAP)|!def(PF_BCM283X))
(!def(PF_OMAP)|!def(PF_SUNXI))
(!def(PF_OMAP)|!def(PF_REALVIEW))
(!def(PF_OMAP)|!def(PF_INTEGRATOR))
(!def(PF_OMAP)|!def(PF_UX))
(!def(PF_OMAP)|!def(PF_PC))
(!def(PF_S3C2410)|!def(PF_EXYNOS))
(!def(PF_S3C2410)|!def(PF_RCAR3))
(!def(PF_S3C2410)|!def(PF_QEMU))
(!def(PF_S3C2410)|!def(PF_IMX))
(!def(PF_S3C2410)|!def(PF_LAYERSCAPE))
(!def(PF_S3C2410)|!def(PF_TEGRA))
(!def(PF_S3C2410)|!def(PF_KIRKWOOD))
(!def(PF_S3C2410)|!def(PF_ARMADA38X))
(!def(PF_S3C2410)|!def(PF_SEAD3))
(!def(PF_S3C2410)|!def(PF_MALTA))
(!def(PF_S3C2410)|!def(PF_CI40))
(!def(PF_S3C2410)|!def(PF_Boston))
(!def(PF_S3C2410)|!def(PF_BAIKAL_T))
(!def(PF_S3C2410)|!def(PF_LEON3))
(!def(PF_S3C2410)|!def(PF_XSCALE))
(!def(PF_S3C2410)|!def(PF_SA1100))
(!def(PF_S3C2410)|!def(PF_CI20))
(!def(PF_S3C2410)|!def(PF_MPC52XX))
(!def(PF_S3C2410)|!def(PF_BCM283X))
(!def(PF_S3C2410)|!def(PF_SUNXI))
(!def(PF_S3C2410)|!def(PF_REALVIEW))
(!def(PF_S3C2410)|!def(PF_INTEGRATOR))
(!def(PF_S3C2410)|!def(PF_UX))
(!def(PF_S3C2410)|!def(PF_PC))
(!def(PF_EXYNOS)|!def(PF_RCAR3))
(!def(PF_EXYNOS)|!def(PF_QEMU))
(!def(PF_EXYNOS)|!def(PF_IMX))
(!def(PF_EXYNOS)|!def(PF_LAYERSCAPE))
(!def(PF_EXYNOS)|!def(PF_TEGRA))
(!def(PF_EXYNOS)|!def(PF_KIRKWOOD))
(!def(PF_EXYNOS)|!def(PF_ARMADA38X))
(!def(PF_EXYNOS)|!def(PF_SEAD3))
(!def(PF_EXYNOS)|!def(PF_MALTA))
(!def(PF_EXYNOS)|!def(PF_CI40))
(!def(PF_EXYNOS)|!def(PF_Boston))
(!def(PF_EXYNOS)|!def(PF_BAIKAL_T))
(!def(PF_EXYNOS)|!def(PF_LEON3))
(!def(PF_EXYNOS)|!def(PF_XSCALE))
(!def(PF_EXYNOS)|!def(PF_SA1100))
(!def(PF_EXYNOS)|!def(PF_CI20))
(!def(PF_EXYNOS)|!def(PF_MPC52XX))
(!def(PF_EXYNOS)|!def(PF_BCM283X))
(!def(PF_EXYNOS)|!def(PF_SUNXI))
(!def(PF_EXYNOS)|!def(PF_REALVIEW))
(!def(PF_EXYNOS)|!def(PF_INTEGRATOR))
(!def(PF_EXYNOS)|!def(PF_UX))
(!def(PF_EXYNOS)|!def(PF_PC))
(!def(PF_RCAR3)|!def(PF_QEMU))
(!def(PF_RCAR3)|!def(PF_IMX))
(!def(PF_RCAR3)|!def(PF_LAYERSCAPE))
(!def(PF_RCAR3)|!def(PF_TEGRA))
(!def(PF_RCAR3)|!def(PF_KIRKWOOD))
(!def(PF_RCAR3)|!def(PF_ARMADA38X))
(!def(PF_RCAR3)|!def(PF_SEAD3))
(!def(PF_RCAR3)|!def(PF_MALTA))
(!def(PF_RCAR3)|!def(PF_CI40))
(!def(PF_RCAR3)|!def(PF_Boston))
(!def(PF_RCAR3)|!def(PF_BAIKAL_T))
(!def(PF_RCAR3)|!def(PF_LEON3))
(!def(PF_RCAR3)|!def(PF_XSCALE))
(!def(PF_RCAR3)|!def(PF_SA1100))
(!def(PF_RCAR3)|!def(PF_CI20))
(!def(PF_RCAR3)|!def(PF_MPC52XX))
(!def(PF_RCAR3)|!def(PF_BCM283X))
(!def(PF_RCAR3)|!def(PF_SUNXI))
(!def(PF_RCAR3)|!def(PF_REALVIEW))
(!def(PF_RCAR3)|!def(PF_INTEGRATOR))
(!def(PF_RCAR3)|!def(PF_UX))
(!def(PF_RCAR3)|!def(PF_PC))
(!def(PF_QEMU)|!def(PF_IMX))
(!def(PF_QEMU)|!def(PF_LAYERSCAPE))
(!def(PF_QEMU)|!def(PF_TEGRA))
(!def(PF_QEMU)|!def(PF_KIRKWOOD))
(!def(PF_QEMU)|!def(PF_ARMADA38X))
(!def(PF_QEMU)|!def(PF_SEAD3))
(!def(PF_QEMU)|!def(PF_MALTA))
(!def(PF_QEMU)|!def(PF_CI40))
(!def(PF_QEMU)|!def(PF_Boston))
(!def(PF_QEMU)|!def(PF_BAIKAL_T))
(!def(PF_QEMU)|!def(PF_LEON3))
(!def(PF_QEMU)|!def(PF_XSCALE))
(!def(PF_QEMU)|!def(PF_SA1100))
(!def(PF_QEMU)|!def(PF_CI20))
(!def(PF_QEMU)|!def(PF_MPC52XX))
(!def(PF_QEMU)|!def(PF_BCM283X))
(!def(PF_QEMU)|!def(PF_SUNXI))
(!def(PF_QEMU)|!def(PF_REALVIEW))
(!def(PF_QEMU)|!def(PF_INTEGRATOR))
(!def(PF_QEMU)|!def(PF_UX))
(!def(PF_QEMU)|!def(PF_PC))
(!def(PF_IMX)|!def(PF_LAYERSCAPE))
(!def(PF_IMX)|!def(PF_TEGRA))
(!def(PF_IMX)|!def(PF_KIRKWOOD))
(!def(PF_IMX)|!def(PF_ARMADA38X))
(!def(PF_IMX)|!def(PF_SEAD3))
(!def(PF_IMX)|!def(PF_MALTA))
(!def(PF_IMX)|!def(PF_CI40))
(!def(PF_IMX)|!def(PF_Boston))
(!def(PF_IMX)|!def(PF_BAIKAL_T))
(!def(PF_IMX)|!def(PF_LEON3))
(!def(PF_IMX)|!def(PF_XSCALE))
(!def(PF_IMX)|!def(PF_SA1100))
(!def(PF_IMX)|!def(PF_CI20))
(!def(PF_IMX)|!def(PF_MPC52XX))
(!def(PF_IMX)|!def(PF_BCM283X))
(!def(PF_IMX)|!def(PF_SUNXI))
(!def(PF_IMX)|!def(PF_REALVIEW))
(!def(PF_IMX)|!def(PF_INTEGRATOR))
(!def(PF_IMX)|!def(PF_UX))
(!def(PF_IMX)|!def(PF_PC))
(!def(PF_LAYERSCAPE)|!def(PF_TEGRA))
(!def(PF_LAYERSCAPE)|!def(PF_KIRKWOOD))
(!def(PF_LAYERSCAPE)|!def(PF_ARMADA38X))
(!def(PF_LAYERSCAPE)|!def(PF_SEAD3))
(!def(PF_LAYERSCAPE)|!def(PF_MALTA))
(!def(PF_LAYERSCAPE)|!def(PF_CI40))
(!def(PF_LAYERSCAPE)|!def(PF_Boston))
(!def(PF_LAYERSCAPE)|!def(PF_BAIKAL_T))
(!def(PF_LAYERSCAPE)|!def(PF_LEON3))
(!def(PF_LAYERSCAPE)|!def(PF_XSCALE))
(!def(PF_LAYERSCAPE)|!def(PF_SA1100))
(!def(PF_LAYERSCAPE)|!def(PF_CI20))
(!def(PF_LAYERSCAPE)|!def(PF_MPC52XX))
(!def(PF_LAYERSCAPE)|!def(PF_BCM283X))
(!def(PF_LAYERSCAPE)|!def(PF_SUNXI))
(!def(PF_LAYERSCAPE)|!def(PF_REALVIEW))
(!def(PF_LAYERSCAPE)|!def(PF_INTEGRATOR))
(!def(PF_LAYERSCAPE)|!def(PF_UX))
(!def(PF_LAYERSCAPE)|!def(PF_PC))
(!def(PF_TEGRA)|!def(PF_KIRKWOOD))
(!def(PF_TEGRA)|!def(PF_ARMADA38X))
(!def(PF_TEGRA)|!def(PF_SEAD3))
(!def(PF_TEGRA)|!def(PF_MALTA))
(!def(PF_TEGRA)|!def(PF_CI40))
(!def(PF_TEGRA)|!def(PF_Boston))
(!def(PF_TEGRA)|!def(PF_BAIKAL_T))
(!def(PF_TEGRA)|!def(PF_LEON3))
(!def(PF_TEGRA)|!def(PF_XSCALE))
(!def(PF_TEGRA)|!def(PF_SA1100))
(!def(PF_TEGRA)|!def(PF_CI20))
(!def(PF_TEGRA)|!def(PF_MPC52XX))
(!def(PF_TEGRA)|!def(PF_BCM283X))
(!def(PF_TEGRA)|!def(PF_SUNXI))
(!def(PF_TEGRA)|!def(PF_REALVIEW))
(!def(PF_TEGRA)|!def(PF_INTEGRATOR))
(!def(PF_TEGRA)|!def(PF_UX))
(!def(PF_TEGRA)|!def(PF_PC))
(!def(PF_KIRKWOOD)|!def(PF_ARMADA38X))
(!def(PF_KIRKWOOD)|!def(PF_SEAD3))
(!def(PF_KIRKWOOD)|!def(PF_MALTA))
(!def(PF_KIRKWOOD)|!def(PF_CI40))
(!def(PF_KIRKWOOD)|!def(PF_Boston))
(!def(PF_KIRKWOOD)|!def(PF_BAIKAL_T))
(!def(PF_KIRKWOOD)|!def(PF_LEON3))
(!def(PF_KIRKWOOD)|!def(PF_XSCALE))
(!def(PF_KIRKWOOD)|!def(PF_SA1100))
(!def(PF_KIRKWOOD)|!def(PF_CI20))
(!def(PF_KIRKWOOD)|!def(PF_MPC52XX))
(!def(PF_KIRKWOOD)|!def(PF_BCM283X))
(!def(PF_KIRKWOOD)|!def(PF_SUNXI))
(!def(PF_KIRKWOOD)|!def(PF_REALVIEW))
(!def(PF_KIRKWOOD)|!def(PF_INTEGRATOR))
(!def(PF_KIRKWOOD)|!def(PF_UX))
(!def(PF_KIRKWOOD)|!def(PF_PC))
(!def(PF_ARMADA38X)|!def(PF_SEAD3))
(!def(PF_ARMADA38X)|!def(PF_MALTA))
(!def(PF_ARMADA38X)|!def(PF_CI40))
(!def(PF_ARMADA38X)|!def(PF_Boston))
(!def(PF_ARMADA38X)|!def(PF_BAIKAL_T))
(!def(PF_ARMADA38X)|!def(PF_LEON3))
(!def(PF_ARMADA38X)|!def(PF_XSCALE))
(!def(PF_ARMADA38X)|!def(PF_SA1100))
(!def(PF_ARMADA38X)|!def(PF_CI20))
(!def(PF_ARMADA38X)|!def(PF_MPC52XX))
(!def(PF_ARMADA38X)|!def(PF_BCM283X))
(!def(PF_ARMADA38X)|!def(PF_SUNXI))
(!def(PF_ARMADA38X)|!def(PF_REALVIEW))
(!def(PF_ARMADA38X)|!def(PF_INTEGRATOR))
(!def(PF_ARMADA38X)|!def(PF_UX))
(!def(PF_ARMADA38X)|!def(PF_PC))
(!def(PF_SEAD3)|!def(PF_MALTA))
(!def(PF_SEAD3)|!def(PF_CI40))
(!def(PF_SEAD3)|!def(PF_Boston))
(!def(PF_SEAD3)|!def(PF_BAIKAL_T))
(!def(PF_SEAD3)|!def(PF_LEON3))
(!def(PF_SEAD3)|!def(PF_XSCALE))
(!def(PF_SEAD3)|!def(PF_SA1100))
(!def(PF_SEAD3)|!def(PF_CI20))
(!def(PF_SEAD3)|!def(PF_MPC52XX))
(!def(PF_SEAD3)|!def(PF_BCM283X))
(!def(PF_SEAD3)|!def(PF_SUNXI))
(!def(PF_SEAD3)|!def(PF_REALVIEW))
(!def(PF_SEAD3)|!def(PF_INTEGRATOR))
(!def(PF_SEAD3)|!def(PF_UX))
(!def(PF_SEAD3)|!def(PF_PC))
(!def(PF_MALTA)|!def(PF_CI40))
(!def(PF_MALTA)|!def(PF_Boston))
(!def(PF_MALTA)|!def(PF_BAIKAL_T))
(!def(PF_MALTA)|!def(PF_LEON3))
(!def(PF_MALTA)|!def(PF_XSCALE))
(!def(PF_MALTA)|!def(PF_SA1100))
(!def(PF_MALTA)|!def(PF_CI20))
(!def(PF_MALTA)|!def(PF_MPC52XX))
(!def(PF_MALTA)|!def(PF_BCM283X))
(!def(PF_MALTA)|!def(PF_SUNXI))
(!def(PF_MALTA)|!def(PF_REALVIEW))
(!def(PF_MALTA)|!def(PF_INTEGRATOR))
(!def(PF_MALTA)|!def(PF_UX))
(!def(PF_MALTA)|!def(PF_PC))
(!def(PF_CI40)|!def(PF_Boston))
(!def(PF_CI40)|!def(PF_BAIKAL_T))
(!def(PF_CI40)|!def(PF_LEON3))
(!def(PF_CI40)|!def(PF_XSCALE))
(!def(PF_CI40)|!def(PF_SA1100))
(!def(PF_CI40)|!def(PF_CI20))
(!def(PF_CI40)|!def(PF_MPC52XX))
(!def(PF_CI40)|!def(PF_BCM283X))
(!def(PF_CI40)|!def(PF_SUNXI))
(!def(PF_CI40)|!def(PF_REALVIEW))
(!def(PF_CI40)|!def(PF_INTEGRATOR))
(!def(PF_CI40)|!def(PF_UX))
(!def(PF_CI40)|!def(PF_PC))
(!def(PF_Boston)|!def(PF_BAIKAL_T))
(!def(PF_Boston)|!def(PF_LEON3))
(!def(PF_Boston)|!def(PF_XSCALE))
(!def(PF_Boston)|!def(PF_SA1100))
(!def(PF_Boston)|!def(PF_CI20))
(!def(PF_Boston)|!def(PF_MPC52XX))
(!def(PF_Boston)|!def(PF_BCM283X))
(!def(PF_Boston)|!def(PF_SUNXI))
(!def(PF_Boston)|!def(PF_REALVIEW))
(!def(PF_Boston)|!def(PF_INTEGRATOR))
(!def(PF_Boston)|!def(PF_UX))
(!def(PF_Boston)|!def(PF_PC))
(!def(PF_BAIKAL_T)|!def(PF_LEON3))
(!def(PF_BAIKAL_T)|!def(PF_XSCALE))
(!def(PF_BAIKAL_T)|!def(PF_SA1100))
(!def(PF_BAIKAL_T)|!def(PF_CI20))
(!def(PF_BAIKAL_T)|!def(PF_MPC52XX))
(!def(PF_BAIKAL_T)|!def(PF_BCM283X))
(!def(PF_BAIKAL_T)|!def(PF_SUNXI))
(!def(PF_BAIKAL_T)|!def(PF_REALVIEW))
(!def(PF_BAIKAL_T)|!def(PF_INTEGRATOR))
(!def(PF_BAIKAL_T)|!def(PF_UX))
(!def(PF_BAIKAL_T)|!def(PF_PC))
(!def(PF_LEON3)|!def(PF_XSCALE))
(!def(PF_LEON3)|!def(PF_SA1100))
(!def(PF_LEON3)|!def(PF_CI20))
(!def(PF_LEON3)|!def(PF_MPC52XX))
(!def(PF_LEON3)|!def(PF_BCM283X))
(!def(PF_LEON3)|!def(PF_SUNXI))
(!def(PF_LEON3)|!def(PF_REALVIEW))
(!def(PF_LEON3)|!def(PF_INTEGRATOR))
(!def(PF_LEON3)|!def(PF_UX))
(!def(PF_LEON3)|!def(PF_PC))
(!def(PF_XSCALE)|!def(PF_SA1100))
(!def(PF_XSCALE)|!def(PF_CI20))
(!def(PF_XSCALE)|!def(PF_MPC52XX))
(!def(PF_XSCALE)|!def(PF_BCM283X))
(!def(PF_XSCALE)|!def(PF_SUNXI))
(!def(PF_XSCALE)|!def(PF_REALVIEW))
(!def(PF_XSCALE)|!def(PF_INTEGRATOR))
(!def(PF_XSCALE)|!def(PF_UX))
(!def(PF_XSCALE)|!def(PF_PC))
(!def(PF_SA1100)|!def(PF_CI20))
(!def(PF_SA1100)|!def(PF_MPC52XX))
(!def(PF_SA1100)|!def(PF_BCM283X))
(!def(PF_SA1100)|!def(PF_SUNXI))
(!def(PF_SA1100)|!def(PF_REALVIEW))
(!def(PF_SA1100)|!def(PF_INTEGRATOR))
(!def(PF_SA1100)|!def(PF_UX))
(!def(PF_SA1100)|!def(PF_PC))
(!def(PF_CI20)|!def(PF_MPC52XX))
(!def(PF_CI20)|!def(PF_BCM283X))
(!def(PF_CI20)|!def(PF_SUNXI))
(!def(PF_CI20)|!def(PF_REALVIEW))
(!def(PF_CI20)|!def(PF_INTEGRATOR))
(!def(PF_CI20)|!def(PF_UX))
(!def(PF_CI20)|!def(PF_PC))
(!def(PF_MPC52XX)|!def(PF_BCM283X))
(!def(PF_MPC52XX)|!def(PF_SUNXI))
(!def(PF_MPC52XX)|!def(PF_REALVIEW))
(!def(PF_MPC52XX)|!def(PF_INTEGRATOR))
(!def(PF_MPC52XX)|!def(PF_UX))
(!def(PF_MPC52XX)|!def(PF_PC))
(!def(PF_BCM283X)|!def(PF_SUNXI))
(!def(PF_BCM283X)|!def(PF_REALVIEW))
(!def(PF_BCM283X)|!def(PF_INTEGRATOR))
(!def(PF_BCM283X)|!def(PF_UX))
(!def(PF_BCM283X)|!def(PF_PC))
(!def(PF_SUNXI)|!def(PF_REALVIEW))
(!def(PF_SUNXI)|!def(PF_INTEGRATOR))
(!def(PF_SUNXI)|!def(PF_UX))
(!def(PF_SUNXI)|!def(PF_PC))
(!def(PF_REALVIEW)|!def(PF_INTEGRATOR))
(!def(PF_REALVIEW)|!def(PF_UX))
(!def(PF_REALVIEW)|!def(PF_PC))
(!def(PF_INTEGRATOR)|!def(PF_UX))
(!def(PF_INTEGRATOR)|!def(PF_PC))
(!def(PF_UX)|!def(PF_PC))
#choice CHOICE_20
(def(SCHED_RTC)|def(SCHED_APIC)|!def(CHOICE_20)|def(SCHED_HPET)|def(SCHED_PIT))
(!def(SCHED_HPET)|def(CHOICE_20))
(!def(SCHED_APIC)|def(CHOICE_20))
(!def(SCHED_RTC)|def(CHOICE_20))
(!def(SCHED_PIT)|def(CHOICE_20))
(!def(SCHED_HPET)|!def(SCHED_APIC))
(!def(SCHED_HPET)|!def(SCHED_RTC))
(!def(SCHED_HPET)|!def(SCHED_PIT))
(!def(SCHED_APIC)|!def(SCHED_RTC))
(!def(SCHED_APIC)|!def(SCHED_PIT))
(!def(SCHED_RTC)|!def(SCHED_PIT))
#choice CHOICE_21
(def(ARM_EM_TZ)|def(ARM_EM_NS)|def(ARM_EM_STD)|!def(CHOICE_21))
(!def(ARM_EM_TZ)|def(CHOICE_21))
(!def(ARM_EM_NS)|def(CHOICE_21))
(!def(ARM_EM_STD)|def(CHOICE_21))
(!def(ARM_EM_TZ)|!def(ARM_EM_NS))
(!def(ARM_EM_TZ)|!def(ARM_EM_STD))
(!def(ARM_EM_NS)|!def(ARM_EM_STD))
#choice CHOICE_22
(def(ARM_SECMONIF_MC)|def(ARM_SECMONIF_NONE)|!def(CHOICE_22))
(!def(ARM_SECMONIF_MC)|def(CHOICE_22))
(!def(ARM_SECMONIF_NONE)|def(CHOICE_22))
(!def(ARM_SECMONIF_MC)|!def(ARM_SECMONIF_NONE))
#choice CHOICE_23
(def(MIPS_PAGE_SIZE_16K)|def(MIPS_PAGE_SIZE_4K)|!def(CHOICE_23))
(!def(MIPS_PAGE_SIZE_16K)|def(CHOICE_23))
(!def(MIPS_PAGE_SIZE_4K)|def(CHOICE_23))
(!def(MIPS_PAGE_SIZE_16K)|!def(MIPS_PAGE_SIZE_4K))
#choice CHOICE_24
(def(SCHED_FP_WFQ)|def(SCHED_WFQ)|def(SCHED_FIXED_PRIO)|!def(CHOICE_24))
(!def(SCHED_FP_WFQ)|def(CHOICE_24))
(!def(SCHED_WFQ)|def(CHOICE_24))
(!def(SCHED_FIXED_PRIO)|def(CHOICE_24))
(!def(SCHED_FP_WFQ)|!def(SCHED_WFQ))
(!def(SCHED_FP_WFQ)|!def(SCHED_FIXED_PRIO))
(!def(SCHED_WFQ)|!def(SCHED_FIXED_PRIO))
#choice CHOICE_25
(def(WARN_ANY)|def(WARN_WARNING)|def(WARN_NONE)|!def(CHOICE_25))
(!def(WARN_ANY)|def(CHOICE_25))
(!def(WARN_WARNING)|def(CHOICE_25))
(!def(WARN_NONE)|def(CHOICE_25))
(!def(WARN_ANY)|!def(WARN_WARNING))
(!def(WARN_ANY)|!def(WARN_NONE))
(!def(WARN_WARNING)|!def(WARN_NONE))
#choice CHOICE_3
(def(PF_BCM283X_RPI3)|def(PF_BCM283X_RPI2)|def(PF_BCM283X_RPI1)|!def(CHOICE_3))
(!def(PF_BCM283X_RPI3)|def(CHOICE_3))
(!def(PF_BCM283X_RPI2)|def(CHOICE_3))
(!def(PF_BCM283X_RPI1)|def(CHOICE_3))
(!def(PF_BCM283X_RPI3)|!def(PF_BCM283X_RPI2))
(!def(PF_BCM283X_RPI3)|!def(PF_BCM283X_RPI1))
(!def(PF_BCM283X_RPI2)|!def(PF_BCM283X_RPI1))
#choice CHOICE_4
(!def(CHOICE_4)|def(PF_EXYNOS4_4412)|def(PF_EXYNOS5_5250)|def(PF_EXYNOS5_5410)|def(PF_EXYNOS4_4210))
(!def(PF_EXYNOS5_5410)|def(CHOICE_4))
(!def(PF_EXYNOS5_5250)|def(CHOICE_4))
(!def(PF_EXYNOS4_4412)|def(CHOICE_4))
(!def(PF_EXYNOS4_4210)|def(CHOICE_4))
(!def(PF_EXYNOS5_5410)|!def(PF_EXYNOS5_5250))
(!def(PF_EXYNOS5_5410)|!def(PF_EXYNOS4_4412))
(!def(PF_EXYNOS5_5410)|!def(PF_EXYNOS4_4210))
(!def(PF_EXYNOS5_5250)|!def(PF_EXYNOS4_4412))
(!def(PF_EXYNOS5_5250)|!def(PF_EXYNOS4_4210))
(!def(PF_EXYNOS4_4412)|!def(PF_EXYNOS4_4210))
#choice CHOICE_5
(def(PF_EXYNOS_TIMER_PWM)|!def(CHOICE_5)|def(PF_EXYNOS_TIMER_MCT)|def(PF_EXYNOS_TIMER_GEN)|def(PF_EXYNOS_TIMER_MP))
(!def(PF_EXYNOS_TIMER_GEN)|def(CHOICE_5))
(!def(PF_EXYNOS_TIMER_PWM)|def(CHOICE_5))
(!def(PF_EXYNOS_TIMER_MP)|def(CHOICE_5))
(!def(PF_EXYNOS_TIMER_MCT)|def(CHOICE_5))
(!def(PF_EXYNOS_TIMER_GEN)|!def(PF_EXYNOS_TIMER_PWM))
(!def(PF_EXYNOS_TIMER_GEN)|!def(PF_EXYNOS_TIMER_MP))
(!def(PF_EXYNOS_TIMER_GEN)|!def(PF_EXYNOS_TIMER_MCT))
(!def(PF_EXYNOS_TIMER_PWM)|!def(PF_EXYNOS_TIMER_MP))
(!def(PF_EXYNOS_TIMER_PWM)|!def(PF_EXYNOS_TIMER_MCT))
(!def(PF_EXYNOS_TIMER_MP)|!def(PF_EXYNOS_TIMER_MCT))
#choice CHOICE_6
(def(PF_IMX_28)|def(PF_IMX_21)|def(PF_IMX_51)|def(PF_IMX_6UL)|def(PF_IMX_7)|def(PF_IMX_35)|!def(CHOICE_6)|def(PF_IMX_6))
(!def(PF_IMX_7)|def(CHOICE_6))
(!def(PF_IMX_6UL)|def(CHOICE_6))
(!def(PF_IMX_6)|def(CHOICE_6))
(!def(PF_IMX_51)|def(CHOICE_6))
(!def(PF_IMX_35)|def(CHOICE_6))
(!def(PF_IMX_28)|def(CHOICE_6))
(!def(PF_IMX_21)|def(CHOICE_6))
(!def(PF_IMX_7)|!def(PF_IMX_6UL))
(!def(PF_IMX_7)|!def(PF_IMX_6))
(!def(PF_IMX_7)|!def(PF_IMX_51))
(!def(PF_IMX_7)|!def(PF_IMX_35))
(!def(PF_IMX_7)|!def(PF_IMX_28))
(!def(PF_IMX_7)|!def(PF_IMX_21))
(!def(PF_IMX_6UL)|!def(PF_IMX_6))
(!def(PF_IMX_6UL)|!def(PF_IMX_51))
(!def(PF_IMX_6UL)|!def(PF_IMX_35))
(!def(PF_IMX_6UL)|!def(PF_IMX_28))
(!def(PF_IMX_6UL)|!def(PF_IMX_21))
(!def(PF_IMX_6)|!def(PF_IMX_51))
(!def(PF_IMX_6)|!def(PF_IMX_35))
(!def(PF_IMX_6)|!def(PF_IMX_28))
(!def(PF_IMX_6)|!def(PF_IMX_21))
(!def(PF_IMX_51)|!def(PF_IMX_35))
(!def(PF_IMX_51)|!def(PF_IMX_28))
(!def(PF_IMX_51)|!def(PF_IMX_21))
(!def(PF_IMX_35)|!def(PF_IMX_28))
(!def(PF_IMX_35)|!def(PF_IMX_21))
(!def(PF_IMX_28)|!def(PF_IMX_21))
#choice CHOICE_7
(def(PF_IMX_6_TIMER_EPIT)|def(PF_IMX_6_TIMER_MPTIMER)|!def(CHOICE_7))
(!def(PF_IMX_6_TIMER_EPIT)|def(CHOICE_7))
(!def(PF_IMX_6_TIMER_MPTIMER)|def(CHOICE_7))
(!def(PF_IMX_6_TIMER_EPIT)|!def(PF_IMX_6_TIMER_MPTIMER))
#choice CHOICE_8
(def(PF_LS1012A)|def(PF_LS1021A)|!def(CHOICE_8))
(!def(PF_LS1012A)|def(CHOICE_8))
(!def(PF_LS1021A)|def(CHOICE_8))
(!def(PF_LS1012A)|!def(PF_LS1021A))
#choice CHOICE_9
(!def(CHOICE_9)|def(PF_OMAP4_PANDABOARD)|def(PF_OMAP3_BEAGLEBOARD)|def(PF_OMAP3_AM33XX)|def(PF_OMAP3_OMAP35XEVM)|def(PF_OMAP5_5432EVM))
(!def(PF_OMAP5_5432EVM)|def(CHOICE_9))
(!def(PF_OMAP4_PANDABOARD)|def(CHOICE_9))
(!def(PF_OMAP3_AM33XX)|def(CHOICE_9))
(!def(PF_OMAP3_BEAGLEBOARD)|def(CHOICE_9))
(!def(PF_OMAP3_OMAP35XEVM)|def(CHOICE_9))
(!def(PF_OMAP5_5432EVM)|!def(PF_OMAP4_PANDABOARD))
(!def(PF_OMAP5_5432EVM)|!def(PF_OMAP3_AM33XX))
(!def(PF_OMAP5_5432EVM)|!def(PF_OMAP3_BEAGLEBOARD))
(!def(PF_OMAP5_5432EVM)|!def(PF_OMAP3_OMAP35XEVM))
(!def(PF_OMAP4_PANDABOARD)|!def(PF_OMAP3_AM33XX))
(!def(PF_OMAP4_PANDABOARD)|!def(PF_OMAP3_BEAGLEBOARD))
(!def(PF_OMAP4_PANDABOARD)|!def(PF_OMAP3_OMAP35XEVM))
(!def(PF_OMAP3_AM33XX)|!def(PF_OMAP3_BEAGLEBOARD))
(!def(PF_OMAP3_AM33XX)|!def(PF_OMAP3_OMAP35XEVM))
(!def(PF_OMAP3_BEAGLEBOARD)|!def(PF_OMAP3_OMAP35XEVM))
