{
  "Top": "abs_diff",
  "RtlTop": "abs_diff",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "y": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "ap_axis<32, 1, 1, 1>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_int",
            "dataWidth": "32",
            "interfaceRef": "y",
            "bitMap": "31:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "y",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "y",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "y",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "y",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "y",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "y",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          }
        }
      }
    },
    "c": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "int",
        "dataWidth": "32",
        "arraySizes": ["100"],
        "interfaceRef": "m_axi_c",
        "registerRefs": ["*"]
      }
    },
    "img1": {
      "index": "2",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "ap_axis<32, 1, 1, 1>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_int",
            "dataWidth": "32",
            "interfaceRef": "img1",
            "bitMap": "31:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "img1",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "img1",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "img1",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "img1",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "img1",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "img1",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          }
        }
      }
    },
    "img2": {
      "index": "3",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "ap_axis<32, 1, 1, 1>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_int",
            "dataWidth": "32",
            "interfaceRef": "img2",
            "bitMap": "31:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "img2",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "4",
            "interfaceRef": "img2",
            "bitMap": "3:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "img2",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "img2",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "img2",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "img2",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "abs_diff",
    "Version": "1.0",
    "DisplayName": "Abs_diff",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/trial.cpp"],
    "Vhdl": [
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/abs_diff.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/abs_diff.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "F:\/motion_detection\/solution1\/.autopilot\/db\/abs_diff.design.xml",
    "DebugDir": "F:\/motion_detection\/solution1\/.debug",
    "ProtoInst": ["F:\/motion_detection\/solution1\/.debug\/abs_diff.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "y m_axi_c img1 img2",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "img1": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "img1",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "img2": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "img2",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "m_axi_c": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_c",
      "data_width": "32",
      "param_prefix": "C_M_AXI_C",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "0",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "y": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "y",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "y_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "y_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "y_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "y_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "y_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "y_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "y_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "y_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "y_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_c_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_c_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_c_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_c_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_c_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_c_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_c_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_c_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_c_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_c_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_c_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_c_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_c_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_c_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_c_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_c_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_c_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_c_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_c_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_c_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "img1_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "img1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "img1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "img1_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "img1_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "img1_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "img1_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "img1_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "img1_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "img2_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "img2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "img2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "img2_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "img2_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "img2_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "img2_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "img2_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "img2_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "abs_diff"},
    "Info": {"abs_diff": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"abs_diff": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "5.802"
        },
        "Area": {
          "FF": "2",
          "LUT": "172",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "abs_diff",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-04-06 17:42:37 -0400",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
