Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 22 18:56:34 2022
| Host         : DESKTOP-864GRHJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   102 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              65 |           18 |
| Yes          | No                    | No                     |              54 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+
|    Clock Signal    |                 Enable Signal                 |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+
|  sysclk_IBUF_BUFG  | UART_Ctrl/tx_out/o_Tx_Serial_i_1_n_0          |                                           |                1 |              1 |
|  sysclk_IBUF_BUFG  | BCC_Ctrl/BCC_out/o_Tx_Serial_i_1__0_n_0       |                                           |                1 |              1 |
|  sysclk_IBUF_BUFG  | BCC_Ctrl/delay_5_seconds                      |                                           |                1 |              1 |
|  clk_1hz/clock_1hz |                                               |                                           |                1 |              3 |
|  sysclk_IBUF_BUFG  | UART_Ctrl/tx_out/E[0]                         |                                           |                2 |              5 |
|  sysclk_IBUF_BUFG  | UART_Ctrl/tx_out/r_Tx_Data_0                  |                                           |                1 |              7 |
|  sysclk_IBUF_BUFG  | UART_Ctrl/tx_out/UART_Send_Enable_reg[0]      |                                           |                3 |              7 |
|  sysclk_IBUF_BUFG  | BCC_Ctrl/BCC_out/r_Tx_Data                    |                                           |                2 |              7 |
|  sysclk_IBUF_BUFG  | BCC_Ctrl/BCC_out/BCC_Send_Enable_reg[0]       |                                           |                2 |              7 |
|  sysclk_IBUF_BUFG  | BCC_Ctrl/BCC_out/number_send_reg[0]           | BCC_Ctrl/BCC_out/number_send_reg_0[0]     |                2 |              8 |
|  sysclk_IBUF_BUFG  | BCC_Ctrl/BCC_out/number_send_reg_0[0]         | BCC_Ctrl/total_num_counter_rep[3]_i_1_n_0 |                2 |              8 |
|  sysclk_IBUF_BUFG  | ECG_Read/buff_thousand_reg_i_1_n_0            | ECG_Read/buff_thousand_reg_i_2_n_0        |                2 |              9 |
|  sysclk_IBUF_BUFG  | UART_Ctrl/tx_out/Decimal_index_reg[2][0]      |                                           |                3 |              9 |
|  sysclk_IBUF_BUFG  | BCC_Ctrl/BCC_out/E[0]                         |                                           |                2 |              9 |
|  sysclk_IBUF_BUFG  | UART_Ctrl/tx_out/r_Clock_Count_1              | UART_Ctrl/tx_out/r_Clock_Count0           |                4 |             11 |
|  sysclk_IBUF_BUFG  | BCC_Ctrl/BCC_out/r_Clock_Count[10]_i_2__0_n_0 | BCC_Ctrl/BCC_out/r_Clock_Count0           |                3 |             11 |
|  sysclk_IBUF_BUFG  |                                               | ECG_Read/adc_related/clear                |                3 |             12 |
|  sysclk_IBUF_BUFG  | BCC_Ctrl/delay_counter                        | BCC_Ctrl/total_num_counter_rep[3]_i_1_n_0 |                5 |             17 |
|  sysclk_IBUF_BUFG  | Data_read_enable_reg_n_0                      | ECG_Read/counter_100hz                    |                5 |             17 |
|  sysclk_IBUF_BUFG  |                                               | clk_1hz/counter[0]_i_1_n_0                |                6 |             23 |
|  sysclk_IBUF_BUFG  | BCC_Ctrl/delay_5_seconds                      | BCC_Ctrl/FSM_sequential_Mode_reg[2]       |                7 |             25 |
|  sysclk_IBUF_BUFG  | delay_3_seconds                               | delay_3_seconds[25]_i_1_n_0               |                8 |             26 |
|  sysclk_IBUF_BUFG  |                                               | delay_1_min[29]_i_1_n_0                   |                9 |             30 |
|  sysclk_IBUF_BUFG  |                                               |                                           |               23 |             52 |
+--------------------+-----------------------------------------------+-------------------------------------------+------------------+----------------+


