Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date             : Tue Dec 21 14:56:14 2021
| Host             : b230-PC08 running 64-bit Ubuntu 20.04.3 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.973        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.834        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 57.7         |
| Junction Temperature (C) | 52.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.231 |     1471 |       --- |             --- |
|   LUT as Logic           |     1.824 |      507 |     63400 |            0.80 |
|   CARRY4                 |     0.228 |      102 |     15850 |            0.64 |
|   Register               |     0.170 |      699 |    126800 |            0.55 |
|   LUT as Distributed RAM |     0.006 |        8 |     19000 |            0.04 |
|   F7/F8 Muxes            |     0.004 |        9 |     63400 |            0.01 |
|   BUFR                   |     0.000 |        1 |       120 |            0.83 |
|   Others                 |     0.000 |       61 |       --- |             --- |
| Signals                  |     2.801 |     1232 |       --- |             --- |
| I/O                      |     0.802 |       57 |       210 |           27.14 |
| Static Power             |     0.139 |          |           |                 |
| Total                    |     5.973 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     5.164 |       5.120 |      0.043 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.047 |       0.026 |      0.021 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.206 |       0.202 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| top                                  |     5.834 |
|   IO_INST                            |     2.582 |
|     BTNS_REGISTERS                   |     0.466 |
|       BTNS_DEBOUNCING                |     0.464 |
|     DISP_SEG_DRIVER                  |     0.192 |
|     LED_REGISTERS                    |     0.002 |
|       PERIPHERAL                     |     0.002 |
|     PWM_DRIVER                       |     0.184 |
|     PWM_REGISTERS                    |     0.058 |
|       PERIPHERAL                     |     0.058 |
|     SEG7_REGISTERS                   |     0.008 |
|       PERIPHERAL                     |     0.008 |
|     SW_REGISTERS                     |     1.517 |
|       BTNS_DEBOUNCING                |     1.509 |
|       REGISTERS                      |     0.008 |
|     TMR1S                            |     0.155 |
|   PROCESSOR_INST                     |     2.289 |
|     ALU                              |     0.002 |
|     ALU_FLAGS                        |     0.003 |
|     ALU_Y                            |     0.030 |
|     CU                               |     1.552 |
|       IC                             |     0.245 |
|     DIBR                             |     0.005 |
|     DOBR                             |     0.018 |
|     IR_LSB                           |     0.001 |
|     IR_MSB                           |     0.356 |
|     MAR                              |     0.282 |
|     PC                               |     0.021 |
|     REG_FILE                         |     0.002 |
|     SP_OFFSET                        |     0.016 |
|   RAM_INST                           |     0.006 |
|     DIST_RAM64_Word[5].RAM64X1S_inst |     0.003 |
|   ROM_INST                           |     0.003 |
+--------------------------------------+-----------+


