C * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * * c& * cv2_diraf b0 * cl1_analoaf b0 * * c<=> * cv4_conmetr1 b0 * * c& * cv5_conmetr1 b0 * cv6_conmetr1 b0 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * * c& * cv2_diraf b0 * cl1_analoaf b0 * * c<=> * cv4_conmetr1 b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * ! / b6  * * c=> * * cm1_subset_1 b6 * cu1_struct_0 b0 * ! / b7  * * c=> * * cm1_subset_1 b7 * cu1_struct_0 b0 * ! / b8  * * c=> * * cm1_subset_1 b8 * cu1_struct_0 b0 * ! / b9  * * c=> * * cm1_subset_1 b9 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b10  * * c=> * * cm1_subset_1 b10 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_1 b9 b0 * * c& * * cv1_aff_1 b10 b0 * * c& * * cr2_hidden b1 b9 * * c& * * cr2_hidden b3 b9 * * c& * * cr2_hidden b6 b9 * * c& * * cr2_hidden b8 b9 * * c& * * cr2_hidden b2 b10 * * c& * * cr2_hidden b4 b10 * * c& * * cr2_hidden b5 b10 * * c& * * cr2_hidden b7 b10 * * c& * * * * * cr2_analoaf b0 b3 b2 b7 b6 * * c& * * * * * cr2_analoaf b0 b2 b1 b6 b5 * * * * * cr2_analoaf b0 b1 b4 b5 b8 * * c| * * cr2_hidden b4 b9 * * c| * * cr2_hidden b2 b9 * * c| * * cr2_hidden b5 b9 * * c| * * cr2_hidden b7 b9 * * c| * * cr2_hidden b1 b10 * * c| * * cr2_hidden b3 b10 * * c| * * cr2_hidden b6 b10 * * c| * * cr2_hidden b8 b10 * * * * * cr2_analoaf b0 b3 b4 b7 b8 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * * c& * cv2_diraf b0 * cl1_analoaf b0 * * c<=> * cv5_conmetr1 b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * ! / b6  * * c=> * * cm1_subset_1 b6 * cu1_struct_0 b0 * ! / b7  * * c=> * * cm1_subset_1 b7 * cu1_struct_0 b0 * ! / b8  * * c=> * * cm1_subset_1 b8 * cu1_struct_0 b0 * ! / b9  * * c=> * * cm1_subset_1 b9 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b10  * * c=> * * cm1_subset_1 b10 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * * cr5_aff_1 b0 b9 b10 * * c& * * cr2_hidden b1 b9 * * c& * * cr2_hidden b3 b9 * * c& * * cr2_hidden b6 b9 * * c& * * cr2_hidden b8 b9 * * c& * * cr2_hidden b2 b10 * * c& * * cr2_hidden b4 b10 * * c& * * cr2_hidden b5 b10 * * c& * * cr2_hidden b7 b10 * * c& * * * * * cr2_analoaf b0 b3 b2 b7 b6 * * c& * * * * * cr2_analoaf b0 b2 b1 b6 b5 * * * * * cr2_analoaf b0 b1 b4 b5 b8 * * c| * * cr2_hidden b4 b9 * * c| * * cr2_hidden b2 b9 * * c| * * cr2_hidden b5 b9 * * c| * * cr2_hidden b7 b9 * * c| * * cr2_hidden b1 b10 * * c| * * cr2_hidden b3 b10 * * c| * * cr2_hidden b6 b10 * * c| * * cr2_hidden b8 b10 * * * * * cr2_analoaf b0 b3 b4 b7 b8 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * * c& * cv2_diraf b0 * cl1_analoaf b0 * * c<=> * cv6_conmetr1 b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * ! / b6  * * c=> * * cm1_subset_1 b6 * cu1_struct_0 b0 * ! / b7  * * c=> * * cm1_subset_1 b7 * cu1_struct_0 b0 * ! / b8  * * c=> * * cm1_subset_1 b8 * cu1_struct_0 b0 * ! / b9  * * c=> * * cm1_subset_1 b9 * cu1_struct_0 b0 * ! / b10  * * c=> * * cm1_subset_1 b10 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b11  * * c=> * * cm1_subset_1 b11 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_1 b10 b0 * * c& * * cv1_aff_1 b11 b0 * * c& * * cr2_hidden b1 b10 * * c& * * cr2_hidden b1 b11 * * c& * * cr2_hidden b2 b10 * * c& * * cr2_hidden b4 b10 * * c& * * cr2_hidden b7 b10 * * c& * * cr2_hidden b9 b10 * * c& * * cr2_hidden b3 b11 * * c& * * cr2_hidden b5 b11 * * c& * * cr2_hidden b6 b11 * * c& * * cr2_hidden b8 b11 * * c& * * * * * cr2_analoaf b0 b4 b3 b8 b7 * * c& * * * * * cr2_analoaf b0 b3 b2 b7 b6 * * * * * cr2_analoaf b0 b2 b5 b6 b9 * * c| * * cr2_hidden b5 b10 * * c| * * cr2_hidden b3 b10 * * c| * * cr2_hidden b6 b10 * * c| * * cr2_hidden b8 b10 * * c| * * cr2_hidden b2 b11 * * c| * * cr2_hidden b4 b11 * * c| * * cr2_hidden b7 b11 * * c| * * cr2_hidden b9 b11 * * * * * cr2_analoaf b0 b4 b5 b8 b9 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * * c& * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c<=> * * * cr5_aff_1 b0 b1 b2 * * * cr3_aff_1 b0 b1 b2 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * * c& * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * * cr5_aff_1 b0 b1 b2 * * * cr5_aff_1 b0 b2 b1 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * * cr3_aff_1 b0 b1 b2 * * c& * * cv1_aff_1 b1 b0 * * cv1_aff_1 b2 b0 
+ * ! / b0  * ! / b1  * ! / b2  * * c=> * * c& * * cr2_hidden b0 b1 * * cm1_subset_1 b1 * ck1_zfmisc_1 b2 * * cm1_subset_1 b0 b2 
+ * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * * c& * cv2_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * c~ * * c& * * cv1_aff_1 b1 b0 * * c& * * cv1_aff_1 b2 b0 * * c& * c~ * * * cr5_aff_1 b0 b1 b2 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * c~ * * c& * * cr2_hidden b3 b1 * * cr2_hidden b3 b2 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * * c& * cv2_diraf b0 * cl1_analoaf b0 * * cv1_aff_4 b1 b0 * * c= b1 * cu1_struct_0 b0 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * * c=> * * * * cr1_aff_1 b0 b1 b2 b3 * * c& * * * * cr1_aff_1 b0 b1 b3 b2 * * c& * * * * cr1_aff_1 b0 b2 b1 b3 * * c& * * * * cr1_aff_1 b0 b2 b3 b1 * * c& * * * * cr1_aff_1 b0 b3 b1 b2 * * * * cr1_aff_1 b0 b3 b2 b1 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * * c& * cv2_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * * * cr2_aff_1 b0 b1 b2 b3 * * c| * * cr2_hidden b1 b3 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * c~ * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * * c& * c~ * * c& * * cr2_hidden b4 b3 * * c= b4 b5 * c~ * * c& * c~ * * cr2_hidden b4 b3 * c? / b6  * * c& * * cm1_subset_1 b6 * cu1_struct_0 b0 * c? / b7  * * c& * * cm1_subset_1 b7 * cu1_struct_0 b0 * * c& * * cr2_hidden b6 b3 * * c& * * cr2_hidden b7 b3 * * c& * * * * * cr2_analoaf b0 b6 b1 b7 b4 * * c& * * * * * cr2_analoaf b0 b6 b2 b7 b5 * * * * cr2_aff_1 b0 b4 b5 b3 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * * c=> * * c& * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * * c& * cv2_diraf b0 * cl1_analoaf b0 * * c& * * cv1_aff_4 b1 b0 * * cv1_aff_4 b2 b0 * * c= b1 b2 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * cl1_analoaf b0 * * c<=> * cv1_translac b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * * c=> * * c& * * * * * cr2_analoaf b0 b1 b2 b3 b4 * * c& * * * * * cr2_analoaf b0 b1 b3 b2 b4 * * * * * cr2_analoaf b0 b1 b4 b2 b3 * * * * cr1_aff_1 b0 b1 b2 b3 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * * c& * cv2_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * c~ * * c& * c~ * * * * * cr2_analoaf b0 b1 b2 b3 b4 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * c~ * * c& * * * * cr1_aff_1 b0 b1 b2 b5 * * * * cr1_aff_1 b0 b3 b4 b5 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * * c& * cv2_diraf b0 * cl1_analoaf b0 * * c<=> * cv2_aff_3 b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * ck1_zfmisc_1 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * ! / b6  * * c=> * * cm1_subset_1 b6 * cu1_struct_0 b0 * ! / b7  * * c=> * * cm1_subset_1 b7 * cu1_struct_0 b0 * ! / b8  * * c=> * * cm1_subset_1 b8 * cu1_struct_0 b0 * ! / b9  * * c=> * * cm1_subset_1 b9 * cu1_struct_0 b0 * ! / b10  * * c=> * * cm1_subset_1 b10 * cu1_struct_0 b0 * ! / b11  * * c=> * * cm1_subset_1 b11 * cu1_struct_0 b0 * ! / b12  * * c=> * * cm1_subset_1 b12 * cu1_struct_0 b0 * * c=> * * c& * * cv1_aff_1 b1 b0 * * c& * * cv1_aff_1 b2 b0 * * c& * * cv1_aff_1 b3 b0 * * c& * * cr2_hidden b4 b1 * * c& * * cr2_hidden b5 b1 * * c& * * cr2_hidden b6 b1 * * c& * * cr2_hidden b4 b2 * * c& * * cr2_hidden b7 b2 * * c& * * cr2_hidden b8 b2 * * c& * * cr2_hidden b4 b3 * * c& * * cr2_hidden b9 b3 * * c& * * cr2_hidden b10 b3 * * c& * * * * cr1_aff_1 b0 b7 b5 b11 * * c& * * * * cr1_aff_1 b0 b8 b6 b11 * * c& * * * * cr1_aff_1 b0 b7 b9 b12 * * c& * * * * cr1_aff_1 b0 b8 b10 b12 * * * * * cr2_analoaf b0 b5 b9 b11 b12 * * c| * * c= b2 b1 * * c| * * c= b2 b3 * * c| * * c= b1 b3 * * c| * * c= b4 b5 * * c| * * c= b4 b7 * * c| * * c= b4 b9 * * c| * * c= b11 b12 * * c| * * c= b9 b12 * * c| * * * * cr1_aff_1 b0 b7 b5 b9 * * c| * * * * cr1_aff_1 b0 b8 b6 b10 * * * * * cr2_analoaf b0 b5 b9 b6 b10 
- * ! / b0  * * c=> * * c& * c~ * cv7_struct_0 b0 * * c& * cv1_diraf b0 * * c& * cv2_diraf b0 * cl1_analoaf b0 * ! / b1  * * c=> * * cm1_subset_1 b1 * cu1_struct_0 b0 * ! / b2  * * c=> * * cm1_subset_1 b2 * cu1_struct_0 b0 * ! / b3  * * c=> * * cm1_subset_1 b3 * cu1_struct_0 b0 * ! / b4  * * c=> * * cm1_subset_1 b4 * cu1_struct_0 b0 * c~ * * c& * c~ * * c= b1 b2 * * c& * c~ * * c= b1 b3 * * c& * * * * cr1_aff_1 b0 b1 b2 b3 * ! / b5  * * c=> * * cm1_subset_1 b5 * cu1_struct_0 b0 * * c& * c~ * * c& * c~ * * * * cr1_aff_1 b0 b1 b2 b5 * * c& * * * * cr1_aff_1 b0 b1 b5 b4 * * * * * cr2_analoaf b0 b2 b5 b3 b4 * c~ * * c& * * * * cr1_aff_1 b0 b1 b2 b5 * c? / b6  * * c& * * cm1_subset_1 b6 * cu1_struct_0 b0 * c? / b7  * * c& * * cm1_subset_1 b7 * cu1_struct_0 b0 * * c& * c~ * * * * cr1_aff_1 b0 b1 b2 b6 * * c& * * * * cr1_aff_1 b0 b1 b6 b7 * * c& * * * * * cr2_analoaf b0 b2 b6 b3 b7 * * c& * * * * * cr2_analoaf b0 b6 b5 b7 b4 * * * * cr1_aff_1 b0 b1 b2 b4 
